Synthesizing design: ahb_master_q.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { ahb_master_q.sv}
Running PRESTO HDLC
Compiling source file ./source/ahb_master_q.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate ahb_master_q -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./source/ahb_master_q.sv:147: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./source/ahb_master_q.sv:183: Statement unreachable (Prior branch conditions are always met).  (VER-61)

Statistics for case statements in always block at line 75 in file
	'./source/ahb_master_q.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            92            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_master_q line 47 in file
		'./source/ahb_master_q.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    end_block_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      check_reg      | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ahb_master_q'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 98 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ahb_master_q'
Information: The register 'end_block_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'check_reg[0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'ahb_master_q' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ahb_master_q_DW01_add_0'
  Processing 'ahb_master_q_DW01_sub_0'
  Processing 'ahb_master_q_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'ahb_master_q'
  Mapping 'ahb_master_q'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:01   97425.0      0.00       0.0       4.8                          
    0:00:02   97497.0      0.00       0.0       3.9                          
    0:00:02   97497.0      0.00       0.0       3.9                          
    0:00:02   97497.0      0.00       0.0       3.9                          
    0:00:02   97497.0      0.00       0.0       3.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   97497.0      0.00       0.0       3.9                          
    0:00:02   97497.0      0.00       0.0       3.9                          
    0:00:02   97497.0      0.00       0.0       3.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   97497.0      0.00       0.0       3.9                          
    0:00:02   98289.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   98289.0      0.00       0.0       0.0                          
    0:00:02   98289.0      0.00       0.0       0.0                          
    0:00:02   96777.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
    0:00:02   95913.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/ahb_master_q.rep
report_area >> reports/ahb_master_q.rep
report_power -hier >> reports/ahb_master_q.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/ahb_master_q.v"
Writing verilog file '/home/ecegrid/a/mg135/ece337/project/mapped/ahb_master_q.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Fri Apr 27 06:32:15 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    144
    Unconnected ports (LINT-28)                                    72
    Feedthrough (LINT-29)                                          71
    Constant outputs (LINT-52)                                      1

Cells                                                              43
    Connected to power or ground (LINT-32)                         37
    Nets connected to multiple pins on same cell (LINT-33)          6
--------------------------------------------------------------------------------

Warning: In design 'ahb_master_q', port 'size[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'size[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', port 'restart_check' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_master_q', input port 'shiftin[31]' is connected directly to output port 'hwdata[31]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[30]' is connected directly to output port 'hwdata[30]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[29]' is connected directly to output port 'hwdata[29]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[28]' is connected directly to output port 'hwdata[28]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[27]' is connected directly to output port 'hwdata[27]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[26]' is connected directly to output port 'hwdata[26]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[25]' is connected directly to output port 'hwdata[25]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[24]' is connected directly to output port 'hwdata[24]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[23]' is connected directly to output port 'hwdata[23]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[22]' is connected directly to output port 'hwdata[22]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[21]' is connected directly to output port 'hwdata[21]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[20]' is connected directly to output port 'hwdata[20]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[19]' is connected directly to output port 'hwdata[19]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[18]' is connected directly to output port 'hwdata[18]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[17]' is connected directly to output port 'hwdata[17]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[16]' is connected directly to output port 'hwdata[16]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[15]' is connected directly to output port 'hwdata[15]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[14]' is connected directly to output port 'hwdata[14]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[13]' is connected directly to output port 'hwdata[13]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[12]' is connected directly to output port 'hwdata[12]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[11]' is connected directly to output port 'hwdata[11]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[10]' is connected directly to output port 'hwdata[10]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[9]' is connected directly to output port 'hwdata[9]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[8]' is connected directly to output port 'hwdata[8]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[7]' is connected directly to output port 'hwdata[7]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[6]' is connected directly to output port 'hwdata[6]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[5]' is connected directly to output port 'hwdata[5]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[4]' is connected directly to output port 'hwdata[4]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[3]' is connected directly to output port 'hwdata[3]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[2]' is connected directly to output port 'hwdata[2]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[1]' is connected directly to output port 'hwdata[1]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'shiftin[0]' is connected directly to output port 'hwdata[0]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[31]' is connected directly to output port 'shiftout[31]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[30]' is connected directly to output port 'shiftout[30]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[29]' is connected directly to output port 'shiftout[29]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[28]' is connected directly to output port 'shiftout[28]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[27]' is connected directly to output port 'shiftout[27]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[26]' is connected directly to output port 'shiftout[26]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[25]' is connected directly to output port 'shiftout[25]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[24]' is connected directly to output port 'shiftout[24]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[23]' is connected directly to output port 'shiftout[23]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[22]' is connected directly to output port 'shiftout[22]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[21]' is connected directly to output port 'shiftout[21]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[20]' is connected directly to output port 'shiftout[20]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[19]' is connected directly to output port 'shiftout[19]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[18]' is connected directly to output port 'shiftout[18]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[17]' is connected directly to output port 'shiftout[17]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[16]' is connected directly to output port 'shiftout[16]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[15]' is connected directly to output port 'shiftout[15]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[14]' is connected directly to output port 'shiftout[14]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[13]' is connected directly to output port 'shiftout[13]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[12]' is connected directly to output port 'shiftout[12]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[11]' is connected directly to output port 'shiftout[11]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[10]' is connected directly to output port 'shiftout[10]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[9]' is connected directly to output port 'shiftout[9]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[8]' is connected directly to output port 'shiftout[8]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[7]' is connected directly to output port 'shiftout[7]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[6]' is connected directly to output port 'shiftout[6]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[5]' is connected directly to output port 'shiftout[5]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[4]' is connected directly to output port 'shiftout[4]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[3]' is connected directly to output port 'shiftout[3]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[2]' is connected directly to output port 'shiftout[2]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[1]' is connected directly to output port 'shiftout[1]'. (LINT-29)
Warning: In design 'ahb_master_q', input port 'hrdata[0]' is connected directly to output port 'shiftout[0]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_0', input port 'B[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_0', input port 'B[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_0', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_0', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_0', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_1', input port 'A[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'ahb_master_q_DW01_add_1', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'ahb_master_q', a pin on submodule 'r356' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r356' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r356' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r356' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r356' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r356' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'ahb_master_q', a pin on submodule 'r352' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ahb_master_q', the same net is connected to more than one pin on submodule 'r356'. (LINT-33)
   Net 'n254' is connected to pins 'A[31]', 'A[30]'', 'A[29]', 'A[28]', 'A[13]', 'A[12]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[6]'.
Warning: In design 'ahb_master_q', the same net is connected to more than one pin on submodule 'r356'. (LINT-33)
   Net 'n256' is connected to pins 'A[27]', 'A[25]'', 'A[23]', 'A[21]', 'A[19]', 'A[17]', 'A[15]', 'A[5]'.
Warning: In design 'ahb_master_q', the same net is connected to more than one pin on submodule 'r356'. (LINT-33)
   Net 'n255' is connected to pins 'A[26]', 'A[24]'', 'A[22]', 'A[20]', 'A[18]', 'A[16]', 'A[14]'.
Warning: In design 'ahb_master_q', the same net is connected to more than one pin on submodule 'r356'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[3]', 'A[2]'', 'A[1]', 'A[0]'.
Warning: In design 'ahb_master_q', the same net is connected to more than one pin on submodule 'r352'. (LINT-33)
   Net 'n64' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'CI'.
Warning: In design 'ahb_master_q', the same net is connected to more than one pin on submodule 'r352'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[1]', 'B[0]''.
Warning: In design 'ahb_master_q', output port 'end_block' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


