{
  "module_name": "tpc4_rtr_regs.h",
  "hash_id": "61c3a2ea235b18df7491578831d8081e4f70c16b27cc75295b02bf3b4aa3d56a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc4_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC4_RTR_REGS_H_\n#define ASIC_REG_TPC4_RTR_REGS_H_\n\n \n\n#define mmTPC4_RTR_HBW_RD_RQ_E_ARB                                   0xF00100\n\n#define mmTPC4_RTR_HBW_RD_RQ_W_ARB                                   0xF00104\n\n#define mmTPC4_RTR_HBW_RD_RQ_N_ARB                                   0xF00108\n\n#define mmTPC4_RTR_HBW_RD_RQ_S_ARB                                   0xF0010C\n\n#define mmTPC4_RTR_HBW_RD_RQ_L_ARB                                   0xF00110\n\n#define mmTPC4_RTR_HBW_E_ARB_MAX                                     0xF00120\n\n#define mmTPC4_RTR_HBW_W_ARB_MAX                                     0xF00124\n\n#define mmTPC4_RTR_HBW_N_ARB_MAX                                     0xF00128\n\n#define mmTPC4_RTR_HBW_S_ARB_MAX                                     0xF0012C\n\n#define mmTPC4_RTR_HBW_L_ARB_MAX                                     0xF00130\n\n#define mmTPC4_RTR_HBW_RD_RS_E_ARB                                   0xF00140\n\n#define mmTPC4_RTR_HBW_RD_RS_W_ARB                                   0xF00144\n\n#define mmTPC4_RTR_HBW_RD_RS_N_ARB                                   0xF00148\n\n#define mmTPC4_RTR_HBW_RD_RS_S_ARB                                   0xF0014C\n\n#define mmTPC4_RTR_HBW_RD_RS_L_ARB                                   0xF00150\n\n#define mmTPC4_RTR_HBW_WR_RQ_E_ARB                                   0xF00170\n\n#define mmTPC4_RTR_HBW_WR_RQ_W_ARB                                   0xF00174\n\n#define mmTPC4_RTR_HBW_WR_RQ_N_ARB                                   0xF00178\n\n#define mmTPC4_RTR_HBW_WR_RQ_S_ARB                                   0xF0017C\n\n#define mmTPC4_RTR_HBW_WR_RQ_L_ARB                                   0xF00180\n\n#define mmTPC4_RTR_HBW_WR_RS_E_ARB                                   0xF00190\n\n#define mmTPC4_RTR_HBW_WR_RS_W_ARB                                   0xF00194\n\n#define mmTPC4_RTR_HBW_WR_RS_N_ARB                                   0xF00198\n\n#define mmTPC4_RTR_HBW_WR_RS_S_ARB                                   0xF0019C\n\n#define mmTPC4_RTR_HBW_WR_RS_L_ARB                                   0xF001A0\n\n#define mmTPC4_RTR_LBW_RD_RQ_E_ARB                                   0xF00200\n\n#define mmTPC4_RTR_LBW_RD_RQ_W_ARB                                   0xF00204\n\n#define mmTPC4_RTR_LBW_RD_RQ_N_ARB                                   0xF00208\n\n#define mmTPC4_RTR_LBW_RD_RQ_S_ARB                                   0xF0020C\n\n#define mmTPC4_RTR_LBW_RD_RQ_L_ARB                                   0xF00210\n\n#define mmTPC4_RTR_LBW_E_ARB_MAX                                     0xF00220\n\n#define mmTPC4_RTR_LBW_W_ARB_MAX                                     0xF00224\n\n#define mmTPC4_RTR_LBW_N_ARB_MAX                                     0xF00228\n\n#define mmTPC4_RTR_LBW_S_ARB_MAX                                     0xF0022C\n\n#define mmTPC4_RTR_LBW_L_ARB_MAX                                     0xF00230\n\n#define mmTPC4_RTR_LBW_RD_RS_E_ARB                                   0xF00250\n\n#define mmTPC4_RTR_LBW_RD_RS_W_ARB                                   0xF00254\n\n#define mmTPC4_RTR_LBW_RD_RS_N_ARB                                   0xF00258\n\n#define mmTPC4_RTR_LBW_RD_RS_S_ARB                                   0xF0025C\n\n#define mmTPC4_RTR_LBW_RD_RS_L_ARB                                   0xF00260\n\n#define mmTPC4_RTR_LBW_WR_RQ_E_ARB                                   0xF00270\n\n#define mmTPC4_RTR_LBW_WR_RQ_W_ARB                                   0xF00274\n\n#define mmTPC4_RTR_LBW_WR_RQ_N_ARB                                   0xF00278\n\n#define mmTPC4_RTR_LBW_WR_RQ_S_ARB                                   0xF0027C\n\n#define mmTPC4_RTR_LBW_WR_RQ_L_ARB                                   0xF00280\n\n#define mmTPC4_RTR_LBW_WR_RS_E_ARB                                   0xF00290\n\n#define mmTPC4_RTR_LBW_WR_RS_W_ARB                                   0xF00294\n\n#define mmTPC4_RTR_LBW_WR_RS_N_ARB                                   0xF00298\n\n#define mmTPC4_RTR_LBW_WR_RS_S_ARB                                   0xF0029C\n\n#define mmTPC4_RTR_LBW_WR_RS_L_ARB                                   0xF002A0\n\n#define mmTPC4_RTR_DBG_E_ARB                                         0xF00300\n\n#define mmTPC4_RTR_DBG_W_ARB                                         0xF00304\n\n#define mmTPC4_RTR_DBG_N_ARB                                         0xF00308\n\n#define mmTPC4_RTR_DBG_S_ARB                                         0xF0030C\n\n#define mmTPC4_RTR_DBG_L_ARB                                         0xF00310\n\n#define mmTPC4_RTR_DBG_E_ARB_MAX                                     0xF00320\n\n#define mmTPC4_RTR_DBG_W_ARB_MAX                                     0xF00324\n\n#define mmTPC4_RTR_DBG_N_ARB_MAX                                     0xF00328\n\n#define mmTPC4_RTR_DBG_S_ARB_MAX                                     0xF0032C\n\n#define mmTPC4_RTR_DBG_L_ARB_MAX                                     0xF00330\n\n#define mmTPC4_RTR_SPLIT_COEF_0                                      0xF00400\n\n#define mmTPC4_RTR_SPLIT_COEF_1                                      0xF00404\n\n#define mmTPC4_RTR_SPLIT_COEF_2                                      0xF00408\n\n#define mmTPC4_RTR_SPLIT_COEF_3                                      0xF0040C\n\n#define mmTPC4_RTR_SPLIT_COEF_4                                      0xF00410\n\n#define mmTPC4_RTR_SPLIT_COEF_5                                      0xF00414\n\n#define mmTPC4_RTR_SPLIT_COEF_6                                      0xF00418\n\n#define mmTPC4_RTR_SPLIT_COEF_7                                      0xF0041C\n\n#define mmTPC4_RTR_SPLIT_COEF_8                                      0xF00420\n\n#define mmTPC4_RTR_SPLIT_COEF_9                                      0xF00424\n\n#define mmTPC4_RTR_SPLIT_CFG                                         0xF00440\n\n#define mmTPC4_RTR_SPLIT_RD_SAT                                      0xF00444\n\n#define mmTPC4_RTR_SPLIT_RD_RST_TOKEN                                0xF00448\n\n#define mmTPC4_RTR_SPLIT_RD_TIMEOUT_0                                0xF0044C\n\n#define mmTPC4_RTR_SPLIT_RD_TIMEOUT_1                                0xF00450\n\n#define mmTPC4_RTR_SPLIT_WR_SAT                                      0xF00454\n\n#define mmTPC4_RTR_WPLIT_WR_TST_TOLEN                                0xF00458\n\n#define mmTPC4_RTR_SPLIT_WR_TIMEOUT_0                                0xF0045C\n\n#define mmTPC4_RTR_SPLIT_WR_TIMEOUT_1                                0xF00460\n\n#define mmTPC4_RTR_HBW_RANGE_HIT                                     0xF00470\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_0                                0xF00480\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_1                                0xF00484\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_2                                0xF00488\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_3                                0xF0048C\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_4                                0xF00490\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_5                                0xF00494\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_6                                0xF00498\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_L_7                                0xF0049C\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_0                                0xF004A0\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_1                                0xF004A4\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_2                                0xF004A8\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_3                                0xF004AC\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_4                                0xF004B0\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_5                                0xF004B4\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_6                                0xF004B8\n\n#define mmTPC4_RTR_HBW_RANGE_MASK_H_7                                0xF004BC\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_0                                0xF004C0\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_1                                0xF004C4\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_2                                0xF004C8\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_3                                0xF004CC\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_4                                0xF004D0\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_5                                0xF004D4\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_6                                0xF004D8\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_L_7                                0xF004DC\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_0                                0xF004E0\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_1                                0xF004E4\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_2                                0xF004E8\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_3                                0xF004EC\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_4                                0xF004F0\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_5                                0xF004F4\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_6                                0xF004F8\n\n#define mmTPC4_RTR_HBW_RANGE_BASE_H_7                                0xF004FC\n\n#define mmTPC4_RTR_LBW_RANGE_HIT                                     0xF00500\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_0                                  0xF00510\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_1                                  0xF00514\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_2                                  0xF00518\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_3                                  0xF0051C\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_4                                  0xF00520\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_5                                  0xF00524\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_6                                  0xF00528\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_7                                  0xF0052C\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_8                                  0xF00530\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_9                                  0xF00534\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_10                                 0xF00538\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_11                                 0xF0053C\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_12                                 0xF00540\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_13                                 0xF00544\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_14                                 0xF00548\n\n#define mmTPC4_RTR_LBW_RANGE_MASK_15                                 0xF0054C\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_0                                  0xF00550\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_1                                  0xF00554\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_2                                  0xF00558\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_3                                  0xF0055C\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_4                                  0xF00560\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_5                                  0xF00564\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_6                                  0xF00568\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_7                                  0xF0056C\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_8                                  0xF00570\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_9                                  0xF00574\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_10                                 0xF00578\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_11                                 0xF0057C\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_12                                 0xF00580\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_13                                 0xF00584\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_14                                 0xF00588\n\n#define mmTPC4_RTR_LBW_RANGE_BASE_15                                 0xF0058C\n\n#define mmTPC4_RTR_RGLTR                                             0xF00590\n\n#define mmTPC4_RTR_RGLTR_WR_RESULT                                   0xF00594\n\n#define mmTPC4_RTR_RGLTR_RD_RESULT                                   0xF00598\n\n#define mmTPC4_RTR_SCRAMB_EN                                         0xF00600\n\n#define mmTPC4_RTR_NON_LIN_SCRAMB                                    0xF00604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}