SYNC_INST SIMD, START, EXEC, 0, 2, 60
DTYPE_CFG 32FXP, 16, 16, 16
LD_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
LD_CONFIG_BASE_ADDR MSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR LSB, VMEM2, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM2, 0, 0
LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 0, 512
LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 0, 0
ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 0, 1
	LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 1, 0
	LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 1, 0
	LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 1, 32
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 1, 0
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 1, 0
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 1, 32
		LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 2, 1
		ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 2, 0
		ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 2, 512
		ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 2, 0
			LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 3, 1
			LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 3, 0
			LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 3, 16
			ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 3, 1
			ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 3, 0
			ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 3, 16
				LD_CONFIG_TILE_ADDR LSB, VMEM1, 0, 0
				LD_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
				LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 8, 0
				LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 8, 0
				LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 8, 32
					LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 9, 0
					LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 9, 0
					LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 9, 16
								LD_START 0, VMEM1, 31, 8192
				NOP 0, 0, 0, 0, 0, 0
				PERM_SET_BASE_ADDR WR, 0, 0
				PERM_SET_LOOP_STRIDE WR, 1, 1
				PERM_SET_LOOP_ITER WR, 1, 1
				PERM_SET_LOOP_STRIDE WR, 2, 1
				PERM_SET_LOOP_ITER WR, 2, 1
				PERM_SET_LOOP_STRIDE WR, 3, 1
				PERM_SET_LOOP_ITER WR, 3, 1
				PERM_SET_LOOP_STRIDE WR, 4, 1
				PERM_SET_LOOP_ITER WR, 4, 1
											PERM_START VMEM2, 0, VMEM1, 0, DO_SHUFFLE
				ST_CONFIG_TILE_ADDR LSB, VMEM2, 0, 0
				ST_CONFIG_TILE_ADDR MSB, VMEM2, 0, 0
				ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 9, 0
				ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 9, 0
				ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 9, 32
					ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 10, 0
					ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 10, 0
					ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 10, 16
								ST_START 0, VMEM2, 31, 8192
				NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 2, 0
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
LD_ST LD, IMEM, IBUF, 0, 120
BLOCK_END 0