[hls]

clock=10
set_clock_uncertainty=1.25
flow_target=vivado
syn.file=${XF_PROJ_ROOT}/L1/tests/IP_ANGLE_GENERATION/src/angle_generation.cpp
syn.file_cflags=${XF_PROJ_ROOT}/L1/tests/IP_ANGLE_GENERATION/src/angle_generation.cpp,-I${XF_PROJ_ROOT}/L1/include/hw/apc -I${XF_PROJ_ROOT}/L1/tests/IP_ANGLE_GENERATION/src
syn.top= angle_generation_inst
tb.file=${XF_PROJ_ROOT}/L1/tests/IP_ANGLE_GENERATION/src/angle_generation_main.cpp
tb.file_cflags=${XF_PROJ_ROOT}/L1/tests/IP_ANGLE_GENERATION/src/angle_generation_main.cpp,-I${XF_PROJ_ROOT}/L1/include/hw/apc -I${XF_PROJ_ROOT}/L1/tests/IP_ANGLE_GENERATION/src





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


