Return-Path: <devicetree+bounces-284837-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id lMGhA34c02lVegcAu9opvQ
	(envelope-from <devicetree+bounces-284837-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 06 Apr 2026 04:37:50 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [IPv6:2600:3c09:e001:a7::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 7075C3A129C
	for <lists+devicetree@lfdr.de>; Mon, 06 Apr 2026 04:37:49 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id 49E123001FF6
	for <lists+devicetree@lfdr.de>; Mon,  6 Apr 2026 02:37:48 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7CC4D3126C2;
	Mon,  6 Apr 2026 02:37:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="TcWndRml"
X-Original-To: devicetree@vger.kernel.org
Received: from AS8PR04CU009.outbound.protection.outlook.com (mail-westeuropeazon11011033.outbound.protection.outlook.com [52.101.70.33])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 143802F4A18;
	Mon,  6 Apr 2026 02:37:38 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.70.33
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1775443064; cv=fail; b=nMpln5pcNG/lE8nPGnODdWEpbjrNuczbplq65cy3dmkTPkBtcXnle9CQQzV4pAVu4xa9cYNtkYUGfUkhqlH8JDIHFJinfut4k0U+zUuIfBDh2KMU0jvQfMI8Tl13VeNkYYzCbmA9ibSllc5yZKuNdDFKONxql2fHVUKExLyG2xs=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1775443064; c=relaxed/simple;
	bh=n1oWjESEVDPYzD2bhUfRJI1OBU7UN0iBuSbTnQImMRs=;
	h=Date:From:To:Cc:Subject:Message-ID:References:Content-Type:
	 Content-Disposition:In-Reply-To:MIME-Version; b=ME+eFVi0aYJFVlB5ocjPpMyVN+YEZVSr4mpwhL/zxkUwLInSHzEaSrKezD+b0UqrOppkDwsSItQUKad1LAwJTRL8gP1XGqMRiYykU/ZQSY7SrpKKvRRA/aGr1Zw7S4UOxmeDXkZ+3xrTDF5VwA/pVtujzubA6MU+0tTmmM0wSrE=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=TcWndRml; arc=fail smtp.client-ip=52.101.70.33
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=jtd3zpfQimipUuxX82aBOqs/CqYPNkRBSswBX8geMtqZdqbQi8JmU4SyUnM/WtIsEyq7p7uTX3gREwr/KS9VNxAU4/BoG9s4lxmcdo9nnVAleCKl8ao09N6394Rvo39I/lMbwFYVpie1ZBS0w9m13dEy2HRrqvQjjtMaBo52D3SPC48TopUcUBs9d1Vsf2vzGncCfaAxCNmDU/WgQKKxwJuvfn/d0VyqEKIBVGKC5InrGAJ2apciIGf/N02EC9TxgwueNL6pTiq+5gOrhVU++FsVtWEbww2Ekfe4cTycHLe1eZOF4ADtDJotkqBlv1OPPpimm/cO7UCDEMudNFpgIw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=3W3rgA9JKmcWyc0zpZLCaUliCdNIZJ1hZXqzmrs1Cx4=;
 b=VnhXow0HjOq1xlcrAFRNyjs+tUKd6UgQM46nLuMrYK0bCpK0ZM1DGwX/ThuVs/UBmIJ70qTC8BG7U3iFmJ3yWfXlNhs8fb/MMUfCxhuhIBYSLnkYFy2zCK73Ew+kygkNp3gC1ChnmmxTm6BGuKSS1ZXeXCaARASgHVU6afwnQ0gAYCOvx8mTL2x3KcsCL7qKnK2+6ubXQFyx5HdFbeHha7jZB0bvb+5RDeYxu3nYtliaJYOQUjpRFPNSUvsB3uS0soQIaptLLzgQNfneKe9VJN47wRGTuhxhrS9BDhSOCbj2w+Qtz43gf6b6BBo6NtNaHQ6SCTmTk0jd9GQP4dptnQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass
 header.d=nxp.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=3W3rgA9JKmcWyc0zpZLCaUliCdNIZJ1hZXqzmrs1Cx4=;
 b=TcWndRmlAqo2hXKkPTnz2qqlf94WMM98sOdl1/VkoiNmnAr0SBXhoqgubVzWhsLVZaDNb3k2lk44o+nw+jWj2FI5bVN8BFk5K6QjMResVljuoWEvu9HZPHSpX1j8miCP0oMkpSWwKAXYSy4ZKE5YLcyU7eMcIohhgwRNsxoVbZa2rEdHCbq+c6XAE5tepDzP6pR1sjoBfn9pocGaiNDNaP4M5VAUuqjrVJzDgroRgOVeyuL3QiXVyMy0syj9QJz/jew770uq5ctR3JKH5DWAladkkQMrBO0jk2G2/lV7BG1GpYBX+fb4onET26nnXRYigPA0BMjP57hyM8c93ZQwOA==
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=nxp.com;
Received: from PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8)
 by PR3PR04MB7339.eurprd04.prod.outlook.com (2603:10a6:102:8b::19) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.17; Mon, 6 Apr
 2026 02:37:35 +0000
Received: from PA4PR04MB9366.eurprd04.prod.outlook.com
 ([fe80::75e4:8143:ddbc:6588]) by PA4PR04MB9366.eurprd04.prod.outlook.com
 ([fe80::75e4:8143:ddbc:6588%6]) with mapi id 15.20.9769.018; Mon, 6 Apr 2026
 02:37:35 +0000
Date: Sun, 5 Apr 2026 22:37:29 -0400
From: Frank Li <Frank.li@nxp.com>
To: Marek Vasut <marex@nabladev.com>
Cc: linux-arm-kernel@lists.infradead.org,
	Conor Dooley <conor+dt@kernel.org>,
	Fabio Estevam <festevam@gmail.com>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Pengutronix Kernel Team <kernel@pengutronix.de>,
	Rob Herring <robh@kernel.org>,
	Sascha Hauer <s.hauer@pengutronix.de>, devicetree@vger.kernel.org,
	imx@lists.linux.dev, linux-kernel@vger.kernel.org
Subject: Re: [PATCH] arm64: dts: imx8mm: imx8mp: Add DTOs for Data Modul
 i.MX8M Mini and Plus eDM SBC
Message-ID: <adMcaaMpJb_nLAqA@lizhi-Precision-Tower-5810>
References: <20260404201038.52093-1-marex@nabladev.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260404201038.52093-1-marex@nabladev.com>
X-ClientProxiedBy: SA9PR11CA0001.namprd11.prod.outlook.com
 (2603:10b6:806:6e::6) To PA4PR04MB9366.eurprd04.prod.outlook.com
 (2603:10a6:102:2a9::8)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: PA4PR04MB9366:EE_|PR3PR04MB7339:EE_
X-MS-Office365-Filtering-Correlation-Id: 797cba47-4406-4241-d0fc-08de938575a6
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|1800799024|366016|19092799006|7416014|376014|52116014|56012099003|22082099003|18002099003|38350700014;
X-Microsoft-Antispam-Message-Info:
	yv3uwd+eXpdXffhNgm6IP9IWA7fxUhzNWBngjd0mgH6qQlSmf9UGlrxhdoGIVMEttA7XzAQoyATN9SGHfPBT5kczyZ2ockk8GMF9G4YuyegZO+KLkpCKjjsbqOQTwomHSGqtZFFQ76GCd+ij0wfJ7DozskijECRnm/Njv6+HvnyZYzPzWfTGiWaoV0QMb20MQU5+rHkY3WN05Qns/BiPf/o8nlKz7Y7yIwWInrdL7uFP8kZ4vOK4w+4Zg5f/3/W3vxJVqrEjDPmSs5ZqAmYmUWE/+026YTER0Tn+RggyRkLtH915V42QFJq7qAQj9iTwvGgFLePintGN+kqZJvo+l2JEYdAh5mWT3se+b6qb/V7IISquIrGWRBb7lvy2QETkwpLBHvtXi+SdV1F9ZU6mVFjgC5GODOU7eWNxcJZyqq2dvcjdUaFxNSBSSsSIMG6kAX3N/Vgd4C3S5o7R0oFJRqXrsR6cuhalH3Ut+x1Cd+28+pGUW9cgtZd1k2pOgd5rtGtIZl1fFHsWfs0+Nz8QHPdTZK+anW79lYviZbJk/OkewH+hdr2z7AJ7dvMvGxjbX2kQcKjTXqTrE0wXJJmvY8rgXr+qUqtXHdjQs3w8jS1NMBSFpXcjt3qCqVYTD1cIVMiFOPivttY+rhfQ/yUGuBuB7mlXe4MUykS4IolrL4IVrXLTA75p05G0VeR06J8KY3Vym4qQiwxSJWo4CKYbxZF7lXh+dA0aOGEw8nJftlFu4qQoTEvGUmnWkFgN5Xc0DSCgNSWlvfKotMUlQBbAANt7w/7mFQ90yPhwr3DtyZE=
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PA4PR04MB9366.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(19092799006)(7416014)(376014)(52116014)(56012099003)(22082099003)(18002099003)(38350700014);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?D8MVOu/9X/WQK5k1iyK76jQlnA+qDH477VByuUhpnJrRoS0wW9PHiCts+ma2?=
 =?us-ascii?Q?XRAOxgSc0KGS366UuxG3EEMJ+m/eJgcQRsvX1XTCt2VOmOMGCrp4XfWwYsXq?=
 =?us-ascii?Q?snBpK9DTG8MAFJ3I12VTzDpgVv2gNGZkeyf+raLtPdpVzknK1jOPDtX+fh1i?=
 =?us-ascii?Q?yqabg+9CAVaLzPvqLHojL6swWzs7WiaSVn6KS+/OtqI+LUe0ZLq4AbHrmPFd?=
 =?us-ascii?Q?F1l8iaak21HZovgBTPoC9Gs8HPM6sWfZPTGaMbRTp5H45gnjw2XPZ9OAB/Wc?=
 =?us-ascii?Q?b2AL/jxnUlxxXV0qKItCoBs4PS6ZuXmn0QyXJPGiN/yFkH0HZHnsXdq/CMRn?=
 =?us-ascii?Q?Tve4BpMO/tivcISxpIlwHgFgpX6xJXnY6CyyW8MS8ZsNx+pJ+uX1tROZMATr?=
 =?us-ascii?Q?4aQehEU9KkLhwD6oRhsLJ8EGirBEjkHGJdRHqXWTA3fIqHZisMQO5MAnFAjB?=
 =?us-ascii?Q?fQvecMXKUu7m5z5qzy78743xUzqgtiJh7rZ3bvheu4Xd1/vGIpAytWJ8SMTa?=
 =?us-ascii?Q?YTOX9FfMdl0DWtPpfKMzTeaFGDnDNlTbAhJaSyTlA31HdaRDLujUySAcFp5U?=
 =?us-ascii?Q?ET9lOCiR1gmadxDXvVbziaX1GOvpPWxM7TezCz70W2tI9tH2DnlblryxP8s6?=
 =?us-ascii?Q?djrVAOmXPfOhs0yBr34BFLIZojF1W8hxpK0yk4Jc2vHz3n+fK2Umj6DUKNXv?=
 =?us-ascii?Q?CCxxlEhXH/Xq8aFXtc53acaZ5AiIJ06rDblgTkUDaIHYR+hfM5sWBRQwrhTJ?=
 =?us-ascii?Q?ijPnyJrJ0DBkG0yJv9CRHzpzgSYi1+M42vOksRgYNchA47QOmnqQ9j0y4ucm?=
 =?us-ascii?Q?dB+2AvRG78kFNqdNsKxayOZO+sUO3fic9VrmLNd/emHXs+KGhm7Qc1UyS0we?=
 =?us-ascii?Q?ZjRdLynLtG/al8GGvVTWSPtjyCINSo3b9x9u8hvzgy/kWGzQx4MhHBfTHrKp?=
 =?us-ascii?Q?ZkHiHBmGXQMGTj5IbiBT3z1nfVXciTnZLGVHFe3dwZ9e/LkZSX7vHLzCGwpd?=
 =?us-ascii?Q?52QSAH7yb5ESneb7ZCfaoqHaYKHQF/kyLJHWTqkf4QhfZ+mHjcxT86tgDP19?=
 =?us-ascii?Q?Vosr7svglGd+fg0sZhTg8TJhGMB9bMcMxKSp7J+Sf8I+c62ZsCXoIonU3/H6?=
 =?us-ascii?Q?pFncc/adWOb2S21vZ/AdyYnMq1lwvjlRTd+QbbdiKAxupHG5cJS7dYUSmatL?=
 =?us-ascii?Q?+M7e4EHnhbodAuhX4VWWd1xAZjcHNcJlAdeOJKu2/h6irrGhvy2WHorVYBj8?=
 =?us-ascii?Q?1M2TuqK5mljZZoIALkjFIZStS7SSmIXFIAZjZjrM8+KfRjuDoxnVA5PTr2J9?=
 =?us-ascii?Q?IX2trD6KQ+c0doHIyl6a/ikZpsYJS3v6RIap0z1Dh/Qu7vEzL3KUAYIs5s8a?=
 =?us-ascii?Q?Ji3QJZaNy9CJIcewsFL2qlq6i+8pdQHxR62MV0FQ9h1cqh00ZHIyGzVvvbvo?=
 =?us-ascii?Q?KkpAgmEnbObB4gIRsMpSAnw5rtfiFjHKmbPjhd/OwKUCtVTD7AiQIUu2TgaC?=
 =?us-ascii?Q?Y2ZQhXTFBDPObQWIZ1FCpX86QvPidKCxZRmo7sP9aJ5JtC7Jz28qWKwhzydZ?=
 =?us-ascii?Q?mUtubjyUhBH+/2Uqu6F7Hx19k9PFQDRiXvv4NYG+oKV+TjSvUHUGAo8nS1Au?=
 =?us-ascii?Q?0gYeHmKlEIVSPqoIp9FtIV2iq7tMW3T7Y69hBkhqmJUqA2fG5qqS2Ff9qBBE?=
 =?us-ascii?Q?16arMBNq5XCfPFVNMHEFgjn3mUN33QVIKfBheSGLGjwnCROmol5p7QLxazS0?=
 =?us-ascii?Q?hoCTlJxEDg=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 797cba47-4406-4241-d0fc-08de938575a6
X-MS-Exchange-CrossTenant-AuthSource: PA4PR04MB9366.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Apr 2026 02:37:35.3187
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: KaOmr/aprZthzYDpDfDxLyy/MJalpiMVvHTDUR71hcMQX6cjnjJ3MQn3ptlnvdz2IQfOgmikUuHQStO6EhxuAw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PR3PR04MB7339
X-Spamd-Result: default: False [1.84 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nxp.com,none];
	MID_RHS_NOT_FQDN(0.50)[];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c09:e001:a7::/64];
	R_DKIM_ALLOW(-0.20)[nxp.com:s=selector1];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-284837-lists,devicetree=lfdr.de];
	FREEMAIL_CC(0.00)[lists.infradead.org,kernel.org,gmail.com,pengutronix.de,vger.kernel.org,lists.linux.dev];
	RCVD_TLS_LAST(0.00)[];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[Frank.li@nxp.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[nxp.com:+];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	RCPT_COUNT_SEVEN(0.00)[11];
	MISSING_XM_UA(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c09::/32, country:SG];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sto.lore.kernel.org:helo,sto.lore.kernel.org:rdns]
X-Rspamd-Queue-Id: 7075C3A129C
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Sat, Apr 04, 2026 at 10:09:08PM +0200, Marek Vasut wrote:

>  48 files changed, 3086 insertions(+), 13 deletions(-)
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-cm4.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-cm7.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi

The basic it is duplcated overlay file between imx8mm and imx8mp. Can you
the use the same dtso for both boards.

Addtional boards is the same, only differeence is connect signal, such gpio.

for example, you create addtional label

in main board dts.
header1_gpio: &gpio0 {
};

in addtional boards dtso

reset-gpios = <&header1_gpio>

If these addtional boards will use at imx93, imx91 ...., there will be NxM
dtso file.

Frank

>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtso
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g070y2-l01.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g101ice-l01.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g121xce-l01.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g156hce-l01.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g215hvn011.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi0700a2t-30.dtsi
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi1010z1t-1cp11.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
> index 711e36cc2c990..44385fb05c533 100644
> --- a/arch/arm64/boot/dts/freescale/Makefile
> +++ b/arch/arm64/boot/dts/freescale/Makefile
> @@ -115,7 +115,81 @@ dtb-$(CONFIG_ARCH_MXC) += imx8dxl-evk-pcie-ep.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8dxp-tqma8xdp-mba8xx.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8dxp-tqma8xdps-mb-smarc-2.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb
> -dtb-$(CONFIG_ARCH_MXC) += imx8mm-data-modul-edm-sbc.dtb
> +
> +imx8mm-data-modul-edm-sbc-overlay-cm4-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-cm4.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtbo
> +
> +imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900-dtbs := \
> +	imx8mm-data-modul-edm-sbc.dtb \
> +	imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtbo
> +
> +dtb-$(CONFIG_ARCH_MXC) += imx8mm-data-modul-edm-sbc.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-cm4.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-cm4.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtbo \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtb \
> +			  imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtbo
> +
>  dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8mm-emcon-avari.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8mm-emtop-baseboard.dtb
> @@ -237,7 +311,143 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-aristainetos3-proton2s.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8mp-beacon-kit.dtb
>  DTC_FLAGS_imx8mp-cubox-m := -@
>  dtb-$(CONFIG_ARCH_MXC) += imx8mp-cubox-m.dtb
> -dtb-$(CONFIG_ARCH_MXC) += imx8mp-data-modul-edm-sbc.dtb
> +
> +imx8mp-data-modul-edm-sbc-overlay-cm7-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-cm7.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900-dtbs := \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtbo \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902-dtbs := \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtbo \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtbo
> +
> +imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902-dtbs := \
> +	imx8mp-data-modul-edm-sbc.dtb \
> +	imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtbo
> +
> +dtb-$(CONFIG_ARCH_MXC) += imx8mp-data-modul-edm-sbc.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-cm7.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-cm7.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtbo \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtb \
> +			  imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtbo
> +
>  dtb-$(CONFIG_ARCH_MXC) += imx8mp-debix-model-a.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8mp-debix-som-a-bmb-08.dtb
>  dtb-$(CONFIG_ARCH_MXC) += imx8mp-dhcom-drc02.dtb
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-cm4.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-cm4.dtso
> new file mode 100644
> index 0000000000000..8d681c0eff0d4
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-cm4.dtso
> @@ -0,0 +1,56 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright (C) 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/clock/imx8mm-clock.h>
> +
> +&{/} {
> +	#address-cells = <2>;
> +	#size-cells = <2>;
> +
> +	reserved-memory {	/* CM4 reserved memory */
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +		ranges;
> +
> +		m_core_reserved: m_core@b7000000 {
> +			reg = <0 0xb7000000 0 0x1000000>;
> +			no-map;
> +		};
> +
> +		vdev0vring0: vdev0vring0@b8000000 {
> +			reg = <0 0xb8000000 0 0x8000>;
> +			no-map;
> +		};
> +
> +		vdev0vring1: vdev0vring1@b8008000 {
> +			reg = <0 0xb8008000 0 0x8000>;
> +			no-map;
> +		};
> +
> +		rsc_table: rsc-table@b80ff000 {
> +			reg = <0 0xb80ff000 0 0x1000>;
> +			no-map;
> +		};
> +
> +		vdevbuffer: vdevbuffer@b8400000 {
> +			compatible = "shared-dma-pool";
> +			reg = <0 0xb8400000 0 0x100000>;
> +			no-map;
> +		};
> +	};
> +
> +	imx8mm-cm4 {
> +		compatible = "fsl,imx8mm-cm4";
> +		clocks = <&clk IMX8MM_CLK_M4_CORE>;
> +		mbox-names = "tx", "rx", "rxdb";
> +		mboxes = <&mu 0 1
> +			  &mu 1 1
> +			  &mu 3 1>;
> +		memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, <&rsc_table>;
> +		syscon = <&src>;
> +	};
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso
> new file mode 100644
> index 0000000000000..a5e80383533e7
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso
> @@ -0,0 +1,163 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/clock/imx8mm-clock.h>
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +#include "imx8mm-pinfunc.h"
> +
> +&{/} {
> +	can_osc: can-osc {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <20000000>;
> +	};
> +
> +	sound {
> +		compatible = "simple-audio-card";
> +		simple-audio-card,name = "SGTL5000-Card";
> +		simple-audio-card,format = "i2s";
> +		simple-audio-card,bitclock-master = <&codec_dai>;
> +		simple-audio-card,frame-master = <&codec_dai>;
> +		simple-audio-card,widgets = "Headphone", "Headphone Jack";
> +		simple-audio-card,routing = "Headphone Jack", "HP_OUT";
> +
> +		cpu_dai: simple-audio-card,cpu {
> +			sound-dai = <&sai2>;
> +		};
> +
> +		codec_dai: simple-audio-card,codec {
> +			sound-dai = <&sgtl5000>;
> +		};
> +	};
> +};
> +
> +&ecspi2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	status = "okay";
> +
> +	can@0 {
> +		compatible = "microchip,mcp2518fd";
> +		reg = <0>;
> +		clocks = <&can_osc>;
> +		interrupts-extended = <&gpio4 25 IRQ_TYPE_LEVEL_LOW>;
> +		spi-max-frequency = <10000000>;
> +	};
> +};
> +
> +&i2c4 {	/* Feature connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	sgtl5000: codec@a {
> +		#sound-dai-cells = <0>;
> +		clocks = <&sai5clk 1>;
> +		compatible = "fsl,sgtl5000";
> +		reg = <0x0a>;
> +		VDDA-supply = <&buck4_reg>;
> +		VDDD-supply = <&buck5_reg>;
> +		VDDIO-supply = <&buck4_reg>;
> +	};
> +
> +	gpio_feature: io-expander@20 {
> +		compatible = "nxp,pca9554";
> +		reg = <0x20>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		interrupt-parent = <&gpio5>;
> +		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
> +		gpio-line-names =
> +			"GPI0", "GPI1", "GPI2", "GPI3",
> +			"GPO0", "GPO1", "GPO2", "GPO3";
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c32";
> +		reg = <0x50>;
> +		pagesize = <32>;
> +	};
> +};
> +
> +&iomuxc {
> +	pinctrl_codec_mclk: codec-mclk_feature-grp {
> +		fsl,pins = <
> +			/* GPIO4_IO27 */
> +			MX8MM_IOMUXC_SAI2_MCLK_SAI5_MCLK		0x2
> +		>;
> +	};
> +
> +	pinctrl_sai2: sai2_feature-grp {
> +		fsl,pins = <
> +			MX8MM_IOMUXC_SAI2_RXC_SAI2_RX_BCLK		0x90
> +			MX8MM_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0		0x96
> +			MX8MM_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0		0x90
> +			MX8MM_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC		0x96
> +		>;
> +	};
> +};
> +
> +&pinctrl_hog_feature {
> +	fsl,pins = <
> +		/* GPIO5_IO03 */
> +		MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3				0x40000006
> +		/* GPIO5_IO04 */
> +		MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4				0x40000006
> +
> +		/* CAN_INT# */
> +		MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25			0x40000090
> +	>;
> +};
> +
> +&sai2 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_sai2>;
> +	assigned-clocks = <&clk IMX8MM_CLK_SAI2>;
> +	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
> +	assigned-clock-rates = <24576000>;
> +	fsl,sai-asynchronous;
> +	fsl,sai-bit-clock-swap;
> +	fsl,sai-mclk-direction-output;
> +	status = "okay";
> +};
> +
> +&spba2 {
> +	#address-cells = <1>;
> +	#size-cells = <1>;
> +
> +	sai5clk: clock-controller@30050000 {	/* SAI5 */
> +		compatible = "fsl,imx8mm-sai-clock", "fsl,imx8mq-sai-clock";
> +		reg = <0x30050000 0x10000>;
> +		#clock-cells = <1>;
> +		clocks = <&clk IMX8MM_CLK_SAI5_IPG>,
> +			 <&clk IMX8MM_CLK_SAI5_ROOT>;
> +		clock-names = "bus", "mclk1";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_codec_mclk>;
> +		assigned-clocks = <&clk IMX8MM_CLK_SAI5>,
> +				  <&clk IMX8MM_CLK_CLKOUT1_SEL>,
> +				  <&clk IMX8MM_CLK_CLKOUT2_SEL>;
> +		assigned-clock-parents = <&clk IMX8MM_CLK_24M>,
> +					 <&clk IMX8MM_CLK_24M>,
> +					 <&clk IMX8MM_CLK_24M>;
> +		assigned-clock-rates = <24000000>;
> +	};
> +};
> +
> +&uart2 {	/* RS422 J12 */
> +	linux,rs485-enabled-at-boot-time;
> +	uart-has-rtscts;
> +	status = "okay";
> +};
> +
> +/* UART4 is blocked by RDC and used as CM4 console UART */
> +&uart4 {	/* UART to 1-Wire J5 */
> +	status = "disabled";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso
> new file mode 100644
> index 0000000000000..e2eef78cfb40f
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso
> @@ -0,0 +1,118 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +#include "imx8mm-pinfunc.h"
> +
> +&{/} {
> +	beeper {
> +		compatible = "pwm-beeper";
> +		beeper-hz = <1000>;
> +		pwms = <&pwm3 0 250000 0>;
> +	};
> +
> +	can_osc: can-osc {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <20000000>;
> +	};
> +};
> +
> +&ecspi2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	status = "okay";
> +
> +	can@0 {
> +		compatible = "microchip,mcp2515";
> +		reg = <0>;
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_can>;
> +		clocks = <&can_osc>;
> +		interrupts-extended = <&gpio4 25 IRQ_TYPE_LEVEL_LOW>;
> +		spi-max-frequency = <5000000>;
> +	};
> +};
> +
> +&i2c4 {	/* Feature connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	gpio_feature: io-expander@20 {
> +		compatible = "nxp,pca9554";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_gpio_expander>;
> +		reg = <0x20>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		interrupt-parent = <&gpio4>;
> +		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
> +		gpio-line-names =
> +			"GPIO1_output", "GPIO1_input",
> +			"GPIO2_output", "GPIO2_input",
> +			"GPIO3_output", "GPIO3_input",
> +			"PCA9511A_READY", "";
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c32";
> +		reg = <0x50>;
> +		pagesize = <32>;
> +	};
> +};
> +
> +&iomuxc {
> +	pinctrl_can: can-feature-grp {
> +		fsl,pins = <
> +			/* CAN_INT# */
> +			MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25		0x400000d6
> +			/* CAN_RST# */
> +			MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26		0x6
> +		>;
> +	};
> +
> +	pinctrl_gpio_expander: gpio-expander-feature-grp {
> +		fsl,pins = <
> +			/* GPIO4_IO27 */
> +			MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27		0x6
> +		>;
> +	};
> +
> +	pinctrl_pwm3: pwm3-buzzer-feature-grp {
> +		fsl,pins = <
> +			/* Buzzer PWM output */
> +			MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT			0x100
> +		>;
> +	};
> +};
> +
> +&pinctrl_hog_feature {
> +	fsl,pins = <
> +		/* GPIO5_IO04 */
> +		MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4			0x6
> +	>;
> +};
> +
> +&pwm3 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_pwm3>;
> +	status = "okay";
> +};
> +
> +&uart1 {	/* J500/J501 */
> +	status = "okay";
> +};
> +
> +&uart2 {	/* RS485 J302/J303 */
> +	linux,rs485-enabled-at-boot-time;
> +	uart-has-rtscts;
> +	status = "okay";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso
> new file mode 100644
> index 0000000000000..b39532253d4dd
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso
> @@ -0,0 +1,102 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +&{/} {
> +	hdmi-out {
> +		compatible = "hdmi-connector";
> +		type = "a";
> +
> +		port {
> +			hdmi_con: endpoint {
> +				remote-endpoint = <&lt9611_out>;
> +			};
> +		};
> +	};
> +};
> +
> +&i2c3 {	/* Display connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	lt9611_codec: hdmi-bridge@3b {
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_expansion>;
> +		compatible = "lontium,lt9611";
> +		reg = <0x3b>;
> +		interrupts-extended = <&gpio2 3 IRQ_TYPE_EDGE_FALLING>;
> +		reset-gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
> +		vdd-supply = <&buck5_reg>;	/* X400 pin 51, +1V8_S0 */
> +		vcc-supply = <&buck4_reg>;	/* X400 pin 55, +3V3_S0 */
> +
> +		/* Audio I2S not described */
> +		#sound-dai-cells = <1>;
> +
> +		ports {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +
> +			port@0 {
> +				reg = <0>;
> +
> +				lt9611_a: endpoint {
> +					remote-endpoint = <&mipi_dsi_bridge1_out>;
> +				};
> +			};
> +
> +			port@2 {
> +				reg = <2>;
> +
> +				lt9611_out: endpoint {
> +					remote-endpoint = <&hdmi_con>;
> +				};
> +			};
> +		};
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c02";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&iomuxc {
> +	/* Free &pinctrl_panel_expansion from hog for lt9611_codec above */
> +	pinctrl-0 = <&pinctrl_hog_misc>, <&pinctrl_hog_feature>,
> +		    <&pinctrl_hog_panel>, <&pinctrl_hog_sbc>;
> +};
> +
> +&lcdif {
> +	status = "okay";
> +};
> +
> +&mipi_dsi {
> +	/* HDMI 148.5 MHz x2 (DDR) x3 (24bpp / 8) */
> +	samsung,burst-clock-frequency = <891000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@1 {
> +			reg = <1>;
> +
> +			mipi_dsi_bridge1_out: endpoint {
> +				clock-lanes = <0>;
> +				data-lanes = <1 2 3 4>;
> +				/* Clock and data lanes have DN/DP swapped */
> +				lane-polarities = <1 1 1 1 1>;
> +				remote-endpoint = <&lt9611_a>;
> +			};
> +		};
> +	};
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso
> new file mode 100644
> index 0000000000000..4930339d0f980
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso
> @@ -0,0 +1,70 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 6.3 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <216000000>;	/* RX ByteClock ~27 MHz */
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	compatible = "innolux,g070y2-l01";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +			remote-endpoint = <&lt9211_out_a>;
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this G070Y2-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this G070Y2-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <550000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.3 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G070Y2-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso
> new file mode 100644
> index 0000000000000..a5e8db0b4557c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso
> @@ -0,0 +1,70 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 6.3 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <515000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	compatible = "innolux,g101ice-l01";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +			remote-endpoint = <&lt9211_out_a>;
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this G101ICE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this G101ICE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <950000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.3 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G101ICE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso
> new file mode 100644
> index 0000000000000..46a26189f2fa0
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso
> @@ -0,0 +1,70 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 6.2 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <470000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	compatible = "innolux,g121xce-l01";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +			remote-endpoint = <&lt9211_out_a>;
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this G121XCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this G121XCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <1180000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.2 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G121XCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso
> new file mode 100644
> index 0000000000000..e606e9dbb098d
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso
> @@ -0,0 +1,95 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 4.6 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 4.3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds_a>;
> +			};
> +		};
> +
> +		port@3 {
> +			reg = <3>;
> +
> +			lt9211_out_b: endpoint {
> +				remote-endpoint = <&panel_lvds_b>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <864000000>;	/* RX ByteClock ~27 MHz */
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	compatible = "innolux,g156hce-l01";
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@0 {
> +			reg = <0>;
> +			dual-lvds-odd-pixels;
> +
> +			panel_lvds_b: endpoint {
> +				remote-endpoint = <&lt9211_out_b>;
> +			};
> +		};
> +
> +		port@1 {
> +			reg = <1>;
> +			dual-lvds-even-pixels;
> +
> +			panel_lvds_a: endpoint {
> +				remote-endpoint = <&lt9211_out_a>;
> +			};
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {	/* G156HCE-L01 can do both 3V3 and 5V IO */
> +	/* Always only output 3.3V on this G156HCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {	/* G156HCE-L01 can do both 3V3 and 5V IO */
> +	/* Always only output 3.3V on this G156HCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <1170000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 4.6 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G156HCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso
> new file mode 100644
> index 0000000000000..4ed5afc4cee2c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso
> @@ -0,0 +1,94 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_panel_backlight>;
> +	enable-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
> +	/* 6.5 POWER ON/OFF SEQUENCE, T6 >= 10 ms */
> +	post-pwm-on-delay-ms = <10>;
> +	/* 6.5 POWER ON/OFF SEQUENCE, T7 >= 0 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 5.2 BACKLIGHT UNIT 200Hz..20kHz, value below in ns */
> +	pwms = <&pwm1 0 66666 0>;	/* 15 kHz = 66666ns */
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds_a>;
> +			};
> +		};
> +
> +		port@3 {
> +			reg = <3>;
> +
> +			lt9211_out_b: endpoint {
> +				remote-endpoint = <&panel_lvds_b>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <864000000>;	/* RX ByteClock ~27 MHz */
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	/* The G215HVN01 is replacement for T215HVN01, which is supported. */
> +	compatible = "auo,t215hvn01";
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@0 {
> +			reg = <0>;
> +			dual-lvds-odd-pixels;
> +
> +			panel_lvds_b: endpoint {
> +				remote-endpoint = <&lt9211_out_b>;
> +			};
> +		};
> +
> +		port@1 {
> +			reg = <1>;
> +			dual-lvds-even-pixels;
> +
> +			panel_lvds_a: endpoint {
> +				remote-endpoint = <&lt9211_out_a>;
> +			};
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 5V on this G215HVN01.1 panel unit. */
> +	regulator-min-microvolt = <5000000>;
> +	regulator-max-microvolt = <5000000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 5V on this G215HVN01.1 panel unit. */
> +	regulator-min-microvolt = <5000000>;
> +	regulator-max-microvolt = <5000000>;
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.5 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <40000>; /* 30.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 5.0V on this G215HVN01.1 panel unit. */
> +	regulator-min-microvolt = <5000000>;
> +	regulator-max-microvolt = <5000000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso
> new file mode 100644
> index 0000000000000..a471451684295
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso
> @@ -0,0 +1,70 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 1.5 POWER ON/OFF SEQUENCE, T4 >= 200 ms */
> +	pwm-off-delay-ms = <200>;
> +	/* ELECTRICAL CHARACTERISTICS, BL_ADJ Frequency 20K HZ Typ., value below in ns */
> +	pwms = <&pwm1 0 50000 0>;
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <216000000>;	/* RX ByteClock ~27 MHz */
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	compatible = "multi-inno,mi0700a2t-30";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +			remote-endpoint = <&lt9211_out_a>;
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this MI0700A2T-30 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this MI0700A2T-30 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <200000>; /* T3 */
> +	off-on-delay-us = <1450000>; /* T4 + T5 + T6 + T1 + T2 + T3 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 1.5 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <60000>; /* T1 + T2 >= 1 ms (typ. 60ms) */
> +
> +	/* Always only output 3.3V on this MI0700A2T-30 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso
> new file mode 100644
> index 0000000000000..830a8916bbe03
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso
> @@ -0,0 +1,70 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 3 POWER ON/OFF SEQUENCE, T7 >= 200 ms */
> +	pwm-off-delay-ms = <200>;
> +	/* ELECTRICAL CHARACTERISTICS, BL_ADJ Frequency 20K HZ Typ., value below in ns */
> +	pwms = <&pwm1 0 50000 0>;
> +	status = "okay";
> +};
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <400000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel {
> +	compatible = "multi-inno,mi1010z1t-1cp11";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +			remote-endpoint = <&lt9211_out_a>;
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this MI1010Z1T-1CP11 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this MI1010Z1T-1CP11 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <200000>; /* T6 */
> +	off-on-delay-us = <1450000>; /* T7 + T3 + T4 + T5 + T1 + T2 + T6 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 3 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <60000>; /* T1 + T2 >= 1 ms (typ. 60ms) */
> +
> +	/* Always only output 3.3V on this MI1010Z1T-1CP11 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi
> new file mode 100644
> index 0000000000000..36f425234202d
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi
> @@ -0,0 +1,165 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +&{/} {
> +	reg_backlight_en_level: regulator-backlight-en-level {
> +		compatible = "regulator-gpio";
> +		regulator-name = "Backlight_SEL_EN";
> +		regulator-type = "voltage";
> +		gpios = <&gpio_display 3 GPIO_ACTIVE_HIGH>; /* SEL_EN */
> +		states = <3300000 0x0>,
> +			 <5000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +	};
> +
> +	reg_backlight_pwm_level: regulator-backlight-pwm-level {
> +		compatible = "regulator-gpio";
> +		regulator-name = "Backlight_SEL_PWM";
> +		regulator-type = "voltage";
> +		gpios = <&gpio_display 2 GPIO_ACTIVE_HIGH>; /* SEL_PWM */
> +		states = <3300000 0x0>,
> +			 <5000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +	};
> +
> +	reg_panel_bl: regulator-panel-bl {
> +		compatible = "regulator-fixed";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_backlight>;
> +		regulator-name = "PANEL_BL";
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +		gpio = <&gpio3 0 0>;
> +		enable-active-high;
> +		/* Used by panels which enable PWM signal before BL ON/OFF */
> +		status = "disabled";
> +	};
> +
> +	reg_lt9211_vcc18: regulator-lt9211-vcc18 {
> +		compatible = "regulator-fixed";
> +		regulator-name = "LT9211_VCC18";
> +		regulator-min-microvolt = <1800000>;
> +		regulator-max-microvolt = <1800000>;
> +		vin-supply = <&buck5_reg>;	/* X400 pin 51, +1V8_S0 */
> +	};
> +};
> +
> +&i2c3 {	/* Display connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	clock-frequency = <100000>;
> +
> +	lt9211_codec: bridge@2d {
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_expansion>;
> +		compatible = "lontium,lt9211";
> +		reg = <0x2d>;
> +		interrupts-extended = <&gpio2 3 IRQ_TYPE_EDGE_FALLING>;
> +		reset-gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
> +		vccio-supply = <&reg_lt9211_vcc18>;
> +
> +		ports {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +
> +			port@0 {
> +				reg = <0>;
> +
> +				lt9211_a: endpoint {
> +					data-lanes = <1 2 3 4>;
> +					remote-endpoint = <&mipi_dsi_bridge1_out>;
> +				};
> +			};
> +		};
> +	};
> +
> +	gpio_display: io-expander@41 {
> +		compatible = "nxp,pca9536";
> +		reg = <0x41>;
> +		gpio-controller;
> +		#gpio-cells = <2>;
> +		gpio-line-names = "SEL_12V", "SEL_5V", "SEL_PWM", "SEL_EN";
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c02";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&iomuxc {
> +	/* Free &pinctrl_panel_expansion from hog for lt9211_codec above */
> +	pinctrl-0 = <&pinctrl_hog_misc>, <&pinctrl_hog_feature>,
> +		    <&pinctrl_hog_panel>, <&pinctrl_hog_sbc>;
> +};
> +
> +&lcdif {
> +	status = "okay";
> +};
> +
> +&mipi_dsi {
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@1 {
> +			reg = <1>;
> +
> +			mipi_dsi_bridge1_out: endpoint {
> +				clock-lanes = <0>;
> +				data-lanes = <1 2 3 4>;
> +				/* Clock and data lanes have DN/DP swapped */
> +				lane-polarities = <1 1 1 1 1>;
> +				remote-endpoint = <&lt9211_a>;
> +			};
> +		};
> +	};
> +};
> +
> +&pwm1 {
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	compatible = "regulator-gpio";
> +	regulator-type = "voltage";
> +	enable-gpios = <&gpio3 6 0>;
> +	enable-active-high;
> +	status = "okay";
> +
> +	/*
> +	 * AP63300 voltage divider settings:
> +	 *   R1=16k2
> +	 *   R2=5k23 with optional series Rs=7k68 (5V) or Rt=1k5 (12V)
> +	 *
> +	 * 1 / Rx = (1 / R2) [ + (1 / Rs)][ + (1 / Rt)]
> +	 * Vout = 0.8 * ((R1 / Rx) + 1)
> +	 */
> +	gpios = <&gpio_display 1 GPIO_ACTIVE_HIGH>,	/* 5V */
> +		<&gpio_display 0 GPIO_ACTIVE_HIGH>;	/* 12V */
> +	states = <3300000 0x0>,
> +		 <5000000 0x1>,
> +		 <12000000 0x2>,
> +		 <3900000 0x3>;
> +
> +	/* Default setting: lowest supported voltage. */
> +	gpios-states = <0 0>;	/* Default GPIO state is LOW/LOW, so 3V3 out */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtso b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtso
> new file mode 100644
> index 0000000000000..14038215f298c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc-overlay-edm-sbc-imx8mm-rev900.dtso
> @@ -0,0 +1,18 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright (C) 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&fec1 {
> +	phy-handle = <&fec1_phy_ath>;
> +};
> +
> +&fec1_phy_ath {
> +	status = "okay";
> +};
> +
> +&fec1_phy_bcm {
> +	status = "disabled";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts
> index 472c584fb3bd2..d695ea0643e32 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts
> @@ -30,11 +30,8 @@ memory@40000000 {
>
>  	backlight: backlight {
>  		compatible = "pwm-backlight";
> -		pinctrl-names = "default";
> -		pinctrl-0 = <&pinctrl_panel_backlight>;
>  		brightness-levels = <0 1 10 20 30 40 50 60 70 75 80 90 100>;
>  		default-brightness-level = <7>;
> -		enable-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
>  		pwms = <&pwm1 0 5000000 0>;
>  		/* Disabled by default, unless display board plugged in. */
>  		status = "disabled";
> @@ -66,7 +63,6 @@ reg_panel_vcc: regulator-panel-vcc {
>  		regulator-name = "PANEL_VCC";
>  		regulator-min-microvolt = <5000000>;
>  		regulator-max-microvolt = <5000000>;
> -		gpio = <&gpio3 6 0>;
>  		enable-active-high;
>  		/* Disabled by default, unless display board plugged in. */
>  		status = "disabled";
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-cm7.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-cm7.dtso
> new file mode 100644
> index 0000000000000..21e2a8c0bab0a
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-cm7.dtso
> @@ -0,0 +1,57 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright (C) 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/clock/imx8mp-clock.h>
> +
> +&{/} {
> +	#address-cells = <2>;
> +	#size-cells = <2>;
> +
> +	reserved-memory {	/* CM7 reserved memory */
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +		ranges;
> +
> +		m_core_reserved: m_core@54000000 {
> +			reg = <0 0x54000000 0 0x1000000>;
> +			no-map;
> +		};
> +
> +		vdev0vring0: vdev0vring0@55000000 {
> +			reg = <0 0x55000000 0 0x8000>;
> +			no-map;
> +		};
> +
> +		vdev0vring1: vdev0vring1@55008000 {
> +			reg = <0 0x55008000 0 0x8000>;
> +			no-map;
> +		};
> +
> +		rsc_table: rsc-table@550ff000 {
> +			reg = <0 0x550ff000 0 0x1000>;
> +			no-map;
> +		};
> +
> +		vdevbuffer: vdevbuffer@55400000 {
> +			compatible = "shared-dma-pool";
> +			reg = <0 0x55400000 0 0x100000>;
> +			no-map;
> +		};
> +	};
> +
> +	imx8mp-cm7 {
> +		compatible = "fsl,imx8mp-cm7-mmio";
> +		clocks = <&clk IMX8MP_CLK_M7_CORE>;
> +		fsl,iomuxc-gpr = <&gpr>;
> +		mbox-names = "tx", "rx", "rxdb";
> +		mboxes = <&mu 0 1
> +			  &mu 1 1
> +			  &mu 3 1>;
> +		memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, <&rsc_table>;
> +		syscon = <&src>;
> +	};
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso
> new file mode 100644
> index 0000000000000..0f70eb5086a03
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1-audio.dtso
> @@ -0,0 +1,151 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/clock/imx8mp-clock.h>
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +#include "imx8mp-pinfunc.h"
> +
> +&{/} {
> +	can_osc: can-osc {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <20000000>;
> +	};
> +
> +	sound-fio {
> +		compatible = "simple-audio-card";
> +		simple-audio-card,name = "SGTL5000-FIO1";
> +		simple-audio-card,format = "i2s";
> +		simple-audio-card,bitclock-master = <&codec_dai_fio>;
> +		simple-audio-card,frame-master = <&codec_dai_fio>;
> +		simple-audio-card,widgets = "Headphone", "Headphone Jack";
> +		simple-audio-card,routing = "Headphone Jack", "HP_OUT";
> +
> +		cpu_dai_fio: simple-audio-card,cpu {
> +			sound-dai = <&sai2>;
> +		};
> +
> +		codec_dai_fio: simple-audio-card,codec {
> +			sound-dai = <&sgtl5000_fio>;
> +		};
> +	};
> +};
> +
> +&ecspi2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	status = "okay";
> +
> +	can@0 {
> +		compatible = "microchip,mcp2518fd";
> +		reg = <0>;
> +		clocks = <&can_osc>;
> +		interrupts-extended = <&gpio2 10 IRQ_TYPE_LEVEL_LOW>;
> +		spi-max-frequency = <10000000>;
> +	};
> +};
> +
> +&i2c2 {	/* Feature connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	sgtl5000_fio: codec@a {
> +		#sound-dai-cells = <0>;
> +		clocks = <&sai5clk 1>;
> +		compatible = "fsl,sgtl5000";
> +		reg = <0x0a>;
> +		VDDA-supply = <&buck4>;
> +		VDDD-supply = <&buck5>;
> +		VDDIO-supply = <&buck4>;
> +	};
> +
> +	gpio_feature: io-expander@20 {
> +		compatible = "nxp,pca9554";
> +		reg = <0x20>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		interrupt-parent = <&gpio5>;
> +		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
> +		gpio-line-names =
> +			"GPI0", "GPI1", "GPI2", "GPI3",
> +			"GPO0", "GPO1", "GPO2", "GPO3";
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c32";
> +		reg = <0x50>;
> +		pagesize = <32>;
> +	};
> +};
> +
> +&iomuxc {
> +	pinctrl_codec_mclk: codec-mclk_feature-grp {
> +		fsl,pins = <
> +			MX8MP_IOMUXC_SAI2_MCLK__AUDIOMIX_SAI5_MCLK	0xd6
> +		>;
> +	};
> +
> +	sai2-grp {
> +		fsl,pins = <
> +			MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC	0xd6
> +			MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00	0xd6
> +			MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCLK	0xd6
> +			MX8MP_IOMUXC_SAI2_RXD0__AUDIOMIX_SAI2_RX_DATA00	0xd6
> +		>;
> +	};
> +
> +	uart1-grp {
> +		fsl,pins = <
> +			MX8MP_IOMUXC_SD1_CLK__UART1_DCE_TX		0x49
> +			MX8MP_IOMUXC_SD1_CMD__UART1_DCE_RX		0x49
> +			MX8MP_IOMUXC_SD1_DATA1__UART1_DCE_CTS		0x49
> +		>;
> +	};
> +};
> +
> +&sai2 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_sai2>;
> +	assigned-clocks = <&clk IMX8MP_CLK_SAI2>;
> +	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL2_OUT>;
> +	assigned-clock-rates = <24576000>;
> +	fsl,sai-asynchronous;
> +	fsl,sai-mclk-direction-output;
> +	status = "okay";
> +};
> +
> +&spba5 {
> +	#address-cells = <1>;
> +	#size-cells = <1>;
> +
> +	sai5clk: clock-controller@30c50000 {
> +		compatible = "fsl,imx8mp-sai-clock", "fsl,imx8mq-sai-clock";
> +		reg = <0x30c50000 0x10000>;
> +		#clock-cells = <1>;
> +		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI5_IPG>,
> +			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI5_MCLK1>;
> +		clock-names = "bus", "mclk1";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_codec_mclk>;
> +		status = "okay";
> +	};
> +};
> +
> +&uart2 {	/* RS422 J12 */
> +	linux,rs485-enabled-at-boot-time;
> +	uart-has-rtscts;
> +	status = "okay";
> +};
> +
> +/* UART4 is blocked by RDC and used as CM4 console UART */
> +&uart4 {	/* UART to 1-Wire J5 */
> +	status = "disabled";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso
> new file mode 100644
> index 0000000000000..0270443c667e3
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-fio1.dtso
> @@ -0,0 +1,107 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +#include "imx8mp-pinfunc.h"
> +
> +&{/} {
> +	can_osc: can-osc {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <20000000>;
> +	};
> +};
> +
> +&ecspi2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	status = "okay";
> +
> +	can@0 {
> +		compatible = "microchip,mcp2515";
> +		reg = <0>;
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_can>;
> +		clocks = <&can_osc>;
> +		interrupts-extended = <&gpio2 10 IRQ_TYPE_LEVEL_LOW>;
> +		spi-max-frequency = <5000000>;
> +	};
> +};
> +
> +&i2c2 {	/* Feature connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	gpio_feature: io-expander@20 {
> +		compatible = "nxp,pca9554";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_gpio_expander>;
> +		reg = <0x20>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		interrupt-parent = <&gpio4>;
> +		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
> +		gpio-line-names =
> +			"GPIO1_output", "GPIO1_input",
> +			"GPIO2_output", "GPIO2_input",
> +			"GPIO3_output", "GPIO3_input",
> +			"PCA9511A_READY", "";
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c32";
> +		reg = <0x50>;
> +		pagesize = <32>;
> +	};
> +};
> +
> +&iomuxc {
> +	pinctrl_can: can-feature-grp {
> +		fsl,pins = <
> +			/* CAN_INT# */
> +			MX8MP_IOMUXC_SD1_RESET_B__GPIO2_IO10		0x400000d6
> +		>;
> +	};
> +
> +	pinctrl_gpio_expander: gpio-expander-feature-grp {
> +		fsl,pins = <
> +			/* GPIO4_IO27 */
> +			MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27		0x6
> +		>;
> +	};
> +};
> +
> +&pinctrl_sai2 {
> +	fsl,pins = <
> +		MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC	0xd6
> +		MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00	0xd6
> +		MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCLK	0xd6
> +	>;
> +};
> +
> +&pinctrl_hog_feature {
> +	fsl,pins = <
> +		/* GPIO5_IO03 */
> +		MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07		0x40000006
> +		/* GPIO5_IO04 */
> +		MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08		0x40000006
> +	>;
> +};
> +
> +&uart1 {	/* J500/J501 */
> +	status = "okay";
> +};
> +
> +&uart2 {	/* RS485 J302/J303 */
> +	linux,rs485-enabled-at-boot-time;
> +	uart-has-rtscts;
> +	status = "okay";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso
> new file mode 100644
> index 0000000000000..3b5da71273c09
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-hdmi.dtso
> @@ -0,0 +1,102 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +&{/} {
> +	hdmi-out {
> +		compatible = "hdmi-connector";
> +		type = "a";
> +
> +		port {
> +			hdmi_con: endpoint {
> +				remote-endpoint = <&lt9611_out>;
> +			};
> +		};
> +	};
> +};
> +
> +&i2c2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	lt9611_codec: hdmi-bridge@3b {
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_expansion>;
> +		compatible = "lontium,lt9611";
> +		reg = <0x3b>;
> +		interrupts-extended = <&gpio4 19 IRQ_TYPE_EDGE_FALLING>;
> +		reset-gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>;
> +		vdd-supply = <&buck5>;	/* X400 pin 51, +1V8_S0 */
> +		vcc-supply = <&buck4>;	/* X400 pin 55, +3V3_S0 */
> +
> +		/* Audio I2S not described */
> +		#sound-dai-cells = <1>;
> +
> +		ports {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +
> +			port@0 {
> +				reg = <0>;
> +
> +				lt9611_a: endpoint {
> +					remote-endpoint = <&mipi_dsi_bridge1_out>;
> +				};
> +			};
> +
> +			port@2 {
> +				reg = <2>;
> +
> +				lt9611_out: endpoint {
> +					remote-endpoint = <&hdmi_con>;
> +				};
> +			};
> +		};
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c02";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&iomuxc {
> +	/* Free &pinctrl_panel_expansion from hog for lt9611_codec above */
> +	pinctrl-0 = <&pinctrl_hog_misc>, <&pinctrl_hog_feature>,
> +		    <&pinctrl_hog_panel>, <&pinctrl_hog_sbc>;
> +};
> +
> +&lcdif1 {
> +	status = "okay";
> +};
> +
> +&mipi_dsi {
> +	/* HDMI 148.5 MHz x2 (DDR) x3 (24bpp / 8) */
> +	samsung,burst-clock-frequency = <891000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@1 {
> +			reg = <1>;
> +
> +			mipi_dsi_bridge1_out: endpoint {
> +				clock-lanes = <0>;
> +				data-lanes = <1 2 3 4>;
> +				/* Clock and data lanes have DN/DP swapped */
> +				lane-polarities = <1 1 1 1 1>;
> +				remote-endpoint = <&lt9611_a>;
> +			};
> +		};
> +	};
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso
> new file mode 100644
> index 0000000000000..78b5557e870a2
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g070y2-l01.dtso
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g070y2-l01.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <216000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso
> new file mode 100644
> index 0000000000000..28e94fe0cdd63
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g101ice-l01.dtso
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g101ice-l01.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <515000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso
> new file mode 100644
> index 0000000000000..a8918b5bc8d71
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g121xce-l01.dtso
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g121xce-l01.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <470000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso
> new file mode 100644
> index 0000000000000..673a574c6f3ea
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g156hce-l01.dtso
> @@ -0,0 +1,40 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g156hce-l01.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds_a>;
> +			};
> +		};
> +
> +		port@3 {
> +			reg = <3>;
> +
> +			lt9211_out_b: endpoint {
> +				remote-endpoint = <&panel_lvds_b>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <864000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds_a {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> +
> +&panel_lvds_b {
> +	remote-endpoint = <&lt9211_out_b>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso
> new file mode 100644
> index 0000000000000..5e3fc1ca1bf16
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-g215hvn011.dtso
> @@ -0,0 +1,40 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g215hvn011.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds_a>;
> +			};
> +		};
> +
> +		port@3 {
> +			reg = <3>;
> +
> +			lt9211_out_b: endpoint {
> +				remote-endpoint = <&panel_lvds_b>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <864000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds_a {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> +
> +&panel_lvds_b {
> +	remote-endpoint = <&lt9211_out_b>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso
> new file mode 100644
> index 0000000000000..443b3b3132372
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi0700a2t-30.dtso
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-mi0700a2t-30.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <216000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso
> new file mode 100644
> index 0000000000000..c979cf3a9ae65
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds-mi1010z1t-1cp11.dtso
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-mi1010z1t-1cp11.dtsi"
> +
> +&lt9211_codec {
> +	ports {
> +		port@2 {
> +			reg = <2>;
> +
> +			lt9211_out_a: endpoint {
> +				remote-endpoint = <&panel_lvds>;
> +			};
> +		};
> +	};
> +};
> +
> +&mipi_dsi {
> +	samsung,burst-clock-frequency = <400000000>;
> +	samsung,esc-clock-frequency = <10000000>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&lt9211_out_a>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi
> new file mode 100644
> index 0000000000000..4fcb553f7c669
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-mod-imx8mm-lvds.dtsi
> @@ -0,0 +1,172 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +&{/} {
> +	reg_backlight_en_level: regulator-backlight-en-level {
> +		compatible = "regulator-gpio";
> +		regulator-name = "Backlight_SEL_EN";
> +		regulator-type = "voltage";
> +		gpios = <&gpio_display 3 GPIO_ACTIVE_HIGH>; /* SEL_EN */
> +		states = <3300000 0x0>,
> +			 <5000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +	};
> +
> +	reg_backlight_pwm_level: regulator-backlight-pwm-level {
> +		compatible = "regulator-gpio";
> +		regulator-name = "Backlight_SEL_PWM";
> +		regulator-type = "voltage";
> +		gpios = <&gpio_display 2 GPIO_ACTIVE_HIGH>; /* SEL_PWM */
> +		states = <3300000 0x0>,
> +			 <5000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +	};
> +
> +	reg_panel_bl_supply: regulator-panel-bl-supply {
> +		compatible = "regulator-fixed";
> +		regulator-name = "BKLT0";
> +		regulator-min-microvolt = <12000000>;
> +		regulator-max-microvolt = <12000000>;
> +	};
> +
> +	reg_panel_bl: regulator-panel-bl {
> +		compatible = "regulator-fixed";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_backlight>;
> +		regulator-name = "PANEL_BL";
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +		gpio = <&gpio3 0 0>;
> +		enable-active-high;
> +		vin-supply = <&reg_panel_bl_supply>;
> +		/* Used by panels which enable PWM signal before BL ON/OFF */
> +		status = "disabled";
> +	};
> +
> +	reg_lt9211_vcc18: regulator-lt9211-vcc18 {
> +		compatible = "regulator-fixed";
> +		regulator-name = "LT9211_VCC18";
> +		regulator-min-microvolt = <1800000>;
> +		regulator-max-microvolt = <1800000>;
> +		vin-supply = <&buck5>;	/* X400 pin 51, +1V8_S0 */
> +	};
> +};
> +
> +&i2c2 {	/* Display connector I2C */
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	lt9211_codec: bridge@2d {
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_expansion>;
> +		compatible = "lontium,lt9211";
> +		reg = <0x2d>;
> +		interrupts-extended = <&gpio4 19 IRQ_TYPE_EDGE_FALLING>;
> +		reset-gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>;
> +		vccio-supply = <&reg_lt9211_vcc18>;
> +
> +		ports {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +
> +			port@0 {
> +				reg = <0>;
> +
> +				lt9211_a: endpoint {
> +					data-lanes = <1 2 3 4>;
> +					remote-endpoint = <&mipi_dsi_bridge1_out>;
> +				};
> +			};
> +		};
> +	};
> +
> +	gpio_display: io-expander@41 {
> +		compatible = "nxp,pca9536";
> +		reg = <0x41>;
> +		gpio-controller;
> +		#gpio-cells = <2>;
> +		gpio-line-names = "SEL_12V", "SEL_5V", "SEL_PWM", "SEL_EN";
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c02";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&iomuxc {
> +	/* Free &pinctrl_panel_expansion from hog for lt9211_codec above */
> +	pinctrl-0 = <&pinctrl_hog_misc>, <&pinctrl_hog_feature>,
> +		    <&pinctrl_hog_panel>, <&pinctrl_hog_sbc>;
> +};
> +
> +&lcdif1 {
> +	status = "okay";
> +};
> +
> +&mipi_dsi {
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@1 {
> +			reg = <1>;
> +
> +			mipi_dsi_bridge1_out: endpoint {
> +				clock-lanes = <0>;
> +				data-lanes = <1 2 3 4>;
> +				/* Clock and data lanes have DN/DP swapped */
> +				lane-polarities = <1 1 1 1 1>;
> +				remote-endpoint = <&lt9211_a>;
> +			};
> +		};
> +	};
> +};
> +
> +&pwm1 {
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	compatible = "regulator-gpio";
> +	regulator-type = "voltage";
> +	enable-gpios = <&gpio3 6 0>;
> +	enable-active-high;
> +	status = "okay";
> +
> +	/*
> +	 * AP63300 voltage divider settings:
> +	 *   R1=16k2
> +	 *   R2=5k23 with optional series Rs=7k68 (5V) or Rt=1k5 (12V)
> +	 *
> +	 * 1 / Rx = (1 / R2) [ + (1 / Rs)][ + (1 / Rt)]
> +	 * Vout = 0.8 * ((R1 / Rx) + 1)
> +	 */
> +	gpios = <&gpio_display 1 GPIO_ACTIVE_HIGH>,	/* 5V */
> +		<&gpio_display 0 GPIO_ACTIVE_HIGH>;	/* 12V */
> +	states = <3300000 0x0>,
> +		 <5000000 0x1>,
> +		 <12000000 0x2>,
> +		 <3900000 0x3>;
> +
> +	/* Default setting: lowest supported voltage. */
> +	gpios-states = <0 0>;	/* Default GPIO state is LOW/LOW, so 3V3 out */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtso
> new file mode 100644
> index 0000000000000..b6bd41f10de6b
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g070y2-l01.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g070y2-l01.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The G070Y2-L01 panel requires 29.5 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 206.5 MHz , since 206.5 MHz / 7 = 29.5 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <206500000>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtso
> new file mode 100644
> index 0000000000000..4f80da399b7f2
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g101ice-l01.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g101ice-l01.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The G101ICE-L01 panel requires 71.1 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 497.7 MHz , since 497.7 MHz / 7 = 71.1 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <497700000>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtso
> new file mode 100644
> index 0000000000000..7f2ad9f41882c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g121xce-l01.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024 Wael Karman <wkarman@data-modul.com>
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g121xce-l01.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The G121XCE-L01 panel requires 64.9 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 454.3 MHz , since 454.3 MHz / 7 = 64.9 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <454300000>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtso
> new file mode 100644
> index 0000000000000..b438bcfceda26
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g156hce-l01.dtso
> @@ -0,0 +1,32 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g156hce-l01.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The G156HCE-L01 panel requires 141.86 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 993.2 MHz , since 993.2 MHz / 7 = 141.86 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <993020000>;
> +};
> +
> +&ldb_lvds_ch0 {
> +	remote-endpoint = <&panel_lvds_b>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds_a>;
> +};
> +
> +&panel_lvds_a {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> +
> +&panel_lvds_b {
> +	remote-endpoint = <&ldb_lvds_ch0>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtso
> new file mode 100644
> index 0000000000000..4a1dad3e75394
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-g215hvn011.dtso
> @@ -0,0 +1,32 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-g215hvn011.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The G215HVN01 panel requires 148.8 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 1041.6 MHz , since 1041.6 MHz / 7 = 148.8 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <1041600000>;
> +};
> +
> +&ldb_lvds_ch0 {
> +	remote-endpoint = <&panel_lvds_b>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds_a>;
> +};
> +
> +&panel_lvds_a {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> +
> +&panel_lvds_b {
> +	remote-endpoint = <&ldb_lvds_ch0>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtso
> new file mode 100644
> index 0000000000000..93cecbe521188
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi0700a2t-30.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-mi0700a2t-30.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The MI0700A2T-30 panel requires 33 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 231 MHz , since 231 MHz / 7 = 33 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <231000000>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtso
> new file mode 100644
> index 0000000000000..65050c616155b
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-mi1010z1t-1cp11.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +#include "imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi"
> +#include "imx8mp-data-modul-edm-sbc-overlay-lvds-mi1010z1t-1cp11.dtsi"
> +
> +&media_blk_ctrl {
> +	/*
> +	 * The MI1010Z1T-1CP11 panel requires 51.2 MHz LVDS clock.
> +	 * Set IMX8MP_VIDEO_PLL1 to 358.4 MHz , since 358.4 MHz / 7 = 51.2 MHz .
> +	 */
> +	assigned-clock-rates = <500000000>, <200000000>,
> +			       <0>, <0>, <500000000>, <358400000>;
> +};
> +
> +&ldb_lvds_ch1 {
> +	remote-endpoint = <&panel_lvds>;
> +};
> +
> +&panel_lvds {
> +	remote-endpoint = <&ldb_lvds_ch1>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtso
> new file mode 100644
> index 0000000000000..427585b78e45d
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev900.dtso
> @@ -0,0 +1,41 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&{/} {
> +	reg_panel_vcc_raw: regulator-panel-vcc-raw {
> +		compatible = "regulator-fixed";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_vcc_reg>;
> +		regulator-min-microvolt = <5000000>;
> +		regulator-max-microvolt = <5000000>;
> +		regulator-name = "PANEL_VCC";
> +	};
> +};
> +
> +&panel {
> +	power-supply = <&reg_panel_vcc_raw>;
> +};
> +
> +&reg_backlight_en_level {
> +	status = "disabled";
> +};
> +
> +&reg_backlight_pwm_level {
> +	status = "disabled";
> +};
> +
> +&reg_panel_bl_supply {
> +	status = "disabled";
> +};
> +
> +&reg_panel_bl {
> +	gpio = <&gpio3 0 0>;
> +};
> +
> +&reg_panel_vcc {
> +	status = "disabled";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtso
> new file mode 100644
> index 0000000000000..a21fea27e0b41
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds-rev902.dtso
> @@ -0,0 +1,14 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&reg_panel_bl {
> +	gpio = <&gpio3 0 0>;
> +};
> +
> +&reg_panel_vcc {
> +	enable-gpios = <&gpio3 6 0>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi
> new file mode 100644
> index 0000000000000..5a184b2ca1a59
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-lvds.dtsi
> @@ -0,0 +1,116 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +
> +&{/} {
> +	reg_backlight_en_level: regulator-backlight-en-level {
> +		compatible = "regulator-gpio";
> +		regulator-name = "Backlight_SEL_EN";
> +		regulator-type = "voltage";
> +		gpios = <&gpiolvds 5 GPIO_ACTIVE_HIGH>; /* SEL_EN */
> +		states = <3300000 0x0>,
> +			 <5000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +	};
> +
> +	reg_backlight_pwm_level: regulator-backlight-pwm-level {
> +		compatible = "regulator-gpio";
> +		regulator-name = "Backlight_SEL_PWM";
> +		regulator-type = "voltage";
> +		gpios = <&gpiolvds 4 GPIO_ACTIVE_HIGH>; /* SEL_PWM */
> +		states = <3300000 0x0>,
> +			 <5000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +	};
> +
> +	reg_panel_bl_supply: regulator-panel-bl-supply {
> +		compatible = "regulator-gpio";
> +		regulator-type = "voltage";
> +		regulator-name = "PANEL_BL_SUPPLY";
> +		enable-gpios = <&gpiolvds 0 0>;
> +		enable-active-high;
> +		status = "okay";
> +
> +		/*
> +		 * MP2328 voltage divider settings:
> +		 *   R1=51k1
> +		 *   R2=5k62 with optional series Rs=2k21 (12V)
> +		 *
> +		 * 1 / Rx = (1 / R2) [ + (1 / Rs)][ + (1 / Rt)]
> +		 * Vout = 0.5 + ((R1 / Rx) * 0.5)
> +		 */
> +		gpios = <&gpiolvds 1 GPIO_ACTIVE_HIGH>;	/* 12V */
> +		states = <5000000 0x0>,
> +			 <12000000 0x1>;
> +
> +		/* Default setting: lowest supported voltage. */
> +		gpios-states = <1>;	/* Default GPIO state is HIGH, so 12V0 out */
> +		regulator-min-microvolt = <12000000>;
> +		regulator-max-microvolt = <12000000>;
> +	};
> +
> +	reg_panel_bl: regulator-panel-bl {
> +		compatible = "regulator-fixed";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_panel_backlight>;
> +		regulator-name = "PANEL_BL";
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +		gpio = <&gpiowifi 0 0>;
> +		enable-active-high;
> +		vin-supply = <&reg_panel_bl_supply>;
> +		/* Used by panels which enable PWM signal before BL ON/OFF */
> +		status = "disabled";
> +	};
> +};
> +
> +&lcdif2 {
> +	status = "okay";
> +};
> +
> +&lvds_bridge {
> +	status = "okay";
> +};
> +
> +&pwm1 {
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	compatible = "regulator-gpio";
> +	regulator-type = "voltage";
> +	enable-gpios = <&gpiowifi 4 0>;
> +	enable-active-high;
> +	status = "okay";
> +
> +	/*
> +	 * MP2328 voltage divider settings:
> +	 *   R1=51k1
> +	 *   R2=9k09 with optional series Rs=5k62 (5V) or Rt=2k21 (12V)
> +	 *
> +	 * 1 / Rx = (1 / R2) [ + (1 / Rs)][ + (1 / Rt)]
> +	 * Vout = 0.5 + ((R1 / Rx) * 0.5)
> +	 */
> +	gpios = <&gpiolvds 2 GPIO_ACTIVE_HIGH>,	/* 5V */
> +		<&gpiolvds 3 GPIO_ACTIVE_HIGH>;	/* 12V */
> +	states = <3300000 0x0>,
> +		 <5000000 0x1>,
> +		 <12000000 0x2>,
> +		 <14000000 0x3>;
> +
> +	/* Default setting: lowest supported voltage. */
> +	gpios-states = <0 0>;	/* Default GPIO state is LOW/LOW, so 3V3 out */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtso
> new file mode 100644
> index 0000000000000..ec861aa64541e
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev900.dtso
> @@ -0,0 +1,97 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright (C) 2023-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "imx8mp-pinfunc.h"
> +
> +&eeprom900 {
> +	status = "okay";
> +};
> +
> +&eeprom902 {
> +	status = "disabled";
> +};
> +
> +&eqos {	/* First ethernet */
> +	phy-handle = <&phy_eqos_ath>;
> +};
> +
> +&fec {	/* Second ethernet */
> +	/* pinctrl_wifi is ENET2_INT# */
> +	pinctrl-0 = <&pinctrl_fec &pinctrl_wifi>;
> +	phy-handle = <&phy_fec_ath>;
> +};
> +
> +&gpiolvds {
> +	status = "disabled";
> +};
> +
> +/*
> + * External pull ups on R242 and R243 on I2C2_SCL_3V3 and I2C2_SDA_3V3
> + * are not populated on this early board revision, activate in-SoC pull
> + * up resistors instead to work around the missing external pull ups.
> + */
> +&pinctrl_i2c2 {
> +	fsl,pins = <
> +		MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL			0x400001c4
> +		MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA			0x400001c4
> +	>;
> +};
> +
> +&pinctrl_i2c2_gpio {
> +	fsl,pins = <
> +		MX8MP_IOMUXC_I2C2_SCL__GPIO5_IO16		0x1c4
> +		MX8MP_IOMUXC_I2C2_SDA__GPIO5_IO17		0x1c4
> +	>;
> +};
> +
> +&pcie_phy {
> +	status = "disabled";
> +};
> +
> +&pcie {
> +	status = "disabled";
> +};
> +
> +&phy_eqos_ath {
> +	/*
> +	 * The software support for combination of EEE capable PHY and EEE
> +	 * capable MAC is so far missing from the Linux kernel. By default,
> +	 * the AR8035 PHY does enable EEE functionality on the PHY side,
> +	 * while the EQoS/DWMAC MAC expects to handle the EEE functionality
> +	 * on the MAC side. Because the Linux kernel is currently unable to
> +	 * align EEE configuration of the PHY and MAC, enabling EEE leads
> +	 * to unreliable link. Disable EEE until the kernel support is in
> +	 * place.
> +	 */
> +	eee-broken-100tx;
> +	eee-broken-1000t;
> +	status = "okay";
> +};
> +
> +&phy_eqos_bcm {
> +	status = "disabled";
> +};
> +
> +&phy_fec_ath {
> +	status = "okay";
> +};
> +
> +&phy_fec_bcm {
> +	status = "disabled";
> +};
> +
> +&reg_pcie0 {
> +	status = "disabled";
> +};
> +
> +&tpm {
> +	status = "disabled";
> +};
> +
> +&uart4 {
> +	status = "disabled";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtso b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtso
> new file mode 100644
> index 0000000000000..0141b5d77c6bd
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-edm-sbc-imx8mp-rev902.dtso
> @@ -0,0 +1,69 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright (C) 2024-2026 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "imx8mp-pinfunc.h"
> +
> +&pinctrl_hog_misc {
> +	fsl,pins = <
> +		/* ENET_WOL# -- shared by both PHYs */
> +		MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10		0x40000090
> +
> +		/* PG_V_IN_VAR# */
> +		MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01		0x40000000
> +		/* CSI2_PD_1V8 */
> +		MX8MP_IOMUXC_NAND_DATA02__GPIO3_IO08		0x0
> +		/* CSI2_RESET_1V8# */
> +		MX8MP_IOMUXC_NAND_DATA03__GPIO3_IO09		0x0
> +
> +		/* DIS_USB_DN1 */
> +		MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21		0x0
> +		/* DIS_USB_DN2 */
> +		MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22		0x0
> +
> +		/* EEPROM_WP_1V8# */
> +		MX8MP_IOMUXC_NAND_DQS__GPIO3_IO14		0x100
> +		/* PCIE_CLK_GEN_CLKPWRGD_PD_1V8# */
> +		MX8MP_IOMUXC_SAI5_RXD0__GPIO3_IO21		0x0
> +		/* GRAPHICS_PRSNT_1V8# */
> +		MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18		0x40000000
> +
> +		/* CLK_CCM_CLKO1_3V3 */
> +		MX8MP_IOMUXC_GPIO1_IO14__CCM_CLKO1		0x10
> +	>;
> +};
> +
> +&pinctrl_pcie0 {
> +	fsl,pins = <
> +		/* M2_PCIE_RST# */
> +		MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05		0x2
> +		/* M2_W_DISABLE1_1V8# */
> +		MX8MP_IOMUXC_SAI5_RXD2__GPIO3_IO23		0x2
> +		/* M2_W_DISABLE2_1V8# */
> +		MX8MP_IOMUXC_SAI5_RXD3__GPIO3_IO24		0x2
> +		/* CLK_M2_32K768 */
> +		MX8MP_IOMUXC_GPIO1_IO00__CCM_EXT_CLK1		0x14
> +		/* M2_PCIE_WAKE# */
> +		MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06		0x40000140
> +		/* M2_PCIE_CLKREQ# */
> +		MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B		0x61
> +	>;
> +};
> +
> +&pinctrl_uart4 {
> +	fsl,pins = <
> +		MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX		0x49
> +		MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX		0x49
> +	>;
> +};
> +
> +&gpiowifi {
> +	status = "disabled";
> +};
> +
> +&uart4 {
> +	status = "disabled";
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g070y2-l01.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g070y2-l01.dtsi
> new file mode 100644
> index 0000000000000..d7df9454c39a4
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g070y2-l01.dtsi
> @@ -0,0 +1,50 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 6.3 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&panel {
> +	compatible = "innolux,g070y2-l01";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this G070Y2-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this G070Y2-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <550000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.3 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G070Y2-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g101ice-l01.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g101ice-l01.dtsi
> new file mode 100644
> index 0000000000000..673cb77caaf2c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g101ice-l01.dtsi
> @@ -0,0 +1,50 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 6.3 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&panel {
> +	compatible = "innolux,g101ice-l01";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this G101ICE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this G101ICE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <950000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.3 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G101ICE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g121xce-l01.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g121xce-l01.dtsi
> new file mode 100644
> index 0000000000000..2be8b35b5c185
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g121xce-l01.dtsi
> @@ -0,0 +1,50 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024 Wael Karman <wkarman@data-modul.com>
> + */
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 6.2 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&panel {
> +	compatible = "innolux,g121xce-l01";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this G121XCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this G121XCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <1180000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.2 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G121XCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g156hce-l01.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g156hce-l01.dtsi
> new file mode 100644
> index 0000000000000..bff5f5f99321a
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g156hce-l01.dtsi
> @@ -0,0 +1,66 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2023-2026 Marek Vasut
> + */
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 4.6 POWER ON/OFF SEQUENCE, T9 >= 10 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 4.3.2 BACKLIGHT UNIT fPWM=200 Hz (Typ.), value below in ns */
> +	pwms = <&pwm1 0 5000000 0>;
> +	status = "okay";
> +};
> +
> +&panel {
> +	compatible = "innolux,g156hce-l01";
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@0 {
> +			reg = <0>;
> +			dual-lvds-odd-pixels;
> +
> +			panel_lvds_b: endpoint {
> +			};
> +		};
> +
> +		port@1 {
> +			reg = <1>;
> +			dual-lvds-even-pixels;
> +
> +			panel_lvds_a: endpoint {
> +			};
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {	/* G156HCE-L01 can do both 3V3 and 5V IO */
> +	/* Always only output 3.3V on this G156HCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {	/* G156HCE-L01 can do both 3V3 and 5V IO */
> +	/* Always only output 3.3V on this G156HCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <10000>; /* T8 */
> +	off-on-delay-us = <1170000>; /* T9 + T6 + T3 + T7 + T4 + T1 + T2 + T5 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 4.6 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <1000>; /* 0.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 3.3V on this G156HCE-L01 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g215hvn011.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g215hvn011.dtsi
> new file mode 100644
> index 0000000000000..8b48bae448f30
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-g215hvn011.dtsi
> @@ -0,0 +1,66 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022-2026 Marek Vasut
> + */
> +
> +&backlight {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_panel_backlight>;
> +	enable-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
> +	power-supply = <&reg_panel_bl_supply>;
> +	/* 6.5 POWER ON/OFF SEQUENCE, T6 >= 10 ms */
> +	post-pwm-on-delay-ms = <10>;
> +	/* 6.5 POWER ON/OFF SEQUENCE, T7 >= 0 ms */
> +	pwm-off-delay-ms = <10>;
> +	/* 5.2 BACKLIGHT UNIT 200Hz..20kHz, value below in ns */
> +	pwms = <&pwm1 0 66666 0>;	/* 15 kHz = 66666ns */
> +	status = "okay";
> +};
> +
> +&panel {
> +	/* The G215HVN01 is replacement for T215HVN01, which is supported. */
> +	compatible = "auo,t215hvn01";
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@0 {
> +			reg = <0>;
> +			dual-lvds-odd-pixels;
> +
> +			panel_lvds_b: endpoint {
> +			};
> +		};
> +
> +		port@1 {
> +			reg = <1>;
> +			dual-lvds-even-pixels;
> +
> +			panel_lvds_a: endpoint {
> +			};
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 5V on this G215HVN01.1 panel unit. */
> +	regulator-min-microvolt = <5000000>;
> +	regulator-max-microvolt = <5000000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 5V on this G215HVN01.1 panel unit. */
> +	regulator-min-microvolt = <5000000>;
> +	regulator-max-microvolt = <5000000>;
> +};
> +
> +&reg_panel_vcc {
> +	/* 6.5 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <40000>; /* 30.5ms <= T1 + T2 <= 60 ms */
> +
> +	/* Always only output 5.0V on this G215HVN01.1 panel unit. */
> +	regulator-min-microvolt = <5000000>;
> +	regulator-max-microvolt = <5000000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi0700a2t-30.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi0700a2t-30.dtsi
> new file mode 100644
> index 0000000000000..bc77dc4021f6c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi0700a2t-30.dtsi
> @@ -0,0 +1,50 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 1.5 POWER ON/OFF SEQUENCE, T4 >= 200 ms */
> +	pwm-off-delay-ms = <200>;
> +	/* ELECTRICAL CHARACTERISTICS, BL_ADJ Frequency 20K HZ Typ., value below in ns */
> +	pwms = <&pwm1 0 50000 0>;
> +	status = "okay";
> +};
> +
> +&panel {
> +	compatible = "multi-inno,mi0700a2t-30";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this MI0700A2T-30 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this MI0700A2T-30 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <200000>; /* T3 */
> +	off-on-delay-us = <1450000>; /* T4 + T5 + T6 + T1 + T2 + T3 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 1.5 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <60000>; /* T1 + T2 >= 1 ms (typ. 60ms) */
> +
> +	/* Always only output 3.3V on this MI0700A2T-30 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi1010z1t-1cp11.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi1010z1t-1cp11.dtsi
> new file mode 100644
> index 0000000000000..f7d06002dcd5c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc-overlay-lvds-mi1010z1t-1cp11.dtsi
> @@ -0,0 +1,50 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024-2026 Marek Vasut
> + */
> +
> +&backlight {
> +	power-supply = <&reg_panel_bl>;
> +	/* 3 POWER ON/OFF SEQUENCE, T7 >= 200 ms */
> +	pwm-off-delay-ms = <200>;
> +	/* ELECTRICAL CHARACTERISTICS, BL_ADJ Frequency 20K HZ Typ., value below in ns */
> +	pwms = <&pwm1 0 50000 0>;
> +	status = "okay";
> +};
> +
> +&panel {
> +	compatible = "multi-inno,mi1010z1t-1cp11";
> +	status = "okay";
> +
> +	port {
> +		panel_lvds: endpoint {
> +		};
> +	};
> +};
> +
> +&reg_backlight_pwm_level {
> +	/* Always only output 3.3V on this MI1010Z1T-1CP11 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_backlight_en_level {
> +	/* Always only output 3.3V on this MI1010Z1T-1CP11 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> +
> +&reg_panel_bl {
> +	startup-delay-us = <200000>; /* T6 */
> +	off-on-delay-us = <1450000>; /* T7 + T3 + T4 + T5 + T1 + T2 + T6 */
> +	status = "okay";
> +};
> +
> +&reg_panel_vcc {
> +	/* 3 POWER ON/OFF SEQUENCE */
> +	startup-delay-us = <60000>; /* T1 + T2 >= 1 ms (typ. 60ms) */
> +
> +	/* Always only output 3.3V on this MI1010Z1T-1CP11 panel unit. */
> +	regulator-min-microvolt = <3300000>;
> +	regulator-max-microvolt = <3300000>;
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc.dts b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc.dts
> index cb28cf1cdd23f..67d4343a8b59f 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-data-modul-edm-sbc.dts
> @@ -30,11 +30,8 @@ memory@40000000 {
>
>  	backlight: backlight {
>  		compatible = "pwm-backlight";
> -		pinctrl-names = "default";
> -		pinctrl-0 = <&pinctrl_panel_backlight>;
>  		brightness-levels = <0 1 10 20 30 40 50 60 70 75 80 90 100>;
>  		default-brightness-level = <7>;
> -		enable-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
>  		pwms = <&pwm1 0 5000000 0>;
>  		/* Disabled by default, unless display board plugged in. */
>  		status = "disabled";
> @@ -86,9 +83,6 @@ reg_panel_vcc: regulator-panel-vcc {
>  		regulator-min-microvolt = <5000000>;
>  		regulator-max-microvolt = <5000000>;
>  		regulator-name = "PANEL_VCC";
> -		/* GPIO flags are ignored, enable-active-high applies. */
> -		gpio = <&gpio3 6 GPIO_ACTIVE_HIGH>;
> -		enable-active-high;
>  		/* Disabled by default, unless display board plugged in. */
>  		status = "disabled";
>  	};
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> index 90d7bb8f5619e..42a3216daed44 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> @@ -1437,7 +1437,7 @@ aips5: bus@30df0000 {
>  			#access-controller-cells = <3>;
>  			ranges = <0x30c00000 0x30c00000 0x400000>;
>
> -			spba-bus@30c00000 {
> +			spba5: spba-bus@30c00000 {
>  				compatible = "fsl,spba-bus", "simple-bus";
>  				reg = <0x30c00000 0x100000>;
>  				#address-cells = <1>;
> --
> 2.53.0
>

