xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../SobelDetector.gen/sources_1/bd/design_2/ipshared/25a8/simulation/blk_mem_gen_v8_4.v,
design_2_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_blk_mem_gen_0_0/sim/design_2_blk_mem_gen_0_0.v,
design_2_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_blk_mem_gen_0_1/sim/design_2_blk_mem_gen_0_1.v,
design_2_blk_mem_gen_0_2.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_blk_mem_gen_0_2/sim/design_2_blk_mem_gen_0_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
