
*** Running vivado
    with args -log uart_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_system.tcl -notrace
Command: synth_design -top uart_system -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27422 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.082 ; gain = 0.000 ; free physical = 9766 ; free virtual = 51934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_system' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:1]
INFO: [Synth 8-6157] synthesizing module 'sync_reset_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/sync_reset_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset_module' (1#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/sync_reset_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'clean_button_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/clean_button_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clean_button_module' (2#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/clean_button_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'system_controller' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/system_controller.v:1]
	Parameter state_writeAA bound to: 4'b0000 
	Parameter state_sentAA bound to: 4'b0001 
	Parameter state_waitAA bound to: 4'b0010 
	Parameter state_write55 bound to: 4'b0011 
	Parameter state_sent55 bound to: 4'b0100 
	Parameter state_wait55 bound to: 4'b0101 
	Parameter state_writeCC bound to: 4'b0110 
	Parameter state_sentCC bound to: 4'b0111 
	Parameter state_waitCC bound to: 4'b1000 
	Parameter state_write89 bound to: 4'b1001 
	Parameter state_sent89 bound to: 4'b1010 
	Parameter state_wait89 bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'system_controller' (3#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/system_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'FourDigitLEDdriver' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:3]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26837]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 120 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (4#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26837]
INFO: [Synth 8-226] default block is never used [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:81]
INFO: [Synth 8-6157] synthesizing module 'LEDdecoder' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/LEDdecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LEDdecoder' (5#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/LEDdecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'digit_driver_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/digit_driver_module.v:3]
INFO: [Synth 8-226] default block is never used [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/digit_driver_module.v:18]
INFO: [Synth 8-6155] done synthesizing module 'digit_driver_module' (6#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/digit_driver_module.v:3]
WARNING: [Synth 8-3848] Net PWRDWN in module/entity FourDigitLEDdriver does not have driver. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:73]
WARNING: [Synth 8-3848] Net RST in module/entity FourDigitLEDdriver does not have driver. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:74]
INFO: [Synth 8-6155] done synthesizing module 'FourDigitLEDdriver' (7#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_transceiver' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'transmitter_WR_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmitter_WR_module.v:2]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_WR_module' (8#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmitter_WR_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'trasmitter_baud' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/trasmitter_baud.v:1]
INFO: [Synth 8-6155] done synthesizing module 'trasmitter_baud' (9#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/trasmitter_baud.v:1]
INFO: [Synth 8-6157] synthesizing module 'transmit_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmit_module.v:1]
	Parameter state_startBit bound to: 4'b0000 
	Parameter state_data0 bound to: 4'b0001 
	Parameter state_data1 bound to: 4'b0010 
	Parameter state_data2 bound to: 4'b0011 
	Parameter state_data3 bound to: 4'b0100 
	Parameter state_data4 bound to: 4'b0101 
	Parameter state_data5 bound to: 4'b0110 
	Parameter state_data6 bound to: 4'b0111 
	Parameter state_data7 bound to: 4'b1000 
	Parameter state_parity bound to: 4'b1001 
	Parameter state_stopBit bound to: 4'b1010 
	Parameter state_waiting bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'transmit_module' (10#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmit_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'baud_controller' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v:1]
INFO: [Synth 8-226] default block is never used [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_controller' (11#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (12#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'receive_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receive_module.v:1]
	Parameter state_startBit bound to: 4'b0000 
	Parameter state_data0 bound to: 4'b0001 
	Parameter state_data1 bound to: 4'b0010 
	Parameter state_data2 bound to: 4'b0011 
	Parameter state_data3 bound to: 4'b0100 
	Parameter state_data4 bound to: 4'b0101 
	Parameter state_data5 bound to: 4'b0110 
	Parameter state_data6 bound to: 4'b0111 
	Parameter state_data7 bound to: 4'b1000 
	Parameter state_parity bound to: 4'b1001 
	Parameter state_stopBit bound to: 4'b1010 
	Parameter state_waiting bound to: 4'b1011 
INFO: [Synth 8-6157] synthesizing module 'receiver_baud' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receiver_baud.v:1]
INFO: [Synth 8-6155] done synthesizing module 'receiver_baud' (13#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receiver_baud.v:1]
INFO: [Synth 8-6155] done synthesizing module 'receive_module' (14#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receive_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (15#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_transceiver' (16#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_system' (17#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.605 ; gain = 35.523 ; free physical = 9748 ; free virtual = 51917
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.605 ; gain = 35.523 ; free physical = 9750 ; free virtual = 51918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.605 ; gain = 35.523 ; free physical = 9750 ; free virtual = 51918
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.488 ; gain = 0.000 ; free physical = 9379 ; free virtual = 51547
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.488 ; gain = 0.000 ; free physical = 9379 ; free virtual = 51547
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.488 ; gain = 0.000 ; free physical = 9379 ; free virtual = 51547
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.488 ; gain = 0.000 ; free physical = 9379 ; free virtual = 51547
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9554 ; free virtual = 51722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9554 ; free virtual = 51722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9556 ; free virtual = 51724
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'system_controller'
INFO: [Synth 8-5544] ROM "Tx_WR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Tx_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Tx_DATA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'transmit_module'
INFO: [Synth 8-5544] ROM "Tx_BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'receive_module'
INFO: [Synth 8-5544] ROM "baud_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           state_writeAA |                     000000000001 |                             0000
            state_sentAA |                     000000000010 |                             0001
            state_waitAA |                     000000000100 |                             0010
           state_write55 |                     000000001000 |                             0011
            state_sent55 |                     000000010000 |                             0100
            state_wait55 |                     000000100000 |                             0101
           state_writeCC |                     000001000000 |                             0110
            state_sentCC |                     000010000000 |                             0111
            state_waitCC |                     000100000000 |                             1000
           state_write89 |                     001000000000 |                             1001
            state_sent89 |                     010000000000 |                             1010
            state_wait89 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'system_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           state_waiting |                             0000 |                             1011
          state_startBit |                             0001 |                             0000
             state_data0 |                             0010 |                             0001
             state_data1 |                             0011 |                             0010
             state_data2 |                             0100 |                             0011
             state_data3 |                             0101 |                             0100
             state_data4 |                             0110 |                             0101
             state_data5 |                             0111 |                             0110
             state_data6 |                             1000 |                             0111
             state_data7 |                             1001 |                             1000
            state_parity |                             1010 |                             1001
           state_stopBit |                             1011 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'transmit_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          state_startBit |                     000000000001 |                             0000
             state_data0 |                     000000000010 |                             0001
             state_data1 |                     000000000100 |                             0010
             state_data2 |                     000000001000 |                             0011
             state_data3 |                     000000010000 |                             0100
             state_data4 |                     000000100000 |                             0101
             state_data5 |                     000001000000 |                             0110
             state_data6 |                     000010000000 |                             0111
             state_data7 |                     000100000000 |                             1000
            state_parity |                     001000000000 |                             1001
           state_stopBit |                     010000000000 |                             1010
           state_waiting |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'receive_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9538 ; free virtual = 51707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     15 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 33    
	  12 Input     10 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_system 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync_reset_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clean_button_module 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module system_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module digit_driver_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module FourDigitLEDdriver 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module transmitter_WR_module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module trasmitter_baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module transmit_module 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 2     
Module baud_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     15 Bit        Muxes := 1     
Module receiver_baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
Module receive_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 21    
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design uart_system has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[7]' (FDPE) to 'uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[6]' (FDPE) to 'uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[5]' (FDPE) to 'uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9521 ; free virtual = 51692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                  | Depth x Width | Implemented As | 
+------------+---------------------------------------------+---------------+----------------+
|LEDdecoder  | LED                                         | 32x7          | LUT            | 
|uart_system | FourDigitLEDdriver_inst/LEDdecoder_inst/LED | 32x7          | LUT            | 
+------------+---------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9408 ; free virtual = 51578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9394 ; free virtual = 51565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    24|
|3     |LUT1        |    26|
|4     |LUT2        |    59|
|5     |LUT3        |    12|
|6     |LUT4        |    56|
|7     |LUT5        |    86|
|8     |LUT6        |    16|
|9     |MMCME2_BASE |     1|
|10    |FDCE        |    68|
|11    |FDPE        |    38|
|12    |FDRE        |     9|
|13    |FDSE        |    23|
|14    |IBUF        |     6|
|15    |OBUF        |    15|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |   440|
|2     |  FourDigitLEDdriver_inst     |FourDigitLEDdriver    |    16|
|3     |    digit_driver_module_inst  |digit_driver_module   |    15|
|4     |  clean_button                |clean_button_module   |    58|
|5     |  sync_reset                  |sync_reset_module     |     3|
|6     |  system_controller_inst      |system_controller     |   116|
|7     |  uart_transceiver_inst       |uart_transceiver      |   225|
|8     |    uart_receiver             |uart_receiver         |   145|
|9     |      baud_controller_rx_inst |baud_controller_0     |    50|
|10    |      receive_module_inst     |receive_module        |    95|
|11    |        receiver_baud_inst    |receiver_baud         |    29|
|12    |    uart_transmitter_inst     |uart_transmitter      |    80|
|13    |      baud_controller_tx_inst |baud_controller       |    50|
|14    |      transmit_module_inst    |transmit_module       |    15|
|15    |      transmitter_WR          |transmitter_WR_module |     6|
|16    |      trasmitter_baud_inst    |trasmitter_baud       |     9|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9389 ; free virtual = 51559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.488 ; gain = 35.523 ; free physical = 9443 ; free virtual = 51614
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1760.488 ; gain = 405.406 ; free physical = 9444 ; free virtual = 51615
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.496 ; gain = 0.000 ; free physical = 9398 ; free virtual = 51569
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1768.496 ; gain = 413.414 ; free physical = 9416 ; free virtual = 51586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.496 ; gain = 0.000 ; free physical = 9416 ; free virtual = 51586
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/synth_1/uart_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_system_utilization_synth.rpt -pb uart_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 15:09:00 2023...
