
---------- Begin Simulation Statistics ----------
final_tick                                87533378500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 446470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678168                       # Number of bytes of host memory used
host_op_rate                                   447346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   223.98                       # Real time elapsed on the host
host_tick_rate                              390809937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087533                       # Number of seconds simulated
sim_ticks                                 87533378500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694597                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727667                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.750668                       # CPI: cycles per instruction
system.cpu.discardedOps                        190653                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610068                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402290                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001397                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        42247002                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.571211                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        175066757                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132819755                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        514718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423197                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31986                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             104636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       174332                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74611                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161139                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        104636                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       780493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 780493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28166848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28166848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265775                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265775                       # Request fanout histogram
system.membus.respLayer1.occupancy         1440335500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1269171500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       793966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          187350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85197952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85265088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          270754                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11157376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           983087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032671                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.177830                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 950979     96.73%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32098      3.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             983087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1331532500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067380996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               446476                       # number of demand (read+write) hits
system.l2.demand_hits::total                   446554                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              446476                       # number of overall hits
system.l2.overall_hits::total                  446554                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             265110                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265779                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            265110                       # number of overall misses
system.l2.overall_misses::total                265779                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22832949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22886183500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53234500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22832949000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22886183500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.372562                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.372562                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373111                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79573.243647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86126.321150                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86109.826209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79573.243647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86126.321150                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86109.826209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              174334                       # number of writebacks
system.l2.writebacks::total                    174334                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        265106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       265106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265775                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46544500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20181672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20228217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46544500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20181672500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20228217000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.372557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.373105                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.372557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.373105                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69573.243647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76126.803995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76110.307591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69573.243647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76126.803995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76110.307591                       # average overall mshr miss latency
system.l2.replacements                         270754                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       619632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           619632                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       619632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       619632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10177                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10177                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            125203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14196055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14196055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.562750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.562750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88098.194726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88098.194726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12584665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12584665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.562750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.562750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78098.194726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78098.194726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79573.243647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79573.243647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69573.243647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69573.243647                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        321273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            321273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       103971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          103971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8636894000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8636894000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.244497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.244497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83070.221504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83070.221504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       103967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       103967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7597007500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7597007500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.244488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.244488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73071.335135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73071.335135                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16030.390513                       # Cycle average of tags in use
system.l2.tags.total_refs                     1412896                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    287138                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.920617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     393.223959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        67.618160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15569.548394                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978417                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9879                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3516                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1710215                       # Number of tag accesses
system.l2.tags.data_accesses                  1710215                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16966784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17009600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11157248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11157248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          265106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       174332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             174332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            489139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193832162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             194321301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       489139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           489139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127462783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127462783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127462783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           489139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193832162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321784084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    174250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    263523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035108272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              712188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             164167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265775                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     174332                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265775                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   174332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    82                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4324559000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1320960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9278159000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16369.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35119.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   150916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265775                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               174332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       188829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.593786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.621103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.396151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       135650     71.84%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28136     14.90%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4706      2.49%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2090      1.11%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9794      5.19%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          648      0.34%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          758      0.40%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          547      0.29%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6500      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       188829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.714230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.470693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.835254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10203     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           44      0.43%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           24      0.23%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.958244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.923698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5622     54.72%     54.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      1.20%     55.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3917     38.13%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              565      5.50%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10274                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16908288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  101312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11150656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17009600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11157248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       193.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    194.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87533363000                       # Total gap between requests
system.mem_ctrls.avgGap                     198891.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16865472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11150656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 489139.123083201936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192674752.066150397062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127387474.253607168794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       265106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       174332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19110000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9259049000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2007231665500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28565.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34925.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11513845.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            663277440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            352540320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           933890580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          446257800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6909782880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25522986330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12119776320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46948511670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.349818                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31239196250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2922920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53371262250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            684975900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            364065735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           952440300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          463217580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6909782880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25995605820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11721780960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47091869175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.987565                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30206862000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2922920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54403596500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662706                       # number of overall hits
system.cpu.icache.overall_hits::total         9662706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55939000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55939000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55939000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55939000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74884.872825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74884.872825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74884.872825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74884.872825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55192000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55192000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73884.872825                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73884.872825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73884.872825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73884.872825                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55939000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55939000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74884.872825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74884.872825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73884.872825                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73884.872825                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.117832                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.349398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.117832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327653                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327653                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51315828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51315828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51316335                       # number of overall hits
system.cpu.dcache.overall_hits::total        51316335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       760710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         760710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       768621                       # number of overall misses
system.cpu.dcache.overall_misses::total        768621                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30182517000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30182517000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30182517000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30182517000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076538                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084956                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084956                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39676.771700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39676.771700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39268.400161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39268.400161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226298                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.000636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       619632                       # number of writebacks
system.cpu.dcache.writebacks::total            619632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57030                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57030                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27922296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27922296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28593341999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28593341999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39680.389524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39680.389524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40182.552775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40182.552775                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40708995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40708995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12402308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12402308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29710.254359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29710.254359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11979780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11979780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28705.222146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28705.222146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17780209000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17780209000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51796.872997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51796.872997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56926                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56926                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15942516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15942516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55676.486509                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55676.486509                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    671045499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    671045499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84878.003921                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84878.003921                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.705149                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711586                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.115543                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.705149                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104881650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104881650                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87533378500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
