[2025-09-18 00:17:52] START suite=cs trace=streaming_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2968452 heartbeat IPC: 3.369 cumulative IPC: 3.369 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5652352 cumulative IPC: 3.538 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5652352 cumulative IPC: 3.538 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5652353 heartbeat IPC: 3.726 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 20364638 heartbeat IPC: 0.6797 cumulative IPC: 0.6797 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 36350659 heartbeat IPC: 0.6255 cumulative IPC: 0.6515 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 53497598 heartbeat IPC: 0.5832 cumulative IPC: 0.627 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 71187215 heartbeat IPC: 0.5653 cumulative IPC: 0.6104 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 88934475 heartbeat IPC: 0.5635 cumulative IPC: 0.6004 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 106745186 heartbeat IPC: 0.5615 cumulative IPC: 0.5935 (Simulation time: 00 hr 11 min 09 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 125674902 heartbeat IPC: 0.5283 cumulative IPC: 0.5832 (Simulation time: 00 hr 12 min 55 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 144853624 heartbeat IPC: 0.5214 cumulative IPC: 0.5747 (Simulation time: 00 hr 14 min 42 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 163734576 heartbeat IPC: 0.5296 cumulative IPC: 0.5693 (Simulation time: 00 hr 16 min 34 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 177179285 cumulative IPC: 0.5644 (Simulation time: 00 hr 18 min 20 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 177179285 cumulative IPC: 0.5644 (Simulation time: 00 hr 18 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5644 instructions: 100000002 cycles: 177179285
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.09189 Average ROB Occupancy at Mispredict: 7583
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00612
BRANCH_INDIRECT: 0.07167
BRANCH_CONDITIONAL: 0.0141
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 401862
LQ_STALL: 2528
SQ_STALL: 39949


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 179.69518
REPLAY_LOAD: 112.35526
NON_REPLAY_LOAD: 89.53258

== Total ==
ADDR_TRANS: 130279
REPLAY_LOAD: 145163
NON_REPLAY_LOAD: 126420

== Counts ==
ADDR_TRANS: 725
REPLAY_LOAD: 1292
NON_REPLAY_LOAD: 1412

cpu0->cpu0_STLB TOTAL        ACCESS:    1690990 HIT:    1649896 MISS:      41094 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:    1690990 HIT:    1649896 MISS:      41094 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 393.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6262486 HIT:    5151598 MISS:    1110888 MSHR_MERGE:     390309
cpu0->cpu0_L2C LOAD         ACCESS:    4768558 HIT:    4491118 MISS:     277440 MSHR_MERGE:      47178
cpu0->cpu0_L2C RFO          ACCESS:     297672 HIT:      93626 MISS:     204046 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     661563 HIT:     118792 MISS:     542771 MSHR_MERGE:     343131
cpu0->cpu0_L2C WRITE        ACCESS:     442853 HIT:     441575 MISS:       1278 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      91840 HIT:       6487 MISS:      85353 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     471547 ISSUED:     471547 USEFUL:      81564 USELESS:      60286
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13561312 HIT:    8499390 MISS:    5061922 MSHR_MERGE:     866803
cpu0->cpu0_L1I LOAD         ACCESS:   13561312 HIT:    8499390 MISS:    5061922 MSHR_MERGE:     866803
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26553359 HIT:   23420720 MISS:    3132639 MSHR_MERGE:    1979638
cpu0->cpu0_L1D LOAD         ACCESS:   14317766 HIT:   13374182 MISS:     943584 MSHR_MERGE:     370143
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3122354 HIT:    2502072 MISS:     620282 MSHR_MERGE:     430251
cpu0->cpu0_L1D WRITE        ACCESS:    9013307 HIT:    7537289 MISS:    1476018 MSHR_MERGE:    1178329
cpu0->cpu0_L1D TRANSLATION  ACCESS:      99932 HIT:       7177 MISS:      92755 MSHR_MERGE:        915
cpu0->cpu0_L1D PREFETCH REQUESTED:    3219333 ISSUED:    3122347 USEFUL:     101654 USELESS:      32592
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11156326 HIT:   10229672 MISS:     926654 MSHR_MERGE:     365119
cpu0->cpu0_ITLB LOAD         ACCESS:   11156326 HIT:   10229672 MISS:     926654 MSHR_MERGE:     365119
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.597 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22599852 HIT:   21122164 MISS:    1477688 MSHR_MERGE:     348233
cpu0->cpu0_DTLB LOAD         ACCESS:   22599852 HIT:   21122164 MISS:    1477688 MSHR_MERGE:     348233
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.95 cycles
cpu0->LLC TOTAL        ACCESS:     983387 HIT:     502932 MISS:     480455 MSHR_MERGE:      11588
cpu0->LLC LOAD         ACCESS:     230262 HIT:      88893 MISS:     141369 MSHR_MERGE:        300
cpu0->LLC RFO          ACCESS:     204046 HIT:     101373 MISS:     102673 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     199640 HIT:      29544 MISS:     170096 MSHR_MERGE:      11288
cpu0->LLC WRITE        ACCESS:     264086 HIT:     262894 MISS:       1192 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      85353 HIT:      20228 MISS:      65125 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6754
  ROW_BUFFER_MISS:     460917
  AVG DBUS CONGESTED CYCLE: 4.795
Channel 0 WQ ROW_BUFFER_HIT:      22369
  ROW_BUFFER_MISS:     116523
  FULL:          0
Channel 0 REFRESHES ISSUED:      14764

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       965118       160896        27738        28756
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           44          340         1486        10519
  STLB miss resolved @ L2C                0           40          464         2796         7296
  STLB miss resolved @ LLC                0           75          929         7816        14805
  STLB miss resolved @ MEM                0           52         3769        15662        50535

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             159692        30962       607286         5717         1843
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           11           48          237          231
  STLB miss resolved @ L2C                0            5           78          186          126
  STLB miss resolved @ LLC                2            7          114          628          223
  STLB miss resolved @ MEM                5           10          183          813         1146
[2025-09-18 00:36:12] END   suite=cs trace=streaming_phase3_core0 (rc=0)
