--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    5.365(R)|      SLOW  |   -0.721(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    6.318(R)|      SLOW  |   -1.155(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    5.730(R)|      SLOW  |   -1.100(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    6.905(R)|      SLOW  |   -0.316(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
SW<0>       |   10.115(R)|      SLOW  |   -1.700(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Leds<0>         |         9.040(R)|      SLOW  |         3.761(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<1>         |         9.179(R)|      SLOW  |         3.859(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<2>         |         8.704(R)|      SLOW  |         3.516(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<3>         |         8.775(R)|      SLOW  |         3.516(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<4>         |         8.614(R)|      SLOW  |         3.431(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<5>         |         8.938(R)|      SLOW  |         3.664(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<6>         |         9.009(R)|      SLOW  |         3.644(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<7>         |         8.856(R)|      SLOW  |         3.572(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<0>        |        27.494(R)|      SLOW  |         5.982(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        27.515(R)|      SLOW  |         5.571(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        28.941(R)|      SLOW  |         5.501(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        28.584(R)|      SLOW  |         5.571(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        12.246(R)|      SLOW  |         5.024(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        27.538(R)|      SLOW  |         5.284(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        27.052(R)|      SLOW  |         5.111(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        12.301(R)|      SLOW  |         4.556(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        11.047(R)|      SLOW  |         4.803(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        11.183(R)|      SLOW  |         4.836(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.360(R)|      SLOW  |         4.275(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |        10.045(R)|      SLOW  |         4.097(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        14.115(R)|      SLOW  |         4.368(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        14.102(R)|      SLOW  |         4.440(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        14.682(R)|      SLOW  |         4.565(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        14.433(R)|      SLOW  |         4.264(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        13.953(R)|      SLOW  |         4.351(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        15.086(R)|      SLOW  |         4.966(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        15.472(R)|      SLOW  |         4.450(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>    |        20.556(R)|      SLOW  |         9.542(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_B<1>    |        20.485(R)|      SLOW  |         9.449(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<0>    |        20.043(R)|      SLOW  |         9.251(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>    |        20.801(R)|      SLOW  |         9.691(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>    |        20.150(R)|      SLOW  |         9.271(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>    |        20.114(R)|      SLOW  |         9.276(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   20.209|         |         |         |
RESET_N        |   15.070|   12.529|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 25 04:03:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4650 MB



