use_fpu	,	V_19
"xlnx,number-of-pc-brk"	,	L_42
PVR0_USE_HW_MUL_MASK	,	V_18
"xlnx,pvr-user2"	,	L_46
PVR2_USE_FPU2_MASK	,	V_21
endian	,	V_62
"xlnx,use-dcache"	,	L_25
"xlnx,unaligned-exceptions"	,	L_10
"i-cache-baseaddr"	,	L_23
use_icache	,	V_31
dcache_size	,	V_42
icache_base	,	V_36
"xlnx,d-opb"	,	L_34
PVR2_DIV_ZERO_EXC_MASK	,	V_28
"xlnx,use-div"	,	L_4
"xlnx,use-mmu"	,	L_47
"d-cache-highaddr"	,	L_32
icache_write	,	V_33
PVR2_UNALIGNED_EXC_MASK	,	V_24
PVR2_ILL_OPCODE_EXC_MASK	,	V_25
irq_edge	,	V_51
fpga_family_code	,	V_64
"xlnx,interrupt-is-edge"	,	L_39
set_cpuinfo_static	,	F_1
"xlnx,use-pcmp-instr"	,	L_3
"i-cache-size"	,	L_22
num_wr_brk	,	V_57
PVR0_USE_BARREL_MASK	,	V_7
num_rd_brk	,	V_56
"d-cache-baseaddr"	,	L_31
"xlnx,fsl-exception"	,	L_16
"xlnx,fsl-links"	,	L_38
"xlnx,dcache-use-fsl"	,	L_29
"i-cache-highaddr"	,	L_24
use_iopb	,	V_47
num_pc_brk	,	V_55
device_node	,	V_3
icache_size	,	V_35
"xlnx,dcache-line-len"	,	L_28
"d-cache-size"	,	L_30
"xlnx,number-of-rd-addr-brk"	,	L_43
"xlnx,i-lmb"	,	L_37
"xlnx,div-zero-exception"	,	L_14
icache_tagbits	,	V_32
PVR2_FPU_EXC_MASK	,	V_29
ci	,	V_2
"xlnx,mmu-privileged-instr"	,	L_48
"xlnx,pvr-user1"	,	L_45
i	,	V_5
use_exc	,	V_23
"xlnx,dcache-addr-tag"	,	L_26
k	,	V_68
"xlnx,allow-dcache-wr"	,	L_27
use_dopb	,	V_46
"xlnx,dopb-bus-exception"	,	L_13
use_instr	,	V_6
hw_debug	,	V_54
CONFIG_XILINX_MICROBLAZE0_USE_PCMP_INSTR	,	V_13
"xlnx,allow-icache-wr"	,	L_19
PVR2_IOPB_BUS_EXC_MASK	,	V_26
s	,	V_66
family_string_lookup	,	V_69
"xlnx,iopb-bus-exception"	,	L_12
__init	,	T_1
CONFIG_XILINX_MICROBLAZE0_USE_HW_MUL	,	V_16
"xlnx,icache-line-len"	,	L_20
use_dcache	,	V_38
ver_code	,	V_63
"xlnx,fpu-exception"	,	L_15
cpuinfo	,	V_1
CONFIG_XILINX_MICROBLAZE0_USE_FPU	,	V_20
PVR0_USE_FPU_MASK	,	V_22
cpu_ver_string	,	V_67
cpu	,	V_4
PVR2_USE_MSR_INSTR	,	V_8
PVR2_DOPB_BUS_EXC_MASK	,	V_27
dcache_line_length	,	V_41
use_ilmb	,	V_49
fcpu	,	F_2
dcache_high	,	V_44
dcache_write	,	V_40
"HW_MUL"	,	L_7
"xlnx,ill-opcode-exception"	,	L_11
PVR2_USE_EXTEND_FSL	,	V_30
CONFIG_XILINX_MICROBLAZE0_USE_BARREL	,	V_11
icache_line_length	,	V_34
err_printk	,	F_3
num_fsl	,	V_50
"xlnx,use-fpu"	,	L_8
"xlnx,d-lmb"	,	L_36
mmu_privins	,	V_61
"xlnx,use-icache"	,	L_17
"xlnx,debug-enabled"	,	L_41
use_dlmb	,	V_48
CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR	,	V_12
"xlnx,use-hw-mul"	,	L_6
mmu	,	V_60
"xlnx,use-barrel"	,	L_1
"xlnx,use-msr-instr"	,	L_2
dcache_tagbits	,	V_39
family_string	,	V_70
dcache_base	,	V_43
"xlnx,icache-use-fsl"	,	L_21
cpu_ver_lookup	,	V_65
"xlnx,number-of-wr-addr-brk"	,	L_44
irq_positive	,	V_52
dcache_wb	,	V_45
"BARREL, MSR, PCMP or DIV"	,	L_5
icache_high	,	V_37
"xlnx,endianness"	,	L_49
area_optimised	,	V_53
"xlnx,edge-is-positive"	,	L_40
pvr_user2	,	V_59
PVR0_USE_DIV_MASK	,	V_10
"xlnx,dcache-use-writeback"	,	L_33
PVR2_USE_PCMP_INSTR	,	V_9
use_mult	,	V_15
"xlnx,addr-tag-bits"	,	L_18
pvr_user1	,	V_58
CONFIG_XILINX_MICROBLAZE0_USE_DIV	,	V_14
"xlnx,i-opb"	,	L_35
PVR2_USE_MUL64_MASK	,	V_17
"HW_FPU"	,	L_9
