<PISI>
    <Source>
        <Name>sv2v</Name>
        <Homepage>https://github.com/zachjs/sv2v</Homepage>
        <Packager>
            <Name>Marcus Mellor</Name>
            <Email>marcus@infinitymdm.dev</Email>
        </Packager>
        <License>BSD-3-Clause</License>
        <PartOf>programming.tools</PartOf>
        <Summary xml:lang="en">SystemVerilog to Verilog conversion</Summary>
        <Description xml:lang="en">sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
</Description>
        <Archive type="binary" sha1sum="79eb0752a961b8e0d15c77d298c97498fbc89c5a">https://sources.getsol.us/README.Solus</Archive>
    </Source>
    <Package>
        <Name>sv2v</Name>
        <Summary xml:lang="en">SystemVerilog to Verilog conversion</Summary>
        <Description xml:lang="en">sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
</Description>
        <PartOf>programming.tools</PartOf>
        <Files>
            <Path fileType="executable">/usr/bin/sv2v</Path>
        </Files>
    </Package>
    <History>
        <Update release="1">
            <Date>2025-03-27</Date>
            <Version>0.0.13</Version>
            <Comment>Packaging update</Comment>
            <Name>Marcus Mellor</Name>
            <Email>marcus@infinitymdm.dev</Email>
        </Update>
    </History>
</PISI>