library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mr_buffer_v1_0 is
   generic (
      -- Number of memories.
      NM : Integer := 8;
      -- Address map of each memory.
      N  : Integer := 8;
      -- Data width.
      B  : Integer := 16;

      -- Parameters of Axi Slave Bus Interface S00_AXI
      C_S00_AXI_DATA_WIDTH : integer   := 32;
      C_S00_AXI_ADDR_WIDTH : integer   := 6;

      -- Enable Debug
      DEBUG : Integer := 0
   );
   port (
      -- Trigger.
      trigger        : in std_logic;

      -- Ports of Axi Slave Bus Interface S00_AXI
      s00_axi_aclk   : in std_logic;
      s00_axi_aresetn   : in std_logic;
      s00_axi_awaddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
      s00_axi_awprot : in std_logic_vector(2 downto 0);
      s00_axi_awvalid   : in std_logic;
      s00_axi_awready   : out std_logic;
      s00_axi_wdata  : in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
      s00_axi_wstrb  : in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
      s00_axi_wvalid : in std_logic;
      s00_axi_wready : out std_logic;
      s00_axi_bresp  : out std_logic_vector(1 downto 0);
      s00_axi_bvalid : out std_logic;
      s00_axi_bready : in std_logic;
      s00_axi_araddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
      s00_axi_arprot : in std_logic_vector(2 downto 0);
      s00_axi_arvalid   : in std_logic;
      s00_axi_arready   : out std_logic;
      s00_axi_rdata  : out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
      s00_axi_rresp  : out std_logic_vector(1 downto 0);
      s00_axi_rvalid : out std_logic;
      s00_axi_rready : in std_logic;

      -- Ports of Axi Slave Bus Interface S00_AXIS
      s00_axis_aclk  : in std_logic;
      s00_axis_aresetn: in std_logic;
      s00_axis_tready   : out std_logic;
      s00_axis_tdata : in std_logic_vector(NM*B-1 downto 0);
      s00_axis_tstrb : in std_logic_vector((NM*B/8)-1 downto 0);
      s00_axis_tlast : in std_logic;
      s00_axis_tvalid   : in std_logic;

      -- Ports of Axi Master Bus Interface M00_AXIS
      m00_axis_aclk  : in std_logic;
      m00_axis_aresetn  : in std_logic;
      m00_axis_tvalid   : out std_logic;
      m00_axis_tdata : out std_logic_vector(B-1 downto 0);
      m00_axis_tstrb : out std_logic_vector((B/8)-1 downto 0);
      m00_axis_tlast : out std_logic;
      m00_axis_tready   : in std_logic;
      
      -- Debug Output Probes
      s_dbg_probe    : out std_logic_vector(31 downto 0);
      m_dbg_probe    : out std_logic_vector(31 downto 0)

   );
end mr_buffer_v1_0;

architecture arch_imp of mr_buffer_v1_0 is

   -- component declaration
   component mr_buffer_v1_0_S00_AXI is
      generic (
         -- Number of memories.
         NM : Integer := 8;
         -- Address map of each memory.
         N  : Integer := 8;
         -- Data width.
         B  : Integer := 16;

         -- Parameters of Axi Slave Bus Interface S00_AXI
         C_S_AXI_DATA_WIDTH   : integer   := 32;
         C_S_AXI_ADDR_WIDTH   : integer   := 6
      );
      port (
         -- Trigger.
         trigger        : in std_logic;

         -- Ports of Axi Slave Bus Interface S00_AXI
         S_AXI_ACLK     : in std_logic;
         S_AXI_ARESETN  : in std_logic;
         S_AXI_AWADDR   : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
         S_AXI_AWPROT   : in std_logic_vector(2 downto 0);
         S_AXI_AWVALID  : in std_logic;
         S_AXI_AWREADY  : out std_logic;
         S_AXI_WDATA    : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
         S_AXI_WSTRB    : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
         S_AXI_WVALID   : in std_logic;
         S_AXI_WREADY   : out std_logic;
         S_AXI_BRESP    : out std_logic_vector(1 downto 0);
         S_AXI_BVALID   : out std_logic;
         S_AXI_BREADY   : in std_logic;
         S_AXI_ARADDR   : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
         S_AXI_ARPROT   : in std_logic_vector(2 downto 0);
         S_AXI_ARVALID  : in std_logic;
         S_AXI_ARREADY  : out std_logic;
         S_AXI_RDATA    : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
         S_AXI_RRESP    : out std_logic_vector(1 downto 0);
         S_AXI_RVALID   : out std_logic;
         S_AXI_RREADY   : in std_logic;

         -- Ports of Axi Slave Bus Interface S00_AXIS
         S_AXIS_ACLK    : in std_logic;
         S_AXIS_ARESETN : in std_logic;
         S_AXIS_TREADY  : out std_logic;
         S_AXIS_TDATA   : in std_logic_vector(NM*B-1 downto 0);
         S_AXIS_TSTRB   : in std_logic_vector((NM*B/8)-1 downto 0);
         S_AXIS_TLAST   : in std_logic;
         S_AXIS_TVALID  : in std_logic;

         -- Ports of Axi Master Bus Interface M00_AXIS
         M_AXIS_ACLK    : in std_logic;
         M_AXIS_ARESETN : in std_logic;
         M_AXIS_TVALID  : out std_logic;
         M_AXIS_TDATA   : out std_logic_vector(B-1 downto 0);
         M_AXIS_TSTRB   : out std_logic_vector((B/8)-1 downto 0);
         M_AXIS_TLAST   : out std_logic;
         M_AXIS_TREADY  : in std_logic;
         
           -- Debug Output Probes
            s_dbg_probe         : out std_logic_vector(31 downto 0);
            m_dbg_probe         : out std_logic_vector(31 downto 0)
      );
   end component mr_buffer_v1_0_S00_AXI;

   signal s_dbg_probe_int  : std_logic_vector(31 downto 0);
   signal m_dbg_probe_int  : std_logic_vector(31 downto 0);

begin

-- Instantiation of Axi Bus Interface S00_AXI
mr_buffer_v1_0_S00_AXI_inst : mr_buffer_v1_0_S00_AXI
   generic map (
      NM             => NM,
      N              => N,
      B              => B,
      C_S_AXI_DATA_WIDTH   => C_S00_AXI_DATA_WIDTH,
      C_S_AXI_ADDR_WIDTH   => C_S00_AXI_ADDR_WIDTH
   )
   port map (
      -- Trigger.
      trigger        => trigger,

      -- Ports of Axi Slave Bus Interface S00_AXI
      S_AXI_ACLK     => s00_axi_aclk,
      S_AXI_ARESETN  => s00_axi_aresetn,
      S_AXI_AWADDR   => s00_axi_awaddr,
      S_AXI_AWPROT   => s00_axi_awprot,
      S_AXI_AWVALID  => s00_axi_awvalid,
      S_AXI_AWREADY  => s00_axi_awready,
      S_AXI_WDATA    => s00_axi_wdata,
      S_AXI_WSTRB    => s00_axi_wstrb,
      S_AXI_WVALID   => s00_axi_wvalid,
      S_AXI_WREADY   => s00_axi_wready,
      S_AXI_BRESP    => s00_axi_bresp,
      S_AXI_BVALID   => s00_axi_bvalid,
      S_AXI_BREADY   => s00_axi_bready,
      S_AXI_ARADDR   => s00_axi_araddr,
      S_AXI_ARPROT   => s00_axi_arprot,
      S_AXI_ARVALID  => s00_axi_arvalid,
      S_AXI_ARREADY  => s00_axi_arready,
      S_AXI_RDATA    => s00_axi_rdata,
      S_AXI_RRESP    => s00_axi_rresp,
      S_AXI_RVALID   => s00_axi_rvalid,
      S_AXI_RREADY   => s00_axi_rready,

      -- Ports of Axi Slave Bus Interface S00_AXIS
      S_AXIS_ACLK    => s00_axis_aclk,
      S_AXIS_ARESETN => s00_axis_aresetn,
      S_AXIS_TREADY  => s00_axis_tready,
      S_AXIS_TDATA   => s00_axis_tdata,
      S_AXIS_TSTRB   => s00_axis_tstrb,
      S_AXIS_TLAST   => s00_axis_tlast,
      S_AXIS_TVALID  => s00_axis_tvalid,

      -- Ports of Axi Master Bus Interface M00_AXIS
      M_AXIS_ACLK    => m00_axis_aclk,
      M_AXIS_ARESETN => m00_axis_aresetn,
      M_AXIS_TVALID  => m00_axis_tvalid,
      M_AXIS_TDATA   => m00_axis_tdata,
      M_AXIS_TSTRB   => m00_axis_tstrb,
      M_AXIS_TLAST   => m00_axis_tlast,
      M_AXIS_TREADY  => m00_axis_tready,
      
      s_dbg_probe   => s_dbg_probe_int,
      m_dbg_probe   => m_dbg_probe_int
   );

   DEBUG_GEN: if DEBUG = 1 generate
      -- Debug ILA probe
      s_dbg_probe    <= s_dbg_probe_int;
      m_dbg_probe    <= m_dbg_probe_int;
   end generate;
   DEBUG_NOGEN: if DEBUG /= 1 generate
      s_dbg_probe    <= (others => '0');
      m_dbg_probe    <= (others => '0');
   end generate;

end arch_imp;

