module fsm_module (
    input clk,
    input reset,
    input [7:0] input_data,
    output reg [7:0] output_data,
    output reg overflow
);

parameter S0 = 3'b000;
parameter S1 = 3'b001;
parameter S2 = 3'b010;
parameter S3 = 3'b011;
parameter S4 = 3'b100;
parameter M = 3'b101;

reg [2:0] current_state, next_state;

always @ (posedge clk or posedge reset) begin
    if (reset) begin
        current_state <= S0;
        output_data <= 0;
        overflow <= 0;
    end else begin
        current_state <= next_state;
        case (current_state)
            S0: begin
                if (input_data[7] == 1) begin
                    next_state <= S1;
                    output_data <= input_data;
                end else begin
                    next_state <= S0;
                    output_data <= input_data;
                end
            end
            S1: begin
                if (input_data[7] == 1) begin
                    next_state <= S1;
                    output_data <= output_data - input_data;
                end else begin
                    next_state <= S2;
                    output_data <= output_data - input_data;
                end
            end
            S2: begin
                if (output_data[7] == 1) begin
                    next_state <= S3;
                    output_data <= output_data + input_data;
                end else begin
                    next_state <= S4;
                    output_data <= output_data + input_data;
                end
            end
            S3: begin
                next_state <= S4;
                output_data <= output_data + input_data;
                overflow <= 1;
            end
            S4: begin
                if (output_data[6:0] == 0) begin
                    next_state <= M;
                    output_data <= output_data + input_data;
                end else begin
                    next_state <= S4;
                    output_data <= output_data + input_data;
                end
            end
            M: begin
                next_state <= M;
                output_data <= output_data;
            end
        endcase
    end
end

endmodule