
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035638                       # Number of seconds simulated
sim_ticks                                 35637960495                       # Number of ticks simulated
final_tick                               565202340432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268525                       # Simulator instruction rate (inst/s)
host_op_rate                                   339124                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2169647                       # Simulator tick rate (ticks/s)
host_mem_usage                               16948316                       # Number of bytes of host memory used
host_seconds                                 16425.70                       # Real time elapsed on the host
sim_insts                                  4410710137                       # Number of instructions simulated
sim_ops                                    5570340254                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       762752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1520256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       241152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       421504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2952192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1620352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1620352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5959                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11877                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1884                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23064                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12659                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12659                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21402796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42658333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6766717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11827388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82838410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39508                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183175                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45467024                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45467024                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45467024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21402796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42658333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6766717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11827388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              128305434                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85462736                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31000128                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426520                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017511                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13060599                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085193                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158276                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87186                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32037292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170354897                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31000128                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243469                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36601347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815787                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6480760                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671941                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806664                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83885282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47283935     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658217      4.36%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196625      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440763      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2996011      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571131      1.87%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027789      1.23%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719052      3.24%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991759     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83885282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362733                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993324                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33697838                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6063803                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34818496                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545700                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8759436                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080240                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6563                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202040510                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51004                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8759436                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35369792                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2573591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       784430                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33657869                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195183153                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11875                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715470                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           73                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271153859                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910145141                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910145141                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102894595                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33888                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17841                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7260492                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241247                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3096016                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183996508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33847                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147814018                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288162                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61091904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186690319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83885282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762097                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909964                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29670925     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17867946     21.30%     56.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11935442     14.23%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7637676      9.10%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7555963      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4423490      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391816      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746230      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655794      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83885282                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083661     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204167     13.18%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260727     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121595740     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017919      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15741073     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8443264      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147814018                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729573                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548598                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381350074                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245123310                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143665987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149362616                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263414                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026848                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          465                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1067                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287310                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8759436                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1834510                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156822                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184030355                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238977                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028983                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17825                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1067                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128745                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363019                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229171                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790460                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584843                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989974                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586077                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199514                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699327                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143812721                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143665987                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93725348                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261811019                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.681037                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357989                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61611675                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042710                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75125846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629558                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29803274     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20459488     27.23%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8391201     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292735      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3677641      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807106      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995621      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008235      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690545      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75125846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690545                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255468896                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376834890                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1577454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854627                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854627                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170101                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170101                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655713189                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197081176                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189481333                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85462736                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30234391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24570125                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2061541                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12764712                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11813407                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3190400                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87342                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30341996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167659269                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30234391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15003807                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36878194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11072580                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6892097                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14859832                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       885923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83077337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46199143     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3233601      3.89%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2623297      3.16%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6366598      7.66%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1735895      2.09%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2217807      2.67%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1597814      1.92%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          900037      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18203145     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83077337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353773                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.961782                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31739361                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6707745                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35466700                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       239458                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8924064                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5167344                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41295                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200457009                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81909                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8924064                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34064985                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1383410                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1891139                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33325716                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3488015                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193392048                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28462                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1448464                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1083934                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          703                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270707834                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    902853353                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    902853353                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166044753                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104663060                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39845                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22545                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9566096                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18022962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9191467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144291                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3011747                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182883524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38413                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145288356                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285662                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63132806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192915760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83077337                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748833                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885564                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29230437     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17755295     21.37%     56.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11641262     14.01%     70.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8605837     10.36%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7404330      8.91%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3846130      4.63%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3274709      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       617894      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       701443      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83077337                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851043     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172309     14.42%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171712     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121057830     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068066      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16084      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14420866      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7725510      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145288356                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.700020                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1195073                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375134783                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246055350                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141592435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146483429                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       544715                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7095065                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2936                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          608                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2357134                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8924064                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         604940                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79490                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    182921939                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       400146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18022962                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9191467                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22329                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          608                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1232092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2392002                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142983638                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13534789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2304717                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21057984                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20175729                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7523195                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.673052                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141687079                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141592435                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92272144                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260506998                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.656774                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354202                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97275123                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119463202                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63459622                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2066196                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74153273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.611031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29172741     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20393101     27.50%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8297752     11.19%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4668018      6.30%     84.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3811251      5.14%     89.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1550037      2.09%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1842235      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923160      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3494978      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74153273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97275123                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119463202                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17762227                       # Number of memory references committed
system.switch_cpus1.commit.loads             10927894                       # Number of loads committed
system.switch_cpus1.commit.membars              16084                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17164640                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107640617                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2432085                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3494978                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253581119                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          374775442                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2385399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97275123                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119463202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97275123                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.878567                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.878567                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.138217                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.138217                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643232491                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195680298                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184964495                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85462736                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31627716                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25786615                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2114306                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13343445                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12357461                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3410317                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93442                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31630243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173672719                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31627716                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15767778                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38590483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11239283                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5138482                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15617512                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1028795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84458192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45867709     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2552291      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4773784      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4750116      5.62%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2948999      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2344545      2.78%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1469774      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1379684      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18371290     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84458192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370076                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032146                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32986680                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5078528                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37065556                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228695                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9098726                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5346407                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208430919                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9098726                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35385464                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         993362                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       806438                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34849475                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3324721                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200962380                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1380058                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1021326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282130986                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    937541596                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    937541596                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174395358                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107735586                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35768                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9270305                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18632459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9487805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119402                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3467756                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189467741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150823749                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       290483                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64168497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196426916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84458192                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785780                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896127                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28764981     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18348156     21.72%     55.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12275772     14.53%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7965540      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8372550      9.91%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4064695      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3194291      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       729648      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742559      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84458192                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         939021     72.32%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        183011     14.09%     86.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176447     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126180983     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2026174      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17172      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14578428      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8020992      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150823749                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764790                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1298479                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387694651                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253670930                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147388239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152122228                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472783                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7263556                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1999                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2285672                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9098726                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         506352                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90282                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189502088                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18632459                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9487805                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1317852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2498848                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148836721                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13915240                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1987027                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21750099                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21106366                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7834859                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741539                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147434620                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147388239                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93954845                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269669488                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724591                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348407                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101567524                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125059376                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64443190                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2139827                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75359466                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150050                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28422503     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21190799     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8799015     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4381966      5.81%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4388153      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769463      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1791714      2.38%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       952386      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3663467      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75359466                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101567524                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125059376                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18571034                       # Number of memory references committed
system.switch_cpus2.commit.loads             11368901                       # Number of loads committed
system.switch_cpus2.commit.membars              17172                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18050983                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112668900                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2579343                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3663467                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261198565                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388109807                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1004544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101567524                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125059376                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101567524                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841438                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841438                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188442                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188442                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       668561379                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204744003                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191397893                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34344                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85462736                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31263664                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25443814                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2088703                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13305077                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12323500                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3217382                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92294                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34556416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170717807                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31263664                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15540882                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35874676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10716634                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5143357                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16893313                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       841162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84166525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48291849     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1939403      2.30%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2525292      3.00%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3800508      4.52%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3691982      4.39%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2805440      3.33%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1664597      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2497412      2.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16950042     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84166525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365816                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997570                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35696812                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5025213                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34582267                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       270432                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8591800                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5294085                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     204245031                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8591800                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37590946                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1000005                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1271753                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32914355                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2797660                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     198292535                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          742                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1209659                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       877677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           38                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    276311325                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    923466430                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    923466430                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171820983                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104490342                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41902                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23684                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7909491                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18378195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9738723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189501                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3264302                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         184294776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39924                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148453015                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       277229                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59909077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    182250675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6380                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84166525                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763801                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29012381     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18580647     22.08%     56.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12018524     14.28%     70.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8173149      9.71%     80.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7645845      9.08%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4082448      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3003665      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       900665      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       749201      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84166525                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         728595     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150132     14.26%     83.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174199     16.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123535609     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2097786      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16773      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14654682      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8148165      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148453015                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.737050                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1052931                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007093                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    382402715                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    244244615                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144285909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149505946                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       503408                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7040054                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2344                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2471490                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          629                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8591800                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         577374                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98507                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    184334705                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1266042                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18378195                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9738723                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1279104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2455815                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145611605                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13794404                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2841410                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21763139                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20398238                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7968735                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703802                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144324046                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144285909                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92710116                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        260349123                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688290                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100626319                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123674050                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60660947                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2123115                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75574725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636447                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28914725     38.26%     38.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21823206     28.88%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8032999     10.63%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4600867      6.09%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3843704      5.09%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1906655      2.52%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1870721      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       804956      1.07%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3776892      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75574725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100626319                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123674050                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18605374                       # Number of memory references committed
system.switch_cpus3.commit.loads             11338141                       # Number of loads committed
system.switch_cpus3.commit.membars              16772                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17737855                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111475269                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2523464                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3776892                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           256132830                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          377266384                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1296211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100626319                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123674050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100626319                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849308                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849308                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.177429                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.177429                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       655247275                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      199294228                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      188631333                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33544                       # number of misc regfile writes
system.l20.replacements                          5970                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072632                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38738                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.689401                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11950.745016                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996731                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3047.247215                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088143                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17754.922894                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364708                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.092995                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541837                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89081                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89081                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36762                       # number of Writeback hits
system.l20.Writeback_hits::total                36762                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89081                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89081                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89081                       # number of overall hits
system.l20.overall_hits::total                  89081                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5959                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5970                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5959                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5970                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5959                       # number of overall misses
system.l20.overall_misses::total                 5970                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1014967490                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1016202253                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1014967490                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1016202253                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1014967490                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1016202253                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95040                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95051                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36762                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36762                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95040                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95051                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95040                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95051                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062700                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062808                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062700                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062808                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062700                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062808                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170325.136768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170218.132831                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170325.136768                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170218.132831                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170325.136768                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170218.132831                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4294                       # number of writebacks
system.l20.writebacks::total                     4294                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5959                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5970                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5959                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5970                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5959                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5970                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    947066869                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    948177002                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    947066869                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    948177002                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    947066869                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    948177002                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062700                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062808                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062700                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062808                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062700                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062808                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158930.503272                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158823.618425                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158930.503272                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158823.618425                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158930.503272                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158823.618425                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11890                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          912475                       # Total number of references to valid blocks.
system.l21.sampled_refs                         44658                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.432509                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6780.464718                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.039485                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5017.391689                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.384403                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20884.719705                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.206923                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.153119                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002240                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.637351                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        58985                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  58985                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23323                       # number of Writeback hits
system.l21.Writeback_hits::total                23323                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        58985                       # number of demand (read+write) hits
system.l21.demand_hits::total                   58985                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        58985                       # number of overall hits
system.l21.overall_hits::total                  58985                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11877                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11890                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11877                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11890                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11877                       # number of overall misses
system.l21.overall_misses::total                11890                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2067158                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1956268479                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1958335637                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2067158                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1956268479                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1958335637                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2067158                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1956268479                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1958335637                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70862                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70875                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23323                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23323                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70862                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70875                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70862                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70875                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167607                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167760                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167607                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167760                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167607                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167760                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 159012.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 164710.657489                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 164704.426997                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 159012.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 164710.657489                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 164704.426997                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 159012.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 164710.657489                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 164704.426997                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3889                       # number of writebacks
system.l21.writebacks::total                     3889                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11877                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11890                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11877                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11890                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11877                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11890                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1913118                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1818073395                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1819986513                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1913118                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1818073395                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1819986513                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1913118                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1818073395                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1819986513                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167607                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167760                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167607                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167760                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167607                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167760                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 147162.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153075.136398                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153068.672246                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 147162.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153075.136398                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153068.672246                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 147162.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153075.136398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153068.672246                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1898                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          469787                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34666                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.551809                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7079.001557                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997698                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   964.888246                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.112966                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24602.999532                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.216034                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029446                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003269                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750824                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37629                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37629                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11395                       # number of Writeback hits
system.l22.Writeback_hits::total                11395                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37629                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37629                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37629                       # number of overall hits
system.l22.overall_hits::total                  37629                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1884                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1898                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1884                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1898                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1884                       # number of overall misses
system.l22.overall_misses::total                 1898                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    298886892                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      300834428                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    298886892                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       300834428                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    298886892                       # number of overall miss cycles
system.l22.overall_miss_latency::total      300834428                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39513                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39527                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11395                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11395                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39513                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39527                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39513                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39527                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047681                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.048018                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047681                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.048018                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047681                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.048018                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158644.847134                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158500.752371                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158644.847134                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158500.752371                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158644.847134                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158500.752371                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1790                       # number of writebacks
system.l22.writebacks::total                     1790                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1884                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1898                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1884                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1898                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1884                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1898                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    277434163                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    279223079                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    277434163                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    279223079                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    277434163                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    279223079                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047681                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.048018                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047681                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.048018                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047681                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.048018                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147258.048301                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147114.372497                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147258.048301                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147114.372497                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147258.048301                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147114.372497                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3306                       # number of replacements
system.l23.tagsinuse                     32767.977123                       # Cycle average of tags in use
system.l23.total_refs                          745923                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36074                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.677579                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13021.969563                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996998                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1662.662955                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.565711                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18064.781896                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397399                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.050740                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.551293                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        49197                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  49197                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28035                       # number of Writeback hits
system.l23.Writeback_hits::total                28035                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        49197                       # number of demand (read+write) hits
system.l23.demand_hits::total                   49197                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        49197                       # number of overall hits
system.l23.overall_hits::total                  49197                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3288                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3301                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3293                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3306                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3293                       # number of overall misses
system.l23.overall_misses::total                 3306                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3100473                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    483345500                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      486445973                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       683659                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       683659                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3100473                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    484029159                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       487129632                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3100473                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    484029159                       # number of overall miss cycles
system.l23.overall_miss_latency::total      487129632                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52485                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52498                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28035                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28035                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52490                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52503                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52490                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52503                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062646                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062879                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062736                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062968                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062736                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062968                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147002.889294                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147363.215086                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 136731.800000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 136731.800000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146987.293957                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147347.136116                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146987.293957                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147347.136116                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2686                       # number of writebacks
system.l23.writebacks::total                     2686                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3288                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3301                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3306                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3306                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    445828163                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    448780545                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       626272                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       626272                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    446454435                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    449406817                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    446454435                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    449406817                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062646                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062879                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062736                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062968                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062736                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062968                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135592.506995                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135952.906695                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 125254.400000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 125254.400000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135576.809900                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135936.726255                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135576.809900                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135936.726255                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679591                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843338.640653                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671930                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671930                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671930                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671930                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671930                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671930                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671941                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671941                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671941                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671941                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671941                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671941                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95040                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898932                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95296                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2013.714448                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488270                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511730                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634652                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634652                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17021                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17021                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344067                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344067                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344067                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344067                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       348117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       348117                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       348227                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        348227                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       348227                       # number of overall misses
system.cpu0.dcache.overall_misses::total       348227                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10845276522                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10845276522                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15307960                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15307960                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10860584482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10860584482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10860584482                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10860584482                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19692294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19692294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19692294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19692294                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029051                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017683                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31154.113479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31154.113479                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 139163.272727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 139163.272727                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31188.232050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31188.232050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31188.232050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31188.232050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36762                       # number of writebacks
system.cpu0.dcache.writebacks::total            36762                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       253077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       253077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       253187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       253187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       253187                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       253187                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95040                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95040                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95040                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1846891917                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1846891917                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1846891917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1846891917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1846891917                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1846891917                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007931                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007931                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004826                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004826                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004826                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004826                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19432.785322                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19432.785322                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19432.785322                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19432.785322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19432.785322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19432.785322                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996640                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019940569                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056331.792339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996640                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14859814                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14859814                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14859814                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14859814                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14859814                       # number of overall hits
system.cpu1.icache.overall_hits::total       14859814                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2653956                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2653956                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2653956                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2653956                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2653956                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2653956                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14859832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14859832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14859832                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14859832                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14859832                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14859832                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       147442                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       147442                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       147442                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       147442                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       147442                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       147442                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2107498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2107498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2107498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2107498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2107498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2107498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162115.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162115.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70862                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180852779                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71118                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2542.995852                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.681205                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.318795                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10278977                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10278977                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6802165                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6802165                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21993                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21993                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16084                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17081142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17081142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17081142                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17081142                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152978                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152978                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152978                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152978                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152978                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152978                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7887065424                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7887065424                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7887065424                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7887065424                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7887065424                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7887065424                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10431955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10431955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6802165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6802165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17234120                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17234120                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17234120                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17234120                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014664                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014664                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008876                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51556.860620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51556.860620                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51556.860620                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51556.860620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51556.860620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51556.860620                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23323                       # number of writebacks
system.cpu1.dcache.writebacks::total            23323                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82116                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82116                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82116                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82116                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82116                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82116                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70862                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70862                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70862                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2424884321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2424884321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2424884321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2424884321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2424884321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2424884321                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34219.812043                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34219.812043                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34219.812043                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34219.812043                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34219.812043                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34219.812043                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997694                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018577369                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199951.120950                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997694                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15617495                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15617495                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15617495                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15617495                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15617495                       # number of overall hits
system.cpu2.icache.overall_hits::total       15617495                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15617512                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15617512                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15617512                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15617512                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15617512                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15617512                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39513                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169917598                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39769                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4272.614298                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.844212                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.155788                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905641                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094359                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10615138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10615138                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7168352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7168352                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17172                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17172                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17172                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17172                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17783490                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17783490                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17783490                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17783490                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102013                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102013                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102013                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102013                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102013                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102013                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3639591411                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3639591411                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3639591411                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3639591411                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3639591411                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3639591411                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10717151                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10717151                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7168352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7168352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17885503                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17885503                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17885503                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17885503                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009519                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009519                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35677.721575                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35677.721575                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35677.721575                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35677.721575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35677.721575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35677.721575                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11395                       # number of writebacks
system.cpu2.dcache.writebacks::total            11395                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62500                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62500                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62500                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62500                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39513                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39513                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39513                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39513                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39513                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39513                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    555387152                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    555387152                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    555387152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    555387152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    555387152                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    555387152                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14055.808266                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14055.808266                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14055.808266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14055.808266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14055.808266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14055.808266                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996993                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020116717                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056686.929435                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996993                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16893296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16893296                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16893296                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16893296                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16893296                       # number of overall hits
system.cpu3.icache.overall_hits::total       16893296                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4207472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4207472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16893313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16893313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16893313                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16893313                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16893313                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16893313                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52490                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174226611                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52746                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3303.124616                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221873                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778127                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10494712                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10494712                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7228227                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7228227                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17739                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17739                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16772                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16772                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17722939                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17722939                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17722939                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17722939                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       132550                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       132550                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4450                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4450                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137000                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137000                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137000                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137000                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4118220047                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4118220047                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    710535868                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    710535868                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4828755915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4828755915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4828755915                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4828755915                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10627262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10627262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7232677                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7232677                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17859939                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17859939                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17859939                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17859939                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012473                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012473                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000615                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000615                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007671                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007671                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007671                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007671                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31069.181796                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31069.181796                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 159670.981573                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 159670.981573                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35246.393540                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35246.393540                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35246.393540                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35246.393540                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2930222                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 146511.100000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28035                       # number of writebacks
system.cpu3.dcache.writebacks::total            28035                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80065                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80065                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4445                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4445                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84510                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84510                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84510                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84510                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52485                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52485                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52490                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52490                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    892182978                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    892182978                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       688659                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       688659                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    892871637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    892871637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    892871637                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    892871637                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16998.818291                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16998.818291                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 137731.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137731.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17010.318861                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17010.318861                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17010.318861                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17010.318861                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
