// Seed: 1163243363
module module_0 (
    input  uwire id_0,
    output wire  id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  module_2 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply1 id_9
);
  logic [~  1 : 1] id_11;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  wire id_3;
endmodule
