 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 19:10:00 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  1.03%

  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U11227/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U634/S (FA1D0BWP)                                       0.06 *     0.48 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.65 r
  U5075/ZN (XNR2D0BWP)                                    0.04 *     1.70 f
  node0/add_1_root_add_0_root_add_132_3/U1_14/S (FA1D0BWP)
                                                          0.07 *     1.76 r
  U363/Z (BUFFD1BWP)                                      0.04 *     1.81 r
  node0/add_0_root_add_0_root_add_132_3/U1_14/CO (FA1D0BWP)
                                                          0.08 *     1.89 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.05 *     1.93 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.06 *     2.03 r
  node0/add_0_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     2.08 r
  node0/add_0_root_add_0_root_add_132_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.12 r
  node0/add_0_root_add_0_root_add_132_3/U1_20/Z (XOR3D0BWP)
                                                          0.04 *     2.16 r
  node0/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.13 r
  U1/Z (BUFFD2BWP)                                        0.04 *     0.17 r
  U11282/ZN (INR2XD0BWP)                                  0.07 *     0.24 r
  U6019/Z (CKAN2D1BWP)                                    0.07 *     0.31 r
  add_1_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.08 *     0.40 r
  add_1_root_add_205_2/U1_2/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_205_2/U1_2/S (FA1D0BWP)                  0.07 *     0.52 r
  U10949/ZN (IOA21D0BWP)                                  0.05 *     0.57 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U7745/ZN (NR2D0BWP)                                     0.04 *     0.66 r
  node1/mult_134/S1_2_0/CO (FA1D0BWP)                     0.08 *     0.74 r
  node1/mult_134/S1_3_0/CO (FA1D0BWP)                     0.07 *     0.81 r
  node1/mult_134/S1_4_0/CO (FA1D0BWP)                     0.07 *     0.88 r
  node1/mult_134/S1_5_0/CO (FA1D0BWP)                     0.07 *     0.95 r
  node1/mult_134/S1_6_0/CO (FA1D0BWP)                     0.07 *     1.02 r
  node1/mult_134/S1_7_0/CO (FA1D0BWP)                     0.07 *     1.09 r
  node1/mult_134/S1_8_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node1/mult_134/S1_9_0/CO (FA1D0BWP)                     0.07 *     1.23 r
  node1/mult_134/S1_10_0/CO (FA1D0BWP)                    0.07 *     1.29 r
  node1/mult_134/S1_11_0/CO (FA1D0BWP)                    0.07 *     1.36 r
  node1/mult_134/S1_12_0/CO (FA1D0BWP)                    0.07 *     1.43 r
  node1/mult_134/S1_13_0/CO (FA1D0BWP)                    0.07 *     1.49 r
  node1/mult_134/S4_0/CO (FA1D0BWP)                       0.07 *     1.56 r
  U2541/Z (XOR2D0BWP)                                     0.05 *     1.61 f
  U6953/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U6806/ZN (NR2D0BWP)                                     0.03 *     1.66 r
  U2537/Z (XOR2D0BWP)                                     0.06 *     1.72 f
  node1/add_2_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.80 f
  node1/add_2_root_add_0_root_add_134_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.87 r
  node1/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node1/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/add_0_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.08 r
  node1/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.04 *     2.12 r
  node1/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U11227/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U634/S (FA1D0BWP)                                       0.06 *     0.48 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.65 r
  U5075/ZN (XNR2D0BWP)                                    0.04 *     1.70 f
  node0/add_1_root_add_0_root_add_132_3/U1_14/S (FA1D0BWP)
                                                          0.07 *     1.76 r
  U363/Z (BUFFD1BWP)                                      0.04 *     1.81 r
  node0/add_0_root_add_0_root_add_132_3/U1_14/CO (FA1D0BWP)
                                                          0.08 *     1.89 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.05 *     1.93 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.06 *     2.03 r
  node0/add_0_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     2.08 r
  node0/add_0_root_add_0_root_add_132_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.12 r
  node0/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.03 *     0.50 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10948/ZN (IOA21D1BWP)                                  0.04 *     0.60 r
  U145/ZN (CKND0BWP)                                      0.05 *     0.65 f
  U7547/ZN (NR2D0BWP)                                     0.04 *     0.69 r
  node0/mult_135_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_135_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_135_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_135_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_135_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_135_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_135_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_135_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_135_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_135_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_135_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_135_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_135_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.59 r
  U4663/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U6914/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U6796/ZN (NR2D0BWP)                                     0.02 *     1.69 r
  U4659/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.81 f
  node0/add_1_root_add_0_root_add_135_3/U1_16/S (FA1D0BWP)
                                                          0.07 *     1.88 r
  node0/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.07 *     1.95 r
  node0/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  node0/add_0_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.03 r
  node0/add_0_root_add_0_root_add_135_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.07 r
  node0/add_0_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.04 *     2.11 r
  node0/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.13 r
  U1/Z (BUFFD2BWP)                                        0.04 *     0.17 r
  U11290/ZN (INR2XD1BWP)                                  0.06 *     0.23 r
  U6005/ZN (ND2D0BWP)                                     0.07 *     0.30 f
  U11292/ZN (NR2D0BWP)                                    0.05 *     0.35 r
  add_1_root_add_208_2/U1_1/S (FA1D0BWP)                  0.06 *     0.41 f
  add_0_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.07 *     0.47 f
  add_0_root_add_208_2/U1_2/S (FA1D0BWP)                  0.06 *     0.53 r
  U10985/ZN (IOA21D1BWP)                                  0.05 *     0.58 r
  U167/ZN (CKND0BWP)                                      0.04 *     0.62 f
  U7783/ZN (NR2D0BWP)                                     0.04 *     0.66 r
  node1/mult_135_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.74 r
  node1/mult_135_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.81 r
  node1/mult_135_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.88 r
  node1/mult_135_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.95 r
  node1/mult_135_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.02 r
  node1/mult_135_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.09 r
  node1/mult_135_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.16 r
  node1/mult_135_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.23 r
  node1/mult_135_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_135_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.36 r
  node1/mult_135_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node1/mult_135_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_135_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.56 r
  U2112/Z (XOR2D0BWP)                                     0.05 *     1.61 f
  U6963/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U6800/ZN (NR2D0BWP)                                     0.03 *     1.67 r
  U2108/Z (XOR2D0BWP)                                     0.07 *     1.74 r
  node1/add_1_root_add_0_root_add_135_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.83 f
  node1/add_0_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.89 f
  node1/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.93 f
  node1/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node1/add_0_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_135_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node1/add_0_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 *     2.10 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U11201/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11202/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U618/S (FA1D0BWP)                                       0.06 *     0.35 f
  U620/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U638/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11200/ZN (AOI22D1BWP)                                  0.04 *     0.52 f
  U10942/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U147/ZN (CKND1BWP)                                      0.04 *     0.60 f
  U8193/ZN (NR2D0BWP)                                     0.04 *     0.64 r
  node0/mult_134/S2_2_2/CO (FA1D0BWP)                     0.08 *     0.73 r
  node0/mult_134/S2_3_2/CO (FA1D0BWP)                     0.07 *     0.80 r
  node0/mult_134/S2_4_2/CO (FA1D0BWP)                     0.07 *     0.87 r
  node0/mult_134/S2_5_2/CO (FA1D0BWP)                     0.07 *     0.93 r
  node0/mult_134/S2_6_2/CO (FA1D0BWP)                     0.07 *     1.00 r
  node0/mult_134/S2_7_2/CO (FA1D0BWP)                     0.07 *     1.07 r
  node0/mult_134/S2_8_2/CO (FA1D0BWP)                     0.07 *     1.14 r
  node0/mult_134/S2_9_2/CO (FA1D0BWP)                     0.07 *     1.20 r
  node0/mult_134/S2_10_2/CO (FA1D0BWP)                    0.07 *     1.27 r
  node0/mult_134/S2_11_2/CO (FA1D0BWP)                    0.07 *     1.34 r
  node0/mult_134/S2_12_2/CO (FA1D0BWP)                    0.07 *     1.41 r
  node0/mult_134/S2_13_2/S (FA1D0BWP)                     0.07 *     1.48 f
  node0/mult_134/S4_1/S (FA1D0BWP)                        0.05 *     1.54 r
  U4989/Z (XOR2D0BWP)                                     0.04 *     1.58 f
  U6901/Z (CKAN2D0BWP)                                    0.03 *     1.61 f
  U6787/ZN (NR2D0BWP)                                     0.03 *     1.63 r
  U4985/Z (XOR2D0BWP)                                     0.07 *     1.70 r
  node0/add_2_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.79 r
  node0/add_2_root_add_0_root_add_134_3/U1_16/S (FA1D0BWP)
                                                          0.06 *     1.85 f
  node0/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.93 f
  node0/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.97 f
  node0/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.01 f
  node0/add_0_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.05 f
  node0/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.10 r
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U11227/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U634/S (FA1D0BWP)                                       0.06 *     0.48 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.65 r
  U5075/ZN (XNR2D0BWP)                                    0.04 *     1.70 f
  node0/add_1_root_add_0_root_add_132_3/U1_14/S (FA1D0BWP)
                                                          0.07 *     1.76 r
  U363/Z (BUFFD1BWP)                                      0.04 *     1.81 r
  node0/add_0_root_add_0_root_add_132_3/U1_14/CO (FA1D0BWP)
                                                          0.08 *     1.89 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.05 *     1.93 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.06 *     2.03 r
  node0/add_0_root_add_0_root_add_132_3/U1_18/S (FA1D0BWP)
                                                          0.07 *     2.10 r
  node0/mul2_reg[18]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul2_reg[18]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.03 *     0.50 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10947/ZN (IOA21D2BWP)                                  0.04 *     0.60 r
  U157/ZN (CKND0BWP)                                      0.05 *     0.65 f
  U7541/ZN (NR2D0BWP)                                     0.04 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U4745/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U6911/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U6793/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U4741/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.84 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.88 f
  node0/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.92 f
  node0/add_1_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node0/add_1_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 *     2.02 r
  node0/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.07 *     2.10 r
  node0/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U628/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U643/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11215/ZN (AOI22D2BWP)                                  0.05 *     0.52 f
  U10952/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U170/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U8057/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node1/mult_132_2/S2_2_1/CO (FA1D0BWP)                   0.08 *     0.76 r
  node1/mult_132_2/S2_3_1/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_132_2/S2_4_1/CO (FA1D0BWP)                   0.07 *     0.90 r
  node1/mult_132_2/S2_5_1/CO (FA1D0BWP)                   0.07 *     0.97 r
  node1/mult_132_2/S2_6_1/CO (FA1D0BWP)                   0.07 *     1.04 r
  node1/mult_132_2/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_132_2/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.17 r
  node1/mult_132_2/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.24 r
  node1/mult_132_2/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_132_2/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.37 r
  node1/mult_132_2/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.44 r
  node1/mult_132_2/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_132_2/S4_1/S (FA1D0BWP)                      0.07 *     1.58 r
  U2783/Z (XOR2D0BWP)                                     0.04 *     1.62 f
  U6932/Z (CKAN2D0BWP)                                    0.03 *     1.65 f
  U6801/ZN (NR2D0BWP)                                     0.02 *     1.67 r
  U2779/Z (XOR2D0BWP)                                     0.05 *     1.72 f
  node1/add_1_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.79 f
  node1/add_1_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.83 f
  node1/add_1_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.87 f
  node1/add_1_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node1/add_1_root_add_0_root_add_132_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.95 f
  node1/add_1_root_add_0_root_add_132_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.00 r
  node1/add_0_root_add_0_root_add_132_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.09 r
  node1/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U628/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U643/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11215/ZN (AOI22D2BWP)                                  0.05 *     0.52 f
  U10952/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U170/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7805/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node1/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node1/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node1/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node1/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node1/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.16 r
  node1/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.23 r
  node1/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.37 r
  node1/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node1/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_131_2/S4_0/S (FA1D0BWP)                      0.07 *     1.57 f
  U2325/ZN (XNR2D0BWP)                                    0.05 *     1.63 r
  U7077/ZN (INR2D0BWP)                                    0.04 *     1.67 r
  U2301/Z (XOR2D0BWP)                                     0.04 *     1.71 f
  node1/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.78 f
  node1/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.82 f
  node1/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.86 f
  node1/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.90 f
  node1/add_1_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.94 f
  node1/add_1_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     1.99 r
  node1/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.10 *     2.08 r
  node1/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.13 r
  U1/Z (BUFFD2BWP)                                        0.04 *     0.17 r
  U11282/ZN (INR2XD0BWP)                                  0.07 *     0.24 r
  U6019/Z (CKAN2D1BWP)                                    0.07 *     0.31 r
  add_1_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.08 *     0.40 r
  add_1_root_add_205_2/U1_2/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_205_2/U1_2/S (FA1D0BWP)                  0.07 *     0.52 r
  U10949/ZN (IOA21D0BWP)                                  0.05 *     0.57 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U7745/ZN (NR2D0BWP)                                     0.04 *     0.66 r
  node1/mult_134/S1_2_0/CO (FA1D0BWP)                     0.08 *     0.74 r
  node1/mult_134/S1_3_0/CO (FA1D0BWP)                     0.07 *     0.81 r
  node1/mult_134/S1_4_0/CO (FA1D0BWP)                     0.07 *     0.88 r
  node1/mult_134/S1_5_0/CO (FA1D0BWP)                     0.07 *     0.95 r
  node1/mult_134/S1_6_0/CO (FA1D0BWP)                     0.07 *     1.02 r
  node1/mult_134/S1_7_0/CO (FA1D0BWP)                     0.07 *     1.09 r
  node1/mult_134/S1_8_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node1/mult_134/S1_9_0/CO (FA1D0BWP)                     0.07 *     1.23 r
  node1/mult_134/S1_10_0/CO (FA1D0BWP)                    0.07 *     1.29 r
  node1/mult_134/S1_11_0/CO (FA1D0BWP)                    0.07 *     1.36 r
  node1/mult_134/S1_12_0/CO (FA1D0BWP)                    0.07 *     1.43 r
  node1/mult_134/S1_13_0/CO (FA1D0BWP)                    0.07 *     1.49 r
  node1/mult_134/S4_0/CO (FA1D0BWP)                       0.07 *     1.56 r
  U2541/Z (XOR2D0BWP)                                     0.05 *     1.61 f
  U6953/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U6806/ZN (NR2D0BWP)                                     0.03 *     1.66 r
  U2537/Z (XOR2D0BWP)                                     0.06 *     1.72 f
  node1/add_2_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.80 f
  node1/add_2_root_add_0_root_add_134_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.87 r
  node1/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node1/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/add_0_root_add_0_root_add_134_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.08 r
  node1/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U11227/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U634/S (FA1D0BWP)                                       0.06 *     0.48 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.65 r
  U5075/ZN (XNR2D0BWP)                                    0.04 *     1.70 f
  node0/add_1_root_add_0_root_add_132_3/U1_14/S (FA1D0BWP)
                                                          0.07 *     1.76 r
  U363/Z (BUFFD1BWP)                                      0.04 *     1.81 r
  node0/add_0_root_add_0_root_add_132_3/U1_14/CO (FA1D0BWP)
                                                          0.08 *     1.89 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.05 *     1.93 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/S (FA1D0BWP)
                                                          0.04 *     2.01 r
  U426/Z (BUFFD2BWP)                                      0.05 *     2.07 r
  node0/mul2_reg[17]/D (DFQD1BWP)                         0.01 *     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul2_reg[17]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.03 *     0.50 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10948/ZN (IOA21D1BWP)                                  0.04 *     0.60 r
  U145/ZN (CKND0BWP)                                      0.05 *     0.65 f
  U7547/ZN (NR2D0BWP)                                     0.04 *     0.69 r
  node0/mult_135_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_135_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_135_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_135_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_135_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_135_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_135_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_135_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_135_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_135_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_135_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_135_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_135_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.59 r
  U4663/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U6914/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U6796/ZN (NR2D0BWP)                                     0.02 *     1.69 r
  U4659/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.81 f
  node0/add_1_root_add_0_root_add_135_3/U1_16/S (FA1D0BWP)
                                                          0.07 *     1.88 r
  node0/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.07 *     1.95 r
  node0/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  node0/add_0_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.03 r
  node0/add_0_root_add_0_root_add_135_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.08 r
  node0/mul4_reg[19]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U11201/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11202/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U618/S (FA1D0BWP)                                       0.06 *     0.35 f
  U620/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U638/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11200/ZN (AOI22D1BWP)                                  0.04 *     0.52 f
  U10942/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U147/ZN (CKND1BWP)                                      0.04 *     0.60 f
  U8193/ZN (NR2D0BWP)                                     0.04 *     0.64 r
  node0/mult_134/S2_2_2/CO (FA1D0BWP)                     0.08 *     0.73 r
  node0/mult_134/S2_3_2/CO (FA1D0BWP)                     0.07 *     0.80 r
  node0/mult_134/S2_4_2/CO (FA1D0BWP)                     0.07 *     0.87 r
  node0/mult_134/S2_5_2/CO (FA1D0BWP)                     0.07 *     0.93 r
  node0/mult_134/S2_6_2/CO (FA1D0BWP)                     0.07 *     1.00 r
  node0/mult_134/S2_7_2/CO (FA1D0BWP)                     0.07 *     1.07 r
  node0/mult_134/S2_8_2/CO (FA1D0BWP)                     0.07 *     1.14 r
  node0/mult_134/S2_9_2/CO (FA1D0BWP)                     0.07 *     1.20 r
  node0/mult_134/S2_10_2/CO (FA1D0BWP)                    0.07 *     1.27 r
  node0/mult_134/S2_11_2/CO (FA1D0BWP)                    0.07 *     1.34 r
  node0/mult_134/S2_12_2/CO (FA1D0BWP)                    0.07 *     1.41 r
  node0/mult_134/S2_13_2/S (FA1D0BWP)                     0.07 *     1.48 f
  node0/mult_134/S4_1/S (FA1D0BWP)                        0.05 *     1.54 r
  U4989/Z (XOR2D0BWP)                                     0.04 *     1.58 f
  U6901/Z (CKAN2D0BWP)                                    0.03 *     1.61 f
  U6787/ZN (NR2D0BWP)                                     0.03 *     1.63 r
  U4985/Z (XOR2D0BWP)                                     0.07 *     1.70 r
  node0/add_2_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.79 r
  node0/add_2_root_add_0_root_add_134_3/U1_16/S (FA1D0BWP)
                                                          0.06 *     1.85 f
  node0/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.93 f
  node0/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.97 f
  node0/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.01 f
  node0/add_0_root_add_0_root_add_134_3/U1_19/S (FA1D0BWP)
                                                          0.06 *     2.07 r
  node0/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.13 r
  U1/Z (BUFFD2BWP)                                        0.04 *     0.17 r
  U11290/ZN (INR2XD1BWP)                                  0.06 *     0.23 r
  U6005/ZN (ND2D0BWP)                                     0.07 *     0.30 f
  U11292/ZN (NR2D0BWP)                                    0.05 *     0.35 r
  add_1_root_add_208_2/U1_1/S (FA1D0BWP)                  0.06 *     0.41 f
  add_0_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.07 *     0.47 f
  add_0_root_add_208_2/U1_2/S (FA1D0BWP)                  0.06 *     0.53 r
  U10985/ZN (IOA21D1BWP)                                  0.05 *     0.58 r
  U167/ZN (CKND0BWP)                                      0.04 *     0.62 f
  U7783/ZN (NR2D0BWP)                                     0.04 *     0.66 r
  node1/mult_135_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.74 r
  node1/mult_135_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.81 r
  node1/mult_135_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.88 r
  node1/mult_135_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.95 r
  node1/mult_135_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.02 r
  node1/mult_135_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.09 r
  node1/mult_135_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.16 r
  node1/mult_135_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.23 r
  node1/mult_135_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_135_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.36 r
  node1/mult_135_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node1/mult_135_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_135_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.56 r
  U2112/Z (XOR2D0BWP)                                     0.05 *     1.61 f
  U6963/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U6800/ZN (NR2D0BWP)                                     0.03 *     1.67 r
  U2108/Z (XOR2D0BWP)                                     0.07 *     1.74 r
  node1/add_1_root_add_0_root_add_135_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.83 f
  node1/add_0_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.89 f
  node1/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.93 f
  node1/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node1/add_0_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_135_3/U1_19/S (FA1D0BWP)
                                                          0.06 *     2.06 r
  node1/mul4_reg[19]/D (DFQD1BWP)                         0.00 *     2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U11227/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U634/S (FA1D0BWP)                                       0.06 *     0.48 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.65 r
  U5075/ZN (XNR2D0BWP)                                    0.04 *     1.70 f
  node0/add_1_root_add_0_root_add_132_3/U1_14/S (FA1D0BWP)
                                                          0.07 *     1.76 r
  U363/Z (BUFFD1BWP)                                      0.04 *     1.81 r
  node0/add_0_root_add_0_root_add_132_3/U1_14/CO (FA1D0BWP)
                                                          0.08 *     1.89 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.05 *     1.93 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/S (FA1D0BWP)
                                                          0.04 *     1.97 r
  U442/Z (BUFFD1BWP)                                      0.03 *     2.00 r
  U366/Z (BUFFD2BWP)                                      0.05 *     2.05 r
  node0/mul2_reg[16]/D (DFQD1BWP)                         0.01 *     2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul2_reg[16]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U628/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U643/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11215/ZN (AOI22D2BWP)                                  0.05 *     0.52 f
  U10952/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U170/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7805/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node1/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node1/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node1/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node1/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node1/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.16 r
  node1/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.23 r
  node1/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.37 r
  node1/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node1/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_131_2/S4_0/S (FA1D0BWP)                      0.07 *     1.57 f
  U2325/ZN (XNR2D0BWP)                                    0.05 *     1.63 r
  U7077/ZN (INR2D0BWP)                                    0.04 *     1.67 r
  U2301/Z (XOR2D0BWP)                                     0.04 *     1.71 f
  node1/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.78 f
  node1/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.82 f
  node1/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.86 f
  node1/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.90 f
  node1/add_1_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.95 r
  node1/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.10 *     2.05 r
  node1/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U628/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U643/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11215/ZN (AOI22D2BWP)                                  0.05 *     0.52 f
  U10952/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U170/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U8057/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node1/mult_132_2/S2_2_1/CO (FA1D0BWP)                   0.08 *     0.76 r
  node1/mult_132_2/S2_3_1/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_132_2/S2_4_1/CO (FA1D0BWP)                   0.07 *     0.90 r
  node1/mult_132_2/S2_5_1/CO (FA1D0BWP)                   0.07 *     0.97 r
  node1/mult_132_2/S2_6_1/CO (FA1D0BWP)                   0.07 *     1.04 r
  node1/mult_132_2/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_132_2/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.17 r
  node1/mult_132_2/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.24 r
  node1/mult_132_2/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_132_2/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.37 r
  node1/mult_132_2/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.44 r
  node1/mult_132_2/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_132_2/S4_1/S (FA1D0BWP)                      0.07 *     1.58 r
  U2783/Z (XOR2D0BWP)                                     0.04 *     1.62 f
  U6932/Z (CKAN2D0BWP)                                    0.03 *     1.65 f
  U6801/ZN (NR2D0BWP)                                     0.02 *     1.67 r
  U2779/Z (XOR2D0BWP)                                     0.05 *     1.72 f
  node1/add_1_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.79 f
  node1/add_1_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.83 f
  node1/add_1_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.87 f
  node1/add_1_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node1/add_1_root_add_0_root_add_132_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.96 r
  node1/add_0_root_add_0_root_add_132_3/U1_19/S (FA1D0BWP)
                                                          0.08 *     2.05 r
  node1/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.03 *     0.50 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10947/ZN (IOA21D2BWP)                                  0.04 *     0.60 r
  U157/ZN (CKND0BWP)                                      0.05 *     0.65 f
  U7541/ZN (NR2D0BWP)                                     0.04 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U4745/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U6911/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U6793/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U4741/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.84 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.88 f
  node0/add_1_root_add_0_root_add_131_3/U1_18/S (FA1D0BWP)
                                                          0.06 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.07 *     2.02 r
  node0/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.06 r
  node0/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.13 r
  U1/Z (BUFFD2BWP)                                        0.04 *     0.17 r
  U11282/ZN (INR2XD0BWP)                                  0.07 *     0.24 r
  U6019/Z (CKAN2D1BWP)                                    0.07 *     0.31 r
  add_1_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.08 *     0.40 r
  add_1_root_add_205_2/U1_2/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_205_2/U1_2/S (FA1D0BWP)                  0.07 *     0.52 r
  U10949/ZN (IOA21D0BWP)                                  0.05 *     0.57 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U7745/ZN (NR2D0BWP)                                     0.04 *     0.66 r
  node1/mult_134/S1_2_0/CO (FA1D0BWP)                     0.08 *     0.74 r
  node1/mult_134/S1_3_0/CO (FA1D0BWP)                     0.07 *     0.81 r
  node1/mult_134/S1_4_0/CO (FA1D0BWP)                     0.07 *     0.88 r
  node1/mult_134/S1_5_0/CO (FA1D0BWP)                     0.07 *     0.95 r
  node1/mult_134/S1_6_0/CO (FA1D0BWP)                     0.07 *     1.02 r
  node1/mult_134/S1_7_0/CO (FA1D0BWP)                     0.07 *     1.09 r
  node1/mult_134/S1_8_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node1/mult_134/S1_9_0/CO (FA1D0BWP)                     0.07 *     1.23 r
  node1/mult_134/S1_10_0/CO (FA1D0BWP)                    0.07 *     1.29 r
  node1/mult_134/S1_11_0/CO (FA1D0BWP)                    0.07 *     1.36 r
  node1/mult_134/S1_12_0/CO (FA1D0BWP)                    0.07 *     1.43 r
  node1/mult_134/S1_13_0/CO (FA1D0BWP)                    0.07 *     1.49 r
  node1/mult_134/S4_0/CO (FA1D0BWP)                       0.07 *     1.56 r
  U2541/Z (XOR2D0BWP)                                     0.05 *     1.61 f
  U6953/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U6806/ZN (NR2D0BWP)                                     0.03 *     1.66 r
  U2537/Z (XOR2D0BWP)                                     0.06 *     1.72 f
  node1/add_2_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.80 f
  node1/add_2_root_add_0_root_add_134_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.87 r
  node1/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node1/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_134_3/U1_18/S (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/mul3_reg[18]/D (DFQD1BWP)                         0.00 *     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul3_reg[18]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


1
