<!-- 
SPDX-License-Identifier: PMPL-1.0-or-later-or-later
SPDX-FileCopyrightText: 2024-2025 ECHIDNA Project Contributors

Insert this section into README.adoc after the "## Features" section
-->

## Static Site Generation Integration

ECHIDNA's verification capabilities extend to static site generation through three active development tracks:

### `echidna-docs` â€” Proof Content SSG ðŸŸ¢

Static site generator that understands formal proof content from all 12 supported theorem provers.

```bash
echidna-docs build --source proofs/ --output site/
```

**Features:**
- Semantic syntax highlighting (type-aware, not regex-based)
- Proof dependency graph generation
- Aspect-tagged navigation (algebraic, topological, combinatorial, etc.)
- Cross-prover theorem linking
- Interactive proof stepping (where supported)

**Status:** Active development â€” Agda/Lean/Coq parsers complete, renderer in progress.

### `echidna-verify` â€” Property Oracle MCP ðŸŸ¡

MCP server for verifying semantic properties of SSG implementations. Integrates with [polyglot-ssg-mcp](https://github.com/hyperpolymath/polyglot-ssg-mcp) to ensure semantic equivalence across implementations in different languages.

**MCP Tools:**
- `verify_ssg_property` â€” Verify properties like HTML well-formedness, rendering idempotence
- `compare_implementations` â€” Check two SSG implementations produce equivalent output
- `generate_counterexample` â€” Find inputs that distinguish differing implementations

**Status:** Architecture complete, solver integration done, property encoders in progress.

### `libechidna-ssg` â€” Verified Core Library ðŸ”µ

Formally verified SSG core with proofs in Agda, extracted to a shared native library with FFI bindings for multiple languages.

**Properties under formal verification:**
1. Rendering idempotence: `render(render(x)) = render(x)`
2. Structure preservation: Document structure maintained across transformations
3. HTML well-formedness: Output always valid HTML5
4. Template safety: No injection through template variables
5. Determinism: Same input â†’ same output

**Status:** Specification phase â€” Agda AST module and property sketches in progress.

See [SSG_ROADMAP.adoc](SSG_ROADMAP.adoc) for detailed timeline and architecture.
