#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 12 15:47:38 2021
# Process ID: 2628
# Current directory: /home/billy/Projects/litefury-vivado-template/project.runs/synth_1
# Command line: vivado -log Top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_wrapper.tcl
# Log file: /home/billy/Projects/litefury-vivado-template/project.runs/synth_1/Top_wrapper.vds
# Journal file: /home/billy/Projects/litefury-vivado-template/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.391 ; gain = 272.133 ; free physical = 11758 ; free virtual = 15719
Command: synth_design -top Top_wrapper -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2718
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10403 ; free virtual = 14395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_wrapper' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/hdl/Top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'Top' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:411]
INFO: [Synth 8-6157] synthesizing module 'GPIO_regs_imp_1Q7WBHV' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:12]
INFO: [Synth 8-6157] synthesizing module 'Top_Model_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_Model_0/synth/Top_Model_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1279874117 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (2#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Model_0' (3#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_Model_0/synth/Top_Model_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Top_Version_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_Version_0/synth/Top_Version_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (3#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Version_0' (4#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_Version_0/synth/Top_Version_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_gpio_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_gpio_0_0' (5#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_gpio_1_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_gpio_1_0' (6#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_gpio_2_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_gpio_2_0' (7#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_interconnect_1_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1739]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1IH0TUE' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2707]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1IH0TUE' (8#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2707]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_75DH8Z' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3117]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_75DH8Z' (9#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3117]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_19IPJKT' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3249]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_19IPJKT' (10#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3249]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UBEF58' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:4049]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UBEF58' (11#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:4049]
INFO: [Synth 8-6157] synthesizing module 'Top_xbar_4' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_xbar_4' (12#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xbar_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'Top_xbar_4' is unconnected for instance 'xbar' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2276]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'Top_xbar_4' is unconnected for instance 'xbar' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2276]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Top_xbar_4' has 40 connections declared, but only 38 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2276]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_interconnect_1_0' (13#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1739]
INFO: [Synth 8-6157] synthesizing module 'Top_c_counter_binary_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_c_counter_binary_0_0' (14#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_dna_reader_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_dna_reader_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_dna_reader_0_0' (15#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_dna_reader_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ready' of module 'Top_dna_reader_0_0' is unconnected for instance 'dna_reader_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:315]
WARNING: [Synth 8-7023] instance 'dna_reader_0' of module 'Top_dna_reader_0_0' has 4 connections declared, but only 3 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:315]
INFO: [Synth 8-6157] synthesizing module 'Top_user_efuse_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_user_efuse_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_user_efuse_0_0' (16#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_user_efuse_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_xlslice_0_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_0/synth/Top_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (17#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Top_xlslice_0_0' (18#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_0/synth/Top_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_regs_imp_1Q7WBHV' (19#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:12]
INFO: [Synth 8-6157] synthesizing module 'LED_BLINKER_imp_1N3NND2' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:368]
INFO: [Synth 8-6157] synthesizing module 'Top_c_counter_binary_0_1' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_c_counter_binary_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_c_counter_binary_0_1' (20#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_c_counter_binary_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_0_0' (21#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_1_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_1_0' (22#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_2_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_2_0' (23#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_xlslice_0_1' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_1/synth/Top_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (23#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Top_xlslice_0_1' (24#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_1/synth/Top_xlslice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'LED_BLINKER_imp_1N3NND2' (25#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:368]
INFO: [Synth 8-6157] synthesizing module 'LED_BLINKER1_imp_104AQQN' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:326]
INFO: [Synth 8-6157] synthesizing module 'Top_c_counter_binary_0_2' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_c_counter_binary_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_c_counter_binary_0_2' (26#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_c_counter_binary_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_0_1' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_0_1' (27#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_1_1' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_1_1' (28#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_2_1' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_2_1' (29#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_xlslice_0_2' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_2/synth/Top_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Top_xlslice_0_2' (30#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_2/synth/Top_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'LED_BLINKER1_imp_104AQQN' (31#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:326]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_interconnect_0_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1145]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_JY9FDQ' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2839]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_JY9FDQ' (32#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2839]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_16V7BMJ' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2985]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_16V7BMJ' (33#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2985]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_B0MBTH' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3381]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_B0MBTH' (34#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3381]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UB271G' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3513]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UB271G' (35#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3513]
INFO: [Synth 8-6157] synthesizing module 'Top_xbar_3' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_xbar_3' (36#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (9) of module 'Top_xbar_3' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1700]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (9) of module 'Top_xbar_3' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1704]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_interconnect_0_0' (37#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1145]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_interconnect_1_1' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2317]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_T8IUSN' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3659]
INFO: [Synth 8-6157] synthesizing module 'Top_auto_cc_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_auto_cc_0' (38#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'Top_auto_cc_0' is unconnected for instance 'auto_cc' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3966]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'Top_auto_cc_0' is unconnected for instance 'auto_cc' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3966]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'Top_auto_cc_0' has 82 connections declared, but only 80 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3966]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_T8IUSN' (39#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:3659]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_interconnect_1_1' (40#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:2317]
INFO: [Synth 8-6157] synthesizing module 'Top_axi_quad_spi_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_axi_quad_spi_0_0' (41#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'cfgclk' of module 'Top_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:938]
WARNING: [Synth 8-7071] port 'cfgmclk' of module 'Top_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:938]
WARNING: [Synth 8-7071] port 'eos' of module 'Top_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:938]
WARNING: [Synth 8-7071] port 'preq' of module 'Top_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:938]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'Top_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:938]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'Top_axi_quad_spi_0_0' has 40 connections declared, but only 35 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:938]
INFO: [Synth 8-6157] synthesizing module 'Top_led_blinker_id_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_led_blinker_id_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_led_blinker_id_0_0' (42#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_led_blinker_id_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_mig_7series_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Top_mig_7series_0_0' (43#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mmcm_locked' of module 'Top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:978]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'Top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:978]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'Top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:978]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'Top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:978]
WARNING: [Synth 8-7071] port 'device_temp' of module 'Top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:978]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'Top_mig_7series_0_0' has 64 connections declared, but only 59 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:978]
INFO: [Synth 8-6157] synthesizing module 'Top_util_ds_buf_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_ds_buf_0' (44#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_ds_buf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'IBUF_DS_ODIV2' of module 'Top_util_ds_buf_0' is unconnected for instance 'util_ds_buf' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1038]
WARNING: [Synth 8-7023] instance 'util_ds_buf' of module 'Top_util_ds_buf_0' has 4 connections declared, but only 3 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1038]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_0_2' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_0_2' (45#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_util_vector_logic_1_2' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_util_vector_logic_1_2' (46#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_util_vector_logic_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_xadc_wiz_1_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xadc_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Top_xadc_wiz_1_0' (47#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xadc_wiz_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'channel_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'busy_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'eos_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'ot_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'Top_xadc_wiz_1_0' is unconnected for instance 'xadc_wiz_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'Top_xadc_wiz_1_0' has 32 connections declared, but only 22 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1048]
INFO: [Synth 8-6157] synthesizing module 'Top_xdma_0_0' [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_xdma_0_0' (48#1) [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/.Xil/Vivado-2628-workstation/realtime/Top_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'Top_xdma_0_0' is unconnected for instance 'xdma_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1071]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'Top_xdma_0_0' is unconnected for instance 'xdma_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1071]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'Top_xdma_0_0' is unconnected for instance 'xdma_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1071]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'Top_xdma_0_0' has 67 connections declared, but only 64 given [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:1071]
INFO: [Synth 8-6157] synthesizing module 'Top_xlconstant_1_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlconstant_1_0/synth/Top_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (48#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_xlconstant_1_0' (49#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlconstant_1_0/synth/Top_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Top_xlconstant_2_0' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlconstant_2_0/synth/Top_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' (49#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_xlconstant_2_0' (50#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlconstant_2_0/synth/Top_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Top_xlslice_0_3' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_3/synth/Top_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (50#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Top_xlslice_0_3' (51#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xlslice_0_3/synth/Top_xlslice_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Top' (52#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/synth/Top.v:411]
INFO: [Synth 8-6155] done synthesizing module 'Top_wrapper' (53#1) [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/hdl/Top_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11125 ; free virtual = 15123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11183 ; free virtual = 15182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11183 ; free virtual = 15182
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11175 ; free virtual = 15174
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_quad_spi_0_0/Top_axi_quad_spi_0_0/Top_axi_quad_spi_0_0_in_context.xdc] for cell 'Top_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_quad_spi_0_0/Top_axi_quad_spi_0_0/Top_axi_quad_spi_0_0_in_context.xdc] for cell 'Top_i/axi_quad_spi_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_led_blinker_id_0_0/Top_led_blinker_id_0_0/Top_led_blinker_id_0_0_in_context.xdc] for cell 'Top_i/led_blinker_id_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_led_blinker_id_0_0/Top_led_blinker_id_0_0/Top_led_blinker_id_0_0_in_context.xdc] for cell 'Top_i/led_blinker_id_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc] for cell 'Top_i/mig_7series_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc] for cell 'Top_i/mig_7series_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_ds_buf_0/Top_util_ds_buf_0/Top_util_ds_buf_0_in_context.xdc] for cell 'Top_i/util_ds_buf'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_ds_buf_0/Top_util_ds_buf_0/Top_util_ds_buf_0_in_context.xdc] for cell 'Top_i/util_ds_buf'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_0_2/Top_util_vector_logic_0_2/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/util_vector_logic_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_0_2/Top_util_vector_logic_0_2/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/util_vector_logic_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_1_2/Top_util_vector_logic_1_2/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/util_vector_logic_1'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_1_2/Top_util_vector_logic_1_2/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/util_vector_logic_1'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xdma_0_0/Top_xdma_0_0/Top_xdma_0_0_in_context.xdc] for cell 'Top_i/xdma_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xdma_0_0/Top_xdma_0_0/Top_xdma_0_0_in_context.xdc] for cell 'Top_i/xdma_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_c_counter_binary_0_2/Top_c_counter_binary_0_2/Top_c_counter_binary_0_1_in_context.xdc] for cell 'Top_i/LED_BLINKER1/c_counter_binary_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_c_counter_binary_0_2/Top_c_counter_binary_0_2/Top_c_counter_binary_0_1_in_context.xdc] for cell 'Top_i/LED_BLINKER1/c_counter_binary_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_0_1/Top_util_vector_logic_0_1/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/LED_BLINKER1/util_vector_logic_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_0_1/Top_util_vector_logic_0_1/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/LED_BLINKER1/util_vector_logic_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_1_1/Top_util_vector_logic_1_1/Top_util_vector_logic_1_1_in_context.xdc] for cell 'Top_i/LED_BLINKER1/util_vector_logic_1'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_1_1/Top_util_vector_logic_1_1/Top_util_vector_logic_1_1_in_context.xdc] for cell 'Top_i/LED_BLINKER1/util_vector_logic_1'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_2_1/Top_util_vector_logic_2_1/Top_util_vector_logic_2_1_in_context.xdc] for cell 'Top_i/LED_BLINKER1/util_vector_logic_2'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_2_1/Top_util_vector_logic_2_1/Top_util_vector_logic_2_1_in_context.xdc] for cell 'Top_i/LED_BLINKER1/util_vector_logic_2'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_c_counter_binary_0_1/Top_c_counter_binary_0_1/Top_c_counter_binary_0_1_in_context.xdc] for cell 'Top_i/LED_BLINKER/c_counter_binary_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_c_counter_binary_0_1/Top_c_counter_binary_0_1/Top_c_counter_binary_0_1_in_context.xdc] for cell 'Top_i/LED_BLINKER/c_counter_binary_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_0_0/Top_util_vector_logic_0_0/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/LED_BLINKER/util_vector_logic_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_0_0/Top_util_vector_logic_0_0/Top_util_vector_logic_0_2_in_context.xdc] for cell 'Top_i/LED_BLINKER/util_vector_logic_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_1_0/Top_util_vector_logic_1_0/Top_util_vector_logic_1_1_in_context.xdc] for cell 'Top_i/LED_BLINKER/util_vector_logic_1'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_1_0/Top_util_vector_logic_1_0/Top_util_vector_logic_1_1_in_context.xdc] for cell 'Top_i/LED_BLINKER/util_vector_logic_1'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_2_0/Top_util_vector_logic_2_0/Top_util_vector_logic_2_1_in_context.xdc] for cell 'Top_i/LED_BLINKER/util_vector_logic_2'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_vector_logic_2_0/Top_util_vector_logic_2_0/Top_util_vector_logic_2_1_in_context.xdc] for cell 'Top_i/LED_BLINKER/util_vector_logic_2'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0/Top_axi_gpio_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_gpio_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0/Top_axi_gpio_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_gpio_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_gpio_1_0/Top_axi_gpio_1_0/Top_axi_gpio_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_gpio_1'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_gpio_1_0/Top_axi_gpio_1_0/Top_axi_gpio_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_gpio_1'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_gpio_2_0/Top_axi_gpio_2_0/Top_axi_gpio_2_0_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_gpio_2'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_axi_gpio_2_0/Top_axi_gpio_2_0/Top_axi_gpio_2_0_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_gpio_2'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_c_counter_binary_0_0/Top_c_counter_binary_0_0/Top_c_counter_binary_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/c_counter_binary_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_c_counter_binary_0_0/Top_c_counter_binary_0_0/Top_c_counter_binary_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/c_counter_binary_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_dna_reader_0_0/Top_dna_reader_0_0/Top_dna_reader_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/dna_reader_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_dna_reader_0_0/Top_dna_reader_0_0/Top_dna_reader_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/dna_reader_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_user_efuse_0_0/Top_user_efuse_0_0/Top_user_efuse_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/user_efuse_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_user_efuse_0_0/Top_user_efuse_0_0/Top_user_efuse_0_0_in_context.xdc] for cell 'Top_i/GPIO_regs/user_efuse_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_in_context.xdc] for cell 'Top_i/xadc_wiz_0'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_in_context.xdc] for cell 'Top_i/xadc_wiz_0'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xbar_4/Top_xbar_4/Top_xbar_4_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_interconnect_1/xbar'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xbar_4/Top_xbar_4/Top_xbar_4_in_context.xdc] for cell 'Top_i/GPIO_regs/axi_interconnect_1/xbar'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xbar_3/Top_xbar_3/Top_xbar_3_in_context.xdc] for cell 'Top_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_xbar_3/Top_xbar_3/Top_xbar_3_in_context.xdc] for cell 'Top_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_auto_cc_0/Top_auto_cc_0/Top_auto_cc_0_in_context.xdc] for cell 'Top_i/axi_interconnect_1/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_auto_cc_0/Top_auto_cc_0/Top_auto_cc_0_in_context.xdc] for cell 'Top_i/axi_interconnect_1/s00_couplers/auto_cc'
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/early.xdc]
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/early.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/early.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/normal.xdc]
WARNING: [Vivado 12-507] No nets matched 'emc_clk_IBUF'. [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/normal.xdc:60]
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/normal.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/normal.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/billy/Projects/litefury-vivado-template/project.srcs/constrs_1/imports/constraints/normal.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11073 ; free virtual = 15087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11073 ; free virtual = 15087
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Top_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Top_i/GPIO_regs/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Top_i/GPIO_regs/axi_gpio_1' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Top_i/GPIO_regs/axi_gpio_2' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11140 ; free virtual = 15154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11139 ; free virtual = 15154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_clk_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_clk_n. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_clk_p. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_clk_p. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/Top_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_clkin_clk_n[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_ds_buf_0/Top_util_ds_buf_0/Top_util_ds_buf_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_clkin_clk_n[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_ds_buf_0/Top_util_ds_buf_0/Top_util_ds_buf_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_clkin_clk_p[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_ds_buf_0/Top_util_ds_buf_0/Top_util_ds_buf_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_clkin_clk_p[0]. (constraint file  /home/billy/Projects/litefury-vivado-template/project.srcs/sources_1/bd/Top/ip/Top_util_ds_buf_0/Top_util_ds_buf_0/Top_util_ds_buf_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/led_blinker_id_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/util_ds_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER1/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER1/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER1/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER1/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER1/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/LED_BLINKER/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/Model. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/Version. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/dna_reader_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/user_efuse_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/xadc_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/GPIO_regs/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Top_i/axi_interconnect_1/s00_couplers/auto_cc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11140 ; free virtual = 15154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11140 ; free virtual = 15155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11125 ; free virtual = 15147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11000 ; free virtual = 15030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11000 ; free virtual = 15030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10998 ; free virtual = 15028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |Top_xbar_3                |         1|
|2     |Top_auto_cc_0             |         1|
|3     |Top_axi_quad_spi_0_0      |         1|
|4     |Top_led_blinker_id_0_0    |         1|
|5     |Top_mig_7series_0_0       |         1|
|6     |Top_util_ds_buf_0         |         1|
|7     |Top_util_vector_logic_0_2 |         1|
|8     |Top_util_vector_logic_1_2 |         1|
|9     |Top_xadc_wiz_1_0          |         1|
|10    |Top_xdma_0_0              |         1|
|11    |Top_xbar_4                |         1|
|12    |Top_axi_gpio_0_0          |         1|
|13    |Top_axi_gpio_1_0          |         1|
|14    |Top_axi_gpio_2_0          |         1|
|15    |Top_c_counter_binary_0_0  |         1|
|16    |Top_dna_reader_0_0        |         1|
|17    |Top_user_efuse_0_0        |         1|
|18    |Top_c_counter_binary_0_1  |         1|
|19    |Top_util_vector_logic_0_0 |         1|
|20    |Top_util_vector_logic_1_0 |         1|
|21    |Top_util_vector_logic_2_0 |         1|
|22    |Top_c_counter_binary_0_2  |         1|
|23    |Top_util_vector_logic_0_1 |         1|
|24    |Top_util_vector_logic_1_1 |         1|
|25    |Top_util_vector_logic_2_1 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |Top_auto_cc             |     1|
|2     |Top_axi_gpio_0          |     1|
|3     |Top_axi_gpio_1          |     1|
|4     |Top_axi_gpio_2          |     1|
|5     |Top_axi_quad_spi_0      |     1|
|6     |Top_c_counter_binary_0  |     3|
|9     |Top_dna_reader_0        |     1|
|10    |Top_led_blinker_id_0    |     1|
|11    |Top_mig_7series_0       |     1|
|12    |Top_user_efuse_0        |     1|
|13    |Top_util_ds_buf         |     1|
|14    |Top_util_vector_logic_0 |     3|
|17    |Top_util_vector_logic_1 |     3|
|20    |Top_util_vector_logic_2 |     2|
|22    |Top_xadc_wiz_1          |     1|
|23    |Top_xbar                |     2|
|25    |Top_xdma_0              |     1|
|26    |IBUF                    |    11|
|27    |IOBUF                   |     4|
|28    |OBUF                    |    15|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 10997 ; free virtual = 15027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11051 ; free virtual = 15082
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11051 ; free virtual = 15082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11132 ; free virtual = 15166
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11073 ; free virtual = 15108
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2580.391 ; gain = 0.000 ; free physical = 11206 ; free virtual = 15241
INFO: [Common 17-1381] The checkpoint '/home/billy/Projects/litefury-vivado-template/project.runs/synth_1/Top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_wrapper_utilization_synth.rpt -pb Top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 15:48:09 2021...
