--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.848ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X51Y205.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.394ns (0.114 - 0.508)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y200.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y200.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y200.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (1.736ns logic, 0.530ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 7)
  Clock Path Skew:      -0.221ns (0.288 - 0.509)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y199.F1     net (fanout=2)        0.581   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y199.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y200.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (1.822ns logic, 0.581ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 5)
  Clock Path Skew:      -0.394ns (0.114 - 0.508)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X51Y201.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<5>
    SLICE_X51Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (1.636ns logic, 0.575ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_12 (SLICE_X51Y205.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.394ns (0.114 - 0.508)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y200.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y200.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y200.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (1.684ns logic, 0.530ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 7)
  Clock Path Skew:      -0.221ns (0.288 - 0.509)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y199.F1     net (fanout=2)        0.581   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y199.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y200.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.770ns logic, 0.581ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.394ns (0.114 - 0.508)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X51Y201.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<5>
    SLICE_X51Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.584ns logic, 0.575ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X51Y206.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.352ns (Levels of Logic = 7)
  Clock Path Skew:      -0.244ns (0.452 - 0.696)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y200.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y200.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y200.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y206.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (1.822ns logic, 0.530ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y199.F1     net (fanout=2)        0.581   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y199.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y200.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y206.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.908ns logic, 0.581ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 6)
  Clock Path Skew:      -0.244ns (0.452 - 0.696)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X51Y201.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<5>
    SLICE_X51Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y206.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (1.722ns logic, 0.575ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Sync_TRG1 (SLICE_X50Y200.F4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.228ns (0.696 - 0.468)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y200.G4     net (fanout=2)        0.382   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y200.Y      Tilo                  0.179   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000054
    SLICE_X50Y200.F4     net (fanout=1)        0.146   PhaseSwitch/Sync_TRG1_cmp_eq000054
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.351ns logic, 0.528ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.228ns (0.696 - 0.468)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X50Y200.G1     net (fanout=2)        0.544   PhaseSwitch/TimingCnt/count<0>
    SLICE_X50Y200.Y      Tilo                  0.179   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000054
    SLICE_X50Y200.F4     net (fanout=1)        0.146   PhaseSwitch/Sync_TRG1_cmp_eq000054
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.351ns logic, 0.690ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_3 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.890ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.123 - 0.112)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_3 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y200.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_3
    SLICE_X50Y200.G3     net (fanout=2)        0.393   PhaseSwitch/TimingCnt/count<3>
    SLICE_X50Y200.Y      Tilo                  0.179   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000054
    SLICE_X50Y200.F4     net (fanout=1)        0.146   PhaseSwitch/Sync_TRG1_cmp_eq000054
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (0.351ns logic, 0.539ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Sync_TRG1 (SLICE_X50Y200.F3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 2)
  Clock Path Skew:      0.248ns (0.696 - 0.448)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X50Y201.F3     net (fanout=2)        0.406   PhaseSwitch/TimingCnt/count<7>
    SLICE_X50Y201.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq000041
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y200.F3     net (fanout=1)        0.196   PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.351ns logic, 0.602ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_6 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 2)
  Clock Path Skew:      0.248ns (0.696 - 0.448)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_6 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_6
    SLICE_X50Y201.F2     net (fanout=2)        0.491   PhaseSwitch/TimingCnt/count<6>
    SLICE_X50Y201.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq000041
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y200.F3     net (fanout=1)        0.196   PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.351ns logic, 0.687ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.123 - 0.112)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X50Y201.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<4>
    SLICE_X50Y201.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq000041
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y200.F3     net (fanout=1)        0.196   PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.351ns logic, 0.515ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Sync_TRG1 (SLICE_X50Y200.F2), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_10 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 2)
  Clock Path Skew:      0.394ns (0.508 - 0.114)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_10 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y204.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/count_10
    SLICE_X50Y202.F4     net (fanout=2)        0.332   PhaseSwitch/TimingCnt/count<10>
    SLICE_X50Y202.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq00008
                                                       PhaseSwitch/Sync_TRG1_cmp_eq00008
    SLICE_X50Y200.F2     net (fanout=1)        0.474   PhaseSwitch/Sync_TRG1_cmp_eq00008
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.351ns logic, 0.806ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_11 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.206ns (Levels of Logic = 2)
  Clock Path Skew:      0.394ns (0.508 - 0.114)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_11 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y204.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/count_11
    SLICE_X50Y202.F3     net (fanout=2)        0.381   PhaseSwitch/TimingCnt/count<11>
    SLICE_X50Y202.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq00008
                                                       PhaseSwitch/Sync_TRG1_cmp_eq00008
    SLICE_X50Y200.F2     net (fanout=1)        0.474   PhaseSwitch/Sync_TRG1_cmp_eq00008
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.351ns logic, 0.855ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_8 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 2)
  Clock Path Skew:      0.248ns (0.696 - 0.448)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_8 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y203.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count_8
    SLICE_X50Y202.F2     net (fanout=2)        0.484   PhaseSwitch/TimingCnt/count<8>
    SLICE_X50Y202.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq00008
                                                       PhaseSwitch/Sync_TRG1_cmp_eq00008
    SLICE_X50Y200.F2     net (fanout=1)        0.474   PhaseSwitch/Sync_TRG1_cmp_eq00008
    SLICE_X50Y200.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.351ns logic, 0.958ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X50Y200.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X51Y199.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X51Y199.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 300 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.108ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X96Y211.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.853ns (Levels of Logic = 12)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y200.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X96Y200.F2     net (fanout=2)        0.549   CntTest/count<0>
    SLICE_X96Y200.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (2.304ns logic, 0.549ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y201.YQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X96Y201.G1     net (fanout=2)        0.584   CntTest/count<3>
    SLICE_X96Y201.COUT   Topcyg                0.561   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (2.200ns logic, 0.584ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 12)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y200.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X96Y200.G3     net (fanout=2)        0.451   CntTest/count<1>
    SLICE_X96Y200.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (2.289ns logic, 0.451ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_22 (SLICE_X96Y211.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 12)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y200.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X96Y200.F2     net (fanout=2)        0.549   CntTest/count<0>
    SLICE_X96Y200.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CLK    Tcinck                0.423   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (2.249ns logic, 0.549ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y201.YQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X96Y201.G1     net (fanout=2)        0.584   CntTest/count<3>
    SLICE_X96Y201.COUT   Topcyg                0.561   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CLK    Tcinck                0.423   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (2.145ns logic, 0.584ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 12)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y200.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X96Y200.G3     net (fanout=2)        0.451   CntTest/count<1>
    SLICE_X96Y200.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X96Y211.CLK    Tcinck                0.423   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (2.234ns logic, 0.451ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_21 (SLICE_X96Y210.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.764ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y200.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X96Y200.F2     net (fanout=2)        0.549   CntTest/count<0>
    SLICE_X96Y200.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CLK    Tcinck                0.478   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (2.215ns logic, 0.549ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y201.YQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X96Y201.G1     net (fanout=2)        0.584   CntTest/count<3>
    SLICE_X96Y201.COUT   Topcyg                0.561   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CLK    Tcinck                0.478   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (2.111ns logic, 0.584ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.651ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y200.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X96Y200.G3     net (fanout=2)        0.451   CntTest/count<1>
    SLICE_X96Y200.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X96Y201.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X96Y202.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X96Y203.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X96Y204.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X96Y205.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X96Y206.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X96Y207.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X96Y208.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X96Y209.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X96Y210.CLK    Tcinck                0.478   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (2.200ns logic, 0.451ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_11 (SLICE_X96Y205.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_11 (FF)
  Destination:          CntTest/count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_11 to CntTest/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y205.YQ     Tcko                  0.331   CntTest/count<10>
                                                       CntTest/count_11
    SLICE_X96Y205.G4     net (fanout=1)        0.320   CntTest/count<11>
    SLICE_X96Y205.CLK    Tckg        (-Th)    -0.136   CntTest/count<10>
                                                       CntTest/count<11>_rt
                                                       CntTest/Mcount_count_xor<11>
                                                       CntTest/count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.467ns logic, 0.320ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_19 (SLICE_X96Y209.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_19 (FF)
  Destination:          CntTest/count_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_19 to CntTest/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y209.YQ     Tcko                  0.331   CntTest/count<18>
                                                       CntTest/count_19
    SLICE_X96Y209.G4     net (fanout=1)        0.320   CntTest/count<19>
    SLICE_X96Y209.CLK    Tckg        (-Th)    -0.136   CntTest/count<18>
                                                       CntTest/count<19>_rt
                                                       CntTest/Mcount_count_xor<19>
                                                       CntTest/count_19
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.467ns logic, 0.320ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_12 (SLICE_X96Y206.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_12 (FF)
  Destination:          CntTest/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_12 to CntTest/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y206.XQ     Tcko                  0.331   CntTest/count<12>
                                                       CntTest/count_12
    SLICE_X96Y206.F4     net (fanout=1)        0.308   CntTest/count<12>
    SLICE_X96Y206.CLK    Tckf        (-Th)    -0.157   CntTest/count<12>
                                                       CntTest/count<12>_rt
                                                       CntTest/Mcount_count_xor<12>
                                                       CntTest/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X96Y200.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X96Y200.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<2>/CLK
  Logical resource: CntTest/count_2/CK
  Location pin: SLICE_X96Y201.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.632ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X47Y165.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (5.805 - 5.819)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y136.YQ     Tcko                  0.340   FindMaxAmp_i/FastTrig
                                                       FindMaxAmp_i/FastTrig
    SLICE_X47Y165.BY     net (fanout=3)        1.242   FindMaxAmp_i/FastTrig
    SLICE_X47Y165.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.632ns logic, 1.242ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X46Y165.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 0.000ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y165.XQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X46Y165.F2     net (fanout=2)        0.769   Led_B/ES1/Trig1
    SLICE_X46Y165.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X46Y165.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X46Y165.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.089ns logic, 1.198ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 0.000ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y165.YQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X46Y165.F3     net (fanout=3)        0.425   Led_B/ES1/Trig0
    SLICE_X46Y165.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X46Y165.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X46Y165.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.089ns logic, 0.854ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X46Y165.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 0.000ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y165.XQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X46Y165.G2     net (fanout=2)        0.774   Led_B/ES1/Trig1
    SLICE_X46Y165.CLK    Tgck                  0.213   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.553ns logic, 0.774ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X47Y165.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 12.500ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y165.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X47Y165.BX     net (fanout=3)        0.307   Led_B/ES1/Trig0
    SLICE_X47Y165.CLK    Tckdi       (-Th)     0.079   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X46Y165.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 12.500ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y165.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X46Y165.G3     net (fanout=3)        0.411   Led_B/ES1/Trig0
    SLICE_X46Y165.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.170ns logic, 0.411ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X46Y165.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 12.500ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y165.YQ     Tcko                  0.331   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X46Y165.G1     net (fanout=2)        0.538   Led_B/DurTrig_SRFF/Trig
    SLICE_X46Y165.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.188ns logic, 0.538ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X46Y165.CLK
  Clock network: Clk80
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X47Y165.CLK
  Clock network: Clk80
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X47Y165.CLK
  Clock network: Clk80
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21834 paths analyzed, 654 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.761ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[4].Threshold/Trig (SLICE_X8Y107.CE), 1116 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.451ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (1.001 - 1.023)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_2 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y106.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_9_2
                                                       FindMaxAmp_i/Aver2_9_2
    SLICE_X8Y113.G4      net (fanout=7)        0.839   FindMaxAmp_i/Aver2_9_2
    SLICE_X8Y113.Y       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001C11
    SLICE_X9Y103.G3      net (fanout=1)        0.645   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
    SLICE_X9Y103.COUT    Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
    SLICE_X9Y104.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
    SLICE_X9Y104.XMUX    Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<4>
    SLICE_X8Y105.F3      net (fanout=1)        0.670   FindMaxAmp_i/GroupSum_4_addsub0001<4>
    SLICE_X8Y105.COUT    Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
    SLICE_X8Y106.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
    SLICE_X8Y106.XMUX    Tcinx                 0.435   FindMaxAmp_i/GroupSum<4><7>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<6>
    SLICE_X9Y106.F2      net (fanout=2)        0.739   FindMaxAmp_i/GroupSum<4><6>
    SLICE_X9Y106.X       Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<4>
                                                       FindMaxAmp_i/GroupValue_Up_LT<4>1
    SLICE_X8Y107.CE      net (fanout=1)        0.267   FindMaxAmp_i/GroupValue_Up_LT<4>
    SLICE_X8Y107.CLK     Tceck                 0.554   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (3.291ns logic, 3.160ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.450ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (1.001 - 1.023)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_2 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y106.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_9_2
                                                       FindMaxAmp_i/Aver2_9_2
    SLICE_X8Y113.G4      net (fanout=7)        0.839   FindMaxAmp_i/Aver2_9_2
    SLICE_X8Y113.Y       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001C11
    SLICE_X9Y103.G3      net (fanout=1)        0.645   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
    SLICE_X9Y103.COUT    Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
    SLICE_X9Y104.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
    SLICE_X9Y104.XMUX    Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<4>
    SLICE_X8Y105.F3      net (fanout=1)        0.670   FindMaxAmp_i/GroupSum_4_addsub0001<4>
    SLICE_X8Y105.COUT    Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
    SLICE_X8Y106.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
    SLICE_X8Y106.XMUX    Tcinx                 0.435   FindMaxAmp_i/GroupSum<4><7>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<6>
    SLICE_X9Y106.F2      net (fanout=2)        0.739   FindMaxAmp_i/GroupSum<4><6>
    SLICE_X9Y106.X       Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<4>
                                                       FindMaxAmp_i/GroupValue_Up_LT<4>1
    SLICE_X8Y107.CE      net (fanout=1)        0.267   FindMaxAmp_i/GroupValue_Up_LT<4>
    SLICE_X8Y107.CLK     Tceck                 0.554   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (3.290ns logic, 3.160ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_6_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.432ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (1.001 - 1.005)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_6_2 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y106.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_6_2
                                                       FindMaxAmp_i/Aver2_6_2
    SLICE_X8Y113.G2      net (fanout=7)        0.820   FindMaxAmp_i/Aver2_6_2
    SLICE_X8Y113.Y       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001C11
    SLICE_X9Y103.G3      net (fanout=1)        0.645   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
    SLICE_X9Y103.COUT    Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
    SLICE_X9Y104.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
    SLICE_X9Y104.XMUX    Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<4>
    SLICE_X8Y105.F3      net (fanout=1)        0.670   FindMaxAmp_i/GroupSum_4_addsub0001<4>
    SLICE_X8Y105.COUT    Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
    SLICE_X8Y106.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
    SLICE_X8Y106.XMUX    Tcinx                 0.435   FindMaxAmp_i/GroupSum<4><7>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<6>
    SLICE_X9Y106.F2      net (fanout=2)        0.739   FindMaxAmp_i/GroupSum<4><6>
    SLICE_X9Y106.X       Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<4>
                                                       FindMaxAmp_i/GroupValue_Up_LT<4>1
    SLICE_X8Y107.CE      net (fanout=1)        0.267   FindMaxAmp_i/GroupValue_Up_LT<4>
    SLICE_X8Y107.CLK     Tceck                 0.554   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (3.291ns logic, 3.141ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[3].Threshold/Trig (SLICE_X14Y114.CE), 1116 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_2_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.342ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.953 - 1.023)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_2_1 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_2_0
                                                       FindMaxAmp_i/Aver2_2_1
    SLICE_X14Y119.G4     net (fanout=4)        0.804   FindMaxAmp_i/Aver2_2_1
    SLICE_X14Y119.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X14Y111.F3     net (fanout=1)        0.581   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C
    SLICE_X14Y111.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X14Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X14Y112.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<5>
    SLICE_X15Y112.G3     net (fanout=1)        0.661   FindMaxAmp_i/GroupSum_3_addsub0001<5>
    SLICE_X15Y112.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X15Y113.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X15Y113.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<7>
    SLICE_X15Y114.F2     net (fanout=2)        0.580   FindMaxAmp_i/GroupSum<3><7>
    SLICE_X15Y114.X      Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<3>
                                                       FindMaxAmp_i/GroupValue_Up_LT<3>1
    SLICE_X14Y114.CE     net (fanout=1)        0.282   FindMaxAmp_i/GroupValue_Up_LT<3>
    SLICE_X14Y114.CLK    Tceck                 0.554   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (3.434ns logic, 2.908ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_2_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.341ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.953 - 1.023)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_2_1 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_2_0
                                                       FindMaxAmp_i/Aver2_2_1
    SLICE_X14Y119.G4     net (fanout=4)        0.804   FindMaxAmp_i/Aver2_2_1
    SLICE_X14Y119.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X14Y111.F3     net (fanout=1)        0.581   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C
    SLICE_X14Y111.COUT   Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X14Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X14Y112.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<5>
    SLICE_X15Y112.G3     net (fanout=1)        0.661   FindMaxAmp_i/GroupSum_3_addsub0001<5>
    SLICE_X15Y112.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X15Y113.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X15Y113.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<7>
    SLICE_X15Y114.F2     net (fanout=2)        0.580   FindMaxAmp_i/GroupSum<3><7>
    SLICE_X15Y114.X      Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<3>
                                                       FindMaxAmp_i/GroupValue_Up_LT<3>1
    SLICE_X14Y114.CE     net (fanout=1)        0.282   FindMaxAmp_i/GroupValue_Up_LT<3>
    SLICE_X14Y114.CLK    Tceck                 0.554   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (3.433ns logic, 2.908ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_5_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.347ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.953 - 1.008)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_5_2 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y118.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_5_2
                                                       FindMaxAmp_i/Aver2_5_2
    SLICE_X13Y109.F3     net (fanout=7)        0.872   FindMaxAmp_i/Aver2_5_2
    SLICE_X13Y109.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C11
    SLICE_X14Y111.G2     net (fanout=1)        0.534   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X14Y111.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X14Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X14Y112.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<5>
    SLICE_X15Y112.G3     net (fanout=1)        0.661   FindMaxAmp_i/GroupSum_3_addsub0001<5>
    SLICE_X15Y112.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X15Y113.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X15Y113.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<7>
    SLICE_X15Y114.F2     net (fanout=2)        0.580   FindMaxAmp_i/GroupSum<3><7>
    SLICE_X15Y114.X      Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<3>
                                                       FindMaxAmp_i/GroupValue_Up_LT<3>1
    SLICE_X14Y114.CE     net (fanout=1)        0.282   FindMaxAmp_i/GroupValue_Up_LT<3>
    SLICE_X14Y114.CLK    Tceck                 0.554   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (3.418ns logic, 2.929ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[7].Threshold/Trig (SLICE_X10Y98.CE), 1116 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_10_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[7].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.293ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.952 - 2.030)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_10_1 to FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y94.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_10_0
                                                       FindMaxAmp_i/Aver2_10_1
    SLICE_X12Y96.G4      net (fanout=7)        0.843   FindMaxAmp_i/Aver2_10_1
    SLICE_X12Y96.Y       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001C1
    SLICE_X10Y95.F3      net (fanout=1)        0.425   FindMaxAmp_i/Madd_GroupSum_7_addsub0001C
    SLICE_X10Y95.COUT    Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X10Y96.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X10Y96.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_xor<4>
    SLICE_X11Y96.F3      net (fanout=1)        0.646   FindMaxAmp_i/GroupSum_7_addsub0001<4>
    SLICE_X11Y96.YMUX    Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_xor<5>
    SLICE_X11Y98.F1      net (fanout=2)        1.041   FindMaxAmp_i/GroupSum<7><5>
    SLICE_X11Y98.X       Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<7>
                                                       FindMaxAmp_i/GroupValue_Up_LT<7>1
    SLICE_X10Y98.CE      net (fanout=1)        0.267   FindMaxAmp_i/GroupValue_Up_LT<7>
    SLICE_X10Y98.CLK     Tceck                 0.554   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (3.071ns logic, 3.222ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_10_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[7].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.952 - 2.030)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_10_1 to FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y94.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_10_0
                                                       FindMaxAmp_i/Aver2_10_1
    SLICE_X12Y96.G4      net (fanout=7)        0.843   FindMaxAmp_i/Aver2_10_1
    SLICE_X12Y96.Y       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001C1
    SLICE_X10Y95.F3      net (fanout=1)        0.425   FindMaxAmp_i/Madd_GroupSum_7_addsub0001C
    SLICE_X10Y95.COUT    Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X10Y96.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X10Y96.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_xor<4>
    SLICE_X11Y96.F3      net (fanout=1)        0.646   FindMaxAmp_i/GroupSum_7_addsub0001<4>
    SLICE_X11Y96.YMUX    Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_xor<5>
    SLICE_X11Y98.F1      net (fanout=2)        1.041   FindMaxAmp_i/GroupSum<7><5>
    SLICE_X11Y98.X       Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<7>
                                                       FindMaxAmp_i/GroupValue_Up_LT<7>1
    SLICE_X10Y98.CE      net (fanout=1)        0.267   FindMaxAmp_i/GroupValue_Up_LT<7>
    SLICE_X10Y98.CLK     Tceck                 0.554   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (3.070ns logic, 3.222ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_10_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[7].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.288ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.952 - 2.030)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_10_1 to FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y94.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_10_0
                                                       FindMaxAmp_i/Aver2_10_1
    SLICE_X12Y96.G4      net (fanout=7)        0.843   FindMaxAmp_i/Aver2_10_1
    SLICE_X12Y96.Y       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001C1
    SLICE_X10Y95.F3      net (fanout=1)        0.425   FindMaxAmp_i/Madd_GroupSum_7_addsub0001C
    SLICE_X10Y95.COUT    Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X10Y96.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X10Y96.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_xor<4>
    SLICE_X11Y96.F3      net (fanout=1)        0.646   FindMaxAmp_i/GroupSum_7_addsub0001<4>
    SLICE_X11Y96.YMUX    Topy                  0.772   FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_xor<5>
    SLICE_X11Y98.F1      net (fanout=2)        1.041   FindMaxAmp_i/GroupSum<7><5>
    SLICE_X11Y98.X       Tilo                  0.194   FindMaxAmp_i/GroupValue_Up_LT<7>
                                                       FindMaxAmp_i/GroupValue_Up_LT<7>1
    SLICE_X10Y98.CE      net (fanout=1)        0.267   FindMaxAmp_i/GroupValue_Up_LT<7>
    SLICE_X10Y98.CLK     Tceck                 0.554   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (3.066ns logic, 3.222ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_12_1 (SLICE_X2Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_12_1 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_12_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.038 - 1.036)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_12_1 to FindMaxAmp_i/Sub_ped_delay_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y107.XQ      Tcko                  0.313   FindMaxAmp_i/Sub_ped_12_1
                                                       FindMaxAmp_i/Sub_ped_12_1
    SLICE_X2Y107.BX      net (fanout=2)        0.296   FindMaxAmp_i/Sub_ped_12_1
    SLICE_X2Y107.CLK     Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_12_1
                                                       FindMaxAmp_i/Sub_ped_delay_12_1
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.231ns logic, 0.296ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_15_1 (SLICE_X1Y123.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_15_1 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_15_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_15_1 to FindMaxAmp_i/Sub_ped_delay_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y122.XQ      Tcko                  0.313   FindMaxAmp_i/Sub_ped_15_1
                                                       FindMaxAmp_i/Sub_ped_15_1
    SLICE_X1Y123.BX      net (fanout=2)        0.300   FindMaxAmp_i/Sub_ped_15_1
    SLICE_X1Y123.CLK     Tckdi       (-Th)     0.079   FindMaxAmp_i/Sub_ped_delay_15_1
                                                       FindMaxAmp_i/Sub_ped_delay_15_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.234ns logic, 0.300ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_13_5 (SLICE_X2Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_13_5 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_13_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.041 - 1.035)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_13_5 to FindMaxAmp_i/Sub_ped_delay_13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.XQ       Tcko                  0.331   FindMaxAmp_i/Sub_ped_13_5
                                                       FindMaxAmp_i/Sub_ped_13_5
    SLICE_X2Y92.BX       net (fanout=2)        0.296   FindMaxAmp_i/Sub_ped_13_5
    SLICE_X2Y92.CLK      Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_13_5
                                                       FindMaxAmp_i/Sub_ped_delay_13_5
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.249ns logic, 0.296ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: FindMaxAmp_i/Sub_ped_delay_10_1/CLK
  Logical resource: FindMaxAmp_i/Sub_ped_delay_10_1/CK
  Location pin: SLICE_X6Y93.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: FindMaxAmp_i/Sub_ped_delay_10_1/CLK
  Logical resource: FindMaxAmp_i/Sub_ped_delay_10_0/CK
  Location pin: SLICE_X6Y93.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: FindMaxAmp_i/Sub_ped_delay_10_3/CLK
  Logical resource: FindMaxAmp_i/Sub_ped_delay_10_3/CK
  Location pin: SLICE_X6Y95.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     27.044ns|            0|           10|            0|        22141|
| TS_DLL_CLK0_BUF               |     25.000ns|      3.108ns|          N/A|            0|            0|          300|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      4.632ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.761ns|          N/A|           10|            0|        21834|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.848|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 10  Score: 2825  (Setup/Max: 2825, Hold: 0)

Constraints cover 22309 paths, 0 nets, and 1542 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 28 16:57:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



