Analysis & Synthesis report for BUS_2
Tue Dec 15 11:57:38 2020
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |BUS_INT|FSM_BUS:CU|PS
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 15 11:57:38 2020         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; BUS_2                                         ;
; Top-level Entity Name              ; BUS_INT                                       ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 60                                            ;
;     Total combinational functions  ; 41                                            ;
;     Dedicated logic registers      ; 27                                            ;
; Total registers                    ; 27                                            ;
; Total pins                         ; 45                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35U484C6       ;                    ;
; Top-level entity name                                                      ; BUS_INT            ; BUS_2              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+
; REG_TX.vhd                       ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_TX.vhd      ;
; REG_STATUS.vhd                   ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_STATUS.vhd  ;
; REG_RX.vhd                       ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_RX.vhd      ;
; REG_CONTROL.vhd                  ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_CONTROL.vhd ;
; MUX_OUT.vhd                      ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/MUX_OUT.vhd     ;
; FSM_bus.vhd                      ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd     ;
; BUS_INT.vhd                      ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd     ;
; ADD.vhd                          ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/ADD.vhd         ;
; REG_GATE.vhd                     ; yes             ; User VHDL File  ; C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_GATE.vhd    ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 60    ;
;                                             ;       ;
; Total combinational functions               ; 41    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 17    ;
;     -- 3 input functions                    ; 11    ;
;     -- <=2 input functions                  ; 13    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 41    ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 27    ;
;     -- Dedicated logic registers            ; 27    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 45    ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 27    ;
; Total fan-out                               ; 219   ;
; Average fan-out                             ; 1.94  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name      ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+--------------+
; |BUS_INT                   ; 41 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |BUS_INT                 ;              ;
;    |FSM_BUS:CU|            ; 29 (29)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BUS_INT|FSM_BUS:CU      ;              ;
;    |MUX_OUT:MUX|           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BUS_INT|MUX_OUT:MUX     ;              ;
;    |REG_CONTROL:R_C|       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BUS_INT|REG_CONTROL:R_C ;              ;
;    |REG_GATE:gate|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BUS_INT|REG_GATE:gate   ;              ;
;    |REG_RX:R_RX|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BUS_INT|REG_RX:R_RX     ;              ;
;    |REG_TX:R_TX|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BUS_INT|REG_TX:R_TX     ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BUS_INT|FSM_BUS:CU|PS                                                                                            ;
+---------------+-----------+-----------+-------+---------------+-------------+-------------+-------------+------------+------------+
; Name          ; PS.OFF_ST ; PS.MUX_ST ; PS.RX ; PS.EN_TXRX_ST ; PS.EN_TX_ST ; PS.EN_RX_ST ; PS.WRITE_ST ; PS.READ_ST ; PS.WAIT_ST ;
+---------------+-----------+-----------+-------+---------------+-------------+-------------+-------------+------------+------------+
; PS.WAIT_ST    ; 0         ; 0         ; 0     ; 0             ; 0           ; 0           ; 0           ; 0          ; 0          ;
; PS.READ_ST    ; 0         ; 0         ; 0     ; 0             ; 0           ; 0           ; 0           ; 1          ; 1          ;
; PS.WRITE_ST   ; 0         ; 0         ; 0     ; 0             ; 0           ; 0           ; 1           ; 0          ; 1          ;
; PS.EN_RX_ST   ; 0         ; 0         ; 0     ; 0             ; 0           ; 1           ; 0           ; 0          ; 1          ;
; PS.EN_TX_ST   ; 0         ; 0         ; 0     ; 0             ; 1           ; 0           ; 0           ; 0          ; 1          ;
; PS.EN_TXRX_ST ; 0         ; 0         ; 0     ; 1             ; 0           ; 0           ; 0           ; 0          ; 1          ;
; PS.RX         ; 0         ; 0         ; 1     ; 0             ; 0           ; 0           ; 0           ; 0          ; 1          ;
; PS.MUX_ST     ; 0         ; 1         ; 0     ; 0             ; 0           ; 0           ; 0           ; 0          ; 1          ;
; PS.OFF_ST     ; 1         ; 0         ; 0     ; 0             ; 0           ; 0           ; 0           ; 0          ; 1          ;
+---------------+-----------+-----------+-------+---------------+-------------+-------------+-------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; FSM_BUS:CU|rx_en                                    ; FSM_BUS:CU|WideOr1   ; yes                    ;
; FSM_BUS:CU|tx_en                                    ; FSM_BUS:CU|WideOr1   ; yes                    ;
; FSM_BUS:CU|NS.READ_ST_351                           ; GND                  ; yes                    ;
; FSM_BUS:CU|NS.WRITE_ST_335                          ; GND                  ; yes                    ;
; FSM_BUS:CU|NS.MUX_ST_255                            ; FSM_BUS:CU|Selector5 ; yes                    ;
; FSM_BUS:CU|NS.EN_RX_ST_319                          ; GND                  ; yes                    ;
; FSM_BUS:CU|NS.EN_TXRX_ST_287                        ; GND                  ; yes                    ;
; FSM_BUS:CU|NS.EN_TX_ST_303                          ; GND                  ; yes                    ;
; FSM_BUS:CU|NS.OFF_ST_236                            ; GND                  ; yes                    ;
; FSM_BUS:CU|NS.WAIT_ST_370                           ; FSM_BUS:CU|Selector5 ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; REG_STATUS:R_S|Q[0..2]                ; Stuck at GND due to stuck port data_in ;
; FSM_BUS:CU|PS.RX                      ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 15 11:57:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BUS_2 -c BUS_2
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file reg_tx.vhd
    Info: Found design unit 1: REG_TX-behav
    Info: Found entity 1: REG_TX
Info: Found 2 design units, including 1 entities, in source file reg_status.vhd
    Info: Found design unit 1: REG_STATUS-behav
    Info: Found entity 1: REG_STATUS
Info: Found 2 design units, including 1 entities, in source file reg_rx.vhd
    Info: Found design unit 1: REG_RX-behav
    Info: Found entity 1: REG_RX
Info: Found 2 design units, including 1 entities, in source file reg_control.vhd
    Info: Found design unit 1: REG_CONTROL-behav
    Info: Found entity 1: REG_CONTROL
Info: Found 2 design units, including 1 entities, in source file mux_out.vhd
    Info: Found design unit 1: MUX_OUT-behav
    Info: Found entity 1: MUX_OUT
Info: Found 2 design units, including 1 entities, in source file fsm_bus.vhd
    Info: Found design unit 1: FSM_BUS-behav
    Info: Found entity 1: FSM_BUS
Info: Found 2 design units, including 1 entities, in source file bus_int.vhd
    Info: Found design unit 1: BUS_INT-behav
    Info: Found entity 1: BUS_INT
Info: Found 2 design units, including 1 entities, in source file add.vhd
    Info: Found design unit 1: ADD-behav
    Info: Found entity 1: ADD
Info: Found 2 design units, including 1 entities, in source file reg_gate.vhd
    Info: Found design unit 1: reg_gate-behav
    Info: Found entity 1: REG_GATE
Info: Elaborating entity "BUS_INT" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at BUS_INT.vhd(73): used implicit default value for signal "D_SS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "REG_GATE" for hierarchy "REG_GATE:gate"
Info: Elaborating entity "REG_TX" for hierarchy "REG_TX:R_TX"
Info: Elaborating entity "REG_RX" for hierarchy "REG_RX:R_RX"
Info: Elaborating entity "REG_CONTROL" for hierarchy "REG_CONTROL:R_C"
Info: Elaborating entity "REG_STATUS" for hierarchy "REG_STATUS:R_S"
Info: Elaborating entity "ADD" for hierarchy "ADD:address_mux"
Info: Elaborating entity "MUX_OUT" for hierarchy "MUX_OUT:MUX"
Info: Elaborating entity "FSM_BUS" for hierarchy "FSM_BUS:CU"
Warning (10631): VHDL Process Statement warning at FSM_bus.vhd(20): inferring latch(es) for signal or variable "NS", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at FSM_bus.vhd(57): inferring latch(es) for signal or variable "tx_en", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at FSM_bus.vhd(57): inferring latch(es) for signal or variable "rx_en", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rx_en" at FSM_bus.vhd(57)
Info (10041): Inferred latch for "tx_en" at FSM_bus.vhd(57)
Info (10041): Inferred latch for "NS.OFF_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.MUX_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.RX" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.EN_TXRX_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.EN_TX_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.EN_RX_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.WRITE_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.READ_ST" at FSM_bus.vhd(20)
Info (10041): Inferred latch for "NS.WAIT_ST" at FSM_bus.vhd(20)
Warning: Latch FSM_BUS:CU|rx_en has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM_BUS:CU|PS.EN_RX_ST
Warning: Latch FSM_BUS:CU|tx_en has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM_BUS:CU|PS.EN_RX_ST
Warning: Latch FSM_BUS:CU|NS.WAIT_ST_370 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM_BUS:CU|PS.WAIT_ST
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "FSM_BUS:CU|PS.RX" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "STATUS_IN[0]"
    Warning (15610): No output dependent on input pin "STATUS_IN[1]"
    Warning (15610): No output dependent on input pin "STATUS_IN[2]"
Info: Implemented 112 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 20 output pins
    Info: Implemented 67 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 305 megabytes
    Info: Processing ended: Tue Dec 15 11:57:38 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


