<profile>

<section name = "Vitis HLS Report for 'conv2d'" level="0">
<item name = "Date">Tue Feb 17 12:08:19 2026
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 14 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">912528, 912528, 9.125 ms, 9.125 ms, 912529, 912529, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286">conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8, 1365, 1365, 13.650 us, 13.650 us, 0, 0, loop pipeline stp</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293">conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, 6139, 6139, 61.390 us, 61.390 us, 0, 0, loop pipeline stp</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315">conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19, 411, 411, 4.110 us, 4.110 us, 0, 0, loop pipeline stp</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322">conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, 52291, 52291, 0.523 ms, 0.523 ms, 0, 0, loop pipeline stp</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334">conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24, 404, 404, 4.040 us, 4.040 us, 0, 0, loop pipeline stp</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340">conv2d_Pipeline_VITIS_LOOP_155_26, 2415, 2415, 24.150 us, 24.150 us, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_37_1">49208, 49208, 6151, -, -, 8, no</column>
<column name="- VITIS_LOOP_85_11">836848, 836848, 52303, -, -, 16, no</column>
<column name="- VITIS_LOOP_151_25">24280, 24280, 2428, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1286, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 12, 7594, 7877, -</column>
<column name="Memory">30, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 1065, -</column>
<column name="Register">-, -, 1727, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">12, 5, 8, 19, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315">conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19, 0, 0, 641, 765, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334">conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24, 0, 0, 163, 391, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340">conv2d_Pipeline_VITIS_LOOP_155_26, 0, 0, 322, 330, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293">conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, 0, 1, 2123, 1229, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286">conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8, 0, 4, 676, 736, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322">conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, 0, 2, 1052, 1184, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U67">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U69">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U70">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U71">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U68">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 671, 657, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 2, 0, 671, 657, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 0, 0, 611, 665, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1_out_U">conv1_out_RAM_AUTO_1R1W, 8, 0, 0, 0, 2704, 32, 1, 86528</column>
<column name="conv1_out_1_U">conv1_out_RAM_AUTO_1R1W, 8, 0, 0, 0, 2704, 32, 1, 86528</column>
<column name="conv2_out_U">conv2_out_RAM_AUTO_1R1W, 4, 0, 0, 0, 1056, 32, 1, 33792</column>
<column name="conv2_out_1_U">conv2_out_RAM_AUTO_1R1W, 4, 0, 0, 0, 1056, 32, 1, 33792</column>
<column name="pool1_out_U">pool1_out_RAM_AUTO_1R1W, 4, 0, 0, 0, 1352, 32, 1, 43264</column>
<column name="pool2_out_U">pool2_out_RAM_AUTO_1R1W, 1, 0, 0, 0, 400, 32, 1, 12800</column>
<column name="fc_in_U">pool2_out_RAM_AUTO_1R1W, 1, 0, 0, 0, 400, 32, 1, 12800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln151_1_fu_622_p2">+, 0, 0, 71, 64, 7</column>
<column name="add_ln151_2_fu_755_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln151_3_fu_743_p2">+, 0, 0, 12, 12, 9</column>
<column name="add_ln151_fu_719_p2">+, 0, 0, 71, 64, 13</column>
<column name="add_ln153_fu_765_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln37_1_fu_385_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln37_fu_397_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln41_1_fu_407_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln41_2_fu_460_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln41_fu_469_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln46_1_fu_501_p2">+, 0, 0, 70, 63, 2</column>
<column name="add_ln46_2_fu_508_p2">+, 0, 0, 70, 63, 2</column>
<column name="add_ln46_3_fu_515_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln46_4_fu_522_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln46_5_fu_529_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln46_6_fu_536_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln46_7_fu_543_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln46_fu_494_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln85_1_fu_587_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln85_2_fu_575_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln85_fu_550_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln89_1_fu_699_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln89_2_fu_597_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln89_3_fu_684_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln89_fu_690_p2">+, 0, 0, 13, 13, 9</column>
<column name="icmp_ln151_fu_749_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="icmp_ln37_fu_391_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln85_fu_581_p2">icmp, 0, 0, 14, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">209, 48, 1, 48</column>
<column name="conv1_out_1_address0">14, 3, 12, 36</column>
<column name="conv1_out_1_ce0">14, 3, 1, 3</column>
<column name="conv1_out_1_ce1">9, 2, 1, 2</column>
<column name="conv1_out_1_we0">9, 2, 1, 2</column>
<column name="conv1_out_address0">14, 3, 12, 36</column>
<column name="conv1_out_ce0">14, 3, 1, 3</column>
<column name="conv1_out_ce1">9, 2, 1, 2</column>
<column name="conv1_out_we0">9, 2, 1, 2</column>
<column name="conv2_out_1_address0">14, 3, 11, 33</column>
<column name="conv2_out_1_ce0">14, 3, 1, 3</column>
<column name="conv2_out_1_ce1">9, 2, 1, 2</column>
<column name="conv2_out_1_we0">9, 2, 1, 2</column>
<column name="conv2_out_address0">14, 3, 11, 33</column>
<column name="conv2_out_ce0">14, 3, 1, 3</column>
<column name="conv2_out_ce1">9, 2, 1, 2</column>
<column name="conv2_out_we0">9, 2, 1, 2</column>
<column name="fc_in_address0">14, 3, 9, 27</column>
<column name="fc_in_ce0">14, 3, 1, 3</column>
<column name="fc_in_we0">9, 2, 1, 2</column>
<column name="gmem0_0_ARVALID">9, 2, 1, 2</column>
<column name="gmem0_0_RREADY">9, 2, 1, 2</column>
<column name="gmem1_0_ARADDR">37, 7, 64, 448</column>
<column name="gmem1_0_ARLEN">25, 5, 32, 160</column>
<column name="gmem1_0_ARVALID">25, 5, 1, 5</column>
<column name="gmem1_0_RREADY">25, 5, 1, 5</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_1035_ce">20, 4, 1, 4</column>
<column name="grp_fu_1035_p0">20, 4, 32, 128</column>
<column name="grp_fu_1035_p1">20, 4, 32, 128</column>
<column name="grp_fu_1039_ce">20, 4, 1, 4</column>
<column name="grp_fu_1039_p0">20, 4, 32, 128</column>
<column name="grp_fu_1039_p1">20, 4, 32, 128</column>
<column name="grp_fu_1043_ce">25, 5, 1, 5</column>
<column name="grp_fu_1043_opcode">25, 5, 5, 25</column>
<column name="grp_fu_1043_p0">25, 5, 32, 160</column>
<column name="grp_fu_1043_p1">25, 5, 32, 160</column>
<column name="grp_fu_1047_ce">14, 3, 1, 3</column>
<column name="grp_fu_1047_opcode">14, 3, 5, 15</column>
<column name="grp_fu_1047_p0">14, 3, 32, 96</column>
<column name="grp_fu_1047_p1">14, 3, 32, 96</column>
<column name="grp_fu_1051_ce">14, 3, 1, 3</column>
<column name="grp_fu_1051_opcode">14, 3, 5, 15</column>
<column name="grp_fu_1051_p0">14, 3, 32, 96</column>
<column name="grp_fu_1051_p1">14, 3, 32, 96</column>
<column name="o_fu_226">9, 2, 4, 8</column>
<column name="oc_1_fu_218">9, 2, 5, 10</column>
<column name="oc_fu_178">9, 2, 4, 8</column>
<column name="phi_mul182_fu_214">9, 2, 8, 16</column>
<column name="phi_mul199_fu_222">9, 2, 12, 24</column>
<column name="phi_mul_fu_174">9, 2, 8, 16</column>
<column name="pool1_out_address0">14, 3, 11, 33</column>
<column name="pool1_out_ce0">14, 3, 1, 3</column>
<column name="pool1_out_we0">9, 2, 1, 2</column>
<column name="pool2_out_address0">14, 3, 9, 27</column>
<column name="pool2_out_ce0">14, 3, 1, 3</column>
<column name="pool2_out_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln41_2_reg_885">7, 0, 9, 2</column>
<column name="add_ln46_1_reg_905">63, 0, 63, 0</column>
<column name="add_ln46_2_reg_910">63, 0, 63, 0</column>
<column name="add_ln46_3_reg_915">63, 0, 63, 0</column>
<column name="add_ln46_4_reg_920">63, 0, 63, 0</column>
<column name="add_ln46_5_reg_925">63, 0, 63, 0</column>
<column name="add_ln46_6_reg_930">63, 0, 63, 0</column>
<column name="add_ln46_7_reg_935">63, 0, 63, 0</column>
<column name="add_ln46_reg_900">63, 0, 63, 0</column>
<column name="add_ln89_reg_991">8, 0, 13, 5</column>
<column name="ap_CS_fsm">47, 0, 47, 0</column>
<column name="bias_read_reg_822">64, 0, 64, 0</column>
<column name="bitcast_ln41_reg_890">32, 0, 32, 0</column>
<column name="bitcast_ln89_reg_1001">32, 0, 32, 0</column>
<column name="gmem1_addr_10_reg_1024">64, 0, 64, 0</column>
<column name="gmem1_addr_9_reg_959">64, 0, 64, 0</column>
<column name="gmem1_addr_reg_865">64, 0, 64, 0</column>
<column name="gmem2_addr_reg_984">64, 0, 64, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg">1, 0, 1, 0</column>
<column name="input_r_read_reg_835">64, 0, 64, 0</column>
<column name="o_fu_226">4, 0, 4, 0</column>
<column name="oc_1_fu_218">5, 0, 5, 0</column>
<column name="oc_2_reg_856">4, 0, 4, 0</column>
<column name="oc_3_reg_950">5, 0, 5, 0</column>
<column name="oc_fu_178">4, 0, 4, 0</column>
<column name="output_r_read_reg_817">64, 0, 64, 0</column>
<column name="phi_mul182_fu_214">8, 0, 8, 0</column>
<column name="phi_mul182_load_reg_945">8, 0, 8, 0</column>
<column name="phi_mul199_fu_222">12, 0, 12, 0</column>
<column name="phi_mul199_load_reg_1016">12, 0, 12, 0</column>
<column name="phi_mul_fu_174">8, 0, 8, 0</column>
<column name="phi_mul_load_reg_851">8, 0, 8, 0</column>
<column name="reg_351">32, 0, 32, 0</column>
<column name="sext_ln151_reg_1011">63, 0, 63, 0</column>
<column name="sext_ln37_reg_846">63, 0, 63, 0</column>
<column name="sext_ln85_reg_940">63, 0, 63, 0</column>
<column name="sum_reg_1030">32, 0, 32, 0</column>
<column name="trunc_ln151_1_reg_979">62, 0, 62, 0</column>
<column name="trunc_ln1_reg_895">62, 0, 62, 0</column>
<column name="trunc_ln3_reg_1006">62, 0, 62, 0</column>
<column name="trunc_ln7_reg_996">62, 0, 62, 0</column>
<column name="weights_read_reg_828">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
