Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  8 10:56:49 2025
| Host         : albondiguilla007 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file redundancia_timing_summary_routed.rpt -pb redundancia_timing_summary_routed.pb -rpx redundancia_timing_summary_routed.rpx -warn_on_violation
| Design       : redundancia
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DIV/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.831        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.828ns (19.890%)  route 3.335ns (80.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.387     9.362    DIV/counter[25]_i_3_n_0
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.124     9.486 r  DIV/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.486    DIV/counter_0[2]
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.029    15.316    DIV/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.856ns (20.426%)  route 3.335ns (79.574%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.387     9.362    DIV/counter[25]_i_3_n_0
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.152     9.514 r  DIV/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.514    DIV/counter_0[3]
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[3]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.075    15.362    DIV/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.634%)  route 3.185ns (79.366%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.237     9.211    DIV/counter[25]_i_3_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  DIV/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.335    DIV/counter_0[6]
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.031    15.294    DIV/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.856ns (21.184%)  route 3.185ns (78.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.237     9.211    DIV/counter[25]_i_3_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.152     9.363 r  DIV/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.363    DIV/counter_0[9]
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[9]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.075    15.338    DIV/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.027%)  route 3.110ns (78.973%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.162     9.137    DIV/counter[25]_i_3_n_0
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  DIV/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.261    DIV/counter_0[4]
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[4]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.031    15.318    DIV/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.225ns (56.330%)  route 1.725ns (43.670%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.755     6.497    DIV/counter[3]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     7.176 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.410    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.644 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.644    DIV/counter0_carry__3_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  DIV/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.761    DIV/counter0_carry__4_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.980 r  DIV/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.970     8.950    DIV/data0[25]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.323     9.273 r  DIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.273    DIV/counter_0[25]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    15.341    DIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.854ns (21.545%)  route 3.110ns (78.455%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.162     9.137    DIV/counter[25]_i_3_n_0
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.150     9.287 r  DIV/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.287    DIV/counter_0[5]
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[5]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.075    15.362    DIV/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.480%)  route 3.027ns (78.520%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.079     9.053    DIV/counter[25]_i_3_n_0
    SLICE_X3Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  DIV/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.177    DIV/counter_0[10]
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[10]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.029    15.293    DIV/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.828ns (21.485%)  route 3.026ns (78.515%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.078     9.052    DIV/counter[25]_i_3_n_0
    SLICE_X3Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.176 r  DIV/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.176    DIV/counter_0[11]
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[11]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031    15.295    DIV/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.856ns (22.046%)  route 3.027ns (77.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.998     6.777    DIV/counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  DIV/counter[25]_i_8/O
                         net (fo=1, routed)           0.950     7.850    DIV/counter[25]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.079     9.053    DIV/counter[25]_i_3_n_0
    SLICE_X3Y88          LUT2 (Prop_lut2_I0_O)        0.152     9.205 r  DIV/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.205    DIV/counter_0[13]
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[13]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.075    15.339    DIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    DISP/refresh_counter_reg_n_0_[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DISP/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter_reg[0]_i_1_n_4
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    DISP/refresh_counter_reg_n_0_[7]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DISP/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter_reg[4]_i_1_n_4
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    DISP/refresh_counter_reg_n_0_[11]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  DISP/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    DISP/refresh_counter_reg[8]_i_1_n_4
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.771    DISP/refresh_counter_reg_n_0_[15]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  DISP/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    DISP/refresh_counter_reg[12]_i_1_n_4
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.767    DISP/refresh_counter_reg_n_0_[4]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  DISP/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[4]_i_1_n_7
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[12]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[12]_i_1_n_7
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[16]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[16]_i_1_n_7
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[8]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[8]_i_1_n_7
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.771    DISP/refresh_counter_reg_n_0_[2]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  DISP/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[0]_i_1_n_5
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.771    DISP/refresh_counter_reg_n_0_[6]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  DISP/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[4]_i_1_n_5
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[6]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     DISP/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     DISP/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.577ns  (logic 5.452ns (40.153%)  route 8.125ns (59.847%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.642     4.166    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.166     5.456    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.580 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.194     6.774    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.898 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.124    10.022    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.577 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.577    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.414ns  (logic 5.934ns (44.239%)  route 7.480ns (55.761%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.995     4.519    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.154     4.673 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.958     5.632    U2/LED_OBUF[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.327     5.959 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.456     6.415    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.150     6.565 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.070     9.635    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    13.414 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.414    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.290ns  (logic 5.676ns (42.711%)  route 7.614ns (57.289%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.642     4.166    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.166     5.456    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.580 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.194     6.774    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.152     6.926 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612     9.538    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.290 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.290    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.672ns  (logic 5.690ns (44.900%)  route 6.982ns (55.100%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.995     4.519    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.154     4.673 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.958     5.632    U2/LED_OBUF[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.327     5.959 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.456     6.415    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.539 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.573     9.112    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.672 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.672    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.616ns  (logic 5.663ns (44.885%)  route 6.953ns (55.115%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.995     4.519    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.154     4.673 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.958     5.632    U2/LED_OBUF[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.327     5.959 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     6.797    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.161     9.082    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.616 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.616    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.488ns  (logic 5.669ns (45.401%)  route 6.818ns (54.599%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.642     4.166    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.166     5.456    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.580 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     6.766    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.152     6.918 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.824     8.742    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    12.488 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.488    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.445ns  (logic 5.389ns (43.305%)  route 7.056ns (56.695%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.642     4.166    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.166     5.456    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.580 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     6.766    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.890 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.952    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.445 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.445    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.994ns  (logic 5.401ns (49.133%)  route 5.592ns (50.867%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.995     4.519    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.154     4.673 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.597     7.270    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.723    10.994 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.994    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.595ns  (logic 5.397ns (50.937%)  route 5.198ns (49.063%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.571     4.096    U2/LED_CONTADOR_2_OBUF
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.118     4.214 r  U2/LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.627     6.840    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    10.595 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.595    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.540ns  (logic 5.203ns (49.370%)  route 5.336ns (50.630%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.806     4.331    U2/LED_CONTADOR_2_OBUF
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     4.455 r  U2/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.530     6.984    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    10.540 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.540    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temp_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.240ns (63.395%)  route 0.139ns (36.605%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[3]/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[3]/Q
                         net (fo=5, routed)           0.139     0.334    U2/temp_count_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.379 r  U2/temp_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    U2/plusOp__0[5]
    SLICE_X1Y88          FDCE                                         r  U2/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.240ns (62.799%)  route 0.142ns (37.201%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.142     0.337    U1/Q[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  U1/temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    U1/plusOp[3]
    SLICE_X0Y87          FDCE                                         r  U1/temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.240ns (62.635%)  route 0.143ns (37.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.143     0.338    U1/Q[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  U1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.383    U1/plusOp[5]
    SLICE_X0Y87          FDCE                                         r  U1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.243ns (63.089%)  route 0.142ns (36.911%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.142     0.337    U1/Q[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.048     0.385 r  U1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    U1/plusOp[4]
    SLICE_X0Y87          FDCE                                         r  U1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.240ns (57.232%)  route 0.179ns (42.768%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE                         0.000     0.000 r  U1/temp_count_reg[0]/C
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  U1/temp_count_reg[0]/Q
                         net (fo=8, routed)           0.179     0.374    U1/Q[0]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.419 r  U1/temp_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    U1/plusOp[0]
    SLICE_X1Y88          FDCE                                         r  U1/temp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.237ns (56.197%)  route 0.185ns (43.803%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[6]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.185     0.380    U2/temp_count_reg[6]
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.042     0.422 r  U2/temp_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.422    U2/plusOp__0[7]
    SLICE_X4Y89          FDCE                                         r  U2/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.240ns (56.506%)  route 0.185ns (43.494%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[6]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.185     0.380    U2/temp_count_reg[6]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.425 r  U2/temp_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.425    U2/plusOp__0[6]
    SLICE_X4Y89          FDCE                                         r  U2/temp_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.280ns (65.877%)  route 0.145ns (34.123%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[2]/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.182     0.182 r  U2/temp_count_reg[2]/Q
                         net (fo=6, routed)           0.145     0.327    U2/temp_count_reg[2]
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.098     0.425 r  U2/temp_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.425    U2/plusOp__0[3]
    SLICE_X1Y89          FDCE                                         r  U2/temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.286ns (66.352%)  route 0.145ns (33.648%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[2]/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.182     0.182 r  U2/temp_count_reg[2]/Q
                         net (fo=6, routed)           0.145     0.327    U2/temp_count_reg[2]
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.104     0.431 r  U2/temp_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.431    U2/plusOp__0[4]
    SLICE_X1Y89          FDCE                                         r  U2/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.237ns (54.755%)  route 0.196ns (45.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.196     0.391    U1/Q[6]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.042     0.433 r  U1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.433    U1/plusOp[7]
    SLICE_X0Y88          FDCE                                         r  U1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 4.383ns (43.317%)  route 5.736ns (56.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.728     7.324    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.448 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.194     8.642    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.766 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.124    11.890    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.445 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.445    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.981ns  (logic 4.635ns (46.440%)  route 5.346ns (53.560%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.899     7.495    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.619 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.686     8.305    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.152     8.457 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.070    11.527    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.306 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.306    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.608ns (46.867%)  route 5.224ns (53.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.728     7.324    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.448 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.194     8.642    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.152     8.794 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612    11.406    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.158 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.158    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 4.389ns (47.512%)  route 4.848ns (52.488%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.899     7.495    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.619 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.686     8.305    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.124     8.429 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.573    11.002    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.563 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.563    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 4.601ns (50.956%)  route 4.429ns (49.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.728     7.324    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.448 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     8.635    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.152     8.787 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.824    10.610    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.356 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.356    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.362ns (48.332%)  route 4.663ns (51.668%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.624     7.220    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.344 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.187     8.531    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124     8.655 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.161    10.816    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.350 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.350    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.987ns  (logic 4.321ns (48.080%)  route 4.666ns (51.920%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.728     7.324    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.448 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     8.635    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.759 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061    10.820    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.313 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.313    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.346ns (58.412%)  route 3.094ns (41.588%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.868     6.650    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.802 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.226     9.028    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.765 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.765    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 4.116ns (58.467%)  route 2.924ns (41.533%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.868     6.650    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.124     6.774 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     8.829    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.365 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.365    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.422ns (68.597%)  route 0.651ns (31.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.171     1.833    DISP/refresh_counter_reg[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.359    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.595 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.595    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.485ns (66.763%)  route 0.739ns (33.237%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.171     1.833    DISP/refresh_counter_reg[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.046     1.879 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.448    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.746 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.536ns (62.655%)  route 0.916ns (37.345%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.310     1.972    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.220     2.237    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.045     2.282 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.668    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.973 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.973    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.425ns (58.071%)  route 1.029ns (41.929%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.310     1.972    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.220     2.237    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.045     2.282 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.781    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.976 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.976    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.465ns (57.089%)  route 1.101ns (42.911%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.310     1.972    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.017 f  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.226     2.244    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.045     2.289 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.565     2.854    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.088 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.088    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.492ns (54.975%)  route 1.222ns (45.025%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.314     1.976    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.021 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.184     2.205    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.045     2.250 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.975    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.236 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.236    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.545ns (54.857%)  route 1.271ns (45.143%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.310     1.972    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.229     2.246    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.046     2.292 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.732     3.025    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.338 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.338    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.487ns (49.969%)  route 1.489ns (50.031%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.310     1.972    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.229     2.246    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.045     2.291 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.950     3.241    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.497 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.497    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.573ns (52.155%)  route 1.443ns (47.845%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.314     1.976    U2/refresh_counter_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.021 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.184     2.205    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.048     2.253 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.945     3.199    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     4.538 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.538    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.631ns (25.415%)  route 4.786ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.857     6.417    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.631ns (25.415%)  route 4.786ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.857     6.417    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.631ns (25.415%)  route 4.786ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.857     6.417    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.631ns (25.415%)  route 4.786ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.857     6.417    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.631ns (25.415%)  route 4.786ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.857     6.417    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/temp_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.631ns (25.415%)  route 4.786ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.857     6.417    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/temp_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/temp_clk_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.631ns (25.976%)  route 4.648ns (74.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.719     6.279    DIV/AR[0]
    SLICE_X3Y86          FDCE                                         f  DIV/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.631ns (25.976%)  route 4.648ns (74.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.719     6.279    DIV/AR[0]
    SLICE_X3Y86          FDCE                                         f  DIV/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.631ns (25.976%)  route 4.648ns (74.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.719     6.279    DIV/AR[0]
    SLICE_X3Y86          FDCE                                         f  DIV/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.631ns (25.976%)  route 4.648ns (74.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.929     4.437    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.561 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.719     6.279    DIV/AR[0]
    SLICE_X3Y86          FDCE                                         f  DIV/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.320ns (18.289%)  route 1.428ns (81.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.224     1.747    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.320ns (18.289%)  route 1.428ns (81.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.224     1.747    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.320ns (18.289%)  route 1.428ns (81.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.224     1.747    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.320ns (18.289%)  route 1.428ns (81.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.224     1.747    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.320ns (18.139%)  route 1.442ns (81.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.239     1.762    DISP/AR[0]
    SLICE_X5Y92          FDCE                                         f  DISP/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.320ns (18.139%)  route 1.442ns (81.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.239     1.762    DISP/AR[0]
    SLICE_X5Y92          FDCE                                         f  DISP/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.320ns (18.139%)  route 1.442ns (81.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.239     1.762    DISP/AR[0]
    SLICE_X5Y92          FDCE                                         f  DISP/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.320ns (18.139%)  route 1.442ns (81.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.239     1.762    DISP/AR[0]
    SLICE_X5Y92          FDCE                                         f  DISP/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.320ns (17.411%)  route 1.516ns (82.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.312     1.835    DISP/AR[0]
    SLICE_X5Y91          FDCE                                         f  DISP/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.320ns (17.411%)  route 1.516ns (82.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.203     1.478    DIV/RESET_IBUF
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.312     1.835    DISP/AR[0]
    SLICE_X5Y91          FDCE                                         f  DISP/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[13]/C





