$date
	Sat Oct 19 17:05:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Content_Addressable_Memory_t $end
$var wire 1 ! hit $end
$var wire 4 " dout [3:0] $end
$var reg 4 # addr [3:0] $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & ren $end
$var reg 1 ' wen $end
$scope module CAM $end
$var wire 4 ( addr [3:0] $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & ren $end
$var wire 1 ' wen $end
$var wire 16 * match [15:0] $end
$var reg 4 + dout [3:0] $end
$var reg 1 ! hit $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b0 *
b0 )
b0 (
0'
0&
b0 %
0$
b0 #
bx "
x!
$end
#5000
b0 "
b0 +
0!
1$
#10000
0$
b100 %
b100 )
1'
#15000
b1 *
1$
#20000
0$
b0 *
b1000 %
b1000 )
b111 #
b111 (
#25000
b10000000 *
1$
#30000
0$
b0 *
b100011 %
b100011 )
b1111 #
b1111 (
#35000
b1000000000000000 *
1$
#40000
0$
b10000000 *
b1000 %
b1000 )
b1001 #
b1001 (
#45000
b1010000000 *
1$
#50000
0$
b0 *
b0 %
b0 )
b0 #
b0 (
0'
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
b1 *
b100 %
b100 )
1&
#85000
1!
1$
#90000
0$
b1010000000 *
b1000 %
b1000 )
#95000
b1001 "
b1001 +
1$
#100000
0$
b1000000000000000 *
b100011 %
b100011 )
#105000
b1111 "
b1111 +
1$
#110000
0$
b0 *
b1010111 %
b1010111 )
#115000
b0 "
b0 +
0!
1$
#120000
0$
b101101 %
b101101 )
#125000
1$
#130000
0$
b0 %
b0 )
0&
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
