<!DOCTYPE html>
<html>
<head>
<meta charset=utf-8>
<title>135 nips-2004-On-Chip Compensation of Device-Mismatch Effects in Analog VLSI Neural Networks</title>
</head>

<body>
<p><a title="nips" href="../nips_home.html">nips</a> <a title="nips-2004" href="../home/nips2004_home.html">nips2004</a> <a title="nips-2004-135" href="../nips2004/nips-2004-On-Chip_Compensation_of_Device-Mismatch_Effects_in_Analog_VLSI_Neural_Networks.html">nips2004-135</a> <a title="nips-2004-135-reference" href="#">nips2004-135-reference</a> knowledge-graph by maker-knowledge-mining</p><h1>135 nips-2004-On-Chip Compensation of Device-Mismatch Effects in Analog VLSI Neural Networks</h1>
<br/><p>Source: <a title="nips-2004-135-pdf" href="http://papers.nips.cc/paper/2690-on-chip-compensation-of-device-mismatch-effects-in-analog-vlsi-neural-networks.pdf">pdf</a></p><p>Author: Miguel Figueroa, Seth Bridges, Chris Diorio</p><p>Abstract: Device mismatch in VLSI degrades the accuracy of analog arithmetic circuits and lowers the learning performance of large-scale neural networks implemented in this technology. We show compact, low-power on-chip calibration techniques that compensate for device mismatch. Our techniques enable large-scale analog VLSI neural networks with learning performance on the order of 10 bits. We demonstrate our techniques on a 64-synapse linear perceptron learning with the Least-Mean-Squares (LMS) algorithm, and fabricated in a 0.35µm CMOS process. 1</p><br/>
<h2>reference text</h2><p>[1] Y. Hirai and K. Nishizawa, “Hardware implementation of a PCA learning network by an asynchronous PDM digital circuit,” in IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN), vol. 2, pp. 65–70, 2000.</p>
<p>[2] M. Figueroa, Adaptive Signal Processing and Correlational Learning in Mixed-Signal VLSI. Ph.D. Thesis, University of Washington, 2005.</p>
<p>[3] B. K. Dolenko and H. C. Card, “Tolerance to analog hardware of on-chip learning in backpropagation networks,” IEEE Transactions on Neural Networks, vol. 6, no. 5, pp. 1045–1052, 1995.</p>
<p>[4] F. Palmieri, J. Zhu, and C. Chang, “Anti-Hebbian learning in topologically constrained linear networks: A tutorial,” IEEE Transactions on Neural Networks, vol. 4, no. 5, pp. 748–761, 1993.</p>
<p>[5] C. Diorio, P. Hasler, B. Minch, and C. Mead, “A complementary pair of four-terminal silicon synapses,” Analog Integrated Circuits and Signal Processing, vol. 13, no. 1/2, pp. 153–166, 1997.</p>
<p>[6] C. Diorio, D. Hsu, and M. Figueroa, “Adaptive CMOS: from biological inspiration to systemson-a-chip,” Proceedings of the IEEE, vol. 90, no. 3, pp. 345–357, 2002.</p>
<p>[7] J. Dugger and P. Hasler, “Improved correlation learning rule in continuously adapting ﬂoatinggate arrays using logarithmic pre-distortion of input and learning signals,” in IEEE Intl. Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 536–539, 2002.</p>
<p>[8] C. Diorio, S. Mahajan, P. Hasler, B. A. Minch, and C. Mead, “A high-resolution nonvolatile analog memory cell,” in IEEE Intl. Symp. on Circuits and Systems, vol. 3, pp. 2233–2236, 1995.</p>
<p>[9] B. Widrow and E. Walach, Adaptive Inverse Control. Upper Saddle River, NJ: Prentice-Hall, 1996.</p>
<p>[10] C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.</p>
<p>[11] A. Shon, D. Hsu, and C. Diorio, “Learning spike-based correlations and conditional probabilities in silicon,” in Neural Information Processing Systems (NIPS), (Vancouver, BC), 2001.</p>
<br/>
<br/><br/><br/>

<script>
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-48522588-1', 'makerhacker.github.io');
ga('send', 'pageview');
</script>

</body>
</html>
