#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 19 15:55:53 2025
# Process ID: 30860
# Current directory: C:/Users/User/Downloads/FDP.xpr/FDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21568 C:\Users\User\Downloads\FDP.xpr\FDP\FDP.xpr
# Log file: C:/Users/User/Downloads/FDP.xpr/FDP/vivado.log
# Journal file: C:/Users/User/Downloads/FDP.xpr/FDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Downloads/FDP.xpr/FDP/FDP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v w ]
add_files C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v w ]
add_files C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v w ]
add_files C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v
update_compile_order -fileset sources_1
file mkdir C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v w ]
add_files -fileset sim_1 C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v
update_compile_order -fileset sim_1
set_property top tb_arithmetic_bcd_to_fp_input_system [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] return is not declared [C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v:111]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] return is not declared [C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v:111]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circular_digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/xsim.dir/tb_arithmetic_bcd_to_fp_input_system_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 19 18:37:14 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   2.000000
  FP Value: 0x00020000 (131072)
  ? FAIL - Error: 10.000000 (tolerance: 0.010000)

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.000000
  FP Value: 0x00030000 (196608)
  ? FAIL - Error: 0.140000 (tolerance: 0.010000)

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 981.887 ; gain = 15.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
ERROR: [VRFC 10-91] frac_scale is not declared [C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v:65]
ERROR: [VRFC 10-2787] module horner_fixedpoint_evaluator ignored due to previous errors [C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circular_digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   4.399994
  FP Value: 0x00046666 (288358)
  ? FAIL - Error: 1.259994 (tolerance: 0.010000)

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circular_digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circular_digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rst_n on this module [C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v:103]
ERROR: [VRFC 10-2063] Module <horner_fixedpoint_evaluator> not found while processing module instance <event_processor> [C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v:118]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 994.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular_digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circular_digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.355 ; gain = 3.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.797 ; gain = 1.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/FDP.xpr/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.arithmetic_bcd_to_fp_input_syste...
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/FDP.xpr/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 20 04:03:51 2025...
