{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-581,-206",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 4 -x 1120 -y 60 -defaultsOSRD -right
preplace port qsfp0_tx -pg 1 -lvl 4 -x 1120 -y 100 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 4 -x 1120 -y 160 -defaultsOSRD -right
preplace port qsfp1_tx -pg 1 -lvl 4 -x 1120 -y 740 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 4 -x 1120 -y 800 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 4 -x 1120 -y 700 -defaultsOSRD -right
preplace port qsfp_rx_stream -pg 1 -lvl 4 -x 1120 -y 220 -defaultsOSRD
preplace port qsfp_tx_stream -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port port-id_qsfp0_channel_up -pg 1 -lvl 4 -x 1120 -y 80 -defaultsOSRD
preplace port port-id_qsfp1_channel_up -pg 1 -lvl 4 -x 1120 -y 760 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace inst aurora_core_0 -pg 1 -lvl 2 -x 590 -y 60 -swap {0 1 2 3 24 5 6 4 8 9 10 11 12 13 14 15 16 17 18 19 20 7 22 23 21 25 26 27 28 29 31 33 34 30 35 32 36 37 38 42 39 40 41} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 300L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 160R -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 0R -pinDir CORE_STATUS right -pinY CORE_STATUS 60R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 80R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 320L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 40R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 100R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 180R -pinDir reset_pb left -pinY reset_pb 360L -pinDir pma_init left -pinY pma_init 380L -pinDir tx_out_clk right -pinY tx_out_clk 220R -pinDir init_clk left -pinY init_clk 340L -pinDir link_reset_out right -pinY link_reset_out 240R -pinDir user_clk_out right -pinY user_clk_out 200R -pinDir sync_clk_out right -pinY sync_clk_out 260R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 280R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 300R -pinDir sys_reset_out right -pinY sys_reset_out 380R -pinDir gt_reset_out right -pinY gt_reset_out 320R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 340R -pinBusDir gt_powergood right -pinBusY gt_powergood 360R
preplace inst reset_inverter_0 -pg 1 -lvl 2 -x 590 -y 560 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst reset_manager -pg 1 -lvl 1 -x 190 -y 850 -defaultsOSRD -pinDir clock left -pinY clock 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir reset_pb_out right -pinY reset_pb_out 0R -pinDir pma_init_out right -pinY pma_init_out 20R
preplace inst aurora_core_1 -pg 1 -lvl 2 -x 590 -y 700 -swap {0 1 2 3 24 5 6 4 8 9 10 11 12 13 14 15 16 17 18 19 20 7 22 23 21 25 26 27 28 29 33 35 32 31 34 30 36 37 38 39 40 41 42} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 0L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 120R -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 0R -pinDir CORE_STATUS right -pinY CORE_STATUS 60R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 80R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 20L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 40R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 100R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 140R -pinDir reset_pb left -pinY reset_pb 110L -pinDir pma_init left -pinY pma_init 170L -pinDir tx_out_clk right -pinY tx_out_clk 160R -pinDir init_clk left -pinY init_clk 90L -pinDir link_reset_out right -pinY link_reset_out 180R -pinDir user_clk_out left -pinY user_clk_out 40L -pinDir sync_clk_out right -pinY sync_clk_out 200R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 220R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 240R -pinDir sys_reset_out right -pinY sys_reset_out 260R -pinDir gt_reset_out right -pinY gt_reset_out 280R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 300R -pinBusDir gt_powergood right -pinBusY gt_powergood 320R
preplace inst aurora_tx -pg 1 -lvl 1 -x 190 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 15 12 13} -defaultsOSRD -pinDir QSFP0_TX right -pinY QSFP0_TX 0R -pinDir QSF1_TX right -pinY QSF1_TX 340R -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir qsfp1_user_clk right -pinY qsfp1_user_clk 380R -pinDir data_clock left -pinY data_clock 40L -pinDir qsfp0_user_clk right -pinY qsfp0_user_clk 360R -pinDir data_aresetn left -pinY data_aresetn 20L
preplace inst axis_rx_data_fifo -pg 1 -lvl 3 -x 940 -y 220 -swap {0 1 2 3 4 5 6 7 10 8 9} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 360L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk left -pinY m_axis_aclk 280L
preplace netloc aclk_1 1 0 3 40 300 360J 500 N
preplace netloc aresetn_1 1 0 1 NJ 380
preplace netloc aurora_64b66b_0_channel_up 1 2 2 820J 80 NJ
preplace netloc aurora_64b66b_0_sys_reset_out 1 2 1 800 440n
preplace netloc aurora_64b66b_0_user_clk_out 1 1 2 360J 640 820
preplace netloc aurora_core_1_channel_up 1 2 2 820J 720 1080J
preplace netloc aurora_core_1_user_clk_out 1 1 1 N 740
preplace netloc clock_1 1 0 2 40 790 320
preplace netloc reset_in_1 1 0 1 NJ 870
preplace netloc reset_inverter_0_Res 1 2 1 NJ 580
preplace netloc reset_manager_pma_init_out 1 1 1 380 440n
preplace netloc reset_manager_reset_pb_out 1 1 1 340 420n
preplace netloc Conn1 1 3 1 N 220
preplace netloc Conn2 1 0 1 N 360
preplace netloc Conn3 1 2 2 NJ 740 NJ
preplace netloc Conn4 1 2 2 NJ 800 NJ
preplace netloc Conn5 1 2 2 NJ 700 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 2 2 NJ 60 NJ
preplace netloc GT_SERIAL_RX_0_1 1 2 2 NJ 160 NJ
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 2 NJ 100 NJ
preplace netloc aurora_core_0_USER_DATA_M_AXIS_RX 1 2 1 N 220
preplace netloc aurora_tx_M_AXIS 1 1 1 N 360
preplace netloc aurora_tx_M_AXIS1 1 1 1 N 700
levelinfo -pg 1 0 190 590 940 1120
pagesize -pg 1 -db -bbox -sgen -160 0 1300 1080
",
   "No Loops_ScaleFactor":"0.69537",
   "No Loops_TopLeft":"-418,1",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x -360 -y 150 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 3 -x 470 -y 100 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 0 -x -360 -y 190 -defaultsOSRD
preplace port port-id_clock -pg 1 -lvl 0 -x -360 -y -60 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x -360 -y -40 -defaultsOSRD
preplace inst aurora_64b66b_0 -pg 1 -lvl 2 -x 240 -y 190 -defaultsOSRD
preplace inst reset_manager -pg 1 -lvl 1 -x -210 -y -40 -defaultsOSRD
preplace netloc clock_1 1 0 1 -340J -60n
preplace netloc reset_in_1 1 0 1 -340J -40n
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 150 N
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 1 N 100
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 190 N
levelinfo -pg 1 -360 -210 240 470
pagesize -pg 1 -db -bbox -sgen -480 -120 580 380
"
}
0
