
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,0,0,24}                       Premise(F2)
	S3= ICache[addr]={0,rS,rT,0,0,24}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= A_MEM.Out=>A_WB.In                                      Premise(F5)
	S8= FU.OutID2=>B_EX.In                                      Premise(F6)
	S9= B_MEM.Out=>B_WB.In                                      Premise(F7)
	S10= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F8)
	S11= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F12)
	S15= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S34= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F34)
	S37= ICache.Hit=>FU.ICacheHit                               Premise(F35)
	S38= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F36)
	S39= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F37)
	S40= IR_EX.Out=>FU.IR_EX                                    Premise(F38)
	S41= IR_ID.Out=>FU.IR_ID                                    Premise(F39)
	S42= IR_MEM.Out=>FU.IR_MEM                                  Premise(F40)
	S43= IR_WB.Out=>FU.IR_WB                                    Premise(F41)
	S44= GPR.Rdata1=>FU.InID1                                   Premise(F42)
	S45= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F43)
	S46= GPR.Rdata2=>FU.InID2                                   Premise(F44)
	S47= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F45)
	S48= IR_ID.Out25_21=>GPR.RReg1                              Premise(F46)
	S49= IR_ID.Out20_16=>GPR.RReg2                              Premise(F47)
	S50= MDU.hi=>Hi.In                                          Premise(F48)
	S51= IMMU.Addr=>IAddrReg.In                                 Premise(F49)
	S52= PC.Out=>ICache.IEA                                     Premise(F50)
	S53= ICache.IEA=addr                                        Path(S5,S52)
	S54= ICache.Hit=ICacheHit(addr)                             ICache-Search(S53)
	S55= ICache.Out={0,rS,rT,0,0,24}                            ICache-Search(S53,S3)
	S56= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S54,S26)
	S57= FU.ICacheHit=ICacheHit(addr)                           Path(S54,S37)
	S58= ICache.Out=>ICacheReg.In                               Premise(F51)
	S59= ICacheReg.In={0,rS,rT,0,0,24}                          Path(S55,S58)
	S60= PC.Out=>IMMU.IEA                                       Premise(F52)
	S61= IMMU.IEA=addr                                          Path(S5,S60)
	S62= CP0.ASID=>IMMU.PID                                     Premise(F53)
	S63= IMMU.PID=pid                                           Path(S4,S62)
	S64= IMMU.Addr={pid,addr}                                   IMMU-Search(S63,S61)
	S65= IAddrReg.In={pid,addr}                                 Path(S64,S51)
	S66= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S63,S61)
	S67= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S66,S27)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F54)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F55)
	S70= IR_ID.Out=>IR_EX.In                                    Premise(F56)
	S71= ICache.Out=>IR_ID.In                                   Premise(F57)
	S72= IR_ID.In={0,rS,rT,0,0,24}                              Path(S55,S71)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F58)
	S74= IR_IMMU.In={0,rS,rT,0,0,24}                            Path(S55,S73)
	S75= IR_EX.Out=>IR_MEM.In                                   Premise(F59)
	S76= IR_DMMU2.Out=>IR_WB.In                                 Premise(F60)
	S77= IR_MEM.Out=>IR_WB.In                                   Premise(F61)
	S78= MDU.lo=>Lo.In                                          Premise(F62)
	S79= A_EX.Out=>MDU.A                                        Premise(F63)
	S80= B_EX.Out=>MDU.B                                        Premise(F64)
	S81= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F65)
	S82= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F66)
	S83= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F67)
	S84= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F68)
	S85= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F69)
	S86= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F70)
	S87= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F71)
	S88= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F72)
	S89= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F73)
	S90= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F74)
	S91= IR_EX.Out31_26=>CU_EX.Op                               Premise(F75)
	S92= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F76)
	S93= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F77)
	S94= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F78)
	S95= IR_ID.Out31_26=>CU_ID.Op                               Premise(F79)
	S96= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F80)
	S97= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F81)
	S98= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F82)
	S99= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F83)
	S100= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F84)
	S101= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F85)
	S102= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F86)
	S103= IR_WB.Out31_26=>CU_WB.Op                              Premise(F87)
	S104= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F88)
	S105= CtrlA_EX=0                                            Premise(F89)
	S106= CtrlA_MEM=0                                           Premise(F90)
	S107= CtrlA_WB=0                                            Premise(F91)
	S108= CtrlB_EX=0                                            Premise(F92)
	S109= CtrlB_MEM=0                                           Premise(F93)
	S110= CtrlB_WB=0                                            Premise(F94)
	S111= CtrlICache=0                                          Premise(F95)
	S112= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S3,S111)
	S113= CtrlIMMU=0                                            Premise(F96)
	S114= CtrlIR_DMMU1=0                                        Premise(F97)
	S115= CtrlIR_DMMU2=0                                        Premise(F98)
	S116= CtrlIR_EX=0                                           Premise(F99)
	S117= CtrlIR_ID=1                                           Premise(F100)
	S118= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Write(S72,S117)
	S119= CtrlIR_IMMU=0                                         Premise(F101)
	S120= CtrlIR_MEM=0                                          Premise(F102)
	S121= CtrlIR_WB=0                                           Premise(F103)
	S122= CtrlGPR=0                                             Premise(F104)
	S123= CtrlHi=0                                              Premise(F105)
	S124= CtrlIAddrReg=0                                        Premise(F106)
	S125= CtrlPC=0                                              Premise(F107)
	S126= CtrlPCInc=1                                           Premise(F108)
	S127= PC[Out]=addr+4                                        PC-Inc(S1,S125,S126)
	S128= PC[CIA]=addr                                          PC-Inc(S1,S125,S126)
	S129= CtrlIMem=0                                            Premise(F109)
	S130= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S2,S129)
	S131= CtrlICacheReg=0                                       Premise(F110)
	S132= CtrlASIDIn=0                                          Premise(F111)
	S133= CtrlCP0=0                                             Premise(F112)
	S134= CP0[ASID]=pid                                         CP0-Hold(S0,S133)
	S135= CtrlEPCIn=0                                           Premise(F113)
	S136= CtrlExCodeIn=0                                        Premise(F114)
	S137= CtrlIRMux=0                                           Premise(F115)
	S138= CtrlLo=0                                              Premise(F116)
	S139= GPR[rS]=a                                             Premise(F117)
	S140= GPR[rT]=b                                             Premise(F118)

ID	S141= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S118)
	S142= IR_ID.Out31_26=0                                      IR-Out(S118)
	S143= IR_ID.Out25_21=rS                                     IR-Out(S118)
	S144= IR_ID.Out20_16=rT                                     IR-Out(S118)
	S145= IR_ID.Out15_11=0                                      IR-Out(S118)
	S146= IR_ID.Out10_6=0                                       IR-Out(S118)
	S147= IR_ID.Out5_0=24                                       IR-Out(S118)
	S148= PC.Out=addr+4                                         PC-Out(S127)
	S149= PC.CIA=addr                                           PC-Out(S128)
	S150= PC.CIA31_28=addr[31:28]                               PC-Out(S128)
	S151= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S152= FU.OutID1=>A_EX.In                                    Premise(F232)
	S153= A_MEM.Out=>A_WB.In                                    Premise(F233)
	S154= FU.OutID2=>B_EX.In                                    Premise(F234)
	S155= B_MEM.Out=>B_WB.In                                    Premise(F235)
	S156= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F236)
	S157= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F237)
	S158= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F238)
	S159= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F239)
	S160= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F240)
	S161= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F241)
	S162= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F242)
	S163= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F243)
	S164= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F244)
	S165= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F245)
	S166= FU.Bub_ID=>CU_ID.Bub                                  Premise(F246)
	S167= FU.Halt_ID=>CU_ID.Halt                                Premise(F247)
	S168= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F248)
	S169= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F249)
	S170= FU.Bub_IF=>CU_IF.Bub                                  Premise(F250)
	S171= FU.Halt_IF=>CU_IF.Halt                                Premise(F251)
	S172= ICache.Hit=>CU_IF.ICacheHit                           Premise(F252)
	S173= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F253)
	S174= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F254)
	S175= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F255)
	S176= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F256)
	S177= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F257)
	S178= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F258)
	S179= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F259)
	S180= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F260)
	S181= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F261)
	S182= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F262)
	S183= ICache.Hit=>FU.ICacheHit                              Premise(F263)
	S184= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F264)
	S185= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F265)
	S186= IR_EX.Out=>FU.IR_EX                                   Premise(F266)
	S187= IR_ID.Out=>FU.IR_ID                                   Premise(F267)
	S188= FU.IR_ID={0,rS,rT,0,0,24}                             Path(S141,S187)
	S189= IR_MEM.Out=>FU.IR_MEM                                 Premise(F268)
	S190= IR_WB.Out=>FU.IR_WB                                   Premise(F269)
	S191= GPR.Rdata1=>FU.InID1                                  Premise(F270)
	S192= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F271)
	S193= FU.InID1_RReg=rS                                      Path(S143,S192)
	S194= GPR.Rdata2=>FU.InID2                                  Premise(F272)
	S195= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F273)
	S196= FU.InID2_RReg=rT                                      Path(S144,S195)
	S197= IR_ID.Out25_21=>GPR.RReg1                             Premise(F274)
	S198= GPR.RReg1=rS                                          Path(S143,S197)
	S199= GPR.Rdata1=a                                          GPR-Read(S198,S139)
	S200= FU.InID1=a                                            Path(S199,S191)
	S201= FU.OutID1=FU(a)                                       FU-Forward(S200)
	S202= A_EX.In=FU(a)                                         Path(S201,S152)
	S203= IR_ID.Out20_16=>GPR.RReg2                             Premise(F275)
	S204= GPR.RReg2=rT                                          Path(S144,S203)
	S205= GPR.Rdata2=b                                          GPR-Read(S204,S140)
	S206= FU.InID2=b                                            Path(S205,S194)
	S207= FU.OutID2=FU(b)                                       FU-Forward(S206)
	S208= B_EX.In=FU(b)                                         Path(S207,S154)
	S209= MDU.hi=>Hi.In                                         Premise(F276)
	S210= IMMU.Addr=>IAddrReg.In                                Premise(F277)
	S211= PC.Out=>ICache.IEA                                    Premise(F278)
	S212= ICache.IEA=addr+4                                     Path(S148,S211)
	S213= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S212)
	S214= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S213,S172)
	S215= FU.ICacheHit=ICacheHit(addr+4)                        Path(S213,S183)
	S216= ICache.Out=>ICacheReg.In                              Premise(F279)
	S217= PC.Out=>IMMU.IEA                                      Premise(F280)
	S218= IMMU.IEA=addr+4                                       Path(S148,S217)
	S219= CP0.ASID=>IMMU.PID                                    Premise(F281)
	S220= IMMU.PID=pid                                          Path(S151,S219)
	S221= IMMU.Addr={pid,addr+4}                                IMMU-Search(S220,S218)
	S222= IAddrReg.In={pid,addr+4}                              Path(S221,S210)
	S223= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S220,S218)
	S224= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S223,S173)
	S225= IR_MEM.Out=>IR_DMMU1.In                               Premise(F282)
	S226= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F283)
	S227= IR_ID.Out=>IR_EX.In                                   Premise(F284)
	S228= IR_EX.In={0,rS,rT,0,0,24}                             Path(S141,S227)
	S229= ICache.Out=>IR_ID.In                                  Premise(F285)
	S230= ICache.Out=>IR_IMMU.In                                Premise(F286)
	S231= IR_EX.Out=>IR_MEM.In                                  Premise(F287)
	S232= IR_DMMU2.Out=>IR_WB.In                                Premise(F288)
	S233= IR_MEM.Out=>IR_WB.In                                  Premise(F289)
	S234= MDU.lo=>Lo.In                                         Premise(F290)
	S235= A_EX.Out=>MDU.A                                       Premise(F291)
	S236= B_EX.Out=>MDU.B                                       Premise(F292)
	S237= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F293)
	S238= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F294)
	S239= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F295)
	S240= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F296)
	S241= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F297)
	S242= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F298)
	S243= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F299)
	S244= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F300)
	S245= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F301)
	S246= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F302)
	S247= IR_EX.Out31_26=>CU_EX.Op                              Premise(F303)
	S248= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F304)
	S249= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F305)
	S250= CU_ID.IRFunc1=rT                                      Path(S144,S249)
	S251= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F306)
	S252= CU_ID.IRFunc2=rS                                      Path(S143,S251)
	S253= IR_ID.Out31_26=>CU_ID.Op                              Premise(F307)
	S254= CU_ID.Op=0                                            Path(S142,S253)
	S255= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F308)
	S256= CU_ID.IRFunc=24                                       Path(S147,S255)
	S257= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F309)
	S258= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F310)
	S259= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F311)
	S260= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F312)
	S261= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F313)
	S262= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F314)
	S263= IR_WB.Out31_26=>CU_WB.Op                              Premise(F315)
	S264= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F316)
	S265= CtrlA_EX=1                                            Premise(F317)
	S266= [A_EX]=FU(a)                                          A_EX-Write(S202,S265)
	S267= CtrlA_MEM=0                                           Premise(F318)
	S268= CtrlA_WB=0                                            Premise(F319)
	S269= CtrlB_EX=1                                            Premise(F320)
	S270= [B_EX]=FU(b)                                          B_EX-Write(S208,S269)
	S271= CtrlB_MEM=0                                           Premise(F321)
	S272= CtrlB_WB=0                                            Premise(F322)
	S273= CtrlICache=0                                          Premise(F323)
	S274= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S112,S273)
	S275= CtrlIMMU=0                                            Premise(F324)
	S276= CtrlIR_DMMU1=0                                        Premise(F325)
	S277= CtrlIR_DMMU2=0                                        Premise(F326)
	S278= CtrlIR_EX=1                                           Premise(F327)
	S279= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Write(S228,S278)
	S280= CtrlIR_ID=0                                           Premise(F328)
	S281= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S118,S280)
	S282= CtrlIR_IMMU=0                                         Premise(F329)
	S283= CtrlIR_MEM=0                                          Premise(F330)
	S284= CtrlIR_WB=0                                           Premise(F331)
	S285= CtrlGPR=0                                             Premise(F332)
	S286= GPR[rS]=a                                             GPR-Hold(S139,S285)
	S287= GPR[rT]=b                                             GPR-Hold(S140,S285)
	S288= CtrlHi=0                                              Premise(F333)
	S289= CtrlIAddrReg=0                                        Premise(F334)
	S290= CtrlPC=0                                              Premise(F335)
	S291= CtrlPCInc=0                                           Premise(F336)
	S292= PC[CIA]=addr                                          PC-Hold(S128,S291)
	S293= PC[Out]=addr+4                                        PC-Hold(S127,S290,S291)
	S294= CtrlIMem=0                                            Premise(F337)
	S295= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S130,S294)
	S296= CtrlICacheReg=0                                       Premise(F338)
	S297= CtrlASIDIn=0                                          Premise(F339)
	S298= CtrlCP0=0                                             Premise(F340)
	S299= CP0[ASID]=pid                                         CP0-Hold(S134,S298)
	S300= CtrlEPCIn=0                                           Premise(F341)
	S301= CtrlExCodeIn=0                                        Premise(F342)
	S302= CtrlIRMux=0                                           Premise(F343)
	S303= CtrlLo=0                                              Premise(F344)

EX	S304= A_EX.Out=FU(a)                                        A_EX-Out(S266)
	S305= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S266)
	S306= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S266)
	S307= B_EX.Out=FU(b)                                        B_EX-Out(S270)
	S308= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S270)
	S309= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S270)
	S310= IR_EX.Out={0,rS,rT,0,0,24}                            IR_EX-Out(S279)
	S311= IR_EX.Out31_26=0                                      IR_EX-Out(S279)
	S312= IR_EX.Out25_21=rS                                     IR_EX-Out(S279)
	S313= IR_EX.Out20_16=rT                                     IR_EX-Out(S279)
	S314= IR_EX.Out15_11=0                                      IR_EX-Out(S279)
	S315= IR_EX.Out10_6=0                                       IR_EX-Out(S279)
	S316= IR_EX.Out5_0=24                                       IR_EX-Out(S279)
	S317= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S281)
	S318= IR_ID.Out31_26=0                                      IR-Out(S281)
	S319= IR_ID.Out25_21=rS                                     IR-Out(S281)
	S320= IR_ID.Out20_16=rT                                     IR-Out(S281)
	S321= IR_ID.Out15_11=0                                      IR-Out(S281)
	S322= IR_ID.Out10_6=0                                       IR-Out(S281)
	S323= IR_ID.Out5_0=24                                       IR-Out(S281)
	S324= PC.CIA=addr                                           PC-Out(S292)
	S325= PC.CIA31_28=addr[31:28]                               PC-Out(S292)
	S326= PC.Out=addr+4                                         PC-Out(S293)
	S327= CP0.ASID=pid                                          CP0-Read-ASID(S299)
	S328= FU.OutID1=>A_EX.In                                    Premise(F345)
	S329= A_MEM.Out=>A_WB.In                                    Premise(F346)
	S330= FU.OutID2=>B_EX.In                                    Premise(F347)
	S331= B_MEM.Out=>B_WB.In                                    Premise(F348)
	S332= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F349)
	S333= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F350)
	S334= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F351)
	S335= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F352)
	S336= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F353)
	S337= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F354)
	S338= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F355)
	S339= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F356)
	S340= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F357)
	S341= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F358)
	S342= FU.Bub_ID=>CU_ID.Bub                                  Premise(F359)
	S343= FU.Halt_ID=>CU_ID.Halt                                Premise(F360)
	S344= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F361)
	S345= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F362)
	S346= FU.Bub_IF=>CU_IF.Bub                                  Premise(F363)
	S347= FU.Halt_IF=>CU_IF.Halt                                Premise(F364)
	S348= ICache.Hit=>CU_IF.ICacheHit                           Premise(F365)
	S349= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F366)
	S350= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F367)
	S351= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F368)
	S352= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F369)
	S353= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F370)
	S354= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F371)
	S355= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F372)
	S356= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F373)
	S357= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F374)
	S358= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F375)
	S359= ICache.Hit=>FU.ICacheHit                              Premise(F376)
	S360= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F377)
	S361= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F378)
	S362= IR_EX.Out=>FU.IR_EX                                   Premise(F379)
	S363= FU.IR_EX={0,rS,rT,0,0,24}                             Path(S310,S362)
	S364= IR_ID.Out=>FU.IR_ID                                   Premise(F380)
	S365= FU.IR_ID={0,rS,rT,0,0,24}                             Path(S317,S364)
	S366= IR_MEM.Out=>FU.IR_MEM                                 Premise(F381)
	S367= IR_WB.Out=>FU.IR_WB                                   Premise(F382)
	S368= FU.InEX_WReg=5'b00000                                 Premise(F383)
	S369= GPR.Rdata1=>FU.InID1                                  Premise(F384)
	S370= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F385)
	S371= FU.InID1_RReg=rS                                      Path(S319,S370)
	S372= GPR.Rdata2=>FU.InID2                                  Premise(F386)
	S373= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F387)
	S374= FU.InID2_RReg=rT                                      Path(S320,S373)
	S375= IR_ID.Out25_21=>GPR.RReg1                             Premise(F388)
	S376= GPR.RReg1=rS                                          Path(S319,S375)
	S377= GPR.Rdata1=a                                          GPR-Read(S376,S286)
	S378= FU.InID1=a                                            Path(S377,S369)
	S379= FU.OutID1=FU(a)                                       FU-Forward(S378)
	S380= A_EX.In=FU(a)                                         Path(S379,S328)
	S381= IR_ID.Out20_16=>GPR.RReg2                             Premise(F389)
	S382= GPR.RReg2=rT                                          Path(S320,S381)
	S383= GPR.Rdata2=b                                          GPR-Read(S382,S287)
	S384= FU.InID2=b                                            Path(S383,S372)
	S385= FU.OutID2=FU(b)                                       FU-Forward(S384)
	S386= B_EX.In=FU(b)                                         Path(S385,S330)
	S387= MDU.hi=>Hi.In                                         Premise(F390)
	S388= IMMU.Addr=>IAddrReg.In                                Premise(F391)
	S389= PC.Out=>ICache.IEA                                    Premise(F392)
	S390= ICache.IEA=addr+4                                     Path(S326,S389)
	S391= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S390)
	S392= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S391,S348)
	S393= FU.ICacheHit=ICacheHit(addr+4)                        Path(S391,S359)
	S394= ICache.Out=>ICacheReg.In                              Premise(F393)
	S395= PC.Out=>IMMU.IEA                                      Premise(F394)
	S396= IMMU.IEA=addr+4                                       Path(S326,S395)
	S397= CP0.ASID=>IMMU.PID                                    Premise(F395)
	S398= IMMU.PID=pid                                          Path(S327,S397)
	S399= IMMU.Addr={pid,addr+4}                                IMMU-Search(S398,S396)
	S400= IAddrReg.In={pid,addr+4}                              Path(S399,S388)
	S401= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S398,S396)
	S402= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S401,S349)
	S403= IR_MEM.Out=>IR_DMMU1.In                               Premise(F396)
	S404= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F397)
	S405= IR_ID.Out=>IR_EX.In                                   Premise(F398)
	S406= IR_EX.In={0,rS,rT,0,0,24}                             Path(S317,S405)
	S407= ICache.Out=>IR_ID.In                                  Premise(F399)
	S408= ICache.Out=>IR_IMMU.In                                Premise(F400)
	S409= IR_EX.Out=>IR_MEM.In                                  Premise(F401)
	S410= IR_MEM.In={0,rS,rT,0,0,24}                            Path(S310,S409)
	S411= IR_DMMU2.Out=>IR_WB.In                                Premise(F402)
	S412= IR_MEM.Out=>IR_WB.In                                  Premise(F403)
	S413= MDU.lo=>Lo.In                                         Premise(F404)
	S414= A_EX.Out=>MDU.A                                       Premise(F405)
	S415= MDU.A=FU(a)                                           Path(S304,S414)
	S416= B_EX.Out=>MDU.B                                       Premise(F406)
	S417= MDU.B=FU(b)                                           Path(S307,S416)
	S418= MDU.Func=6'b000001                                    Premise(F407)
	S419= MDU.lo=(FU(a)×FU(b))[31:0]                            MDU(S415,S417)
	S420= Lo.In=(FU(a)×FU(b))[31:0]                             Path(S419,S413)
	S421= MDU.hi=(FU(a)×FU(b))[63:32]                           MDU(S415,S417)
	S422= Hi.In=(FU(a)×FU(b))[63:32]                            Path(S421,S387)
	S423= MDU.CMP=Compare0(FU(a)×FU(b))                         MDU(S415,S417)
	S424= MDU.OV=OverFlow(FU(a)×FU(b))                          MDU(S415,S417)
	S425= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F408)
	S426= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F409)
	S427= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F410)
	S428= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F411)
	S429= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F412)
	S430= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F413)
	S431= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F414)
	S432= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F415)
	S433= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F416)
	S434= CU_EX.IRFunc1=rT                                      Path(S313,S433)
	S435= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F417)
	S436= CU_EX.IRFunc2=rS                                      Path(S312,S435)
	S437= IR_EX.Out31_26=>CU_EX.Op                              Premise(F418)
	S438= CU_EX.Op=0                                            Path(S311,S437)
	S439= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F419)
	S440= CU_EX.IRFunc=24                                       Path(S316,S439)
	S441= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F420)
	S442= CU_ID.IRFunc1=rT                                      Path(S320,S441)
	S443= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F421)
	S444= CU_ID.IRFunc2=rS                                      Path(S319,S443)
	S445= IR_ID.Out31_26=>CU_ID.Op                              Premise(F422)
	S446= CU_ID.Op=0                                            Path(S318,S445)
	S447= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F423)
	S448= CU_ID.IRFunc=24                                       Path(S323,S447)
	S449= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F424)
	S450= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F425)
	S451= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F426)
	S452= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F427)
	S453= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F428)
	S454= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F429)
	S455= IR_WB.Out31_26=>CU_WB.Op                              Premise(F430)
	S456= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F431)
	S457= CtrlA_EX=0                                            Premise(F432)
	S458= [A_EX]=FU(a)                                          A_EX-Hold(S266,S457)
	S459= CtrlA_MEM=0                                           Premise(F433)
	S460= CtrlA_WB=0                                            Premise(F434)
	S461= CtrlB_EX=0                                            Premise(F435)
	S462= [B_EX]=FU(b)                                          B_EX-Hold(S270,S461)
	S463= CtrlB_MEM=0                                           Premise(F436)
	S464= CtrlB_WB=0                                            Premise(F437)
	S465= CtrlICache=0                                          Premise(F438)
	S466= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S274,S465)
	S467= CtrlIMMU=0                                            Premise(F439)
	S468= CtrlIR_DMMU1=0                                        Premise(F440)
	S469= CtrlIR_DMMU2=0                                        Premise(F441)
	S470= CtrlIR_EX=0                                           Premise(F442)
	S471= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S279,S470)
	S472= CtrlIR_ID=0                                           Premise(F443)
	S473= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S281,S472)
	S474= CtrlIR_IMMU=0                                         Premise(F444)
	S475= CtrlIR_MEM=1                                          Premise(F445)
	S476= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Write(S410,S475)
	S477= CtrlIR_WB=0                                           Premise(F446)
	S478= CtrlGPR=0                                             Premise(F447)
	S479= GPR[rS]=a                                             GPR-Hold(S286,S478)
	S480= GPR[rT]=b                                             GPR-Hold(S287,S478)
	S481= CtrlHi=1                                              Premise(F448)
	S482= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Write(S422,S481)
	S483= CtrlIAddrReg=0                                        Premise(F449)
	S484= CtrlPC=0                                              Premise(F450)
	S485= CtrlPCInc=0                                           Premise(F451)
	S486= PC[CIA]=addr                                          PC-Hold(S292,S485)
	S487= PC[Out]=addr+4                                        PC-Hold(S293,S484,S485)
	S488= CtrlIMem=0                                            Premise(F452)
	S489= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S295,S488)
	S490= CtrlICacheReg=0                                       Premise(F453)
	S491= CtrlASIDIn=0                                          Premise(F454)
	S492= CtrlCP0=0                                             Premise(F455)
	S493= CP0[ASID]=pid                                         CP0-Hold(S299,S492)
	S494= CtrlEPCIn=0                                           Premise(F456)
	S495= CtrlExCodeIn=0                                        Premise(F457)
	S496= CtrlIRMux=0                                           Premise(F458)
	S497= CtrlLo=1                                              Premise(F459)
	S498= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Write(S420,S497)

MEM	S499= A_EX.Out=FU(a)                                        A_EX-Out(S458)
	S500= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S458)
	S501= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S458)
	S502= B_EX.Out=FU(b)                                        B_EX-Out(S462)
	S503= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S462)
	S504= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S462)
	S505= IR_EX.Out={0,rS,rT,0,0,24}                            IR_EX-Out(S471)
	S506= IR_EX.Out31_26=0                                      IR_EX-Out(S471)
	S507= IR_EX.Out25_21=rS                                     IR_EX-Out(S471)
	S508= IR_EX.Out20_16=rT                                     IR_EX-Out(S471)
	S509= IR_EX.Out15_11=0                                      IR_EX-Out(S471)
	S510= IR_EX.Out10_6=0                                       IR_EX-Out(S471)
	S511= IR_EX.Out5_0=24                                       IR_EX-Out(S471)
	S512= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S473)
	S513= IR_ID.Out31_26=0                                      IR-Out(S473)
	S514= IR_ID.Out25_21=rS                                     IR-Out(S473)
	S515= IR_ID.Out20_16=rT                                     IR-Out(S473)
	S516= IR_ID.Out15_11=0                                      IR-Out(S473)
	S517= IR_ID.Out10_6=0                                       IR-Out(S473)
	S518= IR_ID.Out5_0=24                                       IR-Out(S473)
	S519= IR_MEM.Out={0,rS,rT,0,0,24}                           IR_MEM-Out(S476)
	S520= IR_MEM.Out31_26=0                                     IR_MEM-Out(S476)
	S521= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S476)
	S522= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S476)
	S523= IR_MEM.Out15_11=0                                     IR_MEM-Out(S476)
	S524= IR_MEM.Out10_6=0                                      IR_MEM-Out(S476)
	S525= IR_MEM.Out5_0=24                                      IR_MEM-Out(S476)
	S526= Hi.Out=(FU(a)×FU(b))[63:32]                           Hi-Out(S482)
	S527= Hi.Out1_0={(FU(a)×FU(b))[63:32]}[1:0]                 Hi-Out(S482)
	S528= Hi.Out4_0={(FU(a)×FU(b))[63:32]}[4:0]                 Hi-Out(S482)
	S529= PC.CIA=addr                                           PC-Out(S486)
	S530= PC.CIA31_28=addr[31:28]                               PC-Out(S486)
	S531= PC.Out=addr+4                                         PC-Out(S487)
	S532= CP0.ASID=pid                                          CP0-Read-ASID(S493)
	S533= Lo.Out=(FU(a)×FU(b))[31:0]                            Lo-Out(S498)
	S534= Lo.Out1_0={(FU(a)×FU(b))[31:0]}[1:0]                  Lo-Out(S498)
	S535= Lo.Out4_0={(FU(a)×FU(b))[31:0]}[4:0]                  Lo-Out(S498)
	S536= FU.OutID1=>A_EX.In                                    Premise(F460)
	S537= A_MEM.Out=>A_WB.In                                    Premise(F461)
	S538= FU.OutID2=>B_EX.In                                    Premise(F462)
	S539= B_MEM.Out=>B_WB.In                                    Premise(F463)
	S540= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F464)
	S541= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F465)
	S542= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F466)
	S543= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F467)
	S544= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F468)
	S545= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F469)
	S546= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F470)
	S547= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F471)
	S548= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F472)
	S549= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F473)
	S550= FU.Bub_ID=>CU_ID.Bub                                  Premise(F474)
	S551= FU.Halt_ID=>CU_ID.Halt                                Premise(F475)
	S552= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F476)
	S553= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F477)
	S554= FU.Bub_IF=>CU_IF.Bub                                  Premise(F478)
	S555= FU.Halt_IF=>CU_IF.Halt                                Premise(F479)
	S556= ICache.Hit=>CU_IF.ICacheHit                           Premise(F480)
	S557= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F481)
	S558= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F482)
	S559= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F483)
	S560= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F484)
	S561= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F485)
	S562= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F486)
	S563= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F487)
	S564= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F488)
	S565= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F489)
	S566= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F490)
	S567= ICache.Hit=>FU.ICacheHit                              Premise(F491)
	S568= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F492)
	S569= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F493)
	S570= IR_EX.Out=>FU.IR_EX                                   Premise(F494)
	S571= FU.IR_EX={0,rS,rT,0,0,24}                             Path(S505,S570)
	S572= IR_ID.Out=>FU.IR_ID                                   Premise(F495)
	S573= FU.IR_ID={0,rS,rT,0,0,24}                             Path(S512,S572)
	S574= IR_MEM.Out=>FU.IR_MEM                                 Premise(F496)
	S575= FU.IR_MEM={0,rS,rT,0,0,24}                            Path(S519,S574)
	S576= IR_WB.Out=>FU.IR_WB                                   Premise(F497)
	S577= GPR.Rdata1=>FU.InID1                                  Premise(F498)
	S578= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F499)
	S579= FU.InID1_RReg=rS                                      Path(S514,S578)
	S580= GPR.Rdata2=>FU.InID2                                  Premise(F500)
	S581= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F501)
	S582= FU.InID2_RReg=rT                                      Path(S515,S581)
	S583= FU.InMEM_WReg=5'b00000                                Premise(F502)
	S584= IR_ID.Out25_21=>GPR.RReg1                             Premise(F503)
	S585= GPR.RReg1=rS                                          Path(S514,S584)
	S586= GPR.Rdata1=a                                          GPR-Read(S585,S479)
	S587= FU.InID1=a                                            Path(S586,S577)
	S588= FU.OutID1=FU(a)                                       FU-Forward(S587)
	S589= A_EX.In=FU(a)                                         Path(S588,S536)
	S590= IR_ID.Out20_16=>GPR.RReg2                             Premise(F504)
	S591= GPR.RReg2=rT                                          Path(S515,S590)
	S592= GPR.Rdata2=b                                          GPR-Read(S591,S480)
	S593= FU.InID2=b                                            Path(S592,S580)
	S594= FU.OutID2=FU(b)                                       FU-Forward(S593)
	S595= B_EX.In=FU(b)                                         Path(S594,S538)
	S596= MDU.hi=>Hi.In                                         Premise(F505)
	S597= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S598= PC.Out=>ICache.IEA                                    Premise(F507)
	S599= ICache.IEA=addr+4                                     Path(S531,S598)
	S600= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S599)
	S601= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S600,S556)
	S602= FU.ICacheHit=ICacheHit(addr+4)                        Path(S600,S567)
	S603= ICache.Out=>ICacheReg.In                              Premise(F508)
	S604= PC.Out=>IMMU.IEA                                      Premise(F509)
	S605= IMMU.IEA=addr+4                                       Path(S531,S604)
	S606= CP0.ASID=>IMMU.PID                                    Premise(F510)
	S607= IMMU.PID=pid                                          Path(S532,S606)
	S608= IMMU.Addr={pid,addr+4}                                IMMU-Search(S607,S605)
	S609= IAddrReg.In={pid,addr+4}                              Path(S608,S597)
	S610= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S607,S605)
	S611= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S610,S557)
	S612= IR_MEM.Out=>IR_DMMU1.In                               Premise(F511)
	S613= IR_DMMU1.In={0,rS,rT,0,0,24}                          Path(S519,S612)
	S614= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F512)
	S615= IR_ID.Out=>IR_EX.In                                   Premise(F513)
	S616= IR_EX.In={0,rS,rT,0,0,24}                             Path(S512,S615)
	S617= ICache.Out=>IR_ID.In                                  Premise(F514)
	S618= ICache.Out=>IR_IMMU.In                                Premise(F515)
	S619= IR_EX.Out=>IR_MEM.In                                  Premise(F516)
	S620= IR_MEM.In={0,rS,rT,0,0,24}                            Path(S505,S619)
	S621= IR_DMMU2.Out=>IR_WB.In                                Premise(F517)
	S622= IR_MEM.Out=>IR_WB.In                                  Premise(F518)
	S623= IR_WB.In={0,rS,rT,0,0,24}                             Path(S519,S622)
	S624= MDU.lo=>Lo.In                                         Premise(F519)
	S625= A_EX.Out=>MDU.A                                       Premise(F520)
	S626= MDU.A=FU(a)                                           Path(S499,S625)
	S627= B_EX.Out=>MDU.B                                       Premise(F521)
	S628= MDU.B=FU(b)                                           Path(S502,S627)
	S629= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F522)
	S630= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F523)
	S631= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F524)
	S632= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F525)
	S633= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F526)
	S634= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F527)
	S635= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F528)
	S636= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F529)
	S637= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F530)
	S638= CU_EX.IRFunc1=rT                                      Path(S508,S637)
	S639= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F531)
	S640= CU_EX.IRFunc2=rS                                      Path(S507,S639)
	S641= IR_EX.Out31_26=>CU_EX.Op                              Premise(F532)
	S642= CU_EX.Op=0                                            Path(S506,S641)
	S643= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F533)
	S644= CU_EX.IRFunc=24                                       Path(S511,S643)
	S645= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F534)
	S646= CU_ID.IRFunc1=rT                                      Path(S515,S645)
	S647= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F535)
	S648= CU_ID.IRFunc2=rS                                      Path(S514,S647)
	S649= IR_ID.Out31_26=>CU_ID.Op                              Premise(F536)
	S650= CU_ID.Op=0                                            Path(S513,S649)
	S651= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F537)
	S652= CU_ID.IRFunc=24                                       Path(S518,S651)
	S653= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F538)
	S654= CU_MEM.IRFunc1=rT                                     Path(S522,S653)
	S655= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F539)
	S656= CU_MEM.IRFunc2=rS                                     Path(S521,S655)
	S657= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F540)
	S658= CU_MEM.Op=0                                           Path(S520,S657)
	S659= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F541)
	S660= CU_MEM.IRFunc=24                                      Path(S525,S659)
	S661= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F542)
	S662= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F543)
	S663= IR_WB.Out31_26=>CU_WB.Op                              Premise(F544)
	S664= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F545)
	S665= CtrlA_EX=0                                            Premise(F546)
	S666= [A_EX]=FU(a)                                          A_EX-Hold(S458,S665)
	S667= CtrlA_MEM=0                                           Premise(F547)
	S668= CtrlA_WB=1                                            Premise(F548)
	S669= CtrlB_EX=0                                            Premise(F549)
	S670= [B_EX]=FU(b)                                          B_EX-Hold(S462,S669)
	S671= CtrlB_MEM=0                                           Premise(F550)
	S672= CtrlB_WB=1                                            Premise(F551)
	S673= CtrlICache=0                                          Premise(F552)
	S674= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S466,S673)
	S675= CtrlIMMU=0                                            Premise(F553)
	S676= CtrlIR_DMMU1=1                                        Premise(F554)
	S677= [IR_DMMU1]={0,rS,rT,0,0,24}                           IR_DMMU1-Write(S613,S676)
	S678= CtrlIR_DMMU2=0                                        Premise(F555)
	S679= CtrlIR_EX=0                                           Premise(F556)
	S680= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S471,S679)
	S681= CtrlIR_ID=0                                           Premise(F557)
	S682= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S473,S681)
	S683= CtrlIR_IMMU=0                                         Premise(F558)
	S684= CtrlIR_MEM=0                                          Premise(F559)
	S685= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Hold(S476,S684)
	S686= CtrlIR_WB=1                                           Premise(F560)
	S687= [IR_WB]={0,rS,rT,0,0,24}                              IR_WB-Write(S623,S686)
	S688= CtrlGPR=0                                             Premise(F561)
	S689= GPR[rS]=a                                             GPR-Hold(S479,S688)
	S690= GPR[rT]=b                                             GPR-Hold(S480,S688)
	S691= CtrlHi=0                                              Premise(F562)
	S692= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Hold(S482,S691)
	S693= CtrlIAddrReg=0                                        Premise(F563)
	S694= CtrlPC=0                                              Premise(F564)
	S695= CtrlPCInc=0                                           Premise(F565)
	S696= PC[CIA]=addr                                          PC-Hold(S486,S695)
	S697= PC[Out]=addr+4                                        PC-Hold(S487,S694,S695)
	S698= CtrlIMem=0                                            Premise(F566)
	S699= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S489,S698)
	S700= CtrlICacheReg=0                                       Premise(F567)
	S701= CtrlASIDIn=0                                          Premise(F568)
	S702= CtrlCP0=0                                             Premise(F569)
	S703= CP0[ASID]=pid                                         CP0-Hold(S493,S702)
	S704= CtrlEPCIn=0                                           Premise(F570)
	S705= CtrlExCodeIn=0                                        Premise(F571)
	S706= CtrlIRMux=0                                           Premise(F572)
	S707= CtrlLo=0                                              Premise(F573)
	S708= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S498,S707)

WB	S709= A_EX.Out=FU(a)                                        A_EX-Out(S666)
	S710= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S666)
	S711= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S666)
	S712= B_EX.Out=FU(b)                                        B_EX-Out(S670)
	S713= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S670)
	S714= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S670)
	S715= IR_DMMU1.Out={0,rS,rT,0,0,24}                         IR_DMMU1-Out(S677)
	S716= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S677)
	S717= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S677)
	S718= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S677)
	S719= IR_DMMU1.Out15_11=0                                   IR_DMMU1-Out(S677)
	S720= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S677)
	S721= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S677)
	S722= IR_EX.Out={0,rS,rT,0,0,24}                            IR_EX-Out(S680)
	S723= IR_EX.Out31_26=0                                      IR_EX-Out(S680)
	S724= IR_EX.Out25_21=rS                                     IR_EX-Out(S680)
	S725= IR_EX.Out20_16=rT                                     IR_EX-Out(S680)
	S726= IR_EX.Out15_11=0                                      IR_EX-Out(S680)
	S727= IR_EX.Out10_6=0                                       IR_EX-Out(S680)
	S728= IR_EX.Out5_0=24                                       IR_EX-Out(S680)
	S729= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S682)
	S730= IR_ID.Out31_26=0                                      IR-Out(S682)
	S731= IR_ID.Out25_21=rS                                     IR-Out(S682)
	S732= IR_ID.Out20_16=rT                                     IR-Out(S682)
	S733= IR_ID.Out15_11=0                                      IR-Out(S682)
	S734= IR_ID.Out10_6=0                                       IR-Out(S682)
	S735= IR_ID.Out5_0=24                                       IR-Out(S682)
	S736= IR_MEM.Out={0,rS,rT,0,0,24}                           IR_MEM-Out(S685)
	S737= IR_MEM.Out31_26=0                                     IR_MEM-Out(S685)
	S738= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S685)
	S739= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S685)
	S740= IR_MEM.Out15_11=0                                     IR_MEM-Out(S685)
	S741= IR_MEM.Out10_6=0                                      IR_MEM-Out(S685)
	S742= IR_MEM.Out5_0=24                                      IR_MEM-Out(S685)
	S743= IR_WB.Out={0,rS,rT,0,0,24}                            IR-Out(S687)
	S744= IR_WB.Out31_26=0                                      IR-Out(S687)
	S745= IR_WB.Out25_21=rS                                     IR-Out(S687)
	S746= IR_WB.Out20_16=rT                                     IR-Out(S687)
	S747= IR_WB.Out15_11=0                                      IR-Out(S687)
	S748= IR_WB.Out10_6=0                                       IR-Out(S687)
	S749= IR_WB.Out5_0=24                                       IR-Out(S687)
	S750= Hi.Out=(FU(a)×FU(b))[63:32]                           Hi-Out(S692)
	S751= Hi.Out1_0={(FU(a)×FU(b))[63:32]}[1:0]                 Hi-Out(S692)
	S752= Hi.Out4_0={(FU(a)×FU(b))[63:32]}[4:0]                 Hi-Out(S692)
	S753= PC.CIA=addr                                           PC-Out(S696)
	S754= PC.CIA31_28=addr[31:28]                               PC-Out(S696)
	S755= PC.Out=addr+4                                         PC-Out(S697)
	S756= CP0.ASID=pid                                          CP0-Read-ASID(S703)
	S757= Lo.Out=(FU(a)×FU(b))[31:0]                            Lo-Out(S708)
	S758= Lo.Out1_0={(FU(a)×FU(b))[31:0]}[1:0]                  Lo-Out(S708)
	S759= Lo.Out4_0={(FU(a)×FU(b))[31:0]}[4:0]                  Lo-Out(S708)
	S760= FU.OutID1=>A_EX.In                                    Premise(F802)
	S761= A_MEM.Out=>A_WB.In                                    Premise(F803)
	S762= FU.OutID2=>B_EX.In                                    Premise(F804)
	S763= B_MEM.Out=>B_WB.In                                    Premise(F805)
	S764= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F806)
	S765= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F807)
	S766= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F808)
	S767= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F809)
	S768= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F810)
	S769= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F811)
	S770= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F812)
	S771= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F813)
	S772= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F814)
	S773= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F815)
	S774= FU.Bub_ID=>CU_ID.Bub                                  Premise(F816)
	S775= FU.Halt_ID=>CU_ID.Halt                                Premise(F817)
	S776= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F818)
	S777= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F819)
	S778= FU.Bub_IF=>CU_IF.Bub                                  Premise(F820)
	S779= FU.Halt_IF=>CU_IF.Halt                                Premise(F821)
	S780= ICache.Hit=>CU_IF.ICacheHit                           Premise(F822)
	S781= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F823)
	S782= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F824)
	S783= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F825)
	S784= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F826)
	S785= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F827)
	S786= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F828)
	S787= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F829)
	S788= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F830)
	S789= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F831)
	S790= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F832)
	S791= ICache.Hit=>FU.ICacheHit                              Premise(F833)
	S792= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F834)
	S793= FU.IR_DMMU1={0,rS,rT,0,0,24}                          Path(S715,S792)
	S794= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F835)
	S795= IR_EX.Out=>FU.IR_EX                                   Premise(F836)
	S796= FU.IR_EX={0,rS,rT,0,0,24}                             Path(S722,S795)
	S797= IR_ID.Out=>FU.IR_ID                                   Premise(F837)
	S798= FU.IR_ID={0,rS,rT,0,0,24}                             Path(S729,S797)
	S799= IR_MEM.Out=>FU.IR_MEM                                 Premise(F838)
	S800= FU.IR_MEM={0,rS,rT,0,0,24}                            Path(S736,S799)
	S801= IR_WB.Out=>FU.IR_WB                                   Premise(F839)
	S802= FU.IR_WB={0,rS,rT,0,0,24}                             Path(S743,S801)
	S803= GPR.Rdata1=>FU.InID1                                  Premise(F840)
	S804= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F841)
	S805= FU.InID1_RReg=rS                                      Path(S731,S804)
	S806= GPR.Rdata2=>FU.InID2                                  Premise(F842)
	S807= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F843)
	S808= FU.InID2_RReg=rT                                      Path(S732,S807)
	S809= FU.InWB_WReg=5'b00000                                 Premise(F844)
	S810= IR_ID.Out25_21=>GPR.RReg1                             Premise(F845)
	S811= GPR.RReg1=rS                                          Path(S731,S810)
	S812= GPR.Rdata1=a                                          GPR-Read(S811,S689)
	S813= FU.InID1=a                                            Path(S812,S803)
	S814= FU.OutID1=FU(a)                                       FU-Forward(S813)
	S815= A_EX.In=FU(a)                                         Path(S814,S760)
	S816= IR_ID.Out20_16=>GPR.RReg2                             Premise(F846)
	S817= GPR.RReg2=rT                                          Path(S732,S816)
	S818= GPR.Rdata2=b                                          GPR-Read(S817,S690)
	S819= FU.InID2=b                                            Path(S818,S806)
	S820= FU.OutID2=FU(b)                                       FU-Forward(S819)
	S821= B_EX.In=FU(b)                                         Path(S820,S762)
	S822= MDU.hi=>Hi.In                                         Premise(F847)
	S823= IMMU.Addr=>IAddrReg.In                                Premise(F848)
	S824= PC.Out=>ICache.IEA                                    Premise(F849)
	S825= ICache.IEA=addr+4                                     Path(S755,S824)
	S826= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S825)
	S827= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S826,S780)
	S828= FU.ICacheHit=ICacheHit(addr+4)                        Path(S826,S791)
	S829= ICache.Out=>ICacheReg.In                              Premise(F850)
	S830= PC.Out=>IMMU.IEA                                      Premise(F851)
	S831= IMMU.IEA=addr+4                                       Path(S755,S830)
	S832= CP0.ASID=>IMMU.PID                                    Premise(F852)
	S833= IMMU.PID=pid                                          Path(S756,S832)
	S834= IMMU.Addr={pid,addr+4}                                IMMU-Search(S833,S831)
	S835= IAddrReg.In={pid,addr+4}                              Path(S834,S823)
	S836= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S833,S831)
	S837= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S836,S781)
	S838= IR_MEM.Out=>IR_DMMU1.In                               Premise(F853)
	S839= IR_DMMU1.In={0,rS,rT,0,0,24}                          Path(S736,S838)
	S840= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F854)
	S841= IR_DMMU2.In={0,rS,rT,0,0,24}                          Path(S715,S840)
	S842= IR_ID.Out=>IR_EX.In                                   Premise(F855)
	S843= IR_EX.In={0,rS,rT,0,0,24}                             Path(S729,S842)
	S844= ICache.Out=>IR_ID.In                                  Premise(F856)
	S845= ICache.Out=>IR_IMMU.In                                Premise(F857)
	S846= IR_EX.Out=>IR_MEM.In                                  Premise(F858)
	S847= IR_MEM.In={0,rS,rT,0,0,24}                            Path(S722,S846)
	S848= IR_DMMU2.Out=>IR_WB.In                                Premise(F859)
	S849= IR_MEM.Out=>IR_WB.In                                  Premise(F860)
	S850= IR_WB.In={0,rS,rT,0,0,24}                             Path(S736,S849)
	S851= MDU.lo=>Lo.In                                         Premise(F861)
	S852= A_EX.Out=>MDU.A                                       Premise(F862)
	S853= MDU.A=FU(a)                                           Path(S709,S852)
	S854= B_EX.Out=>MDU.B                                       Premise(F863)
	S855= MDU.B=FU(b)                                           Path(S712,S854)
	S856= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F864)
	S857= CU_DMMU1.IRFunc1=rT                                   Path(S718,S856)
	S858= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F865)
	S859= CU_DMMU1.IRFunc2=rS                                   Path(S717,S858)
	S860= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F866)
	S861= CU_DMMU1.Op=0                                         Path(S716,S860)
	S862= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F867)
	S863= CU_DMMU1.IRFunc=24                                    Path(S721,S862)
	S864= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F868)
	S865= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F869)
	S866= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F870)
	S867= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F871)
	S868= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F872)
	S869= CU_EX.IRFunc1=rT                                      Path(S725,S868)
	S870= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F873)
	S871= CU_EX.IRFunc2=rS                                      Path(S724,S870)
	S872= IR_EX.Out31_26=>CU_EX.Op                              Premise(F874)
	S873= CU_EX.Op=0                                            Path(S723,S872)
	S874= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F875)
	S875= CU_EX.IRFunc=24                                       Path(S728,S874)
	S876= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F876)
	S877= CU_ID.IRFunc1=rT                                      Path(S732,S876)
	S878= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F877)
	S879= CU_ID.IRFunc2=rS                                      Path(S731,S878)
	S880= IR_ID.Out31_26=>CU_ID.Op                              Premise(F878)
	S881= CU_ID.Op=0                                            Path(S730,S880)
	S882= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F879)
	S883= CU_ID.IRFunc=24                                       Path(S735,S882)
	S884= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F880)
	S885= CU_MEM.IRFunc1=rT                                     Path(S739,S884)
	S886= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F881)
	S887= CU_MEM.IRFunc2=rS                                     Path(S738,S886)
	S888= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F882)
	S889= CU_MEM.Op=0                                           Path(S737,S888)
	S890= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F883)
	S891= CU_MEM.IRFunc=24                                      Path(S742,S890)
	S892= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F884)
	S893= CU_WB.IRFunc1=rT                                      Path(S746,S892)
	S894= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F885)
	S895= CU_WB.IRFunc2=rS                                      Path(S745,S894)
	S896= IR_WB.Out31_26=>CU_WB.Op                              Premise(F886)
	S897= CU_WB.Op=0                                            Path(S744,S896)
	S898= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F887)
	S899= CU_WB.IRFunc=24                                       Path(S749,S898)
	S900= CtrlA_EX=0                                            Premise(F888)
	S901= [A_EX]=FU(a)                                          A_EX-Hold(S666,S900)
	S902= CtrlA_MEM=0                                           Premise(F889)
	S903= CtrlA_WB=0                                            Premise(F890)
	S904= CtrlB_EX=0                                            Premise(F891)
	S905= [B_EX]=FU(b)                                          B_EX-Hold(S670,S904)
	S906= CtrlB_MEM=0                                           Premise(F892)
	S907= CtrlB_WB=0                                            Premise(F893)
	S908= CtrlICache=0                                          Premise(F894)
	S909= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S674,S908)
	S910= CtrlIMMU=0                                            Premise(F895)
	S911= CtrlIR_DMMU1=0                                        Premise(F896)
	S912= [IR_DMMU1]={0,rS,rT,0,0,24}                           IR_DMMU1-Hold(S677,S911)
	S913= CtrlIR_DMMU2=0                                        Premise(F897)
	S914= CtrlIR_EX=0                                           Premise(F898)
	S915= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S680,S914)
	S916= CtrlIR_ID=0                                           Premise(F899)
	S917= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S682,S916)
	S918= CtrlIR_IMMU=0                                         Premise(F900)
	S919= CtrlIR_MEM=0                                          Premise(F901)
	S920= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Hold(S685,S919)
	S921= CtrlIR_WB=0                                           Premise(F902)
	S922= [IR_WB]={0,rS,rT,0,0,24}                              IR_WB-Hold(S687,S921)
	S923= CtrlGPR=0                                             Premise(F903)
	S924= GPR[rS]=a                                             GPR-Hold(S689,S923)
	S925= GPR[rT]=b                                             GPR-Hold(S690,S923)
	S926= CtrlHi=0                                              Premise(F904)
	S927= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Hold(S692,S926)
	S928= CtrlIAddrReg=0                                        Premise(F905)
	S929= CtrlPC=0                                              Premise(F906)
	S930= CtrlPCInc=0                                           Premise(F907)
	S931= PC[CIA]=addr                                          PC-Hold(S696,S930)
	S932= PC[Out]=addr+4                                        PC-Hold(S697,S929,S930)
	S933= CtrlIMem=0                                            Premise(F908)
	S934= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S699,S933)
	S935= CtrlICacheReg=0                                       Premise(F909)
	S936= CtrlASIDIn=0                                          Premise(F910)
	S937= CtrlCP0=0                                             Premise(F911)
	S938= CP0[ASID]=pid                                         CP0-Hold(S703,S937)
	S939= CtrlEPCIn=0                                           Premise(F912)
	S940= CtrlExCodeIn=0                                        Premise(F913)
	S941= CtrlIRMux=0                                           Premise(F914)
	S942= CtrlLo=0                                              Premise(F915)
	S943= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S708,S942)

POST	S901= [A_EX]=FU(a)                                          A_EX-Hold(S666,S900)
	S905= [B_EX]=FU(b)                                          B_EX-Hold(S670,S904)
	S909= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S674,S908)
	S912= [IR_DMMU1]={0,rS,rT,0,0,24}                           IR_DMMU1-Hold(S677,S911)
	S915= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S680,S914)
	S917= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S682,S916)
	S920= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Hold(S685,S919)
	S922= [IR_WB]={0,rS,rT,0,0,24}                              IR_WB-Hold(S687,S921)
	S924= GPR[rS]=a                                             GPR-Hold(S689,S923)
	S925= GPR[rT]=b                                             GPR-Hold(S690,S923)
	S927= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Hold(S692,S926)
	S931= PC[CIA]=addr                                          PC-Hold(S696,S930)
	S932= PC[Out]=addr+4                                        PC-Hold(S697,S929,S930)
	S934= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S699,S933)
	S938= CP0[ASID]=pid                                         CP0-Hold(S703,S937)
	S943= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S708,S942)

