ramp_12x8.v,verilog,xil_defaultlib,../../../../signal_generator_vivado.srcs/sources_1/ip/ramp_12x8/sim/ramp_12x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
