{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693780601611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693780601612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 00:36:41 2023 " "Processing started: Mon Sep 04 00:36:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693780601612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693780601612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693780601612 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693780601994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_8seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_8seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_8SEG-Behavioral " "Found design unit 1: LED_8SEG-Behavioral" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693780602409 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_8SEG " "Found entity 1: LED_8SEG" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693780602409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693780602409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_8SEG " "Elaborating entity \"LED_8SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693780602441 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse LED_8SEG.vhd(120) " "VHDL Process Statement warning at LED_8SEG.vhd(120): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693780602444 "|LED_8SEG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse LED_8SEG.vhd(123) " "VHDL Process Statement warning at LED_8SEG.vhd(123): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693780602444 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIGITindex LED_8SEG.vhd(117) " "VHDL Process Statement warning at LED_8SEG.vhd(117): inferring latch(es) for signal or variable \"DIGITindex\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693780602445 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Symbol LED_8SEG.vhd(117) " "VHDL Process Statement warning at LED_8SEG.vhd(117): inferring latch(es) for signal or variable \"Symbol\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693780602445 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[0\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[0\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780602445 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[1\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[1\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780602446 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[2\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[2\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780602446 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[3\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[3\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780602446 "|LED_8SEG"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_1 VCC " "Pin \"led_1\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|led_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_2 VCC " "Pin \"led_2\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|led_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_3 VCC " "Pin \"led_3\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|led_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_4 VCC " "Pin \"led_4\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|led_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[0\] GND " "Pin \"LEDout\[0\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[1\] VCC " "Pin \"LEDout\[1\]\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[2\] VCC " "Pin \"LEDout\[2\]\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[3\] VCC " "Pin \"LEDout\[3\]\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[4\] GND " "Pin \"LEDout\[4\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[5\] GND " "Pin \"LEDout\[5\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[6\] GND " "Pin \"LEDout\[6\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[7\] VCC " "Pin \"LEDout\[7\]\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|LEDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITindex\[1\] GND " "Pin \"DIGITindex\[1\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|DIGITindex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITindex\[2\] GND " "Pin \"DIGITindex\[2\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|DIGITindex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITindex\[3\] GND " "Pin \"DIGITindex\[3\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693780602997 "|LED_8SEG|DIGITindex[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693780602997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693780603151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693780603435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693780603435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693780603479 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693780603479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693780603479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693780603479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693780603521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 00:36:43 2023 " "Processing ended: Mon Sep 04 00:36:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693780603521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693780603521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693780603521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693780603521 ""}
