[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "we",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "re",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "read_addr",
                "range": {
                    "lsb": 0,
                    "msb": 8
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "write_addr",
                "range": {
                    "lsb": 0,
                    "msb": 8
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "din",
                "range": {
                    "lsb": 0,
                    "msb": 15
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "dout",
                "range": {
                    "lsb": 0,
                    "msb": 15
                },
                "type": "REG"
            }
        ],
        "topModule": "ram_simple_dp_synch_undefined_collision_512x16_block"
    }
]
