<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>ZV | NAND and NOR</title>
    <link href="../styles/style.css" rel="stylesheet" />
  </head>
  <body>
    <div class="header">
      <h3><a href="../index.html">HOME</a> / NAND and NOR</h3>
      <h1 class="headline">Transistor-level NAND and NOR circuits</h1>
      <h2>
        A class lab assignment for learning Cadence Virtuoso with Spectre Simulation.
      </h2>
    </div>
    <div class="description">
      <h3 class="headline">Project summary</h3>
      <p>
        This assignment included assembling and wiring the pull-up and pull-down networks of a NAND and NOR circuit with input and output pins for transient analysis.
      </p>

      <h3 class="headline">NAND results</h3>
      <img src="../img/nand.jpg" />
      <p class="caption">Transistor-level schematic of 2-input NAND circuit.</p>

      <h3 class="headline">NOR results</h3>
      <img src="../img/nor.jpg" />
      <p class="caption">Transistor-level schematic of 3-input NOR circuit.</p>

      <p>The circuit was then analyzed using Spectre simulation software within Cadence Virtuoso. Three inputs a, b, and c were simulated. The output, y (in red), is shown to be HIGH only when all three inputs are LOW. Therefore the NOR circuit functions as intended.</p>
      <img class="small-img" src="../img/nortrana.jpg" />
      <img class="small-img" src="../img/nortranb.jpg" />
      <img class="small-img" src="../img/nortranc.jpg" />
      <img class="small-img" src="../img/nortrany.jpg" />
      <p class="caption">Transient analysis of 3-input NOR circuit with inputs a, b, and c with output y.</p>
    </div>
  </body>
</html>
