# Tue Sep 10 12:20:07 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


@N: MF104 :"/home/anonymous/code/cva6/core/csr_regfile.sv":16:7:16:17|Found compile point of type hard on View view:work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 576MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_inst (in view: work.cva6(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)


Begin compile point sub-process log

@N: MF106 :"/home/anonymous/code/cva6/core/csr_regfile.sv":16:7:16:17|Mapping Compile point view:work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1000:13:1000:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1000:13:1000:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) with 236 words by 1 bit.
@W: BN161 :|Net pc_commit[0] has multiple drivers .
@W: BN161 :|Net pc_commit[1] has multiple drivers .
@W: BN161 :|Net pc_commit[2] has multiple drivers .
@W: BN161 :|Net pc_commit[3] has multiple drivers .
@W: BN161 :|Net pc_commit[4] has multiple drivers .
@W: BN161 :|Net pc_commit[5] has multiple drivers .
@W: BN161 :|Net pc_commit[6] has multiple drivers .
@W: BN161 :|Net pc_commit[7] has multiple drivers .
@W: BN161 :|Net pc_commit[8] has multiple drivers .
@W: BN161 :|Net pc_commit[9] has multiple drivers .
@W: BN161 :|Net pc_commit[10] has multiple drivers .
@W: BN161 :|Net pc_commit[11] has multiple drivers .
@W: BN161 :|Net pc_commit[12] has multiple drivers .
@W: BN161 :|Net pc_commit[13] has multiple drivers .
@W: BN161 :|Net pc_commit[14] has multiple drivers .
@W: BN161 :|Net pc_commit[15] has multiple drivers .
@W: BN161 :|Net pc_commit[16] has multiple drivers .
@W: BN161 :|Net pc_commit[17] has multiple drivers .
@W: BN161 :|Net pc_commit[18] has multiple drivers .
@W: BN161 :|Net pc_commit[19] has multiple drivers .
@W: BN161 :|Net pc_commit[20] has multiple drivers .
@W: BN161 :|Net pc_commit[21] has multiple drivers .
@W: BN161 :|Net pc_commit[22] has multiple drivers .
@W: BN161 :|Net pc_commit[23] has multiple drivers .
@W: BN161 :|Net pc_commit[24] has multiple drivers .
@W: BN161 :|Net pc_commit[25] has multiple drivers .
@W: BN161 :|Net pc_commit[26] has multiple drivers .
@W: BN161 :|Net pc_commit[27] has multiple drivers .
@W: BN161 :|Net pc_commit[28] has multiple drivers .
@W: BN161 :|Net pc_commit[29] has multiple drivers .
@W: BN161 :|Net pc_commit[30] has multiple drivers .
@W: BN161 :|Net pc_commit[31] has multiple drivers .
@W: BN161 :|Net N_377 has multiple drivers .
@W: BN161 :|Net N_378 has multiple drivers .
@W: BN161 :|Net N_380 has multiple drivers .
@W: BN161 :|Net N_381 has multiple drivers .
@W: BN161 :|Net N_382 has multiple drivers .
@W: BN161 :|Net N_383 has multiple drivers .
@W: BN161 :|Net N_384 has multiple drivers .
@W: BN161 :|Net N_385 has multiple drivers .
@W: BN161 :|Net N_386 has multiple drivers .
@W: BN161 :|Net N_387 has multiple drivers .
@W: BN161 :|Net N_388 has multiple drivers .
@W: BN161 :|Net N_389 has multiple drivers .
@W: BN161 :|Net N_390 has multiple drivers .
@W: BN161 :|Net N_391 has multiple drivers .
@W: BN161 :|Net N_392 has multiple drivers .
@W: BN161 :|Net N_393 has multiple drivers .
@W: BN161 :|Net N_394 has multiple drivers .
@W: BN161 :|Net N_395 has multiple drivers .
@W: BN161 :|Net N_396 has multiple drivers .
@W: BN161 :|Net N_397 has multiple drivers .
@W: BN161 :|Net N_398 has multiple drivers .
@W: BN161 :|Net N_399 has multiple drivers .
@W: BN161 :|Net N_400 has multiple drivers .
@W: BN161 :|Net N_401 has multiple drivers .
@W: BN161 :|Net N_402 has multiple drivers .
@W: BN161 :|Net N_403 has multiple drivers .
@W: BN161 :|Net N_404 has multiple drivers .
@W: BN161 :|Net N_405 has multiple drivers .
@W: BN161 :|Net N_406 has multiple drivers .
@W: BN161 :|Net N_407 has multiple drivers .
@W: BN161 :|Net N_408 has multiple drivers .
@W: BN161 :|Net N_409 has multiple drivers .
@W: BN161 :|Net N_410 has multiple drivers .
@W: BN161 :|Net N_411 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 581MB peak: 581MB)

@W: BN161 :|Net N_7701_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_7865_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_8029_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_8193_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_8294_sn has multiple drivers .
@W: BN161 :|Net inp_sn[6] has multiple drivers .
@W: BN161 :|Net inp_1_sn[33] has multiple drivers .
@W: BN161 :|Net N_8364_sn has multiple drivers .
@W: BN161 :|Net inp_sn_0[6] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[33] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[30] has multiple drivers .
@W: BN161 :|Net N_8504_sn has multiple drivers .
@W: BN161 :|Net inp_sn[9] has multiple drivers .
@W: BN161 :|Net inp_1_sn[39] has multiple drivers .
@W: BN161 :|Net N_8574_sn has multiple drivers .
@W: BN161 :|Net inp_sn_0[9] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[39] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[36] has multiple drivers .
@W: BN161 :|Net N_8714_sn has multiple drivers .
@W: BN161 :|Net inp_sn[12] has multiple drivers .
@W: BN161 :|Net inp_1_sn[45] has multiple drivers .
@W: BN161 :|Net N_8784_sn has multiple drivers .

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":392:34:392:73|Found 5 by 5 bit equality operator ('==') issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":389:34:389:73|Found 5 by 5 bit equality operator ('==') issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.cva6(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 587MB peak: 587MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 602MB peak: 602MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Removing sequential instance csr_regfile_i.debug_mode_q_0 because it is equivalent to instance csr_regfile_i.debug_mode_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 1180MB peak: 1180MB)

@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[32] because it is equivalent to instance csr_regfile_i.cycle_q[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[33] because it is equivalent to instance csr_regfile_i.cycle_q[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[34] because it is equivalent to instance csr_regfile_i.cycle_q[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[35] because it is equivalent to instance csr_regfile_i.cycle_q[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[36] because it is equivalent to instance csr_regfile_i.cycle_q[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[37] because it is equivalent to instance csr_regfile_i.cycle_q[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[38] because it is equivalent to instance csr_regfile_i.cycle_q[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[39] because it is equivalent to instance csr_regfile_i.cycle_q[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[40] because it is equivalent to instance csr_regfile_i.cycle_q[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[41] because it is equivalent to instance csr_regfile_i.cycle_q[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[42] because it is equivalent to instance csr_regfile_i.cycle_q[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[43] because it is equivalent to instance csr_regfile_i.cycle_q[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[44] because it is equivalent to instance csr_regfile_i.cycle_q[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[45] because it is equivalent to instance csr_regfile_i.cycle_q[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[46] because it is equivalent to instance csr_regfile_i.cycle_q[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[47] because it is equivalent to instance csr_regfile_i.cycle_q[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[48] because it is equivalent to instance csr_regfile_i.cycle_q[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[49] because it is equivalent to instance csr_regfile_i.cycle_q[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[50] because it is equivalent to instance csr_regfile_i.cycle_q[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[51] because it is equivalent to instance csr_regfile_i.cycle_q[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[52] because it is equivalent to instance csr_regfile_i.cycle_q[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[53] because it is equivalent to instance csr_regfile_i.cycle_q[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[54] because it is equivalent to instance csr_regfile_i.cycle_q[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[55] because it is equivalent to instance csr_regfile_i.cycle_q[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[56] because it is equivalent to instance csr_regfile_i.cycle_q[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[57] because it is equivalent to instance csr_regfile_i.cycle_q[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[58] because it is equivalent to instance csr_regfile_i.cycle_q[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[59] because it is equivalent to instance csr_regfile_i.cycle_q[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[60] because it is equivalent to instance csr_regfile_i.cycle_q[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[61] because it is equivalent to instance csr_regfile_i.cycle_q[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[62] because it is equivalent to instance csr_regfile_i.cycle_q[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[63] because it is equivalent to instance csr_regfile_i.cycle_q[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[0] because it is equivalent to instance csr_regfile_i.cycle_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[1] because it is equivalent to instance csr_regfile_i.cycle_q_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[2] because it is equivalent to instance csr_regfile_i.cycle_q_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[3] because it is equivalent to instance csr_regfile_i.cycle_q_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[4] because it is equivalent to instance csr_regfile_i.cycle_q_0[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[5] because it is equivalent to instance csr_regfile_i.cycle_q_0[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[6] because it is equivalent to instance csr_regfile_i.cycle_q_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[7] because it is equivalent to instance csr_regfile_i.cycle_q_0[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[8] because it is equivalent to instance csr_regfile_i.cycle_q_0[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[9] because it is equivalent to instance csr_regfile_i.cycle_q_0[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[10] because it is equivalent to instance csr_regfile_i.cycle_q_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[11] because it is equivalent to instance csr_regfile_i.cycle_q_0[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[12] because it is equivalent to instance csr_regfile_i.cycle_q_0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[13] because it is equivalent to instance csr_regfile_i.cycle_q_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[14] because it is equivalent to instance csr_regfile_i.cycle_q_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[15] because it is equivalent to instance csr_regfile_i.cycle_q_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[16] because it is equivalent to instance csr_regfile_i.cycle_q_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[17] because it is equivalent to instance csr_regfile_i.cycle_q_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[18] because it is equivalent to instance csr_regfile_i.cycle_q_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[19] because it is equivalent to instance csr_regfile_i.cycle_q_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[20] because it is equivalent to instance csr_regfile_i.cycle_q_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[21] because it is equivalent to instance csr_regfile_i.cycle_q_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[22] because it is equivalent to instance csr_regfile_i.cycle_q_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[23] because it is equivalent to instance csr_regfile_i.cycle_q_0[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[24] because it is equivalent to instance csr_regfile_i.cycle_q_0[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[25] because it is equivalent to instance csr_regfile_i.cycle_q_0[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[26] because it is equivalent to instance csr_regfile_i.cycle_q_0[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[27] because it is equivalent to instance csr_regfile_i.cycle_q_0[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[28] because it is equivalent to instance csr_regfile_i.cycle_q_0[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[29] because it is equivalent to instance csr_regfile_i.cycle_q_0[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[30] because it is equivalent to instance csr_regfile_i.cycle_q_0[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[31] because it is equivalent to instance csr_regfile_i.cycle_q_0[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[32] because it is equivalent to instance csr_regfile_i.instret_q[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[33] because it is equivalent to instance csr_regfile_i.instret_q[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[34] because it is equivalent to instance csr_regfile_i.instret_q[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[35] because it is equivalent to instance csr_regfile_i.instret_q[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[36] because it is equivalent to instance csr_regfile_i.instret_q[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[37] because it is equivalent to instance csr_regfile_i.instret_q[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[38] because it is equivalent to instance csr_regfile_i.instret_q[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[39] because it is equivalent to instance csr_regfile_i.instret_q[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[40] because it is equivalent to instance csr_regfile_i.instret_q[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[41] because it is equivalent to instance csr_regfile_i.instret_q[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[42] because it is equivalent to instance csr_regfile_i.instret_q[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[43] because it is equivalent to instance csr_regfile_i.instret_q[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[44] because it is equivalent to instance csr_regfile_i.instret_q[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[45] because it is equivalent to instance csr_regfile_i.instret_q[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[46] because it is equivalent to instance csr_regfile_i.instret_q[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[47] because it is equivalent to instance csr_regfile_i.instret_q[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[48] because it is equivalent to instance csr_regfile_i.instret_q[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[49] because it is equivalent to instance csr_regfile_i.instret_q[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[50] because it is equivalent to instance csr_regfile_i.instret_q[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[51] because it is equivalent to instance csr_regfile_i.instret_q[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[52] because it is equivalent to instance csr_regfile_i.instret_q[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[53] because it is equivalent to instance csr_regfile_i.instret_q[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[54] because it is equivalent to instance csr_regfile_i.instret_q[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[55] because it is equivalent to instance csr_regfile_i.instret_q[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[56] because it is equivalent to instance csr_regfile_i.instret_q[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[57] because it is equivalent to instance csr_regfile_i.instret_q[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[58] because it is equivalent to instance csr_regfile_i.instret_q[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[59] because it is equivalent to instance csr_regfile_i.instret_q[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[60] because it is equivalent to instance csr_regfile_i.instret_q[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[61] because it is equivalent to instance csr_regfile_i.instret_q[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[62] because it is equivalent to instance csr_regfile_i.instret_q[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[63] because it is equivalent to instance csr_regfile_i.instret_q[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[0] because it is equivalent to instance csr_regfile_i.instret_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[1] because it is equivalent to instance csr_regfile_i.instret_q_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[2] because it is equivalent to instance csr_regfile_i.instret_q_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1184MB peak: 1188MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1184MB peak: 1188MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1184MB peak: 1188MB)


Finished preparing to map (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 1184MB peak: 1188MB)


Finished technology mapping (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 1232MB peak: 1232MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -8.34ns		3898 /      1384
   2		0h:00m:19s		    -8.34ns		3885 /      1384
   3		0h:00m:20s		    -8.44ns		3885 /      1384
   4		0h:00m:20s		    -8.34ns		3885 /      1384
   5		0h:00m:21s		    -8.34ns		3886 /      1384
   6		0h:00m:21s		    -8.34ns		3887 /      1384
@N: FX271 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][0] (in view: work.cva6(verilog)) with 150 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][1] (in view: work.cva6(verilog)) with 292 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance debug_mode_q (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) with 95 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   7		0h:00m:28s		    -8.05ns		3904 /      1392
   8		0h:00m:28s		    -7.88ns		3908 /      1392
   9		0h:00m:28s		    -6.77ns		3910 /      1392
  10		0h:00m:29s		    -6.65ns		3912 /      1392
  11		0h:00m:30s		    -6.40ns		3922 /      1392
  12		0h:00m:30s		    -6.40ns		3921 /      1392
  13		0h:00m:31s		    -6.37ns		3921 /      1392
  14		0h:00m:32s		    -6.59ns		3923 /      1392
@N: FX271 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.cva6(verilog)) with 32 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_1_rep2 (in view: work.cva6(verilog)) with 57 loads 3 times to improve timing.
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication


  15		0h:00m:33s		    -6.33ns		3939 /      1398
  16		0h:00m:33s		    -6.33ns		3941 /      1398
  17		0h:00m:34s		    -6.41ns		3940 /      1398
  18		0h:00m:34s		    -6.31ns		3943 /      1398
  19		0h:00m:34s		    -6.41ns		3943 /      1398
  20		0h:00m:35s		    -6.41ns		3944 /      1398

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 1233MB peak: 1233MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1233MB peak: 1233MB)


End compile point sub-process log



##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep 10 12:20:43 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.222

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
cva6|clk_i         200.0 MHz     NA            5.000         NA            NA         inferred     (multiple)     
System             200.0 MHz     89.1 MHz      5.000         11.222        -6.222     system       system_clkgroup
==================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  5.000       -6.222  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                Arrival           
Instance                                                          Reference     Type     Pin     Net                      Time        Slack 
                                                                  Clock                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0]          System        FDC      Q       inp_0_fast[374]          1.045       -6.222
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast_fast[1]     System        FDC      Q       inp_0_fast_fast[372]     1.015       -6.131
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[4]                 System        FDCE     Q       csr_addr_ex_csr[4]       1.203       -6.122
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[2]                 System        FDCE     Q       csr_addr_ex_csr[2]       1.215       -6.109
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid                 System        FDCE     Q       inp_0[271]               0.985       -6.101
issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.valid                 System        FDCE     Q       inp_0[117]               0.985       -6.101
issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.valid                 System        FDCE     Q       inp[462]                 0.985       -6.101
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.valid                 System        FDCE     Q       inp[308]                 0.985       -6.101
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[3]                 System        FDCE     Q       csr_addr_ex_csr[3]       1.149       -6.067
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[6]                 System        FDCE     Q       csr_addr_ex_csr[6]       1.151       -6.046
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                                          Required           
Instance                                              Reference     Type     Pin     Net                                                                Time         Slack 
                                                      Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid     System        FDCE     CE      issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i     4.806        -6.222
issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.valid     System        FDCE     CE      issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$valid_2_sqmuxa_264_i     4.806        -6.222
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[0]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$fu[0]                    4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[1]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$fu[1]                    4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[2]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$fu[2]                    4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[3]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$fu[3]                    4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid     System        FDCE     D       issue_stage_i.i_scoreboard.mem_n\[0\]\.sbe\.valid_iv_i             4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[0]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$fu[0]                    4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[1]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$fu[1]                    4.946        -6.083
issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[2]     System        FDC      D       issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$fu[2]                    4.946        -6.083
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      11.029
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.222

    Number of logic level(s):                17
    Starting point:                          issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid / CE
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                                              Pin      Pin               Arrival      No. of    
Name                                                                              Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0]                          FDC       Q        Out     1.045     1.045 r      -         
inp_0_fast[374]                                                                   Net       -        -       -         -            9         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[0]                                MUXF5     S        In      0.000     1.045 r      -         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[0]                                MUXF5     O        Out     1.003     2.048 r      -         
commit_stage_i.commit_instr_i[223]                                                Net       -        -       -         -            7         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               LUT3      I0       In      0.000     2.048 r      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               LUT3      O        Out     0.390     2.438 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               Net       -        -       -         -            1         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5                                 LUT4      I3       In      0.000     2.438 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5                                 LUT4      O        Out     0.708     3.146 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolt7                                  Net       -        -       -         -            3         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      I2       In      0.000     3.146 f      -         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      O        Out     0.738     3.884 r      -         
inp[247]                                                                          Net       -        -       -         -            4         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      I1       In      0.000     3.884 r      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      O        Out     0.660     4.544 f      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        Net       -        -       -         -            2         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      I1       In      0.000     4.544 f      -         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      O        Out     0.390     4.934 f      -         
issue_stage_i.i_scoreboard.commit_ack_i1[0]                                       Net       -        -       -         -            1         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      I3       In      0.000     4.934 f      -         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      O        Out     0.899     5.833 f      -         
issue_stage_i.i_scoreboard.commit_ack_i[0]                                        Net       -        -       -         -            56        
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      C        In      0.000     5.833 f      -         
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      Z        Out     0.180     6.013 f      -         
set_debug_pc_o                                                                    Net       -        -       -         -            40        
ex_stage_i.flu_result_o9_1                                                        LUT4      I3       In      0.000     6.013 f      -         
ex_stage_i.flu_result_o9_1                                                        LUT4      O        Out     0.762     6.775 r      -         
ex_stage_i.flu_result_o9                                                          Net       -        -       -         -            5         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      I2       In      0.000     6.775 r      -         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      O        Out     0.846     7.621 r      -         
issue_stage_i.i_scoreboard.trans_id_i[1]                                          Net       -        -       -         -            23        
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      I2       In      0.000     7.621 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      O        Out     0.180     7.801 r      -         
N_13850                                                                           Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     I0       In      0.000     7.801 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     O        Out     0.505     8.306 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]$gen_rs_wb\[0\]$un7_rs1_fwd_req[3]         Net       -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      I2       In      0.000     8.306 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      O        Out     0.390     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2_3                                 Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      I2       In      0.000     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      O        Out     0.390     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4_7                                       Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      I2       In      0.000     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      O        Out     0.822     9.908 f      -         
issue_stage_i.i_scoreboard.issue_N_15_mux                                         Net       -        -       -         -            15        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      I1       In      0.000     9.908 f      -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      O        Out     0.940     10.849 r     -         
inp_1[168]                                                                        Net       -        -       -         -            90        
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      I1       In      0.000     10.849 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      O        Out     0.180     11.029 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid                                 FDCE      CE       In      0.000     11.029 r     -         
==============================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      11.029
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.222

    Number of logic level(s):                17
    Starting point:                          issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid / CE
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                                              Pin      Pin               Arrival      No. of    
Name                                                                              Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0]                          FDC       Q        Out     1.045     1.045 r      -         
inp_0_fast[374]                                                                   Net       -        -       -         -            9         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[1]                                MUXF5     S        In      0.000     1.045 r      -         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[1]                                MUXF5     O        Out     1.003     2.048 r      -         
commit_stage_i.commit_instr_i[224]                                                Net       -        -       -         -            7         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               LUT3      I1       In      0.000     2.048 r      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               LUT3      O        Out     0.390     2.438 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               Net       -        -       -         -            1         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5                                 LUT4      I3       In      0.000     2.438 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5                                 LUT4      O        Out     0.708     3.146 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolt7                                  Net       -        -       -         -            3         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      I2       In      0.000     3.146 f      -         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      O        Out     0.738     3.884 r      -         
inp[247]                                                                          Net       -        -       -         -            4         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      I1       In      0.000     3.884 r      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      O        Out     0.660     4.544 f      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        Net       -        -       -         -            2         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      I1       In      0.000     4.544 f      -         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      O        Out     0.390     4.934 f      -         
issue_stage_i.i_scoreboard.commit_ack_i1[0]                                       Net       -        -       -         -            1         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      I3       In      0.000     4.934 f      -         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      O        Out     0.899     5.833 f      -         
issue_stage_i.i_scoreboard.commit_ack_i[0]                                        Net       -        -       -         -            56        
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      C        In      0.000     5.833 f      -         
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      Z        Out     0.180     6.013 f      -         
set_debug_pc_o                                                                    Net       -        -       -         -            40        
ex_stage_i.flu_result_o9_1                                                        LUT4      I3       In      0.000     6.013 f      -         
ex_stage_i.flu_result_o9_1                                                        LUT4      O        Out     0.762     6.775 r      -         
ex_stage_i.flu_result_o9                                                          Net       -        -       -         -            5         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      I2       In      0.000     6.775 r      -         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      O        Out     0.846     7.621 r      -         
issue_stage_i.i_scoreboard.trans_id_i[1]                                          Net       -        -       -         -            23        
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      I2       In      0.000     7.621 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      O        Out     0.180     7.801 r      -         
N_13850                                                                           Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     I0       In      0.000     7.801 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     O        Out     0.505     8.306 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]$gen_rs_wb\[0\]$un7_rs1_fwd_req[3]         Net       -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      I2       In      0.000     8.306 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      O        Out     0.390     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2_3                                 Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      I2       In      0.000     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      O        Out     0.390     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4_7                                       Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      I2       In      0.000     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      O        Out     0.822     9.908 f      -         
issue_stage_i.i_scoreboard.issue_N_15_mux                                         Net       -        -       -         -            15        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      I1       In      0.000     9.908 f      -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      O        Out     0.940     10.849 r     -         
inp_1[168]                                                                        Net       -        -       -         -            90        
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      I1       In      0.000     10.849 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      O        Out     0.180     11.029 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid                                 FDCE      CE       In      0.000     11.029 r     -         
==============================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      11.029
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.222

    Number of logic level(s):                17
    Starting point:                          issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid / CE
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                                              Pin      Pin               Arrival      No. of    
Name                                                                              Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0]                          FDC       Q        Out     1.045     1.045 r      -         
inp_0_fast[374]                                                                   Net       -        -       -         -            9         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[2]                                MUXF5     S        In      0.000     1.045 r      -         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[2]                                MUXF5     O        Out     1.003     2.048 r      -         
commit_stage_i.commit_instr_i[225]                                                Net       -        -       -         -            7         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto3                                 LUT4      I2       In      0.000     2.048 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto3                                 LUT4      O        Out     0.390     2.438 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolt4                                  Net       -        -       -         -            1         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5                                 LUT3      I2       In      0.000     2.438 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5                                 LUT3      O        Out     0.708     3.146 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolt6                                  Net       -        -       -         -            3         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      I3       In      0.000     3.146 r      -         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      O        Out     0.738     3.884 f      -         
inp[247]                                                                          Net       -        -       -         -            4         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      I1       In      0.000     3.884 f      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      O        Out     0.660     4.544 r      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        Net       -        -       -         -            2         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      I1       In      0.000     4.544 r      -         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      O        Out     0.390     4.934 r      -         
issue_stage_i.i_scoreboard.commit_ack_i1[0]                                       Net       -        -       -         -            1         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      I3       In      0.000     4.934 r      -         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      O        Out     0.899     5.833 r      -         
issue_stage_i.i_scoreboard.commit_ack_i[0]                                        Net       -        -       -         -            56        
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      C        In      0.000     5.833 r      -         
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      Z        Out     0.180     6.013 r      -         
set_debug_pc_o                                                                    Net       -        -       -         -            40        
ex_stage_i.flu_result_o9_1                                                        LUT4      I3       In      0.000     6.013 r      -         
ex_stage_i.flu_result_o9_1                                                        LUT4      O        Out     0.762     6.775 f      -         
ex_stage_i.flu_result_o9                                                          Net       -        -       -         -            5         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      I2       In      0.000     6.775 f      -         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      O        Out     0.846     7.621 r      -         
issue_stage_i.i_scoreboard.trans_id_i[1]                                          Net       -        -       -         -            23        
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      I2       In      0.000     7.621 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      O        Out     0.180     7.801 r      -         
N_13850                                                                           Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     I0       In      0.000     7.801 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     O        Out     0.505     8.306 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]$gen_rs_wb\[0\]$un7_rs1_fwd_req[3]         Net       -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      I2       In      0.000     8.306 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      O        Out     0.390     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2_3                                 Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      I2       In      0.000     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      O        Out     0.390     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4_7                                       Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      I2       In      0.000     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      O        Out     0.822     9.908 f      -         
issue_stage_i.i_scoreboard.issue_N_15_mux                                         Net       -        -       -         -            15        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      I1       In      0.000     9.908 f      -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      O        Out     0.940     10.849 r     -         
inp_1[168]                                                                        Net       -        -       -         -            90        
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      I1       In      0.000     10.849 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      O        Out     0.180     11.029 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid                                 FDCE      CE       In      0.000     11.029 r     -         
==============================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      11.029
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.222

    Number of logic level(s):                17
    Starting point:                          issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid / CE
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                                              Pin      Pin               Arrival      No. of    
Name                                                                              Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0]                          FDC       Q        Out     1.045     1.045 r      -         
inp_0_fast[374]                                                                   Net       -        -       -         -            9         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[3]                                MUXF5     S        In      0.000     1.045 r      -         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[3]                                MUXF5     O        Out     1.003     2.048 r      -         
commit_stage_i.commit_instr_i[226]                                                Net       -        -       -         -            7         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto3                                 LUT4      I3       In      0.000     2.048 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto3                                 LUT4      O        Out     0.390     2.438 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolt4                                  Net       -        -       -         -            1         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5                                 LUT3      I2       In      0.000     2.438 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5                                 LUT3      O        Out     0.708     3.146 r      -         
commit_stage_i.is_amo_1\.un200_instr_0_is_amolt6                                  Net       -        -       -         -            3         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      I3       In      0.000     3.146 r      -         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      O        Out     0.738     3.884 f      -         
inp[247]                                                                          Net       -        -       -         -            4         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      I1       In      0.000     3.884 f      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      O        Out     0.660     4.544 r      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        Net       -        -       -         -            2         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      I1       In      0.000     4.544 r      -         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      O        Out     0.390     4.934 r      -         
issue_stage_i.i_scoreboard.commit_ack_i1[0]                                       Net       -        -       -         -            1         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      I3       In      0.000     4.934 r      -         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      O        Out     0.899     5.833 r      -         
issue_stage_i.i_scoreboard.commit_ack_i[0]                                        Net       -        -       -         -            56        
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      C        In      0.000     5.833 r      -         
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      Z        Out     0.180     6.013 r      -         
set_debug_pc_o                                                                    Net       -        -       -         -            40        
ex_stage_i.flu_result_o9_1                                                        LUT4      I3       In      0.000     6.013 r      -         
ex_stage_i.flu_result_o9_1                                                        LUT4      O        Out     0.762     6.775 f      -         
ex_stage_i.flu_result_o9                                                          Net       -        -       -         -            5         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      I2       In      0.000     6.775 f      -         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      O        Out     0.846     7.621 r      -         
issue_stage_i.i_scoreboard.trans_id_i[1]                                          Net       -        -       -         -            23        
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      I2       In      0.000     7.621 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      O        Out     0.180     7.801 r      -         
N_13850                                                                           Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     I0       In      0.000     7.801 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     O        Out     0.505     8.306 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]$gen_rs_wb\[0\]$un7_rs1_fwd_req[3]         Net       -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      I2       In      0.000     8.306 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      O        Out     0.390     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2_3                                 Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      I2       In      0.000     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      O        Out     0.390     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4_7                                       Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      I2       In      0.000     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      O        Out     0.822     9.908 f      -         
issue_stage_i.i_scoreboard.issue_N_15_mux                                         Net       -        -       -         -            15        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      I1       In      0.000     9.908 f      -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      O        Out     0.940     10.849 r     -         
inp_1[168]                                                                        Net       -        -       -         -            90        
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      I1       In      0.000     10.849 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      O        Out     0.180     11.029 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid                                 FDCE      CE       In      0.000     11.029 r     -         
==============================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      11.029
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.222

    Number of logic level(s):                17
    Starting point:                          issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid / CE
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                                              Pin      Pin               Arrival      No. of    
Name                                                                              Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[0]                          FDC       Q        Out     1.045     1.045 r      -         
inp_0_fast[374]                                                                   Net       -        -       -         -            9         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[5]                                MUXF5     S        In      0.000     1.045 r      -         
issue_stage_i.i_scoreboard.un8_commit_instr_o_3[5]                                MUXF5     O        Out     1.003     2.048 r      -         
commit_stage_i.commit_instr_i[228]                                                Net       -        -       -         -            7         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               LUT3      I2       In      0.000     2.048 r      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               LUT3      O        Out     0.390     2.438 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5_1                               Net       -        -       -         -            1         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5                                 LUT4      I3       In      0.000     2.438 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolto5                                 LUT4      O        Out     0.708     3.146 f      -         
commit_stage_i.is_amo_1\.un198_instr_0_is_amolt7                                  Net       -        -       -         -            3         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      I2       In      0.000     3.146 f      -         
commit_stage_i.is_amo_1\.un202_instr_0_is_amo                                     LUT4      O        Out     0.738     3.884 r      -         
inp[247]                                                                          Net       -        -       -         -            4         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      I1       In      0.000     3.884 r      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        LUT4      O        Out     0.660     4.544 f      -         
commit_stage_i.un1_commit_ack_o_3_sqmuxa_0                                        Net       -        -       -         -            2         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      I1       In      0.000     4.544 f      -         
commit_stage_i.commit_macro_ack_o_1_iv[0]                                         LUT3      O        Out     0.390     4.934 f      -         
issue_stage_i.i_scoreboard.commit_ack_i1[0]                                       Net       -        -       -         -            1         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      I3       In      0.000     4.934 f      -         
commit_stage_i.commit_macro_ack_o_m_mb[0]                                         LUT4      O        Out     0.899     5.833 f      -         
issue_stage_i.i_scoreboard.commit_ack_i[0]                                        Net       -        -       -         -            56        
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      C        In      0.000     5.833 f      -         
csr_regfile_i.set_debug_pc_o_m                                                    LUT4      Z        Out     0.180     6.013 f      -         
set_debug_pc_o                                                                    Net       -        -       -         -            40        
ex_stage_i.flu_result_o9_1                                                        LUT4      I3       In      0.000     6.013 f      -         
ex_stage_i.flu_result_o9_1                                                        LUT4      O        Out     0.762     6.775 r      -         
ex_stage_i.flu_result_o9                                                          Net       -        -       -         -            5         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      I2       In      0.000     6.775 r      -         
ex_stage_i.flu_trans_id_o[1]                                                      LUT3      O        Out     0.846     7.621 r      -         
issue_stage_i.i_scoreboard.trans_id_i[1]                                          Net       -        -       -         -            23        
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      I2       In      0.000     7.621 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_1[3]     LUT3      O        Out     0.180     7.801 r      -         
N_13850                                                                           Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     I0       In      0.000     7.801 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un7_rs1_fwd_req_3[3]     MUXF5     O        Out     0.505     8.306 r      -         
issue_stage_i.i_scoreboard.genblk4\[0\]$gen_rs_wb\[0\]$un7_rs1_fwd_req[3]         Net       -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      I2       In      0.000     8.306 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2L1_0                               LUT4      O        Out     0.390     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5_N_2_3                                 Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      I2       In      0.000     8.696 r      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4L5                                       LUT4      O        Out     0.390     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3_N_4_7                                       Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      I2       In      0.000     9.086 f      -         
issue_stage_i.i_scoreboard.issue_m8_3                                             LUT4      O        Out     0.822     9.908 f      -         
issue_stage_i.i_scoreboard.issue_N_15_mux                                         Net       -        -       -         -            15        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      I1       In      0.000     9.908 f      -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_mb_mb_mb                   LUT3      O        Out     0.940     10.849 r     -         
inp_1[168]                                                                        Net       -        -       -         -            90        
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      I1       In      0.000     10.849 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    LUT3      O        Out     0.180     11.029 r     -         
issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$valid_2_sqmuxa_262_i                    Net       -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid                                 FDCE      CE       In      0.000     11.029 r     -         
==============================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0/cpprop

Summary of Compile Points :
*************************** 
Name                                                                                                             Status     Reason     
---------------------------------------------------------------------------------------------------------------------------------------
csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0     Mapped     No database
=======================================================================================================================================

Process took 0h:00m:36s realtime, 0h:00m:36s cputime
# Tue Sep 10 12:20:43 2024

###########################################################]
