$date
	Thu Oct 21 13:27:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sample1_tb $end
$var wire 2 ! Y1 [1:0] $end
$var reg 2 " A1 [1:0] $end
$var reg 2 # A2 [1:0] $end
$var reg 2 $ A3 [1:0] $end
$scope module sample1_tb0 $end
$var wire 2 % A1 [1:0] $end
$var wire 2 & A2 [1:0] $end
$var wire 2 ' A3 [1:0] $end
$var wire 2 ( Y1 [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 (
b0 '
b11 &
b10 %
b0 $
b11 #
b10 "
b10 !
$end
#100000000
