# 🧠 LeetCode for ASIC/SoC Verification Engineers

![Last Commit](https://img.shields.io/github/last-commit/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)
![Repo Size](https://img.shields.io/github/repo-size/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)
![Language](https://img.shields.io/github/languages/top/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)
![License](https://img.shields.io/github/license/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)

---

### 🎯 Objective

This repository contains **LeetCode-style coding questions** designed for **Design Verification (DV)** engineers. Each problem aligns with real-world scenarios commonly encountered in UVM environments, such as AXI protocol tracking, scoreboard validation, transaction flow, and bit-level manipulation.

---

### 📌 Who This Is For

- ASIC/SoC Design Verification Engineers
- Engineers aiming to strengthen their **algorithmic problem-solving** in a verification setting

---

### 📁 Folder Structure

```bash
leetcode-for-asic-verification/
├── Problem_001_FirstUnackedTxn/
│   ├── problem.md
│   ├── solution.sv       //SystemVerilog Solution
│   ├── solution.py       //Python Solution
│   └── notes.txt
├── Problem_002_BitfieldExtract/
│   ├── problem.md
│   └── solution.py
├── ...
├── README.md
