
MemTest.elf:     file format elf32-littlenios2
MemTest.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x8110018c

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0001bec4 memsz 0x0001c564 flags rwx
    LOAD off    0x0001d000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0001d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000016c  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00017164  8110018c  8110018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00002eb0  811172f0  811172f0  000182f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001d44  8111a1a0  8111a1a0  0001b1a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000006a0  8111bee4  8111bee4  0001cee4  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8111c584  8111c584  0001d000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  0001d000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000010e0  00000000  00000000  0001d028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00030fb8  00000000  00000000  0001e108  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000b4e5  00000000  00000000  0004f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e924  00000000  00000000  0005a5a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002790  00000000  00000000  00068ecc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004e5b  00000000  00000000  0006b65c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00020ce0  00000000  00000000  000704b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  00091198  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000022b0  00000000  00000000  000911d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0009753d  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  00097540  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0009754c  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0009754d  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0009754e  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  00097552  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  00097556  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  0009755a  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  00097565  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  00097570  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  0009757b  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  0009758c  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     002318e2  00000000  00000000  000975df  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
8110018c l    d  .text	00000000 .text
811172f0 l    d  .rodata	00000000 .rodata
8111a1a0 l    d  .rwdata	00000000 .rwdata
8111bee4 l    d  .bss	00000000 .bss
8111c584 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../MemTest_bsp//obj/HAL/src/crt0.o
81100230 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
81119acb l     O .rodata	00000010 zeroes.4404
811091d8 l     F .text	000000bc __sbprintf
81119adb l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
811093e8 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8110af18 l     F .text	00000008 __fp_unlock
8110af2c l     F .text	0000019c __sinit.part.1
8110b0c8 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
8111a1a0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
8111a5e4 l     O .rwdata	00000020 lc_ctype_charset
8111a5c4 l     O .rwdata	00000020 lc_message_charset
8111a604 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
81119b08 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8110e4e4 l     F .text	000000fc __sprint_r.part.0
81119c3c l     O .rodata	00000010 blanks.4348
81119c2c l     O .rodata	00000010 zeroes.4349
8110fa70 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
81113070 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00000000 l    df *ABS*	00000000 alt_log_macro.o
8111317c l       .text	00000000 tx_next_char
811131a4 l       .text	00000000 end_tx
81113184 l       .text	00000000 wait_tx_ready_loop
00000000 l    df *ABS*	00000000 alt_log_printf.c
00000000 l    df *ABS*	00000000 alt_lseek.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8111becc l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
8111ae38 l     O .rwdata	00001060 jtag_uart_0
8111ad74 l     O .rwdata	000000c4 rs232_uart
8111ad14 l     O .rwdata	00000060 dma_DDR_M1
8111acb4 l     O .rwdata	00000060 dma_DDR_M2
8111ac88 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
8111475c l     F .text	0000004c altera_avalon_jtag_uart_timeout
811147a8 l     F .text	00000138 altera_avalon_jtag_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81114d90 l     F .text	00000040 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
81114e48 l     F .text	00000150 altera_avalon_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00000000 l    df *ABS*	00000000 altera_msgdma.c
811152c0 l     F .text	000000cc alt_msgdma_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8111bf2c g     O .bss	00000004 alt_instruction_exception_handler
81115e08 g     F .text	00000140 alt_msgdma_standard_descriptor_async_transfer
81106e40 g     F .text	00000018 putchar
8110d9c0 g     F .text	00000074 _mprec_log10
8110544c g     F .text	00000338 I2C_Read
8110daac g     F .text	0000008c __any_on
81110164 g     F .text	00000054 _isatty_r
81119b14 g     O .rodata	00000028 __mprec_tinytens
81114180 g     F .text	0000015c alt_main
81106e58 g     F .text	000000c0 _puts_r
8111c484 g     O .bss	00000100 alt_irq
811101b8 g     F .text	00000060 _lseek_r
81112258 g     F .text	00000088 .hidden __eqdf2
811153fc g     F .text	0000003c alt_msgdma_construct_standard_mm_to_mm_descriptor
8111c584 g       *ABS*	00000000 __alt_heap_start
81106dfc g     F .text	0000003c printf
81110278 g     F .text	0000009c _wcrtomb_r
8110e3a4 g     F .text	0000005c __sseek
8110b268 g     F .text	00000010 __sinit
8110fb2c g     F .text	00000140 __swbuf_r
8110bd30 g     F .text	0000007c _setlocale_r
8111bf58 g     O .bss	00000100 cDebugBuffer
8110b0d0 g     F .text	00000068 __sfmoreglue
811142e0 g     F .text	00000004 __malloc_unlock
8110509c g     F .text	00000024 uliXorshift32
81105da4 g     F .text	00000440 .hidden __divsf3
81113d54 g     F .text	00000084 alt_log_jtag_uart_isr_proc
8110c8b8 g     F .text	0000015c memmove
8110b250 g     F .text	00000018 _cleanup
8110cb3c g     F .text	000000a8 _Balloc
8111538c g     F .text	00000038 alt_msgdma_construct_standard_st_to_mm_descriptor
8111bf08 g     O .bss	00000001 alt_log_write_on_flag
811122e0 g     F .text	000000dc .hidden __gtdf2
81116c78 g     F .text	00000008 altera_nios2_gen2_irq_init
8111bf05 g     O .bss	00000001 alt_log_jtag_uart_isr_on_flag
81105b60 g     F .text	000000e4 i2c_write
86020000 g     F .entry	00000000 __reset
81110108 g     F .text	0000005c _fstat_r
8111bf00 g     O .bss	00000004 errno
8110e320 g     F .text	00000008 __seofread
8111c458 g     O .bss	00000011 alt_log_write_buf
8111bf18 g     O .bss	00000004 alt_argv
81123e98 g       *ABS*	00000000 _gp
81114544 g     F .text	00000004 usleep
81115990 g     F .text	0000005c alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8111aa44 g     O .rwdata	00000180 alt_fd_list
8111ac4c g     O .rwdata	0000001d alt_log_msg_alt_main
81106e38 g     F .text	00000008 _putchar_r
8111bf06 g     O .bss	00000001 alt_log_jtag_uart_alarm_on_flag
81116708 g     F .text	00000078 alt_find_dev
81106c84 g     F .text	00000148 memcpy
8110af20 g     F .text	0000000c _cleanup_r
81112e2c g     F .text	000000dc .hidden __floatsidf
81116874 g     F .text	00000104 alt_io_redirect
811123bc g     F .text	000000f4 .hidden __ltdf2
811172f0 g       *ABS*	00000000 __DTOR_END__
81115c44 g     F .text	00000084 alt_msgdma_start_prefetcher_with_extd_desc_list
81115f48 g     F .text	0000016c alt_msgdma_extended_descriptor_async_transfer
81115df8 g     F .text	00000010 alt_msgdma_register_callback
81106f18 g     F .text	00000014 puts
81116d7c g     F .text	00000074 alt_exception_cause_generated_bad_addr
8110e204 g     F .text	00000074 __fpclassifyd
8110d91c g     F .text	000000a4 __ratio
8110fa54 g     F .text	0000001c __vfiprintf_internal
81114a9c g     F .text	00000154 altera_avalon_jtag_uart_read
81115868 g     F .text	00000060 alt_msgdma_prefetcher_add_standard_desc_to_list
81106dcc g     F .text	00000030 _printf_r
81111008 g     F .text	00000064 .hidden __udivsi3
811130f0 g     F .text	00000084 isatty
81119b64 g     O .rodata	000000c8 __mprec_tens
8110bdac g     F .text	0000000c __locale_charset
81105784 g     F .text	00000328 I2C_MultipleRead
811140c0 g     F .text	00000044 alt_log_system_clock
8111befc g     O .bss	00000004 __malloc_top_pad
8111bea0 g     O .rwdata	00000004 __mb_cur_max
8110bddc g     F .text	0000000c _localeconv_r
8110cf48 g     F .text	0000003c __i2b
8110b6ec g     F .text	000004bc __sfvwrite_r
811136cc g     F .text	000004f4 alt_log_printf_proc
8110e278 g     F .text	00000054 _sbrk_r
8111bf04 g     O .bss	00000001 alt_log_jtag_uart_startup_info_on_flag
81110218 g     F .text	00000060 _read_r
81104e6c g     F .text	00000230 bDdr2MemoryRandomReadTest
8111beb0 g     O .rwdata	00000004 alt_max_fd
8110fdfc g     F .text	000000f0 _fclose_r
8110aee8 g     F .text	00000030 fflush
8111bef8 g     O .bss	00000004 __malloc_max_sbrked_mem
81106b10 g     F .text	00000110 .hidden __extendsfdf2
811050c0 g     F .text	00000138 I2C_TestAdress
811110c4 g     F .text	000008ac .hidden __adddf3
8111c46c g     O .bss	00000018 alt_log_jtag_uart_alarm_1
8110d6c4 g     F .text	0000010c __b2d
81115608 g     F .text	00000048 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
811109d8 g     F .text	00000538 .hidden __umoddi3
81114104 g     F .text	0000007c lseek
8111be98 g     O .rwdata	00000004 _global_impure_ptr
8110dca0 g     F .text	00000564 _realloc_r
8111c584 g       *ABS*	00000000 __bss_end
8111680c g     F .text	00000068 alt_iic_isr_register
81114450 g     F .text	000000f4 alt_tick
81115d18 g     F .text	000000e0 alt_msgdma_init
81110460 g     F .text	00000578 .hidden __udivdi3
81110064 g     F .text	00000024 _fputwc_r
81119b3c g     O .rodata	00000028 __mprec_bigtens
8110cd2c g     F .text	00000104 __s2b
81112f08 g     F .text	000000a8 .hidden __floatunsidf
8111bf0c g     O .bss	00000004 alt_system_clock_in_sec
81113cdc g     F .text	00000078 alt_log_jtag_uart_startup_info
8110d404 g     F .text	00000060 __mcmp
81114f98 g     F .text	00000040 altera_avalon_uart_init
811162c0 g     F .text	00000234 alt_msgdma_extended_descriptor_sync_transfer
8110b288 g     F .text	00000018 __fp_lock_all
811167f4 g     F .text	00000018 alt_ic_irq_enabled
811051f8 g     F .text	00000254 I2C_Write
8111441c g     F .text	00000034 alt_alarm_stop
8111bf07 g     O .bss	00000001 alt_log_sys_clk_on_flag
8111bf28 g     O .bss	00000004 alt_irq_active
811000fc g     F .exceptions	00000064 alt_irq_handler
811131f8 g     F .text	000004d4 alt_log_private_printf
8111abc4 g     O .rwdata	00000028 alt_dev_null
811154b0 g     F .text	00000078 alt_msgdma_construct_extended_mm_to_st_descriptor
8111ac6c g     O .rwdata	00000019 alt_log_msg_bss
81105aac g     F .text	0000006c i2c_start
81115afc g     F .text	00000148 alt_msgdma_start_prefetcher_with_std_desc_list
8111306c g     F .text	00000004 alt_dcache_flush_all
8110ce30 g     F .text	00000068 __hi0bits
81112dac g     F .text	00000080 .hidden __fixdfsi
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
8111beb4 g     O .rwdata	00000008 alt_dev_list
81114548 g     F .text	000000f4 write
8110db38 g     F .text	000000a0 _putc_r
81113078 g     F .text	00000078 fstat
811123bc g     F .text	000000f4 .hidden __ledf2
8110d17c g     F .text	00000140 __pow5mult
8110e5f8 g     F .text	0000145c ___vfiprintf_internal_r
8111bef0 g     O .bss	00000004 __nlocale_changed
8111106c g     F .text	00000058 .hidden __umodsi3
81115650 g     F .text	00000048 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
8111c584 g       *ABS*	00000000 end
811151c4 g     F .text	000000fc altera_avalon_uart_write
811131a8 g     F .text	00000018 alt_log_txchar
811148e0 g     F .text	000000fc altera_avalon_jtag_uart_init
81100160 g     F .exceptions	0000002c alt_instruction_exception_entry
811172f0 g       *ABS*	00000000 __CTOR_LIST__
811e0000 g       *ABS*	00000000 __alt_stack_pointer
81104c84 g     F .text	000001e8 bDdr2MemoryRandomWriteTest
81114dd0 g     F .text	00000048 alt_avalon_timer_sc_init
81114e28 g     F .text	00000010 altera_avalon_uart_write_fd
81106c20 g     F .text	00000064 .hidden __clzsi2
81114e38 g     F .text	00000010 altera_avalon_uart_close_fd
81114bf0 g     F .text	000001a0 altera_avalon_jtag_uart_write
8110b278 g     F .text	00000004 __sfp_lock_acquire
8110c7d4 g     F .text	000000e4 memchr
81106fc4 g     F .text	000021f8 ___vfprintf_internal_r
8110b3dc g     F .text	00000310 _free_r
81116af0 g     F .text	0000017c alt_printf
8110bdb8 g     F .text	00000010 __locale_mb_cur_max
811170bc g     F .text	00000180 __call_exitprocs
8111beec g     O .bss	00000004 __mlocale_changed
8111bea4 g     O .rwdata	00000004 __malloc_sbrk_base
8110018c g     F .text	000000a8 _start
8111bf24 g     O .bss	00000004 _alt_tick_rate
8110d2bc g     F .text	00000148 __lshift
811153c4 g     F .text	00000038 alt_msgdma_construct_standard_mm_to_st_descriptor
8111bf20 g     O .bss	00000004 _alt_nticks
811142e4 g     F .text	000000c8 read
8111465c g     F .text	000000c4 alt_sys_init
811061e4 g     F .text	00000124 .hidden __floatsisf
81100404 g     F .text	0000437c bDdr2EepromDump
81116fa4 g     F .text	00000118 __register_exitproc
81113174 g       .text	00000000 tx_log_str
8110cf84 g     F .text	000001f8 __multiply
811149dc g     F .text	0000004c altera_avalon_jtag_uart_close
81116eb8 g     F .text	000000ec strncpy
8111bf30 g     O .bss	00000028 __malloc_current_mallinfo
8110d7d0 g     F .text	0000014c __d2b
8111bec8 g     O .rwdata	00000004 alt_log_boot_on_flag
81114720 g     F .text	00000010 altera_avalon_jtag_uart_read_fd
81116d2c g     F .text	00000050 alt_get_fd
81116574 g     F .text	00000060 alt_busy_sleep
8110fce4 g     F .text	00000054 _close_r
81113c64 g     F .text	00000078 alt_log_jtag_uart_print_control_reg
811155bc g     F .text	0000004c alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
81116e3c g     F .text	0000007c memcmp
81114740 g     F .text	00000010 altera_avalon_jtag_uart_close_fd
8111c584 g       *ABS*	00000000 __alt_stack_base
81114750 g     F .text	0000000c altera_avalon_jtag_uart_ioctl_fd
81115698 g     F .text	00000090 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
81109294 g     F .text	00000154 __swsetup_r
81111970 g     F .text	000008e8 .hidden __divdf3
8110b138 g     F .text	00000118 __sfp
8110da34 g     F .text	00000078 __copybits
8111a63c g     O .rwdata	00000408 __malloc_av_
8110b284 g     F .text	00000004 __sinit_lock_release
8111bee4 g     O .bss	00000004 uliInitialState
81105b18 g     F .text	00000048 i2c_stop
811063f8 g     F .text	00000718 .hidden __muldf3
8110e2cc g     F .text	00000054 __sread
81116c80 g     F .text	000000ac alt_find_file
811165d4 g     F .text	0000006c alt_dev_llist_insert
811142dc g     F .text	00000004 __malloc_lock
811143d0 g     F .text	0000004c sbrk
8110ae8c g     F .text	0000005c _fflush_r
8110fd38 g     F .text	000000c4 _calloc_r
8111bee4 g       *ABS*	00000000 __bss_start
8110ca14 g     F .text	00000128 memset
81115cc8 g     F .text	00000050 alt_msgdma_open
81105d4c g     F .text	00000058 main
8111bf14 g     O .bss	00000004 alt_envp
8111bef4 g     O .bss	00000004 __malloc_max_total_mem
811158c8 g     F .text	00000084 alt_msgdma_prefetcher_add_extended_desc_to_list
81114730 g     F .text	00000010 altera_avalon_jtag_uart_write_fd
81105c44 g     F .text	00000108 i2c_read
8110fc6c g     F .text	00000018 __swbuf
8110e400 g     F .text	00000008 __sclose
811e0000 g       *ABS*	00000000 __alt_heap_limit
8110feec g     F .text	00000014 fclose
811095e8 g     F .text	00001688 _dtoa_r
811159ec g     F .text	00000110 alt_msgdma_start_prefetcher_with_list_addr
8110bfc8 g     F .text	0000080c _malloc_r
811103d4 g     F .text	00000030 __ascii_wctomb
8111bec4 g     O .rwdata	00000004 alt_errno
811157b8 g     F .text	000000b0 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81113bc0 g     F .text	000000a4 altera_avalon_jtag_uart_report_log
8110bba8 g     F .text	000000c4 _fwalk
8110dbd8 g     F .text	000000c8 putc
81110f10 g     F .text	00000084 .hidden __divsi3
8111abec g     O .rwdata	0000002a alt_log_msg_cache
8110b2b8 g     F .text	00000124 _malloc_trim_r
811172f0 g       *ABS*	00000000 __CTOR_END__
81100234 g     F .text	000001d0 bDdr2EepromTest
8110e408 g     F .text	000000dc strcmp
811172f0 g       *ABS*	00000000 __DTOR_LIST__
81112258 g     F .text	00000088 .hidden __nedf2
8111463c g     F .text	00000020 alt_irq_init
811143ac g     F .text	00000024 alt_release_fd
811160b4 g     F .text	0000020c alt_msgdma_standard_descriptor_sync_transfer
8111ac18 g     O .rwdata	00000031 alt_log_msg_stackpointer
8111998a g     O .rodata	00000100 .hidden __clz_tab
811047e0 g     F .text	0000018c bDdr2MemoryWriteTest
8111bee8 g     O .bss	00000004 _PathLocale
81116df0 g     F .text	00000014 atexit
8110fc84 g     F .text	00000060 _write_r
8110bde8 g     F .text	00000018 setlocale
81115728 g     F .text	00000090 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8111be9c g     O .rwdata	00000004 _impure_ptr
8111bf1c g     O .bss	00000004 alt_argc
8110ac70 g     F .text	0000021c __sflush_r
811166a4 g     F .text	00000064 _do_dtors
8110bdd4 g     F .text	00000008 __locale_cjk_lang
81100020 g       .exceptions	00000000 alt_irq_entry
8110d660 g     F .text	00000064 __ulp
8110b2a0 g     F .text	00000018 __fp_unlock_all
8111bebc g     O .rwdata	00000008 alt_fs_list
8111c058 g     O .bss	00000400 xSZData
8110be00 g     F .text	0000000c localeconv
8111bf10 g     O .bss	00000004 alt_log_sys_clk_count
81113dd8 g     F .text	000002e8 alt_log_write
81116780 g     F .text	00000004 alt_ic_isr_register
8111bee4 g       *ABS*	00000000 _edata
81114e18 g     F .text	00000010 altera_avalon_uart_read_fd
8111c584 g       *ABS*	00000000 _end
81104780 g     F .text	00000060 bDdr2SwitchMemory
8110ff00 g     F .text	00000164 __fputwc
81114a28 g     F .text	00000074 altera_avalon_jtag_uart_ioctl
811167bc g     F .text	00000038 alt_ic_irq_disable
8110e328 g     F .text	0000007c __swrite
8111bea8 g     O .rwdata	00000004 __malloc_trim_threshold
8110bdc8 g     F .text	0000000c __locale_msgcharset
81116e04 g     F .text	00000038 exit
8110bc6c g     F .text	000000c4 _fwalk_reent
8111594c g     F .text	00000044 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
81106308 g     F .text	000000f0 .hidden __floatunsisf
8110d464 g     F .text	000001fc __mdiff
81110f94 g     F .text	00000074 .hidden __modsi3
811e0000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
8110b27c g     F .text	00000004 __sfp_lock_release
81115528 g     F .text	00000094 alt_msgdma_construct_extended_mm_to_mm_descriptor
8110496c g     F .text	00000318 bDdr2MemoryReadTest
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
81115438 g     F .text	00000078 alt_msgdma_construct_extended_st_to_mm_descriptor
81114fd8 g     F .text	00000030 altera_avalon_uart_close
8111723c g     F .text	000000b4 _exit
811164f4 g     F .text	00000080 alt_alarm_start
8110be0c g     F .text	000001bc __smakebuf_r
8111bed8 g     O .rwdata	00000008 alt_msgdma_list
81106f2c g     F .text	00000098 strlen
81116978 g     F .text	00000178 open
811122e0 g     F .text	000000dc .hidden __gedf2
81116c6c g     F .text	0000000c alt_putchar
8111beac g     O .rwdata	00000004 __wctomb
8110e5e0 g     F .text	00000018 __sprint_r
8111bee0 g     O .rwdata	00000004 alt_priority_mask
81116784 g     F .text	00000038 alt_ic_irq_enable
811091bc g     F .text	0000001c __vfprintf_internal
81115008 g     F .text	000001bc altera_avalon_uart_read
81110404 g     F .text	0000005c _wctomb_r
811124b0 g     F .text	000008fc .hidden __subdf3
8110ce98 g     F .text	000000b0 __lo0bits
8111bed0 g     O .rwdata	00000008 alt_alarm_list
81116640 g     F .text	00000064 _do_ctors
81110314 g     F .text	000000c0 wcrtomb
81112fb0 g     F .text	000000bc close
811131c0 g     F .text	00000038 alt_log_repchar
81110088 g     F .text	00000080 fputwc
8110b280 g     F .text	00000004 __sinit_lock_acquire
8110cc0c g     F .text	00000120 __multadd
8110cbe4 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001600 	call	81100160 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defffe04 	addi	sp,sp,-8
81100100:	dfc00115 	stw	ra,4(sp)
81100104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100108:	000b313a 	rdctl	r5,ipending
8110010c:	042044b4 	movhi	r16,33042
81100110:	84312104 	addi	r16,r16,-15228
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
81100114:	2880004c 	andi	r2,r5,1

  active = alt_irq_pending ();

  do
  {
    i = 0;
81100118:	0007883a 	mov	r3,zero
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110011c:	1000051e 	bne	r2,zero,81100134 <alt_irq_handler+0x38>
81100120:	00800044 	movi	r2,1
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
81100124:	1085883a 	add	r2,r2,r2
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
81100128:	2888703a 	and	r4,r5,r2
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
      i++;
8110012c:	18c00044 	addi	r3,r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
81100130:	203ffc26 	beq	r4,zero,81100124 <__reset+0xfb0e0124>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
81100134:	180690fa 	slli	r3,r3,3
81100138:	80c7883a 	add	r3,r16,r3
8110013c:	18800017 	ldw	r2,0(r3)
81100140:	19000117 	ldw	r4,4(r3)
81100144:	103ee83a 	callr	r2
81100148:	000b313a 	rdctl	r5,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
8110014c:	283ff11e 	bne	r5,zero,81100114 <__reset+0xfb0e0114>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
81100150:	dfc00117 	ldw	ra,4(sp)
81100154:	dc000017 	ldw	r16,0(sp)
81100158:	dec00204 	addi	sp,sp,8
8110015c:	f800283a 	ret

81100160 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
81100160:	200b883a 	mov	r5,r4
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
81100164:	000931fa 	rdctl	r4,exception
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
81100168:	000d333a 	rdctl	r6,badaddr
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
8110016c:	d0a02517 	ldw	r2,-32620(gp)
81100170:	10000326 	beq	r2,zero,81100180 <alt_instruction_exception_entry+0x20>
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
81100174:	21001f0c 	andi	r4,r4,124
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
81100178:	2008d0ba 	srli	r4,r4,2
8110017c:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100180:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
81100184:	0005883a 	mov	r2,zero
81100188:	f800283a 	ret

Disassembly of section .text:

8110018c <_start>:
    .int 2, 1, 0b, 1b
    .popsection
#endif /* Initialize Data Cache */

    /* Log that caches have been initialized. */
    ALT_LOG_PUTS(alt_log_msg_cache)
8110018c:	012044b4 	movhi	r4,33042
81100190:	212fb204 	addi	r4,r4,-16696
81100194:	21400037 	ldwio	r5,0(r4)
81100198:	01400326 	beq	zero,r5,811001a8 <_start+0x1c>
8110019c:	012044b4 	movhi	r4,33042
811001a0:	212afb04 	addi	r4,r4,-21524
811001a4:	11131740 	call	81113174 <tx_log_str>

    /* Log that the stack pointer is about to be setup. */
    ALT_LOG_PUTS(alt_log_msg_stackpointer)
811001a8:	012044b4 	movhi	r4,33042
811001ac:	212fb204 	addi	r4,r4,-16696
811001b0:	21400037 	ldwio	r5,0(r4)
811001b4:	01400326 	beq	zero,r5,811001c4 <_start+0x38>
811001b8:	012044b4 	movhi	r4,33042
811001bc:	212b0604 	addi	r4,r4,-21480
811001c0:	11131740 	call	81113174 <tx_log_str>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
811001c4:	06e047b4 	movhi	sp,33054
    ori sp, sp, %lo(__alt_stack_pointer)
811001c8:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
811001cc:	06a044b4 	movhi	gp,33042
    ori gp, gp, %lo(_gp)
811001d0:	d68fa614 	ori	gp,gp,16024
 * by the linker script. They mark the begining and the end of the bss
 * region. The linker script guarantees that these values are word aligned.
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)
811001d4:	012044b4 	movhi	r4,33042
811001d8:	212fb204 	addi	r4,r4,-16696
811001dc:	21400037 	ldwio	r5,0(r4)
811001e0:	01400326 	beq	zero,r5,811001f0 <_start+0x64>
811001e4:	012044b4 	movhi	r4,33042
811001e8:	212b1b04 	addi	r4,r4,-21396
811001ec:	11131740 	call	81113174 <tx_log_str>

    movhi r2, %hi(__bss_start)
811001f0:	00a04474 	movhi	r2,33041
    ori r2, r2, %lo(__bss_start)
811001f4:	10afb914 	ori	r2,r2,48868

    movhi r3, %hi(__bss_end)
811001f8:	00e04474 	movhi	r3,33041
    ori r3, r3, %lo(__bss_end)
811001fc:	18f16114 	ori	r3,r3,50564

    beq r2, r3, 1f
81100200:	10c00326 	beq	r2,r3,81100210 <_start+0x84>

0:
    stw zero, (r2)
81100204:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
81100208:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
8110020c:	10fffd36 	bltu	r2,r3,81100204 <__reset+0xfb0e0204>

    ldw   et, %gprel(alt_stack_limit_value)(gp)
#endif

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)
81100210:	012044b4 	movhi	r4,33042
81100214:	212fb204 	addi	r4,r4,-16696
81100218:	21400037 	ldwio	r5,0(r4)
8110021c:	01400326 	beq	zero,r5,8110022c <_start+0xa0>
81100220:	012044b4 	movhi	r4,33042
81100224:	212b1304 	addi	r4,r4,-21428
81100228:	11131740 	call	81113174 <tx_log_str>

    /* Call the C entry point. It should never return. */
    call alt_main
8110022c:	11141800 	call	81114180 <alt_main>

81100230 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100230:	003fff06 	br	81100230 <__reset+0xfb0e0230>

81100234 <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
81100234:	defff804 	addi	sp,sp,-32
81100238:	dc000215 	stw	r16,8(sp)
8110023c:	2021883a 	mov	r16,r4

	printf("===== DE4 DDR2 EEPROM Test =====\n");
81100240:	01204474 	movhi	r4,33041
81100244:	211cbc04 	addi	r4,r4,29424
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
81100248:	dfc00715 	stw	ra,28(sp)
8110024c:	dd000615 	stw	r20,24(sp)
81100250:	dcc00515 	stw	r19,20(sp)
81100254:	dc800415 	stw	r18,16(sp)
81100258:	dc400315 	stw	r17,12(sp)

	printf("===== DE4 DDR2 EEPROM Test =====\n");
8110025c:	1106f180 	call	81106f18 <puts>
	bool bSuccess = FALSE;
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
81100260:	81003fcc 	andi	r4,r16,255
81100264:	20004a26 	beq	r4,zero,81100390 <bDdr2EepromTest+0x15c>
81100268:	00800044 	movi	r2,1
8110026c:	20801e1e 	bne	r4,r2,811002e8 <bDdr2EepromTest+0xb4>
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
81100270:	04a00034 	movhi	r18,32768
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81100274:	04600034 	movhi	r17,32768
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
81100278:	94825c04 	addi	r18,r18,2416
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8110027c:	8c425804 	addi	r17,r17,2400
		return bSuccess;
	}

	alt_u8 ucControlAddr, ucValue;

	printf("DDR2 EEPROM Read Test\n");
81100280:	01204474 	movhi	r4,33041
81100284:	211cd104 	addi	r4,r4,29508
81100288:	1106f180 	call	81106f18 <puts>

	usleep(20 * 1000);
8110028c:	01138804 	movi	r4,20000
	for (iI = 0; iI < 256 && bSuccess; iI++) {
81100290:	0021883a 	mov	r16,zero
81100294:	dcc00144 	addi	r19,sp,5

	alt_u8 ucControlAddr, ucValue;

	printf("DDR2 EEPROM Read Test\n");

	usleep(20 * 1000);
81100298:	11145440 	call	81114544 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
8110029c:	05004004 	movi	r20,256
		ucControlAddr = iI;
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
811002a0:	800f883a 	mov	r7,r16
811002a4:	900b883a 	mov	r5,r18
811002a8:	8809883a 	mov	r4,r17
811002ac:	01bfe804 	movi	r6,-96
811002b0:	dcc00015 	stw	r19,0(sp)
811002b4:	110544c0 	call	8110544c <I2C_Read>
				ucControlAddr, &ucValue);
		if (bSuccess) {

			printf("EEPROM[%03d]=%02Xh\n", ucControlAddr, ucValue);
811002b8:	01204474 	movhi	r4,33041
811002bc:	800b883a 	mov	r5,r16
811002c0:	211cd704 	addi	r4,r4,29532
	alt_u8 ucControlAddr, ucValue;

	printf("DDR2 EEPROM Read Test\n");

	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
811002c4:	84000044 	addi	r16,r16,1
		ucControlAddr = iI;
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
				ucControlAddr, &ucValue);
		if (bSuccess) {
811002c8:	10001326 	beq	r2,zero,81100318 <bDdr2EepromTest+0xe4>

			printf("EEPROM[%03d]=%02Xh\n", ucControlAddr, ucValue);
811002cc:	d9800143 	ldbu	r6,5(sp)
811002d0:	1106dfc0 	call	81106dfc <printf>
	alt_u8 ucControlAddr, ucValue;

	printf("DDR2 EEPROM Read Test\n");

	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
811002d4:	853ff21e 	bne	r16,r20,811002a0 <__reset+0xfb0e02a0>

		}
	}
	if (bSuccess) {

		printf("DDR2 EEPROM Read Test Completed\n\n");
811002d8:	01204474 	movhi	r4,33041
811002dc:	211cdc04 	addi	r4,r4,29552
811002e0:	1106f180 	call	81106f18 <puts>
811002e4:	00001206 	br	81100330 <bDdr2EepromTest+0xfc>
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Aborting Test \n");
811002e8:	01204474 	movhi	r4,33041
811002ec:	211cc504 	addi	r4,r4,29460
811002f0:	1106f180 	call	81106f18 <puts>

		return bSuccess;
811002f4:	0005883a 	mov	r2,zero
	}

	printf("\n");

	return bSuccess;
}
811002f8:	dfc00717 	ldw	ra,28(sp)
811002fc:	dd000617 	ldw	r20,24(sp)
81100300:	dcc00517 	ldw	r19,20(sp)
81100304:	dc800417 	ldw	r18,16(sp)
81100308:	dc400317 	ldw	r17,12(sp)
8110030c:	dc000217 	ldw	r16,8(sp)
81100310:	dec00804 	addi	sp,sp,32
81100314:	f800283a 	ret

			printf("EEPROM[%03d]=%02Xh\n", ucControlAddr, ucValue);

		} else {

			printf("Failed to read EEPROM\n");
81100318:	01204474 	movhi	r4,33041
8110031c:	211ce504 	addi	r4,r4,29588
81100320:	1106f180 	call	81106f18 <puts>

		printf("DDR2 EEPROM Read Test Completed\n\n");

	} else {

		printf("DDR2 EEPROM Read Test Failed\n\n");
81100324:	01204474 	movhi	r4,33041
81100328:	211ceb04 	addi	r4,r4,29612
8110032c:	1106f180 	call	81106f18 <puts>

	}

	printf("DDR2 EEPROM Write Test\n");
81100330:	01204474 	movhi	r4,33041
81100334:	211cf304 	addi	r4,r4,29644
81100338:	1106f180 	call	81106f18 <puts>

	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
	alt_u8 ucReadData;
	usleep(20 * 1000);
8110033c:	01138804 	movi	r4,20000
81100340:	11145440 	call	81114544 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
81100344:	04c00484 	movi	r19,18
81100348:	01c02004 	movi	r7,128
8110034c:	dcc00015 	stw	r19,0(sp)
81100350:	01bfe804 	movi	r6,-96
81100354:	900b883a 	mov	r5,r18
81100358:	8809883a 	mov	r4,r17
8110035c:	11051f80 	call	811051f8 <I2C_Write>
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
81100360:	1000101e 	bne	r2,zero,811003a4 <bDdr2EepromTest+0x170>

		printf("Failed to write EEPROM\n");
81100364:	01204474 	movhi	r4,33041
81100368:	211cf904 	addi	r4,r4,29668
8110036c:	1106f180 	call	81106f18 <puts>

		printf("DDR2 EEPROM Write Test Completed\n\n");

	} else {

		printf("DDR2 EEPROM Write Test Failed\n\n");
81100370:	01204474 	movhi	r4,33041
81100374:	211d2004 	addi	r4,r4,29824
81100378:	0021883a 	mov	r16,zero
8110037c:	1106f180 	call	81106f18 <puts>

	}

	printf("\n");
81100380:	01000284 	movi	r4,10
81100384:	1106e400 	call	81106e40 <putchar>

	return bSuccess;
81100388:	8005883a 	mov	r2,r16
8110038c:	003fda06 	br	811002f8 <__reset+0xfb0e02f8>
	int iI;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81100390:	04a00034 	movhi	r18,32768
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81100394:	04600034 	movhi	r17,32768
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81100398:	94828004 	addi	r18,r18,2560
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8110039c:	8c427c04 	addi	r17,r17,2544
811003a0:	003fb706 	br	81100280 <__reset+0xfb0e0280>
	if (!bSuccess) {

		printf("Failed to write EEPROM\n");

	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
811003a4:	d8800104 	addi	r2,sp,4
811003a8:	d8800015 	stw	r2,0(sp)
811003ac:	01c02004 	movi	r7,128
811003b0:	01bfe804 	movi	r6,-96
811003b4:	900b883a 	mov	r5,r18
811003b8:	8809883a 	mov	r4,r17
811003bc:	110544c0 	call	8110544c <I2C_Read>
811003c0:	1021883a 	mov	r16,r2
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
811003c4:	10000b26 	beq	r2,zero,811003f4 <bDdr2EepromTest+0x1c0>

			printf("Failed to read EEPROM for verify\n");

		} else {
			if (ucReadData != ucWriteData) {
811003c8:	d9400103 	ldbu	r5,4(sp)
811003cc:	2cc00526 	beq	r5,r19,811003e4 <bDdr2EepromTest+0x1b0>
				bSuccess = FALSE;

				printf(
811003d0:	01204474 	movhi	r4,33041
811003d4:	211d0804 	addi	r4,r4,29728
811003d8:	980d883a 	mov	r6,r19
811003dc:	1106dfc0 	call	81106dfc <printf>
811003e0:	003fe306 	br	81100370 <__reset+0xfb0e0370>
			}
		}
	}
	if (bSuccess) {

		printf("DDR2 EEPROM Write Test Completed\n\n");
811003e4:	01204474 	movhi	r4,33041
811003e8:	211d1704 	addi	r4,r4,29788
811003ec:	1106f180 	call	81106f18 <puts>
811003f0:	003fe306 	br	81100380 <__reset+0xfb0e0380>
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
				ucTestAddr, &ucReadData);
		if (!bSuccess) {

			printf("Failed to read EEPROM for verify\n");
811003f4:	01204474 	movhi	r4,33041
811003f8:	211cff04 	addi	r4,r4,29692
811003fc:	1106f180 	call	81106f18 <puts>
81100400:	003fdb06 	br	81100370 <__reset+0xfb0e0370>

81100404 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
81100404:	deffb304 	addi	sp,sp,-308
81100408:	dc004315 	stw	r16,268(sp)
8110040c:	2021883a 	mov	r16,r4

	printf("===== DE4 DDR2 EEPROM Dump =====\n");
81100410:	01204474 	movhi	r4,33041
81100414:	211d2804 	addi	r4,r4,29856
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
81100418:	dfc04c15 	stw	ra,304(sp)
8110041c:	df004b15 	stw	fp,300(sp)
81100420:	ddc04a15 	stw	r23,296(sp)
81100424:	dd804915 	stw	r22,292(sp)
81100428:	dd404815 	stw	r21,288(sp)
8110042c:	dd004715 	stw	r20,284(sp)
81100430:	dcc04615 	stw	r19,280(sp)
81100434:	dc804515 	stw	r18,276(sp)
81100438:	dc404415 	stw	r17,272(sp)

	printf("===== DE4 DDR2 EEPROM Dump =====\n");
8110043c:	1106f180 	call	81106f18 <puts>
	bool bSuccess = FALSE;
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iByteCounter;

	switch (ucMemoryId) {
81100440:	81003fcc 	andi	r4,r16,255
81100444:	2000c726 	beq	r4,zero,81100764 <bDdr2EepromDump+0x360>
81100448:	00800044 	movi	r2,1
8110044c:	2080ae1e 	bne	r4,r2,81100708 <bDdr2EepromDump+0x304>
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
81100450:	01600034 	movhi	r5,32768
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81100454:	01200034 	movhi	r4,32768
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
81100458:	29425c04 	addi	r5,r5,2416
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8110045c:	21025804 	addi	r4,r4,2400

		return bSuccess;
	}

	alt_u8 ucEepromData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
81100460:	00804004 	movi	r2,256
81100464:	d8800015 	stw	r2,0(sp)
81100468:	d9c00104 	addi	r7,sp,4
8110046c:	01bfe804 	movi	r6,-96
81100470:	11057840 	call	81105784 <I2C_MultipleRead>
81100474:	1021883a 	mov	r16,r2
			ucEepromData, sizeof(ucEepromData));
	if (bSuccess) {
81100478:	1000b326 	beq	r2,zero,81100748 <bDdr2EepromDump+0x344>

		printf(
8110047c:	01204474 	movhi	r4,33041
81100480:	211d3d04 	addi	r4,r4,29940

			} else if (iByteCounter == 62) {

				printf("Byte 62: SPD Revision [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
81100484:	05a04434 	movhi	r22,33040
					case 0xE0: printf("28"); break;
					case 0xF0: printf("Exceed 30"); break;
				}
				printf(" 0C");
				printf("\n  -- DT4R4W Delta : ");
				switch (ucEepromData[iByteCounter] & 0x0F) {
81100488:	05604434 	movhi	r21,33040
					case 0xD0: printf("13"); break;
					case 0xE0: printf("14"); break;
					case 0xF0: printf("15"); break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
8110048c:	05204434 	movhi	r20,33040
					} else {
						printf("%03u", ucEepromData[iByteCounter]);
					}
				}
				printf(".");
				switch (0x0E & ucEepromData[iByteCounter]) {
81100490:	04e04434 	movhi	r19,33040
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
81100494:	04a04434 	movhi	r18,33040
	alt_u8 ucEepromData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucEepromData, sizeof(ucEepromData));
	if (bSuccess) {

		printf(
81100498:	04400044 	movi	r17,1
8110049c:	0039883a 	mov	fp,zero
811004a0:	1106f180 	call	81106f18 <puts>

			} else if (iByteCounter == 62) {

				printf("Byte 62: SPD Revision [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
811004a4:	b587bc04 	addi	r22,r22,7920
					case 0xE0: printf("28"); break;
					case 0xF0: printf("Exceed 30"); break;
				}
				printf(" 0C");
				printf("\n  -- DT4R4W Delta : ");
				switch (ucEepromData[iByteCounter] & 0x0F) {
811004a8:	ad49a004 	addi	r21,r21,9856
					case 0xD0: printf("13"); break;
					case 0xE0: printf("14"); break;
					case 0xF0: printf("15"); break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
811004ac:	a5096d04 	addi	r20,r20,9652
					} else {
						printf("%03u", ucEepromData[iByteCounter]);
					}
				}
				printf(".");
				switch (0x0E & ucEepromData[iByteCounter]) {
811004b0:	9cc8e304 	addi	r19,r19,9100
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
811004b4:	9485fc04 	addi	r18,r18,6128

		for (iByteCounter = 0; iByteCounter < 256 && bSuccess; iByteCounter++) {

//			printf("DDR2 EEPROM[%03d] = %02Xh ", iByteCounter, ucEepromData[iByteCounter]);

			if (iByteCounter == 0) {
811004b8:	e000af26 	beq	fp,zero,81100778 <bDdr2EepromDump+0x374>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf("\n");

			} else if (iByteCounter == 1) {
811004bc:	00800044 	movi	r2,1
811004c0:	e080b926 	beq	fp,r2,811007a8 <bDdr2EepromDump+0x3a4>
				} else {
					printf("-");
				}
				printf("\n");

			} else if (iByteCounter == 2) {
811004c4:	00800084 	movi	r2,2
811004c8:	e080c826 	beq	fp,r2,811007ec <bDdr2EepromDump+0x3e8>
					printf("TBD");
					break;
				}
				printf("\n");

			} else if (iByteCounter == 3) {
811004cc:	008000c4 	movi	r2,3
811004d0:	e080dc26 	beq	fp,r2,81100844 <bDdr2EepromDump+0x440>
				} else {
					printf("Undefined");
				}
				printf("\n");

			} else if (iByteCounter == 4) {
811004d4:	00800104 	movi	r2,4
811004d8:	e080e826 	beq	fp,r2,8110087c <bDdr2EepromDump+0x478>
				} else {
					printf("Undefined");
				}
				printf("\n");

			} else if (iByteCounter == 5) {
811004dc:	05c00144 	movi	r23,5
811004e0:	e5c0f426 	beq	fp,r23,811008b4 <bDdr2EepromDump+0x4b0>
				}
				printf("\n  -- # of Ranks : ");
				printf("%u", (ucEepromData[iByteCounter] & 0x07) + 1);
				printf("\n");

			} else if (iByteCounter == 6) {
811004e4:	00800184 	movi	r2,6
811004e8:	e0812526 	beq	fp,r2,81100980 <bDdr2EepromDump+0x57c>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf("\n");

			} else if (iByteCounter == 7) {
811004ec:	008001c4 	movi	r2,7
811004f0:	e0812d26 	beq	fp,r2,811009a8 <bDdr2EepromDump+0x5a4>
				printf("Byte 7: Reserved [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("Undefined");
				printf("\n");

			} else if (iByteCounter == 8) {
811004f4:	00800204 	movi	r2,8
811004f8:	e0813526 	beq	fp,r2,811009d0 <bDdr2EepromDump+0x5cc>
					printf("TBD");
					break;
				}
				printf("\n");

			} else if (iByteCounter == 9) {
811004fc:	00800244 	movi	r2,9
81100500:	e0814526 	beq	fp,r2,81100a18 <bDdr2EepromDump+0x614>
					break;
				}
				printf(" ns");
				printf("\n");

			}			else if (iByteCounter == 10) {
81100504:	05c00284 	movi	r23,10
81100508:	e5c17226 	beq	fp,r23,81100ad4 <bDdr2EepromDump+0x6d0>
					break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 11) {
8110050c:	008002c4 	movi	r2,11
81100510:	e0819826 	beq	fp,r2,81100b74 <bDdr2EepromDump+0x770>
				} else {
					printf("Not supported on this assembly");
				}
				printf("\n");

			} else if (iByteCounter == 12) {
81100514:	00800304 	movi	r2,12
81100518:	e081b626 	beq	fp,r2,81100bf4 <bDdr2EepromDump+0x7f0>
					case 0x87: printf("TBD"); break;
					default: printf("Undefined"); break;
				}
				printf("\n");

			} else if (iByteCounter == 13) {
8110051c:	00800344 	movi	r2,13
81100520:	e081de26 	beq	fp,r2,81100c9c <bDdr2EepromDump+0x898>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf("\n");

			} else if (iByteCounter == 14) {
81100524:	00800384 	movi	r2,14
81100528:	e081c826 	beq	fp,r2,81100c4c <bDdr2EepromDump+0x848>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf("\n");

			} else if (iByteCounter == 15) {
8110052c:	008003c4 	movi	r2,15
81100530:	e081d026 	beq	fp,r2,81100c74 <bDdr2EepromDump+0x870>
				printf("Byte 15: Reserved [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
					printf("Undefined");
				printf("\n");

			} else if (iByteCounter == 16) {
81100534:	00800404 	movi	r2,16
81100538:	e0833726 	beq	fp,r2,81101218 <bDdr2EepromDump+0xe14>
				if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- Burst Length = 4 : ");
				if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n");

			} else if (iByteCounter == 17) {
8110053c:	00800444 	movi	r2,17
81100540:	e0834c26 	beq	fp,r2,81101274 <bDdr2EepromDump+0xe70>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf("\n");

			} else if (iByteCounter == 18) {
81100544:	00800484 	movi	r2,18
81100548:	e0856e26 	beq	fp,r2,81101b04 <bDdr2EepromDump+0x1700>
				printf("\n  -- CASn Latency = 4 : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 3 : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 2 : "); if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n");

			} else if (iByteCounter == 19) {
8110054c:	008004c4 	movi	r2,19
81100550:	e085a326 	beq	fp,r2,81101be0 <bDdr2EepromDump+0x17dc>
						printf("Reserved");
						break;
				}
				printf("\n");

			} else if (iByteCounter == 20) {
81100554:	00800504 	movi	r2,20
81100558:	e084f026 	beq	fp,r2,8110191c <bDdr2EepromDump+0x1518>
					case 0x20: printf("Mini-UDIMM (width = 82.00 mm nom)"); break;
					default: printf("Reserved"); break;
				}
				printf("\n");

			} else if (iByteCounter == 21) {
8110055c:	00800544 	movi	r2,21
81100560:	e0851c26 	beq	fp,r2,811019d4 <bDdr2EepromDump+0x15d0>
				printf("\n  -- FET Switch External Enable : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- Number of PLLs on the DIMM : "); if (0x0C & ucEepromData[iByteCounter]) { printf("Reserved for future use"); } else { printf("%u", (0x0C & ucEepromData[iByteCounter]) >> 2); }
				printf("\n  -- Number of Active Registers on the DIMM : "); printf("%u", (0x03 & ucEepromData[iByteCounter]));
				printf("\n");

			} else if (iByteCounter == 22) {
81100564:	00800584 	movi	r2,22
81100568:	e085b026 	beq	fp,r2,81101c2c <bDdr2EepromDump+0x1828>
				printf("\n  -- Supports PASR (Partial Array Self Refresh) : "); if (0x04 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
				printf("\n  -- Supports 50 ohm ODT : "); if (0x02 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
				printf("\n  -- Supports Weak Driver : "); if (0x01 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
				printf("\n");

			} else if (iByteCounter == 23) {
8110056c:	008005c4 	movi	r2,23
81100570:	e085ce26 	beq	fp,r2,81101cac <bDdr2EepromDump+0x18a8>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 24) {
81100574:	00800604 	movi	r2,24
81100578:	e081dc26 	beq	fp,r2,81100cec <bDdr2EepromDump+0x8e8>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 25) {
8110057c:	00800644 	movi	r2,25
81100580:	e0820226 	beq	fp,r2,81100d8c <bDdr2EepromDump+0x988>
									default: printf("Undefined"); break;
								}
								printf(" ns");
								printf("\n");

			} else if (iByteCounter == 26) {
81100584:	00800684 	movi	r2,26
81100588:	e0840626 	beq	fp,r2,811015a4 <bDdr2EepromDump+0x11a0>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 27) {
8110058c:	008006c4 	movi	r2,27
81100590:	e0842c26 	beq	fp,r2,81101644 <bDdr2EepromDump+0x1240>
					case 0x03: printf("75"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 28) {
81100594:	00800704 	movi	r2,28
81100598:	e0834026 	beq	fp,r2,8110129c <bDdr2EepromDump+0xe98>
					case 0x03: printf("75"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 29) {
8110059c:	00800744 	movi	r2,29
811005a0:	e0835826 	beq	fp,r2,81101304 <bDdr2EepromDump+0xf00>
					case 0x03: printf("75"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 30) {
811005a4:	00800784 	movi	r2,30
811005a8:	e0837026 	beq	fp,r2,8110136c <bDdr2EepromDump+0xf68>
					printf("%03u", ucEepromData[iByteCounter]);
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 31) {
811005ac:	008007c4 	movi	r2,31
811005b0:	e0837826 	beq	fp,r2,81101394 <bDdr2EepromDump+0xf90>
				printf("\n  -- 4 GB : "); if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 2 GB : "); if (0x02 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 1 GB : "); if (0x01 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n");

			} else if (iByteCounter == 32) {
811005b4:	05c00804 	movi	r23,32
811005b8:	e5c25726 	beq	fp,r23,81100f18 <bDdr2EepromDump+0xb14>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 33) {
811005bc:	00800844 	movi	r2,33
811005c0:	e0827f26 	beq	fp,r2,81100fc0 <bDdr2EepromDump+0xbbc>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 34) {
811005c4:	00800884 	movi	r2,34
811005c8:	e083bb26 	beq	fp,r2,811014b8 <bDdr2EepromDump+0x10b4>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 35) {
811005cc:	008008c4 	movi	r2,35
811005d0:	e0846c26 	beq	fp,r2,81101784 <bDdr2EepromDump+0x1380>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 36) {
811005d4:	00800904 	movi	r2,36
811005d8:	e082a326 	beq	fp,r2,81101068 <bDdr2EepromDump+0xc64>
					case 0x03: printf("75"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 37) {
811005dc:	00800944 	movi	r2,37
811005e0:	e082e926 	beq	fp,r2,81101188 <bDdr2EepromDump+0xd84>
					case 0x03: printf("75"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 38) {
811005e4:	00800984 	movi	r2,38
811005e8:	e082b926 	beq	fp,r2,811010d0 <bDdr2EepromDump+0xccc>
					case 0x03: printf("75"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 39) {
811005ec:	008009c4 	movi	r2,39
811005f0:	e082d126 	beq	fp,r2,81101138 <bDdr2EepromDump+0xd34>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf("\n");

			} else if (iByteCounter == 40) {
811005f4:	00800a04 	movi	r2,40
811005f8:	e0821e26 	beq	fp,r2,81100e74 <bDdr2EepromDump+0xa70>

				printf("Byte 40: Extension of Byte 41 tRC and Byte 42 tRFC [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n");

			} else if (iByteCounter == 41) {
811005fc:	00800a44 	movi	r2,41
81100600:	e0822326 	beq	fp,r2,81100e90 <bDdr2EepromDump+0xa8c>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 42) {
81100604:	00800a84 	movi	r2,42
81100608:	e0874926 	beq	fp,r2,81102330 <bDdr2EepromDump+0x1f2c>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 43) {
8110060c:	00800ac4 	movi	r2,43
81100610:	e087c826 	beq	fp,r2,81102534 <bDdr2EepromDump+0x2130>
					default: printf("Undefined"); break;
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 44) {
81100614:	00800b04 	movi	r2,44
81100618:	e085dc26 	beq	fp,r2,81101d8c <bDdr2EepromDump+0x1988>
					printf("%.2f", (float)ucEepromData[iByteCounter] * 0.01);
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 45) {
8110061c:	00800b44 	movi	r2,45
81100620:	e087ae26 	beq	fp,r2,811024dc <bDdr2EepromDump+0x20d8>
					printf("%.2f", (float)ucEepromData[iByteCounter] * 0.01);
				}
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 46) {
81100624:	00800b84 	movi	r2,46
81100628:	e0879526 	beq	fp,r2,81102480 <bDdr2EepromDump+0x207c>
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf(" us");
				printf("\n");

			} else if (iByteCounter == 47) {
8110062c:	00800bc4 	movi	r2,47
81100630:	e087ee26 	beq	fp,r2,811025ec <bDdr2EepromDump+0x21e8>
					case 0x0F: printf("Exceed 6.0"); break;
				}
				printf(" 0C");
				printf("\n");

			} else if (iByteCounter == 48) {
81100634:	00800c04 	movi	r2,48
81100638:	e0849426 	beq	fp,r2,8110188c <bDdr2EepromDump+0x1488>
					printf("%.1f", (float)ucEepromData[iByteCounter] * 0.5);
				}
				printf(" 0C/W");
				printf("\n");

			} else if (iByteCounter == 49) {
8110063c:	00800c44 	movi	r2,49
81100640:	e0884426 	beq	fp,r2,81102754 <bDdr2EepromDump+0x2350>
				} else {
					printf("DRAM does not support high temperature self-refresh entry. Controller must ensure DRAM cools down to Tcase < 85 0C before entering self-refresh");
				}
				printf("\n");

			} else if (iByteCounter == 50) {
81100644:	00800c84 	movi	r2,50
81100648:	e0875d26 	beq	fp,r2,811023c0 <bDdr2EepromDump+0x1fbc>
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.1);
				}
				printf("\n");

			} else if (iByteCounter == 51) {
8110064c:	00800cc4 	movi	r2,51
81100650:	e0877326 	beq	fp,r2,81102420 <bDdr2EepromDump+0x201c>
				} else {
					printf("%.3f oC", (float)ucEepromData[iByteCounter] * 0.015);
				}
				printf("\n");

			} else if (iByteCounter == 52) {
81100654:	00800d04 	movi	r2,52
81100658:	e086ed26 	beq	fp,r2,81102210 <bDdr2EepromDump+0x1e0c>
				} else {
					printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.15);
				}
				printf("\n");

			} else if (iByteCounter == 53) {
8110065c:	00800d44 	movi	r2,53
81100660:	e0870326 	beq	fp,r2,81102270 <bDdr2EepromDump+0x1e6c>
				} else {
					printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.05);
				}
				printf("\n");

			} else if (iByteCounter == 54) {
81100664:	00800d84 	movi	r2,54
81100668:	e0871926 	beq	fp,r2,811022d0 <bDdr2EepromDump+0x1ecc>
				} else {
					printf("%.3f oC", (float)ucEepromData[iByteCounter] * 0.025);
				}
				printf("\n");

			} else if (iByteCounter == 55) {
8110066c:	00800dc4 	movi	r2,55
81100670:	e0881326 	beq	fp,r2,811026c0 <bDdr2EepromDump+0x22bc>
				} else {
					printf("DT4W is greater than or equal to DT4R");
				}
				printf("\n");

			} else if (iByteCounter == 56) {
81100674:	00800e04 	movi	r2,56
81100678:	e0841626 	beq	fp,r2,811016d4 <bDdr2EepromDump+0x12d0>
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
				}
				printf("\n");

			} else if (iByteCounter == 57) {
8110067c:	00800e44 	movi	r2,57
81100680:	e0842a26 	beq	fp,r2,8110172c <bDdr2EepromDump+0x1328>
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
				}
				printf("\n");

			} else if (iByteCounter == 58) {
81100684:	00800e84 	movi	r2,58
81100688:	e0863a26 	beq	fp,r2,81101f74 <bDdr2EepromDump+0x1b70>
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
				}
				printf("\n");

			} else if (iByteCounter == 59) {
8110068c:	00800ec4 	movi	r2,59
81100690:	e0864e26 	beq	fp,r2,81101fcc <bDdr2EepromDump+0x1bc8>
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
				}
				printf("\n");

			} else if (iByteCounter == 60) {
81100694:	00800f04 	movi	r2,60
81100698:	e085d226 	beq	fp,r2,81101de4 <bDdr2EepromDump+0x19e0>
				} else {
					printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.25);
				}
				printf("\n");

			} else if (iByteCounter == 61) {
8110069c:	00800f44 	movi	r2,61
811006a0:	e085e626 	beq	fp,r2,81101e3c <bDdr2EepromDump+0x1a38>
						printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.75);
					}
				}
				printf("\n");

			} else if (iByteCounter == 62) {
811006a4:	00800f84 	movi	r2,62
811006a8:	e0860626 	beq	fp,r2,81101ec4 <bDdr2EepromDump+0x1ac0>
					case 0x13: printf("Revision 1.3"); break;
					default: printf("Undefined"); break;
				}
				printf("\n");

			} else if (iByteCounter == 63) {
811006ac:	00800fc4 	movi	r2,63
811006b0:	e0862326 	beq	fp,r2,81101f40 <bDdr2EepromDump+0x1b3c>
					uiCRC += ucEepromData[iByteCounter];
				}
				printf("Calculated CRC = 0x%02X", (alt_u8)(uiCRC & 0x00FF));
				printf("\n");

			} else if (iByteCounter == 64) {
811006b4:	00801004 	movi	r2,64
811006b8:	e084fa26 	beq	fp,r2,81101aa4 <bDdr2EepromDump+0x16a0>
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 72) {
811006bc:	00801204 	movi	r2,72
811006c0:	e0850926 	beq	fp,r2,81101ae8 <bDdr2EepromDump+0x16e4>

				printf("Byte 72: Module Manufacturing Location [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n");

			} else if (iByteCounter == 73) {
811006c4:	00801244 	movi	r2,73
811006c8:	e0867426 	beq	fp,r2,8110209c <bDdr2EepromDump+0x1c98>
				for (uiCnt = 73; uiCnt < 91; uiCnt++) {
					printf("%c", (char)ucEepromData[uiCnt]);
				}
				printf("\n");

			} else if (iByteCounter == 91) {
811006cc:	008016c4 	movi	r2,91
811006d0:	e0868b26 	beq	fp,r2,81102100 <bDdr2EepromDump+0x1cfc>
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 93) {
811006d4:	00801744 	movi	r2,93
811006d8:	e0865a26 	beq	fp,r2,81102044 <bDdr2EepromDump+0x1c40>
				}
				printf("] : ");
				printf("year 20%02u, week %02u", ucEepromData[iByteCounter], ucEepromData[iByteCounter+1]);
				printf("\n");

			} else if (iByteCounter == 95) {
811006dc:	008017c4 	movi	r2,95
811006e0:	e086bd26 	beq	fp,r2,811021d8 <bDdr2EepromDump+0x1dd4>
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 99) {
811006e4:	008018c4 	movi	r2,99
811006e8:	e0869126 	beq	fp,r2,81102130 <bDdr2EepromDump+0x1d2c>
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 128) {
811006ec:	00802004 	movi	r2,128
811006f0:	e0869d26 	beq	fp,r2,81102168 <bDdr2EepromDump+0x1d64>
	if (bSuccess) {

		printf(
				"\n For more information, check the Annex J: Serial Presence Detects for DDR2 SDRAM (Revision 1.3), of the JEDEC Standard No. 21-C \n\n");

		for (iByteCounter = 0; iByteCounter < 256 && bSuccess; iByteCounter++) {
811006f4:	00804004 	movi	r2,256
811006f8:	88801626 	beq	r17,r2,81100754 <bDdr2EepromDump+0x350>
811006fc:	e7000044 	addi	fp,fp,1
81100700:	8c400044 	addi	r17,r17,1
81100704:	003f6c06 	br	811004b8 <__reset+0xfb0e04b8>
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Aborting Dump \n");
81100708:	01204474 	movhi	r4,33041
8110070c:	211d3104 	addi	r4,r4,29892
81100710:	1106f180 	call	81106f18 <puts>

		return bSuccess;
81100714:	0005883a 	mov	r2,zero
	}

	printf("\n");

	return bSuccess;
}
81100718:	dfc04c17 	ldw	ra,304(sp)
8110071c:	df004b17 	ldw	fp,300(sp)
81100720:	ddc04a17 	ldw	r23,296(sp)
81100724:	dd804917 	ldw	r22,292(sp)
81100728:	dd404817 	ldw	r21,288(sp)
8110072c:	dd004717 	ldw	r20,284(sp)
81100730:	dcc04617 	ldw	r19,280(sp)
81100734:	dc804517 	ldw	r18,276(sp)
81100738:	dc404417 	ldw	r17,272(sp)
8110073c:	dc004317 	ldw	r16,268(sp)
81100740:	dec04d04 	addi	sp,sp,308
81100744:	f800283a 	ret

			}
		}
	} else {

		printf("Failed to dump EEPROM\n");
81100748:	012044b4 	movhi	r4,33042
8110074c:	21258d04 	addi	r4,r4,-27084
81100750:	1106f180 	call	81106f18 <puts>

	}

	printf("\n");
81100754:	01000284 	movi	r4,10
81100758:	1106e400 	call	81106e40 <putchar>

		return bSuccess;
	}

	alt_u8 ucEepromData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
8110075c:	8005883a 	mov	r2,r16

	}

	printf("\n");

	return bSuccess;
81100760:	003fed06 	br	81100718 <__reset+0xfb0e0718>
	int iByteCounter;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81100764:	01600034 	movhi	r5,32768
	alt_u32 uliI2cSdaBase;
	int iByteCounter;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81100768:	01200034 	movhi	r4,32768
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
8110076c:	29428004 	addi	r5,r5,2560
	alt_u32 uliI2cSdaBase;
	int iByteCounter;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81100770:	21027c04 	addi	r4,r4,2544
81100774:	003f3a06 	br	81100460 <__reset+0xfb0e0460>

//			printf("DDR2 EEPROM[%03d] = %02Xh ", iByteCounter, ucEepromData[iByteCounter]);

			if (iByteCounter == 0) {

				printf(
81100778:	d9400103 	ldbu	r5,4(sp)
8110077c:	01204474 	movhi	r4,33041
81100780:	211d5e04 	addi	r4,r4,30072
81100784:	1106dfc0 	call	81106dfc <printf>
						"Byte 0: Number of Bytes Utilized by Module Manufacturer [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81100788:	d9400103 	ldbu	r5,4(sp)
8110078c:	2800131e 	bne	r5,zero,811007dc <bDdr2EepromDump+0x3d8>
					printf("Undefined");
81100790:	01204474 	movhi	r4,33041
81100794:	211d7004 	addi	r4,r4,30144
81100798:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 91; uiCnt < 93; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
				printf("\n");
8110079c:	01000284 	movi	r4,10
811007a0:	1106e400 	call	81106e40 <putchar>
811007a4:	003fd506 	br	811006fc <__reset+0xfb0e06fc>
				}
				printf("\n");

			} else if (iByteCounter == 1) {

				printf(
811007a8:	d9400143 	ldbu	r5,5(sp)
811007ac:	01204474 	movhi	r4,33041
811007b0:	211d7404 	addi	r4,r4,30160
811007b4:	1106dfc0 	call	81106dfc <printf>
						"Byte 1: Total Number of Bytes in Serial PD Device [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
811007b8:	d9400143 	ldbu	r5,5(sp)
811007bc:	283ff426 	beq	r5,zero,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else if (0x0E >= ucEepromData[iByteCounter]) {
811007c0:	00800384 	movi	r2,14
811007c4:	11486136 	bltu	r2,r5,8110294c <bDdr2EepromDump+0x2548>
					printf("%u Bytes",
811007c8:	e14a983a 	sll	r5,fp,r5
811007cc:	01204474 	movhi	r4,33041
811007d0:	211d8404 	addi	r4,r4,30224
811007d4:	1106dfc0 	call	81106dfc <printf>
811007d8:	003ff006 	br	8110079c <__reset+0xfb0e079c>
						"Byte 0: Number of Bytes Utilized by Module Manufacturer [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
811007dc:	01204474 	movhi	r4,33041
811007e0:	211d7304 	addi	r4,r4,30156
811007e4:	1106dfc0 	call	81106dfc <printf>
811007e8:	003fec06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 2) {

				printf("Byte 2: Memory Type [0x%02Xh] : ",
811007ec:	d9400183 	ldbu	r5,6(sp)
811007f0:	01204474 	movhi	r4,33041
811007f4:	211d8704 	addi	r4,r4,30236
811007f8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
811007fc:	d8800183 	ldbu	r2,6(sp)
81100800:	00c00204 	movi	r3,8
81100804:	18889336 	bltu	r3,r2,81102a54 <bDdr2EepromDump+0x2650>
81100808:	100490ba 	slli	r2,r2,2
8110080c:	00e04434 	movhi	r3,33040
81100810:	18c20804 	addi	r3,r3,2080
81100814:	10c5883a 	add	r2,r2,r3
81100818:	10800017 	ldw	r2,0(r2)
8110081c:	1000683a 	jmp	r2
81100820:	81102a34 	orhi	r4,r16,16552
81100824:	81102a24 	muli	r4,r16,16552
81100828:	81102a14 	ori	r4,r16,16552
8110082c:	81102a04 	addi	r4,r16,16552
81100830:	811029f4 	orhi	r4,r16,16551
81100834:	811029e4 	muli	r4,r16,16551
81100838:	811040dc 	xori	r4,r16,16643
8110083c:	811040cc 	andi	r4,r16,16643
81100840:	81102a44 	addi	r4,r16,16553
				}
				printf("\n");

			} else if (iByteCounter == 3) {

				printf("Byte 3: Number of Row Addresses [0x%02Xh] : ",
81100844:	d94001c3 	ldbu	r5,7(sp)
81100848:	01204474 	movhi	r4,33041
8110084c:	211da804 	addi	r4,r4,30368
81100850:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81100854:	d94001c3 	ldbu	r5,7(sp)
81100858:	00c00384 	movi	r3,14
8110085c:	28bfffc4 	addi	r2,r5,-1
81100860:	10803fcc 	andi	r2,r2,255
81100864:	18bfca36 	bltu	r3,r2,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else if (0x0F >= ucEepromData[iByteCounter]) {
					printf("%u", ucEepromData[iByteCounter]);
81100868:	01204474 	movhi	r4,33041
8110086c:	211d7304 	addi	r4,r4,30156
81100870:	29403fcc 	andi	r5,r5,255
81100874:	1106dfc0 	call	81106dfc <printf>
81100878:	003fc806 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 4) {

				printf("Byte 4: Number of Column Addresses [0x%02Xh] : ",
8110087c:	d9400203 	ldbu	r5,8(sp)
81100880:	01204474 	movhi	r4,33041
81100884:	211db404 	addi	r4,r4,30416
81100888:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
8110088c:	d9400203 	ldbu	r5,8(sp)
81100890:	00c00784 	movi	r3,30
81100894:	28bfffc4 	addi	r2,r5,-1
81100898:	10803fcc 	andi	r2,r2,255
8110089c:	18bfbc36 	bltu	r3,r2,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else if (0x1F >= ucEepromData[iByteCounter]) {
					printf("%u", ucEepromData[iByteCounter]);
811008a0:	01204474 	movhi	r4,33041
811008a4:	211d7304 	addi	r4,r4,30156
811008a8:	29403fcc 	andi	r5,r5,255
811008ac:	1106dfc0 	call	81106dfc <printf>
811008b0:	003fba06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 5) {

				printf(
811008b4:	d9400243 	ldbu	r5,9(sp)
811008b8:	01204474 	movhi	r4,33041
811008bc:	211dc004 	addi	r4,r4,30464
811008c0:	1106dfc0 	call	81106dfc <printf>
						"Byte 5: Module Attributes - Number of Ranks, Package and Height [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				printf("\n  -- Module Height : ");
811008c4:	01204474 	movhi	r4,33041
811008c8:	211dd404 	addi	r4,r4,30544
811008cc:	1106dfc0 	call	81106dfc <printf>
				switch (ucEepromData[iByteCounter] & 0xE0) {
811008d0:	d8800243 	ldbu	r2,9(sp)
811008d4:	00c01004 	movi	r3,64
811008d8:	1080380c 	andi	r2,r2,224
811008dc:	10c83926 	beq	r2,r3,811029c4 <bDdr2EepromDump+0x25c0>
811008e0:	1888312e 	bgeu	r3,r2,811029a8 <bDdr2EepromDump+0x25a4>
811008e4:	00c02004 	movi	r3,128
811008e8:	10c82b26 	beq	r2,r3,81102998 <bDdr2EepromDump+0x2594>
811008ec:	00c02804 	movi	r3,160
811008f0:	10c82526 	beq	r2,r3,81102988 <bDdr2EepromDump+0x2584>
811008f4:	00c01804 	movi	r3,96
811008f8:	10c81f26 	beq	r2,r3,81102978 <bDdr2EepromDump+0x2574>
					break;
				case 0xA0:
					printf("greater than 30.5 mm");
					break;
				default:
					printf("Undefined");
811008fc:	01204474 	movhi	r4,33041
81100900:	211d7004 	addi	r4,r4,30144
81100904:	1106dfc0 	call	81106dfc <printf>
					break;
				}
				printf("\n  -- DRAM Package : ");
81100908:	01204474 	movhi	r4,33041
8110090c:	211df604 	addi	r4,r4,30680
81100910:	1106dfc0 	call	81106dfc <printf>
				if (ucEepromData[iByteCounter] & 0x10) {
81100914:	d8800243 	ldbu	r2,9(sp)
81100918:	1080040c 	andi	r2,r2,16
8110091c:	10081226 	beq	r2,zero,81102968 <bDdr2EepromDump+0x2564>
					printf("stack");
81100920:	01204474 	movhi	r4,33041
81100924:	211dfc04 	addi	r4,r4,30704
81100928:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("planar");
				}
				printf("\n  -- Card on Card : ");
8110092c:	01204474 	movhi	r4,33041
81100930:	211e0004 	addi	r4,r4,30720
81100934:	1106dfc0 	call	81106dfc <printf>
				if (ucEepromData[iByteCounter] & 0x08) {
81100938:	d8800243 	ldbu	r2,9(sp)
8110093c:	1080020c 	andi	r2,r2,8
81100940:	10080526 	beq	r2,zero,81102958 <bDdr2EepromDump+0x2554>
					printf("yes");
81100944:	01204474 	movhi	r4,33041
81100948:	211e0604 	addi	r4,r4,30744
8110094c:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("no");
				}
				printf("\n  -- # of Ranks : ");
81100950:	01204474 	movhi	r4,33041
81100954:	211e0804 	addi	r4,r4,30752
81100958:	1106dfc0 	call	81106dfc <printf>
				printf("%u", (ucEepromData[iByteCounter] & 0x07) + 1);
8110095c:	d9400243 	ldbu	r5,9(sp)
81100960:	01204474 	movhi	r4,33041
81100964:	211d7304 	addi	r4,r4,30156
81100968:	294001cc 	andi	r5,r5,7
8110096c:	29400044 	addi	r5,r5,1
81100970:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81100974:	01000284 	movi	r4,10
81100978:	1106e400 	call	81106e40 <putchar>
8110097c:	003f5f06 	br	811006fc <__reset+0xfb0e06fc>

			} else if (iByteCounter == 6) {

				printf("Byte 6: Module Data Width [0x%02Xh] : ",
81100980:	d9400283 	ldbu	r5,10(sp)
81100984:	01204474 	movhi	r4,33041
81100988:	211e0d04 	addi	r4,r4,30772
8110098c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81100990:	d9400283 	ldbu	r5,10(sp)
81100994:	283f7e26 	beq	r5,zero,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
81100998:	01204474 	movhi	r4,33041
8110099c:	211d7304 	addi	r4,r4,30156
811009a0:	1106dfc0 	call	81106dfc <printf>
811009a4:	003f7d06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 7) {

				printf("Byte 7: Reserved [0x%02Xh] : ",
811009a8:	d94002c3 	ldbu	r5,11(sp)
811009ac:	01204474 	movhi	r4,33041
811009b0:	211e1704 	addi	r4,r4,30812
811009b4:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("Undefined");
811009b8:	01204474 	movhi	r4,33041
811009bc:	211d7004 	addi	r4,r4,30144
811009c0:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
811009c4:	01000284 	movi	r4,10
811009c8:	1106e400 	call	81106e40 <putchar>
811009cc:	003f4b06 	br	811006fc <__reset+0xfb0e06fc>

			} else if (iByteCounter == 8) {

				printf(
811009d0:	d9400303 	ldbu	r5,12(sp)
811009d4:	01204474 	movhi	r4,33041
811009d8:	211e1f04 	addi	r4,r4,30844
811009dc:	1106dfc0 	call	81106dfc <printf>
						"Byte 8: Voltage Interface Level of this assembly [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
811009e0:	d8800303 	ldbu	r2,12(sp)
811009e4:	b88bcd36 	bltu	r23,r2,8110391c <bDdr2EepromDump+0x3518>
811009e8:	100490ba 	slli	r2,r2,2
811009ec:	00e04434 	movhi	r3,33040
811009f0:	18c28004 	addi	r3,r3,2560
811009f4:	10c5883a 	add	r2,r2,r3
811009f8:	10800017 	ldw	r2,0(r2)
811009fc:	1000683a 	jmp	r2
81100a00:	811038fc 	xorhi	r4,r16,16611
81100a04:	811038ec 	andhi	r4,r16,16611
81100a08:	81103884 	addi	r4,r16,16610
81100a0c:	81103874 	orhi	r4,r16,16609
81100a10:	81103834 	orhi	r4,r16,16608
81100a14:	8110390c 	andi	r4,r16,16612
				}
				printf("\n");

			} else if (iByteCounter == 9) {

				printf("Byte 9: SDRAM Cycle Time [0x%02Xh] : ",
81100a18:	d9400343 	ldbu	r5,13(sp)
81100a1c:	01204474 	movhi	r4,33041
81100a20:	211e4704 	addi	r4,r4,31004
81100a24:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
81100a28:	d8800343 	ldbu	r2,13(sp)
81100a2c:	00c01c04 	movi	r3,112
81100a30:	10803c0c 	andi	r2,r2,240
81100a34:	10cd9d26 	beq	r2,r3,811040ac <bDdr2EepromDump+0x3ca8>
81100a38:	1883802e 	bgeu	r3,r2,8110183c <bDdr2EepromDump+0x1438>
81100a3c:	00c02c04 	movi	r3,176
81100a40:	10cd8e26 	beq	r2,r3,8110407c <bDdr2EepromDump+0x3c78>
81100a44:	188d8336 	bltu	r3,r2,81104054 <bDdr2EepromDump+0x3c50>
81100a48:	00c02404 	movi	r3,144
81100a4c:	10cd7d26 	beq	r2,r3,81104044 <bDdr2EepromDump+0x3c40>
81100a50:	00c02804 	movi	r3,160
81100a54:	10cd7726 	beq	r2,r3,81104034 <bDdr2EepromDump+0x3c30>
81100a58:	00c02004 	movi	r3,128
81100a5c:	10cd7126 	beq	r2,r3,81104024 <bDdr2EepromDump+0x3c20>
					break;
				case 0xE0:
					printf("15");
					break;
				default:
					printf("Undefined");
81100a60:	01204474 	movhi	r4,33041
81100a64:	211d7004 	addi	r4,r4,30144
81100a68:	1106dfc0 	call	81106dfc <printf>
					break;
				}
				printf(".");
81100a6c:	01000b84 	movi	r4,46
81100a70:	1106e400 	call	81106e40 <putchar>
				switch (ucEepromData[iByteCounter] & 0x0F) {
81100a74:	d8800343 	ldbu	r2,13(sp)
81100a78:	00c00344 	movi	r3,13
81100a7c:	108003cc 	andi	r2,r2,15
81100a80:	188d6436 	bltu	r3,r2,81104014 <bDdr2EepromDump+0x3c10>
81100a84:	100490ba 	slli	r2,r2,2
81100a88:	00e04434 	movhi	r3,33040
81100a8c:	18c2a704 	addi	r3,r3,2716
81100a90:	10c5883a 	add	r2,r2,r3
81100a94:	10800017 	ldw	r2,0(r2)
81100a98:	1000683a 	jmp	r2
81100a9c:	81103ff4 	orhi	r4,r16,16639
81100aa0:	81103fe4 	muli	r4,r16,16639
81100aa4:	81103fd4 	ori	r4,r16,16639
81100aa8:	81103fc4 	addi	r4,r16,16639
81100aac:	81103fb4 	orhi	r4,r16,16638
81100ab0:	81103fa4 	muli	r4,r16,16638
81100ab4:	81103f94 	ori	r4,r16,16638
81100ab8:	8110413c 	xorhi	r4,r16,16644
81100abc:	8110412c 	andhi	r4,r16,16644
81100ac0:	8110411c 	xori	r4,r16,16644
81100ac4:	8110410c 	andi	r4,r16,16644
81100ac8:	811040fc 	xorhi	r4,r16,16643
81100acc:	811040ec 	andhi	r4,r16,16643
81100ad0:	81104004 	addi	r4,r16,16640
				printf(" ns");
				printf("\n");

			}			else if (iByteCounter == 10) {

				printf("Byte 10: SDRAM Access from Clock (tAC) [0x%02Xh] : ",
81100ad4:	d9400383 	ldbu	r5,14(sp)
81100ad8:	01204474 	movhi	r4,33041
81100adc:	211e6e04 	addi	r4,r4,31160
81100ae0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
81100ae4:	d8800383 	ldbu	r2,14(sp)
81100ae8:	00c01404 	movi	r3,80
81100aec:	10803c0c 	andi	r2,r2,240
81100af0:	10cb1426 	beq	r2,r3,81103744 <bDdr2EepromDump+0x3340>
81100af4:	1880732e 	bgeu	r3,r2,81100cc4 <bDdr2EepromDump+0x8c0>
81100af8:	00c02004 	movi	r3,128
81100afc:	10cb1d26 	beq	r2,r3,81103774 <bDdr2EepromDump+0x3370>
81100b00:	188b1436 	bltu	r3,r2,81103754 <bDdr2EepromDump+0x3350>
81100b04:	00c01804 	movi	r3,96
81100b08:	10cb2e26 	beq	r2,r3,811037c4 <bDdr2EepromDump+0x33c0>
81100b0c:	00c01c04 	movi	r3,112
81100b10:	10cb281e 	bne	r2,r3,811037b4 <bDdr2EepromDump+0x33b0>
					break;
				case 0x60:
					printf("0.6");
					break;
				case 0x70:
					printf("0.7");
81100b14:	01204474 	movhi	r4,33041
81100b18:	211e8104 	addi	r4,r4,31236
81100b1c:	1106dfc0 	call	81106dfc <printf>
					break;
				default:
					printf("Undefined");
					break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
81100b20:	d8800383 	ldbu	r2,14(sp)
81100b24:	00c00284 	movi	r3,10
81100b28:	108003cc 	andi	r2,r2,15
81100b2c:	188b1d36 	bltu	r3,r2,811037a4 <bDdr2EepromDump+0x33a0>
81100b30:	100490ba 	slli	r2,r2,2
81100b34:	00e04434 	movhi	r3,33040
81100b38:	18c2d204 	addi	r3,r3,2888
81100b3c:	10c5883a 	add	r2,r2,r3
81100b40:	10800017 	ldw	r2,0(r2)
81100b44:	1000683a 	jmp	r2
81100b48:	81103828 	cmpgeui	r4,r16,16608
81100b4c:	8110381c 	xori	r4,r16,16608
81100b50:	81103810 	cmplti	r4,r16,16608
81100b54:	81103804 	addi	r4,r16,16608
81100b58:	811037f8 	rdprs	r4,r16,16607
81100b5c:	811037ec 	andhi	r4,r16,16607
81100b60:	811037e0 	cmpeqi	r4,r16,16607
81100b64:	811037d4 	ori	r4,r16,16607
81100b68:	811038a0 	cmpeqi	r4,r16,16610
81100b6c:	81103894 	ori	r4,r16,16610
81100b70:	81103794 	ori	r4,r16,16606
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 11) {

				printf("Byte 11: DIMM Configuration Type [0x%02Xh] : ",
81100b74:	d94003c3 	ldbu	r5,15(sp)
81100b78:	01204474 	movhi	r4,33041
81100b7c:	211e8704 	addi	r4,r4,31260
81100b80:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- Address/Command Parity : ");
81100b84:	01204474 	movhi	r4,33041
81100b88:	211e9304 	addi	r4,r4,31308
81100b8c:	1106dfc0 	call	81106dfc <printf>
				if (0x04 & ucEepromData[iByteCounter]) {
81100b90:	d88003c3 	ldbu	r2,15(sp)
81100b94:	1080010c 	andi	r2,r2,4
81100b98:	100b3226 	beq	r2,zero,81103864 <bDdr2EepromDump+0x3460>
					printf("Supported on this assembly");
81100b9c:	01204474 	movhi	r4,33041
81100ba0:	211e9b04 	addi	r4,r4,31340
81100ba4:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Not supported on this assembly");
				}
				printf("\n  -- Data ECC : ");
81100ba8:	01204474 	movhi	r4,33041
81100bac:	211eaa04 	addi	r4,r4,31400
81100bb0:	1106dfc0 	call	81106dfc <printf>
				if (0x02 & ucEepromData[iByteCounter]) {
81100bb4:	d88003c3 	ldbu	r2,15(sp)
81100bb8:	1080008c 	andi	r2,r2,2
81100bbc:	100b2526 	beq	r2,zero,81103854 <bDdr2EepromDump+0x3450>
					printf("Supported on this assembly");
81100bc0:	01204474 	movhi	r4,33041
81100bc4:	211e9b04 	addi	r4,r4,31340
81100bc8:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Not supported on this assembly");
				}
				printf("\n  -- Data Parity : ");
81100bcc:	01204474 	movhi	r4,33041
81100bd0:	211eaf04 	addi	r4,r4,31420
81100bd4:	1106dfc0 	call	81106dfc <printf>
				if (0x01 & ucEepromData[iByteCounter]) {
81100bd8:	d88003c3 	ldbu	r2,15(sp)
81100bdc:	1080004c 	andi	r2,r2,1
81100be0:	1001a026 	beq	r2,zero,81101264 <bDdr2EepromDump+0xe60>
					printf("Supported on this assembly");
81100be4:	01204474 	movhi	r4,33041
81100be8:	211e9b04 	addi	r4,r4,31340
81100bec:	1106dfc0 	call	81106dfc <printf>
81100bf0:	003eea06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 12) {

				printf("Byte 12: Refresh Rate [0x%02Xh] : ",
81100bf4:	d9400403 	ldbu	r5,16(sp)
81100bf8:	01204474 	movhi	r4,33041
81100bfc:	211eb504 	addi	r4,r4,31444
81100c00:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
81100c04:	d8800403 	ldbu	r2,16(sp)
81100c08:	00c001c4 	movi	r3,7
81100c0c:	1080201c 	xori	r2,r2,128
81100c10:	188b3236 	bltu	r3,r2,811038dc <bDdr2EepromDump+0x34d8>
81100c14:	100490ba 	slli	r2,r2,2
81100c18:	00e04434 	movhi	r3,33040
81100c1c:	18c30b04 	addi	r3,r3,3116
81100c20:	10c5883a 	add	r2,r2,r3
81100c24:	10800017 	ldw	r2,0(r2)
81100c28:	1000683a 	jmp	r2
81100c2c:	811038bc 	xorhi	r4,r16,16610
81100c30:	811038ac 	andhi	r4,r16,16610
81100c34:	81103bd8 	cmpnei	r4,r16,16623
81100c38:	81103bc8 	cmpgei	r4,r16,16623
81100c3c:	81103bb8 	rdprs	r4,r16,16622
81100c40:	81103ba8 	cmpgeui	r4,r16,16622
81100c44:	81103844 	addi	r4,r16,16609
81100c48:	811038cc 	andi	r4,r16,16611
				}
				printf("\n");

			} else if (iByteCounter == 14) {

				printf("Byte 14: Error Checking SDRAM Width [0x%02Xh] : ",
81100c4c:	d9400483 	ldbu	r5,18(sp)
81100c50:	01204474 	movhi	r4,33041
81100c54:	211eec04 	addi	r4,r4,31664
81100c58:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81100c5c:	d9400483 	ldbu	r5,18(sp)
81100c60:	283ecb26 	beq	r5,zero,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
81100c64:	01204474 	movhi	r4,33041
81100c68:	211d7304 	addi	r4,r4,30156
81100c6c:	1106dfc0 	call	81106dfc <printf>
81100c70:	003eca06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 15) {

				printf("Byte 15: Reserved [0x%02Xh] : ",
81100c74:	d94004c3 	ldbu	r5,19(sp)
81100c78:	01204474 	movhi	r4,33041
81100c7c:	211ef904 	addi	r4,r4,31716
81100c80:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
					printf("Undefined");
81100c84:	01204474 	movhi	r4,33041
81100c88:	211d7004 	addi	r4,r4,30144
81100c8c:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81100c90:	b809883a 	mov	r4,r23
81100c94:	1106e400 	call	81106e40 <putchar>
81100c98:	003e9806 	br	811006fc <__reset+0xfb0e06fc>
				}
				printf("\n");

			} else if (iByteCounter == 13) {

				printf("Byte 13: Primary SDRAM Width [0x%02Xh] : ",
81100c9c:	d9400443 	ldbu	r5,17(sp)
81100ca0:	01204474 	movhi	r4,33041
81100ca4:	211ee104 	addi	r4,r4,31620
81100ca8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81100cac:	d9400443 	ldbu	r5,17(sp)
81100cb0:	283eb726 	beq	r5,zero,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
81100cb4:	01204474 	movhi	r4,33041
81100cb8:	211d7304 	addi	r4,r4,30156
81100cbc:	1106dfc0 	call	81106dfc <printf>
81100cc0:	003eb606 	br	8110079c <__reset+0xfb0e079c>
			}			else if (iByteCounter == 10) {

				printf("Byte 10: SDRAM Access from Clock (tAC) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
81100cc4:	00c00804 	movi	r3,32
81100cc8:	10c77626 	beq	r2,r3,81102aa4 <bDdr2EepromDump+0x26a0>
81100ccc:	1882d336 	bltu	r3,r2,8110181c <bDdr2EepromDump+0x1418>
81100cd0:	100ab826 	beq	r2,zero,811037b4 <bDdr2EepromDump+0x33b0>
81100cd4:	00c00404 	movi	r3,16
81100cd8:	10cab61e 	bne	r2,r3,811037b4 <bDdr2EepromDump+0x33b0>
				case 0x00:
					printf("Undefined");
					break;
				case 0x10:
					printf("0.1");
81100cdc:	01204474 	movhi	r4,33041
81100ce0:	211e7b04 	addi	r4,r4,31212
81100ce4:	1106dfc0 	call	81106dfc <printf>
					break;
81100ce8:	003f8d06 	br	81100b20 <__reset+0xfb0e0b20>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 24) {

				printf("Byte 24: Maximum Data Access Time (tAC) from Clock at CL X-1 [0x%02Xh] : ",
81100cec:	d9400703 	ldbu	r5,28(sp)
81100cf0:	012044b4 	movhi	r4,33042
81100cf4:	21208104 	addi	r4,r4,-32252
81100cf8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81100cfc:	d8800703 	ldbu	r2,28(sp)
81100d00:	00c01404 	movi	r3,80
81100d04:	10803c0c 	andi	r2,r2,240
81100d08:	10cbd326 	beq	r2,r3,81103c58 <bDdr2EepromDump+0x3854>
81100d0c:	18804f2e 	bgeu	r3,r2,81100e4c <bDdr2EepromDump+0xa48>
81100d10:	00c02004 	movi	r3,128
81100d14:	10c99526 	beq	r2,r3,8110336c <bDdr2EepromDump+0x2f68>
81100d18:	18898c36 	bltu	r3,r2,8110334c <bDdr2EepromDump+0x2f48>
81100d1c:	00c01804 	movi	r3,96
81100d20:	10cbc926 	beq	r2,r3,81103c48 <bDdr2EepromDump+0x3844>
81100d24:	00c01c04 	movi	r3,112
81100d28:	10cbc31e 	bne	r2,r3,81103c38 <bDdr2EepromDump+0x3834>
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
81100d2c:	01204474 	movhi	r4,33041
81100d30:	211e8104 	addi	r4,r4,31236
81100d34:	1106dfc0 	call	81106dfc <printf>
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
81100d38:	d8800703 	ldbu	r2,28(sp)
81100d3c:	00c00284 	movi	r3,10
81100d40:	108003cc 	andi	r2,r2,15
81100d44:	188bb836 	bltu	r3,r2,81103c28 <bDdr2EepromDump+0x3824>
81100d48:	100490ba 	slli	r2,r2,2
81100d4c:	00e04434 	movhi	r3,33040
81100d50:	18c35804 	addi	r3,r3,3424
81100d54:	10c5883a 	add	r2,r2,r3
81100d58:	10800017 	ldw	r2,0(r2)
81100d5c:	1000683a 	jmp	r2
81100d60:	81103c0c 	andi	r4,r16,16624
81100d64:	81103c00 	call	881103c0 <__reset+0x20f03c0>
81100d68:	81103bf4 	orhi	r4,r16,16623
81100d6c:	81103be8 	cmpgeui	r4,r16,16623
81100d70:	81103e38 	rdprs	r4,r16,16632
81100d74:	81103e2c 	andhi	r4,r16,16632
81100d78:	81103e20 	cmpeqi	r4,r16,16632
81100d7c:	81103e14 	ori	r4,r16,16632
81100d80:	81103e08 	cmpgei	r4,r16,16632
81100d84:	81103dfc 	xorhi	r4,r16,16631
81100d88:	81103c18 	cmpnei	r4,r16,16624
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 25) {

				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
81100d8c:	d9400743 	ldbu	r5,29(sp)
81100d90:	012044b4 	movhi	r4,33042
81100d94:	21209404 	addi	r4,r4,-32176
81100d98:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81100d9c:	d8800743 	ldbu	r2,29(sp)
81100da0:	00c01c04 	movi	r3,112
81100da4:	10803c0c 	andi	r2,r2,240
81100da8:	10cbf726 	beq	r2,r3,81103d88 <bDdr2EepromDump+0x3984>
81100dac:	188bea2e 	bgeu	r3,r2,81103d58 <bDdr2EepromDump+0x3954>
81100db0:	00c02c04 	movi	r3,176
81100db4:	10cb7126 	beq	r2,r3,81103b7c <bDdr2EepromDump+0x3778>
81100db8:	188b672e 	bgeu	r3,r2,81103b58 <bDdr2EepromDump+0x3754>
81100dbc:	00c03404 	movi	r3,208
81100dc0:	10cb6126 	beq	r2,r3,81103b48 <bDdr2EepromDump+0x3744>
81100dc4:	188b5a2e 	bgeu	r3,r2,81103b30 <bDdr2EepromDump+0x372c>
81100dc8:	00c03804 	movi	r3,224
81100dcc:	10cc1d26 	beq	r2,r3,81103e44 <bDdr2EepromDump+0x3a40>
81100dd0:	00c03c04 	movi	r3,240
81100dd4:	10c0031e 	bne	r2,r3,81100de4 <bDdr2EepromDump+0x9e0>
									case 0xA0: printf("10"); break;
									case 0xB0: printf("11"); break;
									case 0xC0: printf("12"); break;
									case 0xD0: printf("13"); break;
									case 0xE0: printf("14"); break;
									case 0xF0: printf("15"); break;
81100dd8:	01204474 	movhi	r4,33041
81100ddc:	211e5f04 	addi	r4,r4,31100
81100de0:	1106dfc0 	call	81106dfc <printf>
								}
								printf(".");
81100de4:	01000b84 	movi	r4,46
81100de8:	1106e400 	call	81106e40 <putchar>
								switch (ucEepromData[iByteCounter] & 0x0F) {
81100dec:	d8800743 	ldbu	r2,29(sp)
81100df0:	00c00344 	movi	r3,13
81100df4:	108003cc 	andi	r2,r2,15
81100df8:	188bd336 	bltu	r3,r2,81103d48 <bDdr2EepromDump+0x3944>
81100dfc:	100490ba 	slli	r2,r2,2
81100e00:	00e04434 	movhi	r3,33040
81100e04:	18c38504 	addi	r3,r3,3604
81100e08:	10c5883a 	add	r2,r2,r3
81100e0c:	10800017 	ldw	r2,0(r2)
81100e10:	1000683a 	jmp	r2
81100e14:	81103d28 	cmpgeui	r4,r16,16628
81100e18:	81103d18 	cmpnei	r4,r16,16628
81100e1c:	81103d08 	cmpgei	r4,r16,16628
81100e20:	81103cf8 	rdprs	r4,r16,16627
81100e24:	81103ce8 	cmpgeui	r4,r16,16627
81100e28:	81103cd8 	cmpnei	r4,r16,16627
81100e2c:	81103cc8 	cmpgei	r4,r16,16627
81100e30:	81103cb8 	rdprs	r4,r16,16626
81100e34:	81103ca8 	cmpgeui	r4,r16,16626
81100e38:	81103c98 	cmpnei	r4,r16,16626
81100e3c:	81103c88 	cmpgei	r4,r16,16626
81100e40:	81103c78 	rdprs	r4,r16,16625
81100e44:	81103c68 	cmpgeui	r4,r16,16625
81100e48:	81103d38 	rdprs	r4,r16,16628

			} else if (iByteCounter == 24) {

				printf("Byte 24: Maximum Data Access Time (tAC) from Clock at CL X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81100e4c:	00c00804 	movi	r3,32
81100e50:	10c7a126 	beq	r2,r3,81102cd8 <bDdr2EepromDump+0x28d4>
81100e54:	18859936 	bltu	r3,r2,811024bc <bDdr2EepromDump+0x20b8>
81100e58:	100b7726 	beq	r2,zero,81103c38 <bDdr2EepromDump+0x3834>
81100e5c:	00c00404 	movi	r3,16
81100e60:	10cb751e 	bne	r2,r3,81103c38 <bDdr2EepromDump+0x3834>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
81100e64:	01204474 	movhi	r4,33041
81100e68:	211e7b04 	addi	r4,r4,31212
81100e6c:	1106dfc0 	call	81106dfc <printf>
81100e70:	003fb106 	br	81100d38 <__reset+0xfb0e0d38>
				}
				printf("\n");

			} else if (iByteCounter == 40) {

				printf("Byte 40: Extension of Byte 41 tRC and Byte 42 tRFC [0x%02Xh] : ",
81100e74:	d9400b03 	ldbu	r5,44(sp)
81100e78:	012044b4 	movhi	r4,33042
81100e7c:	2121a704 	addi	r4,r4,-31076
81100e80:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n");
81100e84:	01000284 	movi	r4,10
81100e88:	1106e400 	call	81106e40 <putchar>
81100e8c:	003e1b06 	br	811006fc <__reset+0xfb0e06fc>

			} else if (iByteCounter == 41) {

				printf("Byte 41: SDRAM Device Minimum Activate to Activate/Refresh Time (tRC) [0x%02Xh] : ",
81100e90:	d9400b43 	ldbu	r5,45(sp)
81100e94:	012044b4 	movhi	r4,33042
81100e98:	2121b704 	addi	r4,r4,-31012
81100e9c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81100ea0:	d9400b43 	ldbu	r5,45(sp)
81100ea4:	00c03f44 	movi	r3,253
81100ea8:	28bfffc4 	addi	r2,r5,-1
81100eac:	10803fcc 	andi	r2,r2,255
81100eb0:	1889ee36 	bltu	r3,r2,8110366c <bDdr2EepromDump+0x3268>
					printf("Undefined");
				} else if (0xFF == ucEepromData[iByteCounter]) {
					printf("Undefined");
				} else {
					printf("%03u", ucEepromData[iByteCounter]);
81100eb4:	012044b4 	movhi	r4,33042
81100eb8:	2120f504 	addi	r4,r4,-31788
81100ebc:	29403fcc 	andi	r5,r5,255
81100ec0:	1106dfc0 	call	81106dfc <printf>
				}
				printf(".");
81100ec4:	01000b84 	movi	r4,46
81100ec8:	1106e400 	call	81106e40 <putchar>
				switch (0xF0 & ucEepromData[iByteCounter]) {
81100ecc:	d8800b43 	ldbu	r2,45(sp)
81100ed0:	00c00c04 	movi	r3,48
81100ed4:	10803c0c 	andi	r2,r2,240
81100ed8:	10c9e026 	beq	r2,r3,8110365c <bDdr2EepromDump+0x3258>
81100edc:	18819e36 	bltu	r3,r2,81101558 <bDdr2EepromDump+0x1154>
81100ee0:	00c00404 	movi	r3,16
81100ee4:	10c68926 	beq	r2,r3,8110290c <bDdr2EepromDump+0x2508>
81100ee8:	00c00804 	movi	r3,32
81100eec:	10c9d726 	beq	r2,r3,8110364c <bDdr2EepromDump+0x3248>
81100ef0:	1009d226 	beq	r2,zero,8110363c <bDdr2EepromDump+0x3238>
					case 0x20: printf("33"); break;
					case 0x30: printf("50"); break;
					case 0x40: printf("66"); break;
					case 0x50: printf("75"); break;
					case 0x60: printf("RFU"); break;
					default: printf("Undefined"); break;
81100ef4:	01204474 	movhi	r4,33041
81100ef8:	211d7004 	addi	r4,r4,30144
81100efc:	1106dfc0 	call	81106dfc <printf>
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
				}
				printf(" ns");
81100f00:	01204474 	movhi	r4,33041
81100f04:	211e6d04 	addi	r4,r4,31156
81100f08:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81100f0c:	01000284 	movi	r4,10
81100f10:	1106e400 	call	81106e40 <putchar>
81100f14:	003df906 	br	811006fc <__reset+0xfb0e06fc>
				printf("\n  -- 1 GB : "); if (0x01 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n");

			} else if (iByteCounter == 32) {

				printf("Byte 32: Address and Command Setup Time Before Clock (tIS) [0x%02Xh] : ",
81100f18:	d9400903 	ldbu	r5,36(sp)
81100f1c:	012044b4 	movhi	r4,33042
81100f20:	21212204 	addi	r4,r4,-31608
81100f24:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81100f28:	d8800903 	ldbu	r2,36(sp)
81100f2c:	00c01804 	movi	r3,96
81100f30:	10803c0c 	andi	r2,r2,240
81100f34:	10c93926 	beq	r2,r3,8110341c <bDdr2EepromDump+0x3018>
81100f38:	18892c2e 	bgeu	r3,r2,811033ec <bDdr2EepromDump+0x2fe8>
81100f3c:	00c02804 	movi	r3,160
81100f40:	10c8d026 	beq	r2,r3,81103284 <bDdr2EepromDump+0x2e80>
81100f44:	1880862e 	bgeu	r3,r2,81101160 <bDdr2EepromDump+0xd5c>
81100f48:	00c03004 	movi	r3,192
81100f4c:	10c95626 	beq	r2,r3,811034a8 <bDdr2EepromDump+0x30a4>
81100f50:	00c03404 	movi	r3,208
81100f54:	10c95026 	beq	r2,r3,81103498 <bDdr2EepromDump+0x3094>
81100f58:	00c02c04 	movi	r3,176
81100f5c:	10c94a26 	beq	r2,r3,81103488 <bDdr2EepromDump+0x3084>
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
					case 0xB0: printf("1.1"); break;
					case 0xC0: printf("1.2"); break;
					case 0xD0: printf("RFU"); break;
					default: printf("Undefined"); break;
81100f60:	01204474 	movhi	r4,33041
81100f64:	211d7004 	addi	r4,r4,30144
81100f68:	1106dfc0 	call	81106dfc <printf>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
81100f6c:	d8800903 	ldbu	r2,36(sp)
81100f70:	00c00284 	movi	r3,10
81100f74:	108003cc 	andi	r2,r2,15
81100f78:	18893f36 	bltu	r3,r2,81103478 <bDdr2EepromDump+0x3074>
81100f7c:	100490ba 	slli	r2,r2,2
81100f80:	00e04434 	movhi	r3,33040
81100f84:	18c3e504 	addi	r3,r3,3988
81100f88:	10c5883a 	add	r2,r2,r3
81100f8c:	10800017 	ldw	r2,0(r2)
81100f90:	1000683a 	jmp	r2
81100f94:	81103500 	call	88110350 <__reset+0x20f0350>
81100f98:	811034f4 	orhi	r4,r16,16595
81100f9c:	811034e8 	cmpgeui	r4,r16,16595
81100fa0:	811034dc 	xori	r4,r16,16595
81100fa4:	811034d0 	cmplti	r4,r16,16595
81100fa8:	811034c4 	addi	r4,r16,16595
81100fac:	811034b8 	rdprs	r4,r16,16594
81100fb0:	81103e6c 	andhi	r4,r16,16633
81100fb4:	81103e60 	cmpeqi	r4,r16,16633
81100fb8:	81103e54 	ori	r4,r16,16633
81100fbc:	8110350c 	andi	r4,r16,16596
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 33) {

				printf("Byte 33: Address and Command Hold Time After Clock (tIH) [0x%02Xh] : ",
81100fc0:	d9400943 	ldbu	r5,37(sp)
81100fc4:	012044b4 	movhi	r4,33042
81100fc8:	21213704 	addi	r4,r4,-31524
81100fcc:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81100fd0:	d8800943 	ldbu	r2,37(sp)
81100fd4:	00c01804 	movi	r3,96
81100fd8:	10803c0c 	andi	r2,r2,240
81100fdc:	10c8bc26 	beq	r2,r3,811032d0 <bDdr2EepromDump+0x2ecc>
81100fe0:	1888af2e 	bgeu	r3,r2,811032a0 <bDdr2EepromDump+0x2e9c>
81100fe4:	00c02804 	movi	r3,160
81100fe8:	10c98c26 	beq	r2,r3,8110361c <bDdr2EepromDump+0x3218>
81100fec:	1880802e 	bgeu	r3,r2,811011f0 <bDdr2EepromDump+0xdec>
81100ff0:	00c03004 	movi	r3,192
81100ff4:	10cbd326 	beq	r2,r3,81103f44 <bDdr2EepromDump+0x3b40>
81100ff8:	00c03404 	movi	r3,208
81100ffc:	10cbcd26 	beq	r2,r3,81103f34 <bDdr2EepromDump+0x3b30>
81101000:	00c02c04 	movi	r3,176
81101004:	10cbc726 	beq	r2,r3,81103f24 <bDdr2EepromDump+0x3b20>
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
					case 0xB0: printf("1.1"); break;
					case 0xC0: printf("1.2"); break;
					case 0xD0: printf("RFU"); break;
					default: printf("Undefined"); break;
81101008:	01204474 	movhi	r4,33041
8110100c:	211d7004 	addi	r4,r4,30144
81101010:	1106dfc0 	call	81106dfc <printf>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
81101014:	d8800943 	ldbu	r2,37(sp)
81101018:	00c00284 	movi	r3,10
8110101c:	108003cc 	andi	r2,r2,15
81101020:	188bbc36 	bltu	r3,r2,81103f14 <bDdr2EepromDump+0x3b10>
81101024:	100490ba 	slli	r2,r2,2
81101028:	00e04434 	movhi	r3,33040
8110102c:	18c40f04 	addi	r3,r3,4156
81101030:	10c5883a 	add	r2,r2,r3
81101034:	10800017 	ldw	r2,0(r2)
81101038:	1000683a 	jmp	r2
8110103c:	81103ef8 	rdprs	r4,r16,16635
81101040:	81103eec 	andhi	r4,r16,16635
81101044:	81103ee0 	cmpeqi	r4,r16,16635
81101048:	81103ed4 	ori	r4,r16,16635
8110104c:	81103ec8 	cmpgei	r4,r16,16635
81101050:	81103ebc 	xorhi	r4,r16,16634
81101054:	81103eb0 	cmpltui	r4,r16,16634
81101058:	81103e84 	addi	r4,r16,16634
8110105c:	81103e78 	rdprs	r4,r16,16633
81101060:	81103294 	ori	r4,r16,16586
81101064:	81103f04 	addi	r4,r16,16636
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 36) {

				printf("Byte 36: Write Recovery Time (tWR) [0x%02Xh] : ",
81101068:	d9400a03 	ldbu	r5,40(sp)
8110106c:	012044b4 	movhi	r4,33042
81101070:	21216904 	addi	r4,r4,-31324
81101074:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
81101078:	d8800a03 	ldbu	r2,40(sp)
8110107c:	10c03f0c 	andi	r3,r2,252
81101080:	1808ce26 	beq	r3,zero,811033bc <bDdr2EepromDump+0x2fb8>
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
81101084:	11403fcc 	andi	r5,r2,255
81101088:	280ad0ba 	srli	r5,r5,2
8110108c:	012044b4 	movhi	r4,33042
81101090:	2120c404 	addi	r4,r4,-31984
81101094:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Undefined");
				}
				printf(".");
81101098:	01000b84 	movi	r4,46
8110109c:	1106e400 	call	81106e40 <putchar>
				switch (0x03 & ucEepromData[iByteCounter]) {
811010a0:	d8800a03 	ldbu	r2,40(sp)
811010a4:	00c00084 	movi	r3,2
811010a8:	108000cc 	andi	r2,r2,3
811010ac:	10c8bf26 	beq	r2,r3,811033ac <bDdr2EepromDump+0x2fa8>
811010b0:	00c000c4 	movi	r3,3
811010b4:	10c8b926 	beq	r2,r3,8110339c <bDdr2EepromDump+0x2f98>
811010b8:	00c00044 	movi	r3,1
811010bc:	10c8b326 	beq	r2,r3,8110338c <bDdr2EepromDump+0x2f88>
					case 0x00: printf("00"); break;
811010c0:	01204474 	movhi	r4,33041
811010c4:	211e6004 	addi	r4,r4,31104
811010c8:	1106dfc0 	call	81106dfc <printf>
811010cc:	003f8c06 	br	81100f00 <__reset+0xfb0e0f00>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 38) {

				printf("Byte 38: Internal read to precharge command delay (tRTP) [0x%02Xh] : ",
811010d0:	d9400a83 	ldbu	r5,42(sp)
811010d4:	012044b4 	movhi	r4,33042
811010d8:	21218604 	addi	r4,r4,-31208
811010dc:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
811010e0:	d8800a83 	ldbu	r2,42(sp)
811010e4:	10c03f0c 	andi	r3,r2,252
811010e8:	18089426 	beq	r3,zero,8110333c <bDdr2EepromDump+0x2f38>
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
811010ec:	11403fcc 	andi	r5,r2,255
811010f0:	280ad0ba 	srli	r5,r5,2
811010f4:	012044b4 	movhi	r4,33042
811010f8:	2120c404 	addi	r4,r4,-31984
811010fc:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Undefined");
				}
				printf(".");
81101100:	01000b84 	movi	r4,46
81101104:	1106e400 	call	81106e40 <putchar>
				switch (0x03 & ucEepromData[iByteCounter]) {
81101108:	d8800a83 	ldbu	r2,42(sp)
8110110c:	00c00084 	movi	r3,2
81101110:	108000cc 	andi	r2,r2,3
81101114:	10c88526 	beq	r2,r3,8110332c <bDdr2EepromDump+0x2f28>
81101118:	00c000c4 	movi	r3,3
8110111c:	10c8af26 	beq	r2,r3,811033dc <bDdr2EepromDump+0x2fd8>
81101120:	00c00044 	movi	r3,1
81101124:	10c8a926 	beq	r2,r3,811033cc <bDdr2EepromDump+0x2fc8>
					case 0x00: printf("00"); break;
81101128:	01204474 	movhi	r4,33041
8110112c:	211e6004 	addi	r4,r4,31104
81101130:	1106dfc0 	call	81106dfc <printf>
81101134:	003f7206 	br	81100f00 <__reset+0xfb0e0f00>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 39) {

				printf("Byte 39: Memory Analysis Probe Characteristics [0x%02Xh] : ",
81101138:	d9400ac3 	ldbu	r5,43(sp)
8110113c:	012044b4 	movhi	r4,33042
81101140:	21219804 	addi	r4,r4,-31136
81101144:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81101148:	d9400ac3 	ldbu	r5,43(sp)
8110114c:	283d9026 	beq	r5,zero,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
81101150:	01204474 	movhi	r4,33041
81101154:	211d7304 	addi	r4,r4,30156
81101158:	1106dfc0 	call	81106dfc <printf>
8110115c:	003d8f06 	br	8110079c <__reset+0xfb0e079c>

			} else if (iByteCounter == 32) {

				printf("Byte 32: Address and Command Setup Time Before Clock (tIS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81101160:	00c02004 	movi	r3,128
81101164:	10cb4e26 	beq	r2,r3,81103ea0 <bDdr2EepromDump+0x3a9c>
81101168:	00c02404 	movi	r3,144
8110116c:	10cb4826 	beq	r2,r3,81103e90 <bDdr2EepromDump+0x3a8c>
81101170:	00c01c04 	movi	r3,112
81101174:	10ff7a1e 	bne	r2,r3,81100f60 <__reset+0xfb0e0f60>
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
81101178:	01204474 	movhi	r4,33041
8110117c:	211e8104 	addi	r4,r4,31236
81101180:	1106dfc0 	call	81106dfc <printf>
81101184:	003f7906 	br	81100f6c <__reset+0xfb0e0f6c>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 37) {

				printf("Byte 37: Internal write to read command delay (tWTR) [0x%02Xh] : ",
81101188:	d9400a43 	ldbu	r5,41(sp)
8110118c:	012044b4 	movhi	r4,33042
81101190:	21217504 	addi	r4,r4,-31276
81101194:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
81101198:	d8800a43 	ldbu	r2,41(sp)
8110119c:	10c03f0c 	andi	r3,r2,252
811011a0:	180b7826 	beq	r3,zero,81103f84 <bDdr2EepromDump+0x3b80>
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
811011a4:	11403fcc 	andi	r5,r2,255
811011a8:	280ad0ba 	srli	r5,r5,2
811011ac:	012044b4 	movhi	r4,33042
811011b0:	2120c404 	addi	r4,r4,-31984
811011b4:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Undefined");
				}
				printf(".");
811011b8:	01000b84 	movi	r4,46
811011bc:	1106e400 	call	81106e40 <putchar>
				switch (0x03 & ucEepromData[iByteCounter]) {
811011c0:	d8800a43 	ldbu	r2,41(sp)
811011c4:	00c00084 	movi	r3,2
811011c8:	108000cc 	andi	r2,r2,3
811011cc:	10cb6926 	beq	r2,r3,81103f74 <bDdr2EepromDump+0x3b70>
811011d0:	00c000c4 	movi	r3,3
811011d4:	10cb6326 	beq	r2,r3,81103f64 <bDdr2EepromDump+0x3b60>
811011d8:	00c00044 	movi	r3,1
811011dc:	10cb5d26 	beq	r2,r3,81103f54 <bDdr2EepromDump+0x3b50>
					case 0x00: printf("00"); break;
811011e0:	01204474 	movhi	r4,33041
811011e4:	211e6004 	addi	r4,r4,31104
811011e8:	1106dfc0 	call	81106dfc <printf>
811011ec:	003f4406 	br	81100f00 <__reset+0xfb0e0f00>

			} else if (iByteCounter == 33) {

				printf("Byte 33: Address and Command Hold Time After Clock (tIH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811011f0:	00c02004 	movi	r3,128
811011f4:	10cbd926 	beq	r2,r3,8110415c <bDdr2EepromDump+0x3d58>
811011f8:	00c02404 	movi	r3,144
811011fc:	10cbd326 	beq	r2,r3,8110414c <bDdr2EepromDump+0x3d48>
81101200:	00c01c04 	movi	r3,112
81101204:	10ff801e 	bne	r2,r3,81101008 <__reset+0xfb0e1008>
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
81101208:	01204474 	movhi	r4,33041
8110120c:	211e8104 	addi	r4,r4,31236
81101210:	1106dfc0 	call	81106dfc <printf>
81101214:	003f7f06 	br	81101014 <__reset+0xfb0e1014>
					printf("Undefined");
				printf("\n");

			} else if (iByteCounter == 16) {

				printf("Byte 16: SDRAM Device Attributes  Burst Lengths Supported [0x%02Xh] : ",
81101218:	d9400503 	ldbu	r5,20(sp)
8110121c:	01204474 	movhi	r4,33041
81101220:	211f0104 	addi	r4,r4,31748
81101224:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- Burst Length = 8 : ");
81101228:	01204474 	movhi	r4,33041
8110122c:	211f1304 	addi	r4,r4,31820
81101230:	1106dfc0 	call	81106dfc <printf>
				if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101234:	d8800503 	ldbu	r2,20(sp)
81101238:	1080020c 	andi	r2,r2,8
8110123c:	10093d26 	beq	r2,zero,81103734 <bDdr2EepromDump+0x3330>
81101240:	01204474 	movhi	r4,33041
81101244:	211e9b04 	addi	r4,r4,31340
81101248:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- Burst Length = 4 : ");
8110124c:	01204474 	movhi	r4,33041
81101250:	211f1a04 	addi	r4,r4,31848
81101254:	1106dfc0 	call	81106dfc <printf>
				if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101258:	d8800503 	ldbu	r2,20(sp)
8110125c:	1080010c 	andi	r2,r2,4
81101260:	103e601e 	bne	r2,zero,81100be4 <__reset+0xfb0e0be4>
				}
				printf("\n  -- Data Parity : ");
				if (0x01 & ucEepromData[iByteCounter]) {
					printf("Supported on this assembly");
				} else {
					printf("Not supported on this assembly");
81101264:	01204474 	movhi	r4,33041
81101268:	211ea204 	addi	r4,r4,31368
8110126c:	1106dfc0 	call	81106dfc <printf>
81101270:	003d4a06 	br	8110079c <__reset+0xfb0e079c>
				if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n");

			} else if (iByteCounter == 17) {

				printf("Byte 17: SDRAM Device Attributes  Number of Banks on SDRAM Device [0x%02Xh] : ",
81101274:	d9400543 	ldbu	r5,21(sp)
81101278:	01204474 	movhi	r4,33041
8110127c:	211f2104 	addi	r4,r4,31876
81101280:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81101284:	d9400543 	ldbu	r5,21(sp)
81101288:	283d4126 	beq	r5,zero,81100790 <__reset+0xfb0e0790>
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
8110128c:	01204474 	movhi	r4,33041
81101290:	211d7304 	addi	r4,r4,30156
81101294:	1106dfc0 	call	81106dfc <printf>
81101298:	003d4006 	br	8110079c <__reset+0xfb0e079c>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 28) {

				printf("Byte 28: Minimum Row Active to Row Active Delay (tRRD) [0x%02Xh] : ",
8110129c:	d9400803 	ldbu	r5,32(sp)
811012a0:	012044b4 	movhi	r4,33042
811012a4:	2120c604 	addi	r4,r4,-31976
811012a8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
811012ac:	d8800803 	ldbu	r2,32(sp)
811012b0:	10c03f0c 	andi	r3,r2,252
811012b4:	180a0926 	beq	r3,zero,81103adc <bDdr2EepromDump+0x36d8>
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
811012b8:	11403fcc 	andi	r5,r2,255
811012bc:	280ad0ba 	srli	r5,r5,2
811012c0:	012044b4 	movhi	r4,33042
811012c4:	2120c404 	addi	r4,r4,-31984
811012c8:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Undefined");
				}
				printf(".");
811012cc:	01000b84 	movi	r4,46
811012d0:	1106e400 	call	81106e40 <putchar>
				switch (0x03 & ucEepromData[iByteCounter]) {
811012d4:	d8800803 	ldbu	r2,32(sp)
811012d8:	00c00084 	movi	r3,2
811012dc:	108000cc 	andi	r2,r2,3
811012e0:	10c9fa26 	beq	r2,r3,81103acc <bDdr2EepromDump+0x36c8>
811012e4:	00c000c4 	movi	r3,3
811012e8:	10c9f426 	beq	r2,r3,81103abc <bDdr2EepromDump+0x36b8>
811012ec:	00c00044 	movi	r3,1
811012f0:	10c9ee26 	beq	r2,r3,81103aac <bDdr2EepromDump+0x36a8>
					case 0x00: printf("00"); break;
811012f4:	01204474 	movhi	r4,33041
811012f8:	211e6004 	addi	r4,r4,31104
811012fc:	1106dfc0 	call	81106dfc <printf>
81101300:	003eff06 	br	81100f00 <__reset+0xfb0e0f00>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 29) {

				printf("Byte 29: Minimum RASn to CASn Delay (tRCD) [0x%02Xh] : ",
81101304:	d9400843 	ldbu	r5,33(sp)
81101308:	012044b4 	movhi	r4,33042
8110130c:	2120d704 	addi	r4,r4,-31908
81101310:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
81101314:	d8800843 	ldbu	r2,33(sp)
81101318:	10c03f0c 	andi	r3,r2,252
8110131c:	1807d526 	beq	r3,zero,81103274 <bDdr2EepromDump+0x2e70>
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
81101320:	11403fcc 	andi	r5,r2,255
81101324:	280ad0ba 	srli	r5,r5,2
81101328:	012044b4 	movhi	r4,33042
8110132c:	2120c404 	addi	r4,r4,-31984
81101330:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Undefined");
				}
				printf(".");
81101334:	01000b84 	movi	r4,46
81101338:	1106e400 	call	81106e40 <putchar>
				switch (0x03 & ucEepromData[iByteCounter]) {
8110133c:	d8800843 	ldbu	r2,33(sp)
81101340:	00c00084 	movi	r3,2
81101344:	108000cc 	andi	r2,r2,3
81101348:	10c7c626 	beq	r2,r3,81103264 <bDdr2EepromDump+0x2e60>
8110134c:	00c000c4 	movi	r3,3
81101350:	10c7c026 	beq	r2,r3,81103254 <bDdr2EepromDump+0x2e50>
81101354:	00c00044 	movi	r3,1
81101358:	10c7ba26 	beq	r2,r3,81103244 <bDdr2EepromDump+0x2e40>
					case 0x00: printf("00"); break;
8110135c:	01204474 	movhi	r4,33041
81101360:	211e6004 	addi	r4,r4,31104
81101364:	1106dfc0 	call	81106dfc <printf>
81101368:	003ee506 	br	81100f00 <__reset+0xfb0e0f00>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 30) {

				printf("Byte 30: Minimum Active to Precharge Time (tRAS) [0x%02Xh] : ",
8110136c:	d9400883 	ldbu	r5,34(sp)
81101370:	012044b4 	movhi	r4,33042
81101374:	2120e504 	addi	r4,r4,-31852
81101378:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
8110137c:	d9400883 	ldbu	r5,34(sp)
81101380:	2808aa1e 	bne	r5,zero,8110362c <bDdr2EepromDump+0x3228>
					printf("Undefined");
81101384:	01204474 	movhi	r4,33041
81101388:	211d7004 	addi	r4,r4,30144
8110138c:	1106dfc0 	call	81106dfc <printf>
81101390:	003edb06 	br	81100f00 <__reset+0xfb0e0f00>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 31) {

				printf("Byte 31: Module Rank Density [0x%02Xh] : ",
81101394:	d94008c3 	ldbu	r5,35(sp)
81101398:	012044b4 	movhi	r4,33042
8110139c:	2120f704 	addi	r4,r4,-31780
811013a0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
811013a4:	012044b4 	movhi	r4,33042
811013a8:	21210204 	addi	r4,r4,-31736
811013ac:	1106dfc0 	call	81106dfc <printf>
811013b0:	d88008c7 	ldb	r2,35(sp)
811013b4:	1009b916 	blt	r2,zero,81103a9c <bDdr2EepromDump+0x3698>
811013b8:	01204474 	movhi	r4,33041
811013bc:	211ea204 	addi	r4,r4,31368
811013c0:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
811013c4:	012044b4 	movhi	r4,33042
811013c8:	21210604 	addi	r4,r4,-31720
811013cc:	1106dfc0 	call	81106dfc <printf>
811013d0:	d88008c3 	ldbu	r2,35(sp)
811013d4:	1080100c 	andi	r2,r2,64
811013d8:	1009ac26 	beq	r2,zero,81103a8c <bDdr2EepromDump+0x3688>
811013dc:	01204474 	movhi	r4,33041
811013e0:	211e9b04 	addi	r4,r4,31340
811013e4:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 128 MB : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
811013e8:	012044b4 	movhi	r4,33042
811013ec:	21210a04 	addi	r4,r4,-31704
811013f0:	1106dfc0 	call	81106dfc <printf>
811013f4:	d88008c3 	ldbu	r2,35(sp)
811013f8:	1080080c 	andi	r2,r2,32
811013fc:	10099f26 	beq	r2,zero,81103a7c <bDdr2EepromDump+0x3678>
81101400:	01204474 	movhi	r4,33041
81101404:	211e9b04 	addi	r4,r4,31340
81101408:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 16 GB : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
8110140c:	012044b4 	movhi	r4,33042
81101410:	21210e04 	addi	r4,r4,-31688
81101414:	1106dfc0 	call	81106dfc <printf>
81101418:	d88008c3 	ldbu	r2,35(sp)
8110141c:	1080040c 	andi	r2,r2,16
81101420:	10099226 	beq	r2,zero,81103a6c <bDdr2EepromDump+0x3668>
81101424:	01204474 	movhi	r4,33041
81101428:	211e9b04 	addi	r4,r4,31340
8110142c:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 8 GB : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101430:	012044b4 	movhi	r4,33042
81101434:	21211204 	addi	r4,r4,-31672
81101438:	1106dfc0 	call	81106dfc <printf>
8110143c:	d88008c3 	ldbu	r2,35(sp)
81101440:	1080020c 	andi	r2,r2,8
81101444:	10098526 	beq	r2,zero,81103a5c <bDdr2EepromDump+0x3658>
81101448:	01204474 	movhi	r4,33041
8110144c:	211e9b04 	addi	r4,r4,31340
81101450:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 4 GB : "); if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101454:	012044b4 	movhi	r4,33042
81101458:	21211604 	addi	r4,r4,-31656
8110145c:	1106dfc0 	call	81106dfc <printf>
81101460:	d88008c3 	ldbu	r2,35(sp)
81101464:	1080010c 	andi	r2,r2,4
81101468:	10097826 	beq	r2,zero,81103a4c <bDdr2EepromDump+0x3648>
8110146c:	01204474 	movhi	r4,33041
81101470:	211e9b04 	addi	r4,r4,31340
81101474:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 2 GB : "); if (0x02 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101478:	012044b4 	movhi	r4,33042
8110147c:	21211a04 	addi	r4,r4,-31640
81101480:	1106dfc0 	call	81106dfc <printf>
81101484:	d88008c3 	ldbu	r2,35(sp)
81101488:	1080008c 	andi	r2,r2,2
8110148c:	10096b26 	beq	r2,zero,81103a3c <bDdr2EepromDump+0x3638>
81101490:	01204474 	movhi	r4,33041
81101494:	211e9b04 	addi	r4,r4,31340
81101498:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- 1 GB : "); if (0x01 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
8110149c:	012044b4 	movhi	r4,33042
811014a0:	21211e04 	addi	r4,r4,-31624
811014a4:	1106dfc0 	call	81106dfc <printf>
811014a8:	d88008c3 	ldbu	r2,35(sp)
811014ac:	1080004c 	andi	r2,r2,1
811014b0:	103dcc1e 	bne	r2,zero,81100be4 <__reset+0xfb0e0be4>
811014b4:	003f6b06 	br	81101264 <__reset+0xfb0e1264>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 34) {

				printf("Byte 34: Data Input Setup Time Before Strobe (tDS) [0x%02Xh] : ",
811014b8:	d9400983 	ldbu	r5,38(sp)
811014bc:	012044b4 	movhi	r4,33042
811014c0:	21214904 	addi	r4,r4,-31452
811014c4:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811014c8:	d8800983 	ldbu	r2,38(sp)
811014cc:	00c01404 	movi	r3,80
811014d0:	10803c0c 	andi	r2,r2,240
811014d4:	10c51126 	beq	r2,r3,8110291c <bDdr2EepromDump+0x2518>
811014d8:	1880292e 	bgeu	r3,r2,81101580 <bDdr2EepromDump+0x117c>
811014dc:	00c02004 	movi	r3,128
811014e0:	10c83e26 	beq	r2,r3,811035dc <bDdr2EepromDump+0x31d8>
811014e4:	18883536 	bltu	r3,r2,811035bc <bDdr2EepromDump+0x31b8>
811014e8:	00c01804 	movi	r3,96
811014ec:	10c82f26 	beq	r2,r3,811035ac <bDdr2EepromDump+0x31a8>
811014f0:	00c01c04 	movi	r3,112
811014f4:	10c8291e 	bne	r2,r3,8110359c <bDdr2EepromDump+0x3198>
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
811014f8:	01204474 	movhi	r4,33041
811014fc:	211e8104 	addi	r4,r4,31236
81101500:	1106dfc0 	call	81106dfc <printf>
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
81101504:	d8800983 	ldbu	r2,38(sp)
81101508:	00c00284 	movi	r3,10
8110150c:	108003cc 	andi	r2,r2,15
81101510:	18881e36 	bltu	r3,r2,8110358c <bDdr2EepromDump+0x3188>
81101514:	100490ba 	slli	r2,r2,2
81101518:	00e04434 	movhi	r3,33040
8110151c:	18c54b04 	addi	r3,r3,5420
81101520:	10c5883a 	add	r2,r2,r3
81101524:	10800017 	ldw	r2,0(r2)
81101528:	1000683a 	jmp	r2
8110152c:	81103570 	cmpltui	r4,r16,16597
81101530:	81103564 	muli	r4,r16,16597
81101534:	81103558 	cmpnei	r4,r16,16597
81101538:	8110354c 	andi	r4,r16,16597
8110153c:	81103540 	call	88110354 <__reset+0x20f0354>
81101540:	81103534 	orhi	r4,r16,16596
81101544:	81103528 	cmpgeui	r4,r16,16596
81101548:	8110351c 	xori	r4,r16,16596
8110154c:	81103688 	cmpgei	r4,r16,16602
81101550:	8110367c 	xorhi	r4,r16,16601
81101554:	8110357c 	xorhi	r4,r16,16597
					printf("Undefined");
				} else {
					printf("%03u", ucEepromData[iByteCounter]);
				}
				printf(".");
				switch (0xF0 & ucEepromData[iByteCounter]) {
81101558:	00c01404 	movi	r3,80
8110155c:	10c82b26 	beq	r2,r3,8110360c <bDdr2EepromDump+0x3208>
81101560:	00c01804 	movi	r3,96
81101564:	10c82526 	beq	r2,r3,811035fc <bDdr2EepromDump+0x31f8>
81101568:	00c01004 	movi	r3,64
8110156c:	10fe611e 	bne	r2,r3,81100ef4 <__reset+0xfb0e0ef4>
					case 0x00: printf("00"); break;
					case 0x10: printf("25"); break;
					case 0x20: printf("33"); break;
					case 0x30: printf("50"); break;
					case 0x40: printf("66"); break;
81101570:	01204474 	movhi	r4,33041
81101574:	211e6b04 	addi	r4,r4,31148
81101578:	1106dfc0 	call	81106dfc <printf>
8110157c:	003e6006 	br	81100f00 <__reset+0xfb0e0f00>

			} else if (iByteCounter == 34) {

				printf("Byte 34: Data Input Setup Time Before Strobe (tDS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81101580:	15c54c26 	beq	r2,r23,81102ab4 <bDdr2EepromDump+0x26b0>
81101584:	b880b936 	bltu	r23,r2,8110186c <bDdr2EepromDump+0x1468>
81101588:	10080426 	beq	r2,zero,8110359c <bDdr2EepromDump+0x3198>
8110158c:	00c00404 	movi	r3,16
81101590:	10c8021e 	bne	r2,r3,8110359c <bDdr2EepromDump+0x3198>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
81101594:	01204474 	movhi	r4,33041
81101598:	211e7b04 	addi	r4,r4,31212
8110159c:	1106dfc0 	call	81106dfc <printf>
811015a0:	003fd806 	br	81101504 <__reset+0xfb0e1504>
								printf(" ns");
								printf("\n");

			} else if (iByteCounter == 26) {

				printf("Byte 26: Maximum Data Access Time (tAC) from Clock at CL X-2 [0x%02Xh] : ",
811015a4:	d9400783 	ldbu	r5,30(sp)
811015a8:	012044b4 	movhi	r4,33042
811015ac:	2120a304 	addi	r4,r4,-32116
811015b0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811015b4:	d8800783 	ldbu	r2,30(sp)
811015b8:	00c01404 	movi	r3,80
811015bc:	10803c0c 	andi	r2,r2,240
811015c0:	10c91a26 	beq	r2,r3,81103a2c <bDdr2EepromDump+0x3628>
811015c4:	1880392e 	bgeu	r3,r2,811016ac <bDdr2EepromDump+0x12a8>
811015c8:	00c02004 	movi	r3,128
811015cc:	10c84126 	beq	r2,r3,811036d4 <bDdr2EepromDump+0x32d0>
811015d0:	18883836 	bltu	r3,r2,811036b4 <bDdr2EepromDump+0x32b0>
811015d4:	00c01804 	movi	r3,96
811015d8:	10c83226 	beq	r2,r3,811036a4 <bDdr2EepromDump+0x32a0>
811015dc:	00c01c04 	movi	r3,112
811015e0:	10c82c1e 	bne	r2,r3,81103694 <bDdr2EepromDump+0x3290>
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
811015e4:	01204474 	movhi	r4,33041
811015e8:	211e8104 	addi	r4,r4,31236
811015ec:	1106dfc0 	call	81106dfc <printf>
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
811015f0:	d8800783 	ldbu	r2,30(sp)
811015f4:	00c00284 	movi	r3,10
811015f8:	108003cc 	andi	r2,r2,15
811015fc:	1884b336 	bltu	r3,r2,811028cc <bDdr2EepromDump+0x24c8>
81101600:	100490ba 	slli	r2,r2,2
81101604:	00e04434 	movhi	r3,33040
81101608:	18c58604 	addi	r3,r3,5656
8110160c:	10c5883a 	add	r2,r2,r3
81101610:	10800017 	ldw	r2,0(r2)
81101614:	1000683a 	jmp	r2
81101618:	811028b0 	cmpltui	r4,r16,16546
8110161c:	811028a4 	muli	r4,r16,16546
81101620:	81102898 	cmpnei	r4,r16,16546
81101624:	8110288c 	andi	r4,r16,16546
81101628:	81102880 	call	88110288 <__reset+0x20f0288>
8110162c:	81102874 	orhi	r4,r16,16545
81101630:	81102900 	call	88110290 <__reset+0x20f0290>
81101634:	811028f4 	orhi	r4,r16,16547
81101638:	811028e8 	cmpgeui	r4,r16,16547
8110163c:	811028dc 	xori	r4,r16,16547
81101640:	811028bc 	xorhi	r4,r16,16546
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 27) {

				printf("Byte 27: Minimum Row Precharge Time (tRP) [0x%02Xh] : ",
81101644:	d94007c3 	ldbu	r5,31(sp)
81101648:	012044b4 	movhi	r4,33042
8110164c:	2120b604 	addi	r4,r4,-32040
81101650:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
81101654:	d88007c3 	ldbu	r2,31(sp)
81101658:	10c03f0c 	andi	r3,r2,252
8110165c:	18083126 	beq	r3,zero,81103724 <bDdr2EepromDump+0x3320>
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
81101660:	11403fcc 	andi	r5,r2,255
81101664:	280ad0ba 	srli	r5,r5,2
81101668:	012044b4 	movhi	r4,33042
8110166c:	2120c404 	addi	r4,r4,-31984
81101670:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Undefined");
				}
				printf(".");
81101674:	01000b84 	movi	r4,46
81101678:	1106e400 	call	81106e40 <putchar>
				switch (0x03 & ucEepromData[iByteCounter]) {
8110167c:	d88007c3 	ldbu	r2,31(sp)
81101680:	00c00084 	movi	r3,2
81101684:	108000cc 	andi	r2,r2,3
81101688:	10c82226 	beq	r2,r3,81103714 <bDdr2EepromDump+0x3310>
8110168c:	00c000c4 	movi	r3,3
81101690:	10c81c26 	beq	r2,r3,81103704 <bDdr2EepromDump+0x3300>
81101694:	00c00044 	movi	r3,1
81101698:	10c81626 	beq	r2,r3,811036f4 <bDdr2EepromDump+0x32f0>
					case 0x00: printf("00"); break;
8110169c:	01204474 	movhi	r4,33041
811016a0:	211e6004 	addi	r4,r4,31104
811016a4:	1106dfc0 	call	81106dfc <printf>
811016a8:	003e1506 	br	81100f00 <__reset+0xfb0e0f00>

			} else if (iByteCounter == 26) {

				printf("Byte 26: Maximum Data Access Time (tAC) from Clock at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811016ac:	00c00804 	movi	r3,32
811016b0:	10c69926 	beq	r2,r3,81103118 <bDdr2EepromDump+0x2d14>
811016b4:	18825b36 	bltu	r3,r2,81102024 <bDdr2EepromDump+0x1c20>
811016b8:	1007f626 	beq	r2,zero,81103694 <bDdr2EepromDump+0x3290>
811016bc:	00c00404 	movi	r3,16
811016c0:	10c7f41e 	bne	r2,r3,81103694 <bDdr2EepromDump+0x3290>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
811016c4:	01204474 	movhi	r4,33041
811016c8:	211e7b04 	addi	r4,r4,31212
811016cc:	1106dfc0 	call	81106dfc <printf>
811016d0:	003fc706 	br	811015f0 <__reset+0xfb0e15f0>
				}
				printf("\n");

			} else if (iByteCounter == 56) {

				printf("Byte 56: DRAM Case Temperature Rise from Ambient due to Burst Refresh (DT5B) [0x%02Xh] : ",
811016d4:	d9400f03 	ldbu	r5,60(sp)
811016d8:	012044b4 	movhi	r4,33042
811016dc:	21243b04 	addi	r4,r4,-28436
811016e0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
811016e4:	d9000f03 	ldbu	r4,60(sp)
811016e8:	20049426 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
811016ec:	00803fc4 	movi	r2,255
811016f0:	20848e26 	beq	r4,r2,8110292c <bDdr2EepromDump+0x2528>
					printf("Exceed 127.5 oC");
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
811016f4:	11063080 	call	81106308 <__floatunsisf>
811016f8:	1009883a 	mov	r4,r2
811016fc:	1106b100 	call	81106b10 <__extendsfdf2>
81101700:	01cff834 	movhi	r7,16352
81101704:	1009883a 	mov	r4,r2
81101708:	000d883a 	mov	r6,zero
8110170c:	180b883a 	mov	r5,r3
81101710:	11063f80 	call	811063f8 <__muldf3>
81101714:	012044b4 	movhi	r4,33042
81101718:	100b883a 	mov	r5,r2
8110171c:	180d883a 	mov	r6,r3
81101720:	21237904 	addi	r4,r4,-29212
81101724:	1106dfc0 	call	81106dfc <printf>
81101728:	003c1c06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 57) {

				printf("Byte 57: DRAM Case Temperature Rise from Ambient due to Bank Interleave Reads with Auto-Precharge (DT7) [0x%02Xh] : ",
8110172c:	d9400f43 	ldbu	r5,61(sp)
81101730:	012044b4 	movhi	r4,33042
81101734:	21245604 	addi	r4,r4,-28328
81101738:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
8110173c:	d9000f43 	ldbu	r4,61(sp)
81101740:	20047e26 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81101744:	00803fc4 	movi	r2,255
81101748:	20847826 	beq	r4,r2,8110292c <bDdr2EepromDump+0x2528>
					printf("Exceed 127.5 oC");
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
8110174c:	11063080 	call	81106308 <__floatunsisf>
81101750:	1009883a 	mov	r4,r2
81101754:	1106b100 	call	81106b10 <__extendsfdf2>
81101758:	01cff834 	movhi	r7,16352
8110175c:	1009883a 	mov	r4,r2
81101760:	000d883a 	mov	r6,zero
81101764:	180b883a 	mov	r5,r3
81101768:	11063f80 	call	811063f8 <__muldf3>
8110176c:	012044b4 	movhi	r4,33042
81101770:	100b883a 	mov	r5,r2
81101774:	180d883a 	mov	r6,r3
81101778:	21237904 	addi	r4,r4,-29212
8110177c:	1106dfc0 	call	81106dfc <printf>
81101780:	003c0606 	br	8110079c <__reset+0xfb0e079c>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 35) {

				printf("Byte 35: Data Input Hold Time After Strobe (tDH) [0x%02Xh] : ",
81101784:	d94009c3 	ldbu	r5,39(sp)
81101788:	012044b4 	movhi	r4,33042
8110178c:	21215904 	addi	r4,r4,-31388
81101790:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81101794:	d88009c3 	ldbu	r2,39(sp)
81101798:	00c01404 	movi	r3,80
8110179c:	10803c0c 	andi	r2,r2,240
811017a0:	10ca7226 	beq	r2,r3,8110416c <bDdr2EepromDump+0x3d68>
811017a4:	1880542e 	bgeu	r3,r2,811018f8 <bDdr2EepromDump+0x14f4>
811017a8:	00c02004 	movi	r3,128
811017ac:	10c88f26 	beq	r2,r3,811039ec <bDdr2EepromDump+0x35e8>
811017b0:	18888636 	bltu	r3,r2,811039cc <bDdr2EepromDump+0x35c8>
811017b4:	00c01804 	movi	r3,96
811017b8:	10c88026 	beq	r2,r3,811039bc <bDdr2EepromDump+0x35b8>
811017bc:	00c01c04 	movi	r3,112
811017c0:	10c87a1e 	bne	r2,r3,811039ac <bDdr2EepromDump+0x35a8>
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
811017c4:	01204474 	movhi	r4,33041
811017c8:	211e8104 	addi	r4,r4,31236
811017cc:	1106dfc0 	call	81106dfc <printf>
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
811017d0:	d88009c3 	ldbu	r2,39(sp)
811017d4:	00c00284 	movi	r3,10
811017d8:	108003cc 	andi	r2,r2,15
811017dc:	18886f36 	bltu	r3,r2,8110399c <bDdr2EepromDump+0x3598>
811017e0:	100490ba 	slli	r2,r2,2
811017e4:	1485883a 	add	r2,r2,r18
811017e8:	10800017 	ldw	r2,0(r2)
811017ec:	1000683a 	jmp	r2
811017f0:	81103980 	call	88110398 <__reset+0x20f0398>
811017f4:	81103974 	orhi	r4,r16,16613
811017f8:	81103968 	cmpgeui	r4,r16,16613
811017fc:	8110395c 	xori	r4,r16,16613
81101800:	81103950 	cmplti	r4,r16,16613
81101804:	81103944 	addi	r4,r16,16613
81101808:	81103938 	rdprs	r4,r16,16612
8110180c:	8110392c 	andhi	r4,r16,16612
81101810:	81102ad0 	cmplti	r4,r16,16555
81101814:	81102ac4 	addi	r4,r16,16555
81101818:	8110398c 	andi	r4,r16,16614
			}			else if (iByteCounter == 10) {

				printf("Byte 10: SDRAM Access from Clock (tAC) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
8110181c:	00c00c04 	movi	r3,48
81101820:	10ca2626 	beq	r2,r3,811040bc <bDdr2EepromDump+0x3cb8>
81101824:	00c01004 	movi	r3,64
81101828:	10c7e21e 	bne	r2,r3,811037b4 <bDdr2EepromDump+0x33b0>
					break;
				case 0x30:
					printf("0.3");
					break;
				case 0x40:
					printf("0.4");
8110182c:	01204474 	movhi	r4,33041
81101830:	211e7e04 	addi	r4,r4,31224
81101834:	1106dfc0 	call	81106dfc <printf>
					break;
81101838:	003cb906 	br	81100b20 <__reset+0xfb0e0b20>
			} else if (iByteCounter == 9) {

				printf("Byte 9: SDRAM Cycle Time [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
8110183c:	00c00c04 	movi	r3,48
81101840:	10c8aa26 	beq	r2,r3,81103aec <bDdr2EepromDump+0x36e8>
81101844:	18808d36 	bltu	r3,r2,81101a7c <bDdr2EepromDump+0x1678>
81101848:	00c00404 	movi	r3,16
8110184c:	10c4bf26 	beq	r2,r3,81102b4c <bDdr2EepromDump+0x2748>
81101850:	00c00804 	movi	r3,32
81101854:	10c4b926 	beq	r2,r3,81102b3c <bDdr2EepromDump+0x2738>
81101858:	103c811e 	bne	r2,zero,81100a60 <__reset+0xfb0e0a60>
				case 0x00:
					printf("01");
8110185c:	01204474 	movhi	r4,33041
81101860:	211e5104 	addi	r4,r4,31044
81101864:	1106dfc0 	call	81106dfc <printf>
					break;
81101868:	003c8006 	br	81100a6c <__reset+0xfb0e0a6c>

			} else if (iByteCounter == 34) {

				printf("Byte 34: Data Input Setup Time Before Strobe (tDS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
8110186c:	00c00c04 	movi	r3,48
81101870:	10c66426 	beq	r2,r3,81103204 <bDdr2EepromDump+0x2e00>
81101874:	00c01004 	movi	r3,64
81101878:	10c7481e 	bne	r2,r3,8110359c <bDdr2EepromDump+0x3198>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
8110187c:	01204474 	movhi	r4,33041
81101880:	211e7e04 	addi	r4,r4,31224
81101884:	1106dfc0 	call	81106dfc <printf>
81101888:	003f1e06 	br	81101504 <__reset+0xfb0e1504>
				printf(" 0C");
				printf("\n");

			} else if (iByteCounter == 48) {

				printf("Byte 48: Thermal Resistance of DRAM Package from Top (Case) to Ambient ( Psi T-A DRAM ) [0x%02Xh] : ",
8110188c:	d9400d03 	ldbu	r5,52(sp)
81101890:	012044b4 	movhi	r4,33042
81101894:	21225804 	addi	r4,r4,-30368
81101898:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
8110189c:	d9000d03 	ldbu	r4,52(sp)
811018a0:	20085e26 	beq	r4,zero,81103a1c <bDdr2EepromDump+0x3618>
					printf("Not Defined");
				} else if (0xFF == ucEepromData[iByteCounter]){
811018a4:	00803fc4 	movi	r2,255
811018a8:	20885826 	beq	r4,r2,81103a0c <bDdr2EepromDump+0x3608>
					printf("Exceed 127.5");
				} else {
					printf("%.1f", (float)ucEepromData[iByteCounter] * 0.5);
811018ac:	11063080 	call	81106308 <__floatunsisf>
811018b0:	1009883a 	mov	r4,r2
811018b4:	1106b100 	call	81106b10 <__extendsfdf2>
811018b8:	1009883a 	mov	r4,r2
811018bc:	000d883a 	mov	r6,zero
811018c0:	180b883a 	mov	r5,r3
811018c4:	01cff834 	movhi	r7,16352
811018c8:	11063f80 	call	811063f8 <__muldf3>
811018cc:	012044b4 	movhi	r4,33042
811018d0:	100b883a 	mov	r5,r2
811018d4:	180d883a 	mov	r6,r3
811018d8:	21227904 	addi	r4,r4,-30236
811018dc:	1106dfc0 	call	81106dfc <printf>
				}
				printf(" 0C/W");
811018e0:	012044b4 	movhi	r4,33042
811018e4:	21227b04 	addi	r4,r4,-30228
811018e8:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
811018ec:	01000284 	movi	r4,10
811018f0:	1106e400 	call	81106e40 <putchar>
811018f4:	003b8106 	br	811006fc <__reset+0xfb0e06fc>

			} else if (iByteCounter == 35) {

				printf("Byte 35: Data Input Hold Time After Strobe (tDH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811018f8:	15c49826 	beq	r2,r23,81102b5c <bDdr2EepromDump+0x2758>
811018fc:	b8811b36 	bltu	r23,r2,81101d6c <bDdr2EepromDump+0x1968>
81101900:	10082a26 	beq	r2,zero,811039ac <bDdr2EepromDump+0x35a8>
81101904:	00c00404 	movi	r3,16
81101908:	10c8281e 	bne	r2,r3,811039ac <bDdr2EepromDump+0x35a8>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
8110190c:	01204474 	movhi	r4,33041
81101910:	211e7b04 	addi	r4,r4,31212
81101914:	1106dfc0 	call	81106dfc <printf>
81101918:	003fad06 	br	811017d0 <__reset+0xfb0e17d0>
				}
				printf("\n");

			} else if (iByteCounter == 20) {

				printf("Byte 20: DIMM type information [0x%02Xh] : ",
8110191c:	d9400603 	ldbu	r5,24(sp)
81101920:	01204474 	movhi	r4,33041
81101924:	211fb204 	addi	r4,r4,32456
81101928:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
8110192c:	d8800603 	ldbu	r2,24(sp)
81101930:	00c00804 	movi	r3,32
81101934:	18845736 	bltu	r3,r2,81102a94 <bDdr2EepromDump+0x2690>
81101938:	100490ba 	slli	r2,r2,2
8110193c:	00e04434 	movhi	r3,33040
81101940:	18c65404 	addi	r3,r3,6480
81101944:	10c5883a 	add	r2,r2,r3
81101948:	10800017 	ldw	r2,0(r2)
8110194c:	1000683a 	jmp	r2
81101950:	81102a84 	addi	r4,r16,16554
81101954:	81102a74 	orhi	r4,r16,16553
81101958:	81102a64 	muli	r4,r16,16553
8110195c:	81102a94 	ori	r4,r16,16554
81101960:	81102b0c 	andi	r4,r16,16556
81101964:	81102a94 	ori	r4,r16,16554
81101968:	81102afc 	xorhi	r4,r16,16555
8110196c:	81102aec 	andhi	r4,r16,16555
81101970:	81102adc 	xori	r4,r16,16555
81101974:	81102a94 	ori	r4,r16,16554
81101978:	81102a94 	ori	r4,r16,16554
8110197c:	81102a94 	ori	r4,r16,16554
81101980:	81102a94 	ori	r4,r16,16554
81101984:	81102a94 	ori	r4,r16,16554
81101988:	81102a94 	ori	r4,r16,16554
8110198c:	81102a94 	ori	r4,r16,16554
81101990:	81102b2c 	andhi	r4,r16,16556
81101994:	81102a94 	ori	r4,r16,16554
81101998:	81102a94 	ori	r4,r16,16554
8110199c:	81102a94 	ori	r4,r16,16554
811019a0:	81102a94 	ori	r4,r16,16554
811019a4:	81102a94 	ori	r4,r16,16554
811019a8:	81102a94 	ori	r4,r16,16554
811019ac:	81102a94 	ori	r4,r16,16554
811019b0:	81102a94 	ori	r4,r16,16554
811019b4:	81102a94 	ori	r4,r16,16554
811019b8:	81102a94 	ori	r4,r16,16554
811019bc:	81102a94 	ori	r4,r16,16554
811019c0:	81102a94 	ori	r4,r16,16554
811019c4:	81102a94 	ori	r4,r16,16554
811019c8:	81102a94 	ori	r4,r16,16554
811019cc:	81102a94 	ori	r4,r16,16554
811019d0:	81102b1c 	xori	r4,r16,16556
				}
				printf("\n");

			} else if (iByteCounter == 21) {

				printf("Byte 21: SDRAM Modules Attributes [0x%02Xh] : ",
811019d4:	d9400643 	ldbu	r5,25(sp)
811019d8:	012044b4 	movhi	r4,33042
811019dc:	21200204 	addi	r4,r4,-32760
811019e0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- Analysis probe installed : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
811019e4:	012044b4 	movhi	r4,33042
811019e8:	21200e04 	addi	r4,r4,-32712
811019ec:	1106dfc0 	call	81106dfc <printf>
811019f0:	d8800643 	ldbu	r2,25(sp)
811019f4:	1080100c 	andi	r2,r2,64
811019f8:	10084926 	beq	r2,zero,81103b20 <bDdr2EepromDump+0x371c>
811019fc:	01204474 	movhi	r4,33041
81101a00:	211e9b04 	addi	r4,r4,31340
81101a04:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- FET Switch External Enable : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101a08:	012044b4 	movhi	r4,33042
81101a0c:	21201704 	addi	r4,r4,-32676
81101a10:	1106dfc0 	call	81106dfc <printf>
81101a14:	d8800643 	ldbu	r2,25(sp)
81101a18:	1080040c 	andi	r2,r2,16
81101a1c:	10083c26 	beq	r2,zero,81103b10 <bDdr2EepromDump+0x370c>
81101a20:	01204474 	movhi	r4,33041
81101a24:	211e9b04 	addi	r4,r4,31340
81101a28:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- Number of PLLs on the DIMM : "); if (0x0C & ucEepromData[iByteCounter]) { printf("Reserved for future use"); } else { printf("%u", (0x0C & ucEepromData[iByteCounter]) >> 2); }
81101a2c:	012044b4 	movhi	r4,33042
81101a30:	21202004 	addi	r4,r4,-32640
81101a34:	1106dfc0 	call	81106dfc <printf>
81101a38:	d8800643 	ldbu	r2,25(sp)
81101a3c:	1080030c 	andi	r2,r2,12
81101a40:	10082e26 	beq	r2,zero,81103afc <bDdr2EepromDump+0x36f8>
81101a44:	012044b4 	movhi	r4,33042
81101a48:	21202904 	addi	r4,r4,-32604
81101a4c:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- Number of Active Registers on the DIMM : "); printf("%u", (0x03 & ucEepromData[iByteCounter]));
81101a50:	012044b4 	movhi	r4,33042
81101a54:	21202f04 	addi	r4,r4,-32580
81101a58:	1106dfc0 	call	81106dfc <printf>
81101a5c:	d9400643 	ldbu	r5,25(sp)
81101a60:	01204474 	movhi	r4,33041
81101a64:	211d7304 	addi	r4,r4,30156
81101a68:	294000cc 	andi	r5,r5,3
81101a6c:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81101a70:	01000284 	movi	r4,10
81101a74:	1106e400 	call	81106e40 <putchar>
81101a78:	003b2006 	br	811006fc <__reset+0xfb0e06fc>
			} else if (iByteCounter == 9) {

				printf("Byte 9: SDRAM Cycle Time [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
81101a7c:	00c01404 	movi	r3,80
81101a80:	10c5ad26 	beq	r2,r3,81103138 <bDdr2EepromDump+0x2d34>
81101a84:	00c01804 	movi	r3,96
81101a88:	10c5a726 	beq	r2,r3,81103128 <bDdr2EepromDump+0x2d24>
81101a8c:	00c01004 	movi	r3,64
81101a90:	10fbf31e 	bne	r2,r3,81100a60 <__reset+0xfb0e0a60>
					break;
				case 0x30:
					printf("04");
					break;
				case 0x40:
					printf("05");
81101a94:	01204474 	movhi	r4,33041
81101a98:	211e5504 	addi	r4,r4,31060
81101a9c:	1106dfc0 	call	81106dfc <printf>
					break;
81101aa0:	003bf206 	br	81100a6c <__reset+0xfb0e0a6c>
				printf("Calculated CRC = 0x%02X", (alt_u8)(uiCRC & 0x00FF));
				printf("\n");

			} else if (iByteCounter == 64) {

				printf("Bytes 64-71: Module Manufacturers JEDEC ID Code [0x");
81101aa4:	012044b4 	movhi	r4,33042
81101aa8:	d8c01304 	addi	r3,sp,76
81101aac:	21252c04 	addi	r4,r4,-27472
81101ab0:	ddc01104 	addi	r23,sp,68
81101ab4:	d8c04115 	stw	r3,260(sp)
81101ab8:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 64; uiCnt < 72; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
81101abc:	b9400003 	ldbu	r5,0(r23)
81101ac0:	012044b4 	movhi	r4,33042
81101ac4:	21253a04 	addi	r4,r4,-27416
81101ac8:	1106dfc0 	call	81106dfc <printf>

			} else if (iByteCounter == 64) {

				printf("Bytes 64-71: Module Manufacturers JEDEC ID Code [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 64; uiCnt < 72; uiCnt++) {
81101acc:	d8c04117 	ldw	r3,260(sp)
81101ad0:	bdc00044 	addi	r23,r23,1
81101ad4:	1dfff91e 	bne	r3,r23,81101abc <__reset+0xfb0e1abc>
				printf("Bytes 91-92: Module Revision Code [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 91; uiCnt < 93; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
81101ad8:	012044b4 	movhi	r4,33042
81101adc:	21227004 	addi	r4,r4,-30272
81101ae0:	1106dfc0 	call	81106dfc <printf>
81101ae4:	003b2d06 	br	8110079c <__reset+0xfb0e079c>
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 72) {

				printf("Byte 72: Module Manufacturing Location [0x%02Xh] : ",
81101ae8:	d9401303 	ldbu	r5,76(sp)
81101aec:	012044b4 	movhi	r4,33042
81101af0:	21253c04 	addi	r4,r4,-27408
81101af4:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n");
81101af8:	01000284 	movi	r4,10
81101afc:	1106e400 	call	81106e40 <putchar>
81101b00:	003afe06 	br	811006fc <__reset+0xfb0e06fc>
				}
				printf("\n");

			} else if (iByteCounter == 18) {

				printf("Byte 18: SDRAM Device Attributes  CASn Latency [0x%02Xh] : ",
81101b04:	d9400583 	ldbu	r5,22(sp)
81101b08:	01204474 	movhi	r4,33041
81101b0c:	211f3504 	addi	r4,r4,31956
81101b10:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- CASn Latency = 7 : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101b14:	01204474 	movhi	r4,33041
81101b18:	211f4504 	addi	r4,r4,32020
81101b1c:	1106dfc0 	call	81106dfc <printf>
81101b20:	d8800587 	ldb	r2,22(sp)
81101b24:	1009a516 	blt	r2,zero,811041bc <bDdr2EepromDump+0x3db8>
81101b28:	01204474 	movhi	r4,33041
81101b2c:	211ea204 	addi	r4,r4,31368
81101b30:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- CASn Latency = 6 : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101b34:	01204474 	movhi	r4,33041
81101b38:	211f4c04 	addi	r4,r4,32048
81101b3c:	1106dfc0 	call	81106dfc <printf>
81101b40:	d8800583 	ldbu	r2,22(sp)
81101b44:	1080100c 	andi	r2,r2,64
81101b48:	10099826 	beq	r2,zero,811041ac <bDdr2EepromDump+0x3da8>
81101b4c:	01204474 	movhi	r4,33041
81101b50:	211e9b04 	addi	r4,r4,31340
81101b54:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- CASn Latency = 5 : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101b58:	01204474 	movhi	r4,33041
81101b5c:	211f5304 	addi	r4,r4,32076
81101b60:	1106dfc0 	call	81106dfc <printf>
81101b64:	d8800583 	ldbu	r2,22(sp)
81101b68:	1080080c 	andi	r2,r2,32
81101b6c:	10098b26 	beq	r2,zero,8110419c <bDdr2EepromDump+0x3d98>
81101b70:	01204474 	movhi	r4,33041
81101b74:	211e9b04 	addi	r4,r4,31340
81101b78:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- CASn Latency = 4 : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101b7c:	01204474 	movhi	r4,33041
81101b80:	211f5a04 	addi	r4,r4,32104
81101b84:	1106dfc0 	call	81106dfc <printf>
81101b88:	d8800583 	ldbu	r2,22(sp)
81101b8c:	1080040c 	andi	r2,r2,16
81101b90:	10097e26 	beq	r2,zero,8110418c <bDdr2EepromDump+0x3d88>
81101b94:	01204474 	movhi	r4,33041
81101b98:	211e9b04 	addi	r4,r4,31340
81101b9c:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- CASn Latency = 3 : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101ba0:	01204474 	movhi	r4,33041
81101ba4:	211f6104 	addi	r4,r4,32132
81101ba8:	1106dfc0 	call	81106dfc <printf>
81101bac:	d8800583 	ldbu	r2,22(sp)
81101bb0:	1080020c 	andi	r2,r2,8
81101bb4:	10097126 	beq	r2,zero,8110417c <bDdr2EepromDump+0x3d78>
81101bb8:	01204474 	movhi	r4,33041
81101bbc:	211e9b04 	addi	r4,r4,31340
81101bc0:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- CASn Latency = 2 : "); if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81101bc4:	01204474 	movhi	r4,33041
81101bc8:	211f6804 	addi	r4,r4,32160
81101bcc:	1106dfc0 	call	81106dfc <printf>
81101bd0:	d8800583 	ldbu	r2,22(sp)
81101bd4:	1080010c 	andi	r2,r2,4
81101bd8:	103c021e 	bne	r2,zero,81100be4 <__reset+0xfb0e0be4>
81101bdc:	003da106 	br	81101264 <__reset+0xfb0e1264>
				printf("\n");

			} else if (iByteCounter == 19) {

				printf("Byte 19: DIMM Mechanical Characteristics [0x%02Xh] : ",
81101be0:	d94005c3 	ldbu	r5,23(sp)
81101be4:	01204474 	movhi	r4,33041
81101be8:	211f6f04 	addi	r4,r4,32188
81101bec:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0x07) {
81101bf0:	d88005c3 	ldbu	r2,23(sp)
81101bf4:	00c00104 	movi	r3,4
81101bf8:	108001cc 	andi	r2,r2,7
81101bfc:	188a2e36 	bltu	r3,r2,811044b8 <bDdr2EepromDump+0x40b4>
81101c00:	100490ba 	slli	r2,r2,2
81101c04:	00e04434 	movhi	r3,33040
81101c08:	18c70604 	addi	r3,r3,7192
81101c0c:	10c5883a 	add	r2,r2,r3
81101c10:	10800017 	ldw	r2,0(r2)
81101c14:	1000683a 	jmp	r2
81101c18:	811043d8 	cmpnei	r4,r16,16655
81101c1c:	8110439c 	xori	r4,r16,16654
81101c20:	81104230 	cmpltui	r4,r16,16648
81101c24:	811041f4 	orhi	r4,r16,16647
81101c28:	81104480 	call	88110448 <__reset+0x20f0448>
				printf("\n  -- Number of Active Registers on the DIMM : "); printf("%u", (0x03 & ucEepromData[iByteCounter]));
				printf("\n");

			} else if (iByteCounter == 22) {

				printf("Byte 22: SDRAM Device Attributes  General [0x%02Xh] : ",
81101c2c:	d9400683 	ldbu	r5,26(sp)
81101c30:	012044b4 	movhi	r4,33042
81101c34:	21203b04 	addi	r4,r4,-32532
81101c38:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- Supports PASR (Partial Array Self Refresh) : "); if (0x04 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
81101c3c:	012044b4 	movhi	r4,33042
81101c40:	21204904 	addi	r4,r4,-32476
81101c44:	1106dfc0 	call	81106dfc <printf>
81101c48:	d8800683 	ldbu	r2,26(sp)
81101c4c:	1080010c 	andi	r2,r2,4
81101c50:	100a8226 	beq	r2,zero,8110465c <bDdr2EepromDump+0x4258>
81101c54:	012044b4 	movhi	r4,33042
81101c58:	21205604 	addi	r4,r4,-32424
81101c5c:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- Supports 50 ohm ODT : "); if (0x02 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
81101c60:	012044b4 	movhi	r4,33042
81101c64:	21205a04 	addi	r4,r4,-32408
81101c68:	1106dfc0 	call	81106dfc <printf>
81101c6c:	d8800683 	ldbu	r2,26(sp)
81101c70:	1080008c 	andi	r2,r2,2
81101c74:	100a7526 	beq	r2,zero,8110464c <bDdr2EepromDump+0x4248>
81101c78:	012044b4 	movhi	r4,33042
81101c7c:	21205604 	addi	r4,r4,-32424
81101c80:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- Supports Weak Driver : "); if (0x01 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
81101c84:	012044b4 	movhi	r4,33042
81101c88:	21206204 	addi	r4,r4,-32376
81101c8c:	1106dfc0 	call	81106dfc <printf>
81101c90:	d8800683 	ldbu	r2,26(sp)
81101c94:	1080004c 	andi	r2,r2,1
81101c98:	100a6826 	beq	r2,zero,8110463c <bDdr2EepromDump+0x4238>
81101c9c:	012044b4 	movhi	r4,33042
81101ca0:	21205604 	addi	r4,r4,-32424
81101ca4:	1106dfc0 	call	81106dfc <printf>
81101ca8:	003abc06 	br	8110079c <__reset+0xfb0e079c>
				printf("\n");

			} else if (iByteCounter == 23) {

				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
81101cac:	d94006c3 	ldbu	r5,27(sp)
81101cb0:	012044b4 	movhi	r4,33042
81101cb4:	21206a04 	addi	r4,r4,-32344
81101cb8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81101cbc:	d88006c3 	ldbu	r2,27(sp)
81101cc0:	00c01c04 	movi	r3,112
81101cc4:	10803c0c 	andi	r2,r2,240
81101cc8:	10ca5926 	beq	r2,r3,81104630 <bDdr2EepromDump+0x422c>
81101ccc:	188a2b2e 	bgeu	r3,r2,8110457c <bDdr2EepromDump+0x4178>
81101cd0:	00c02c04 	movi	r3,176
81101cd4:	10ca2526 	beq	r2,r3,8110456c <bDdr2EepromDump+0x4168>
81101cd8:	188a1b2e 	bgeu	r3,r2,81104548 <bDdr2EepromDump+0x4144>
81101cdc:	00c03404 	movi	r3,208
81101ce0:	10ca1526 	beq	r2,r3,81104538 <bDdr2EepromDump+0x4134>
81101ce4:	18893d2e 	bgeu	r3,r2,811041dc <bDdr2EepromDump+0x3dd8>
81101ce8:	00c03804 	movi	r3,224
81101cec:	10c93726 	beq	r2,r3,811041cc <bDdr2EepromDump+0x3dc8>
81101cf0:	00c03c04 	movi	r3,240
81101cf4:	10c0031e 	bne	r2,r3,81101d04 <bDdr2EepromDump+0x1900>
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
					case 0xD0: printf("13"); break;
					case 0xE0: printf("14"); break;
					case 0xF0: printf("15"); break;
81101cf8:	01204474 	movhi	r4,33041
81101cfc:	211e5f04 	addi	r4,r4,31100
81101d00:	1106dfc0 	call	81106dfc <printf>
				}
				printf(".");
81101d04:	01000b84 	movi	r4,46
81101d08:	1106e400 	call	81106e40 <putchar>
				switch (ucEepromData[iByteCounter] & 0x0F) {
81101d0c:	d88006c3 	ldbu	r2,27(sp)
81101d10:	00c00344 	movi	r3,13
81101d14:	108003cc 	andi	r2,r2,15
81101d18:	1883cc36 	bltu	r3,r2,81102c4c <bDdr2EepromDump+0x2848>
81101d1c:	100490ba 	slli	r2,r2,2
81101d20:	00e04434 	movhi	r3,33040
81101d24:	18c74d04 	addi	r3,r3,7476
81101d28:	10c5883a 	add	r2,r2,r3
81101d2c:	10800017 	ldw	r2,0(r2)
81101d30:	1000683a 	jmp	r2
81101d34:	81102c2c 	andhi	r4,r16,16560
81101d38:	81102c1c 	xori	r4,r16,16560
81101d3c:	81102c0c 	andi	r4,r16,16560
81101d40:	81102bfc 	xorhi	r4,r16,16559
81101d44:	81102bec 	andhi	r4,r16,16559
81101d48:	81102bdc 	xori	r4,r16,16559
81101d4c:	81102bcc 	andi	r4,r16,16559
81101d50:	81102bbc 	xorhi	r4,r16,16558
81101d54:	81102bac 	andhi	r4,r16,16558
81101d58:	81102b9c 	xori	r4,r16,16558
81101d5c:	81102b8c 	andi	r4,r16,16558
81101d60:	81102b7c 	xorhi	r4,r16,16557
81101d64:	81102b6c 	andhi	r4,r16,16557
81101d68:	81102c3c 	xorhi	r4,r16,16560

			} else if (iByteCounter == 35) {

				printf("Byte 35: Data Input Hold Time After Strobe (tDH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81101d6c:	00c00c04 	movi	r3,48
81101d70:	10c4ae26 	beq	r2,r3,8110302c <bDdr2EepromDump+0x2c28>
81101d74:	00c01004 	movi	r3,64
81101d78:	10c70c1e 	bne	r2,r3,811039ac <bDdr2EepromDump+0x35a8>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
81101d7c:	01204474 	movhi	r4,33041
81101d80:	211e7e04 	addi	r4,r4,31224
81101d84:	1106dfc0 	call	81106dfc <printf>
81101d88:	003e9106 	br	811017d0 <__reset+0xfb0e17d0>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 44) {

				printf("Byte 44: SDRAM Device DQS-DQ Skew for DQS and associated DQ signals (tDQSQ max) [0x%02Xh] : ",
81101d8c:	d9400c03 	ldbu	r5,48(sp)
81101d90:	012044b4 	movhi	r4,33042
81101d94:	2121f604 	addi	r4,r4,-30760
81101d98:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81101d9c:	d9000c03 	ldbu	r4,48(sp)
81101da0:	203d7826 	beq	r4,zero,81101384 <__reset+0xfb0e1384>
					printf("Undefined");
				} else {
					printf("%.2f", (float)ucEepromData[iByteCounter] * 0.01);
81101da4:	11063080 	call	81106308 <__floatunsisf>
81101da8:	1009883a 	mov	r4,r2
81101dac:	1106b100 	call	81106b10 <__extendsfdf2>
81101db0:	01cfe134 	movhi	r7,16260
81101db4:	0191ebb4 	movhi	r6,18350
81101db8:	39deb844 	addi	r7,r7,31457
81101dbc:	31851ec4 	addi	r6,r6,5243
81101dc0:	1009883a 	mov	r4,r2
81101dc4:	180b883a 	mov	r5,r3
81101dc8:	11063f80 	call	811063f8 <__muldf3>
81101dcc:	012044b4 	movhi	r4,33042
81101dd0:	100b883a 	mov	r5,r2
81101dd4:	180d883a 	mov	r6,r3
81101dd8:	21220e04 	addi	r4,r4,-30664
81101ddc:	1106dfc0 	call	81106dfc <printf>
81101de0:	003c4706 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf("\n");

			} else if (iByteCounter == 60) {

				printf("Byte 60: PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active) [0x%02Xh] : ",
81101de4:	d9401003 	ldbu	r5,64(sp)
81101de8:	012044b4 	movhi	r4,33042
81101dec:	2124a804 	addi	r4,r4,-28000
81101df0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81101df4:	d9001003 	ldbu	r4,64(sp)
81101df8:	2002d026 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81101dfc:	00803fc4 	movi	r2,255
81101e00:	2084c126 	beq	r4,r2,81103108 <bDdr2EepromDump+0x2d04>
					printf("Exceed 63.75 oC");
				} else {
					printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.25);
81101e04:	11063080 	call	81106308 <__floatunsisf>
81101e08:	1009883a 	mov	r4,r2
81101e0c:	1106b100 	call	81106b10 <__extendsfdf2>
81101e10:	01cff434 	movhi	r7,16336
81101e14:	1009883a 	mov	r4,r2
81101e18:	000d883a 	mov	r6,zero
81101e1c:	180b883a 	mov	r5,r3
81101e20:	11063f80 	call	811063f8 <__muldf3>
81101e24:	012044b4 	movhi	r4,33042
81101e28:	100b883a 	mov	r5,r2
81101e2c:	180d883a 	mov	r6,r3
81101e30:	2123b504 	addi	r4,r4,-28972
81101e34:	1106dfc0 	call	81106dfc <printf>
81101e38:	003a5806 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 61) {

				printf("Byte 61: Register Case Temperature Rise from Ambient due to Register Active/Mode Bit (DT Register Active/Mode Bit) [0x%02Xh] : ",
81101e3c:	d9401043 	ldbu	r5,65(sp)
81101e40:	012044b4 	movhi	r4,33042
81101e44:	2124c404 	addi	r4,r4,-27888
81101e48:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- Subfield A : ");
81101e4c:	012044b4 	movhi	r4,33042
81101e50:	2122f904 	addi	r4,r4,-29724
81101e54:	1106dfc0 	call	81106dfc <printf>
				if (0x01 & ucEepromData[iByteCounter]) {
81101e58:	d8801043 	ldbu	r2,65(sp)
81101e5c:	1080004c 	andi	r2,r2,1
81101e60:	1003b026 	beq	r2,zero,81102d24 <bDdr2EepromDump+0x2920>
					printf("100p register data output toggle");
81101e64:	012044b4 	movhi	r4,33042
81101e68:	2124e404 	addi	r4,r4,-27760
81101e6c:	1106dfc0 	call	81106dfc <printf>
					printf("\n  -- Subfield B : ");
81101e70:	012044b4 	movhi	r4,33042
81101e74:	2122a104 	addi	r4,r4,-30076
81101e78:	1106dfc0 	call	81106dfc <printf>
					if (0x00 == ucEepromData[iByteCounter]) {
81101e7c:	d9001043 	ldbu	r4,65(sp)
81101e80:	2002ae26 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
						printf("Not Supported");
					} else if (0xFF == ucEepromData[iByteCounter]){
81101e84:	00803fc4 	movi	r2,255
81101e88:	2083a226 	beq	r4,r2,81102d14 <bDdr2EepromDump+0x2910>
						printf("Exceed 78.75 oC");
					} else {
						printf("%.2f oC", (float)ucEepromData[iByteCounter] * 1.25);
81101e8c:	11063080 	call	81106308 <__floatunsisf>
81101e90:	1009883a 	mov	r4,r2
81101e94:	1106b100 	call	81106b10 <__extendsfdf2>
81101e98:	01cffd34 	movhi	r7,16372
81101e9c:	1009883a 	mov	r4,r2
81101ea0:	000d883a 	mov	r6,zero
81101ea4:	180b883a 	mov	r5,r3
81101ea8:	11063f80 	call	811063f8 <__muldf3>
81101eac:	012044b4 	movhi	r4,33042
81101eb0:	100b883a 	mov	r5,r2
81101eb4:	180d883a 	mov	r6,r3
81101eb8:	2123b504 	addi	r4,r4,-28972
81101ebc:	1106dfc0 	call	81106dfc <printf>
81101ec0:	003a3606 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 62) {

				printf("Byte 62: SPD Revision [0x%02Xh] : ",
81101ec4:	d9401083 	ldbu	r5,66(sp)
81101ec8:	012044b4 	movhi	r4,33042
81101ecc:	2124fd04 	addi	r4,r4,-27660
81101ed0:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
81101ed4:	d8801083 	ldbu	r2,66(sp)
81101ed8:	00c004c4 	movi	r3,19
81101edc:	1883c136 	bltu	r3,r2,81102de4 <bDdr2EepromDump+0x29e0>
81101ee0:	100490ba 	slli	r2,r2,2
81101ee4:	1585883a 	add	r2,r2,r22
81101ee8:	10800017 	ldw	r2,0(r2)
81101eec:	1000683a 	jmp	r2
81101ef0:	81102dd4 	ori	r4,r16,16567
81101ef4:	81102de4 	muli	r4,r16,16567
81101ef8:	81102de4 	muli	r4,r16,16567
81101efc:	81102de4 	muli	r4,r16,16567
81101f00:	81102de4 	muli	r4,r16,16567
81101f04:	81102de4 	muli	r4,r16,16567
81101f08:	81102de4 	muli	r4,r16,16567
81101f0c:	81102de4 	muli	r4,r16,16567
81101f10:	81102de4 	muli	r4,r16,16567
81101f14:	81102de4 	muli	r4,r16,16567
81101f18:	81102de4 	muli	r4,r16,16567
81101f1c:	81102de4 	muli	r4,r16,16567
81101f20:	81102de4 	muli	r4,r16,16567
81101f24:	81102de4 	muli	r4,r16,16567
81101f28:	81102de4 	muli	r4,r16,16567
81101f2c:	81102de4 	muli	r4,r16,16567
81101f30:	81102dc4 	addi	r4,r16,16567
81101f34:	81102db4 	orhi	r4,r16,16566
81101f38:	81102d94 	ori	r4,r16,16566
81101f3c:	81102d84 	addi	r4,r16,16566
				}
				printf("\n");

			} else if (iByteCounter == 63) {

				printf("Byte 63: Checksum for Bytes 0-62 [0x%02Xh] : ",
81101f40:	d94010c3 	ldbu	r5,67(sp)
81101f44:	012044b4 	movhi	r4,33042
81101f48:	21251a04 	addi	r4,r4,-27544
81101f4c:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCRC = 0;
				alt_u16 uiCnt = 0;
				for (uiCnt = 0; uiCnt < 63; uiCnt++) {
					uiCRC += ucEepromData[iByteCounter];
				}
				printf("Calculated CRC = 0x%02X", (alt_u8)(uiCRC & 0x00FF));
81101f50:	d94010c3 	ldbu	r5,67(sp)
81101f54:	012044b4 	movhi	r4,33042
81101f58:	21252604 	addi	r4,r4,-27496
81101f5c:	29400fe4 	muli	r5,r5,63
81101f60:	29403fcc 	andi	r5,r5,255
81101f64:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81101f68:	01000284 	movi	r4,10
81101f6c:	1106e400 	call	81106e40 <putchar>
81101f70:	0039e206 	br	811006fc <__reset+0xfb0e06fc>
				}
				printf("\n");

			} else if (iByteCounter == 58) {

				printf("Byte 58: Thermal Resistance of PLL Package from Top (Case) to Ambient ( Psi T-A PLL ) [0x%02Xh] : ",
81101f74:	d9400f83 	ldbu	r5,62(sp)
81101f78:	012044b4 	movhi	r4,33042
81101f7c:	21247404 	addi	r4,r4,-28208
81101f80:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81101f84:	d9000f83 	ldbu	r4,62(sp)
81101f88:	20026c26 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81101f8c:	00803fc4 	movi	r2,255
81101f90:	20826626 	beq	r4,r2,8110292c <bDdr2EepromDump+0x2528>
					printf("Exceed 127.5 oC");
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
81101f94:	11063080 	call	81106308 <__floatunsisf>
81101f98:	1009883a 	mov	r4,r2
81101f9c:	1106b100 	call	81106b10 <__extendsfdf2>
81101fa0:	01cff834 	movhi	r7,16352
81101fa4:	1009883a 	mov	r4,r2
81101fa8:	000d883a 	mov	r6,zero
81101fac:	180b883a 	mov	r5,r3
81101fb0:	11063f80 	call	811063f8 <__muldf3>
81101fb4:	012044b4 	movhi	r4,33042
81101fb8:	100b883a 	mov	r5,r2
81101fbc:	180d883a 	mov	r6,r3
81101fc0:	21237904 	addi	r4,r4,-29212
81101fc4:	1106dfc0 	call	81106dfc <printf>
81101fc8:	0039f406 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 59) {

				printf("Byte 59: Thermal Resistance of Register Package from Top (Case) to Ambient ( Psi T-A Register) [0x%02Xh] : ",
81101fcc:	d9400fc3 	ldbu	r5,63(sp)
81101fd0:	012044b4 	movhi	r4,33042
81101fd4:	21248d04 	addi	r4,r4,-28108
81101fd8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81101fdc:	d9000fc3 	ldbu	r4,63(sp)
81101fe0:	20025626 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81101fe4:	00803fc4 	movi	r2,255
81101fe8:	20825026 	beq	r4,r2,8110292c <bDdr2EepromDump+0x2528>
					printf("Exceed 127.5 oC");
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.5);
81101fec:	11063080 	call	81106308 <__floatunsisf>
81101ff0:	1009883a 	mov	r4,r2
81101ff4:	1106b100 	call	81106b10 <__extendsfdf2>
81101ff8:	01cff834 	movhi	r7,16352
81101ffc:	1009883a 	mov	r4,r2
81102000:	000d883a 	mov	r6,zero
81102004:	180b883a 	mov	r5,r3
81102008:	11063f80 	call	811063f8 <__muldf3>
8110200c:	012044b4 	movhi	r4,33042
81102010:	100b883a 	mov	r5,r2
81102014:	180d883a 	mov	r6,r3
81102018:	21237904 	addi	r4,r4,-29212
8110201c:	1106dfc0 	call	81106dfc <printf>
81102020:	0039de06 	br	8110079c <__reset+0xfb0e079c>

			} else if (iByteCounter == 26) {

				printf("Byte 26: Maximum Data Access Time (tAC) from Clock at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102024:	00c00c04 	movi	r3,48
81102028:	10c46d26 	beq	r2,r3,811031e0 <bDdr2EepromDump+0x2ddc>
8110202c:	00c01004 	movi	r3,64
81102030:	10c5981e 	bne	r2,r3,81103694 <bDdr2EepromDump+0x3290>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
81102034:	01204474 	movhi	r4,33041
81102038:	211e7e04 	addi	r4,r4,31224
8110203c:	1106dfc0 	call	81106dfc <printf>
81102040:	003d6b06 	br	811015f0 <__reset+0xfb0e15f0>
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 93) {

				printf("Bytes 93-94: Module Manufacturing Date [0x");
81102044:	012044b4 	movhi	r4,33042
81102048:	21255c04 	addi	r4,r4,-27280
8110204c:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 93; uiCnt < 95; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
81102050:	d9401843 	ldbu	r5,97(sp)
81102054:	012044b4 	movhi	r4,33042
81102058:	21253a04 	addi	r4,r4,-27416
8110205c:	1106dfc0 	call	81106dfc <printf>
81102060:	d9401883 	ldbu	r5,98(sp)
81102064:	012044b4 	movhi	r4,33042
81102068:	21253a04 	addi	r4,r4,-27416
8110206c:	1106dfc0 	call	81106dfc <printf>
				}
				printf("] : ");
81102070:	012044b4 	movhi	r4,33042
81102074:	21227004 	addi	r4,r4,-30272
81102078:	1106dfc0 	call	81106dfc <printf>
				printf("year 20%02u, week %02u", ucEepromData[iByteCounter], ucEepromData[iByteCounter+1]);
8110207c:	d9801883 	ldbu	r6,98(sp)
81102080:	d9401843 	ldbu	r5,97(sp)
81102084:	012044b4 	movhi	r4,33042
81102088:	21256704 	addi	r4,r4,-27236
8110208c:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81102090:	01000284 	movi	r4,10
81102094:	1106e400 	call	81106e40 <putchar>
81102098:	00399806 	br	811006fc <__reset+0xfb0e06fc>
						ucEepromData[iByteCounter]);
				printf("\n");

			} else if (iByteCounter == 73) {

				printf("Bytes 73-90: Module Part Number [0x");
8110209c:	012044b4 	movhi	r4,33042
811020a0:	d8c017c4 	addi	r3,sp,95
811020a4:	21254904 	addi	r4,r4,-27356
811020a8:	d8c04115 	stw	r3,260(sp)
811020ac:	ddc01344 	addi	r23,sp,77
811020b0:	1106dfc0 	call	81106dfc <printf>
811020b4:	b807883a 	mov	r3,r23
				alt_u16 uiCnt = 0;
				for (uiCnt = 73; uiCnt < 91; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
811020b8:	19400003 	ldbu	r5,0(r3)
811020bc:	012044b4 	movhi	r4,33042
811020c0:	18c00044 	addi	r3,r3,1
811020c4:	21253a04 	addi	r4,r4,-27416
811020c8:	d8c04215 	stw	r3,264(sp)
811020cc:	1106dfc0 	call	81106dfc <printf>

			} else if (iByteCounter == 73) {

				printf("Bytes 73-90: Module Part Number [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 73; uiCnt < 91; uiCnt++) {
811020d0:	d8c04217 	ldw	r3,264(sp)
811020d4:	d8804117 	ldw	r2,260(sp)
811020d8:	10fff71e 	bne	r2,r3,811020b8 <__reset+0xfb0e20b8>
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
811020dc:	012044b4 	movhi	r4,33042
811020e0:	21227004 	addi	r4,r4,-30272
811020e4:	1106dfc0 	call	81106dfc <printf>
				for (uiCnt = 73; uiCnt < 91; uiCnt++) {
					printf("%c", (char)ucEepromData[uiCnt]);
811020e8:	b9000007 	ldb	r4,0(r23)
811020ec:	bdc00044 	addi	r23,r23,1
811020f0:	1106e400 	call	81106e40 <putchar>
				alt_u16 uiCnt = 0;
				for (uiCnt = 73; uiCnt < 91; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
				}
				printf("] : ");
				for (uiCnt = 73; uiCnt < 91; uiCnt++) {
811020f4:	d8c04117 	ldw	r3,260(sp)
811020f8:	1dfffb1e 	bne	r3,r23,811020e8 <__reset+0xfb0e20e8>
811020fc:	0039a706 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 91) {

				printf("Bytes 91-92: Module Revision Code [0x");
81102100:	012044b4 	movhi	r4,33042
81102104:	21255204 	addi	r4,r4,-27320
81102108:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 91; uiCnt < 93; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
8110210c:	d94017c3 	ldbu	r5,95(sp)
81102110:	012044b4 	movhi	r4,33042
81102114:	21253a04 	addi	r4,r4,-27416
81102118:	1106dfc0 	call	81106dfc <printf>
8110211c:	d9401803 	ldbu	r5,96(sp)
81102120:	012044b4 	movhi	r4,33042
81102124:	21253a04 	addi	r4,r4,-27416
81102128:	1106dfc0 	call	81106dfc <printf>
8110212c:	003e6a06 	br	81101ad8 <__reset+0xfb0e1ad8>
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 99) {

				printf("Bytes 99-127: Manufacturers Specific Data [0x");
81102130:	012044b4 	movhi	r4,33042
81102134:	d8c02104 	addi	r3,sp,132
81102138:	21257604 	addi	r4,r4,-27176
8110213c:	ddc019c4 	addi	r23,sp,103
81102140:	d8c04115 	stw	r3,260(sp)
81102144:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 99; uiCnt < 128; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
81102148:	b9400003 	ldbu	r5,0(r23)
8110214c:	012044b4 	movhi	r4,33042
81102150:	21253a04 	addi	r4,r4,-27416
81102154:	1106dfc0 	call	81106dfc <printf>

			} else if (iByteCounter == 99) {

				printf("Bytes 99-127: Manufacturers Specific Data [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 99; uiCnt < 128; uiCnt++) {
81102158:	d8c04117 	ldw	r3,260(sp)
8110215c:	bdc00044 	addi	r23,r23,1
81102160:	1dfff91e 	bne	r3,r23,81102148 <__reset+0xfb0e2148>
81102164:	003e5c06 	br	81101ad8 <__reset+0xfb0e1ad8>
				printf("] : ");
				printf("\n");

			} else if (iByteCounter == 128) {

				printf("Bytes 128-255: Open for Customer Use [0x");
81102168:	012044b4 	movhi	r4,33042
8110216c:	d9802104 	addi	r6,sp,132
81102170:	21258204 	addi	r4,r4,-27128
81102174:	d9804215 	stw	r6,264(sp)
81102178:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 128; uiCnt < 256; uiCnt++) {
8110217c:	d9804217 	ldw	r6,264(sp)
81102180:	e02f883a 	mov	r23,fp
					printf("%02X", ucEepromData[uiCnt]);
81102184:	31400003 	ldbu	r5,0(r6)
81102188:	012044b4 	movhi	r4,33042
8110218c:	21253a04 	addi	r4,r4,-27416
81102190:	d9804215 	stw	r6,264(sp)
81102194:	1106dfc0 	call	81106dfc <printf>
					if ((159 == uiCnt) || (191 == uiCnt) || (223 == uiCnt)) {
81102198:	00fff7c4 	movi	r3,-33
8110219c:	b8c4703a 	and	r2,r23,r3
811021a0:	10bfffcc 	andi	r2,r2,65535
811021a4:	00c027c4 	movi	r3,159
811021a8:	d9804217 	ldw	r6,264(sp)
811021ac:	10c41026 	beq	r2,r3,811031f0 <bDdr2EepromDump+0x2dec>
811021b0:	b8bfffcc 	andi	r2,r23,65535
811021b4:	00c037c4 	movi	r3,223
811021b8:	10c40d26 	beq	r2,r3,811031f0 <bDdr2EepromDump+0x2dec>

			} else if (iByteCounter == 128) {

				printf("Bytes 128-255: Open for Customer Use [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 128; uiCnt < 256; uiCnt++) {
811021bc:	b8c00044 	addi	r3,r23,1
811021c0:	18bfffcc 	andi	r2,r3,65535
811021c4:	182f883a 	mov	r23,r3
811021c8:	00c04004 	movi	r3,256
811021cc:	31800044 	addi	r6,r6,1
811021d0:	10ffec1e 	bne	r2,r3,81102184 <__reset+0xfb0e2184>
811021d4:	003e4006 	br	81101ad8 <__reset+0xfb0e1ad8>
				printf("year 20%02u, week %02u", ucEepromData[iByteCounter], ucEepromData[iByteCounter+1]);
				printf("\n");

			} else if (iByteCounter == 95) {

				printf("Bytes 95-98: Module Serial Numb [0x");
811021d8:	012044b4 	movhi	r4,33042
811021dc:	d8c019c4 	addi	r3,sp,103
811021e0:	21256d04 	addi	r4,r4,-27212
811021e4:	ddc018c4 	addi	r23,sp,99
811021e8:	d8c04115 	stw	r3,260(sp)
811021ec:	1106dfc0 	call	81106dfc <printf>
				alt_u16 uiCnt = 0;
				for (uiCnt = 95; uiCnt < 99; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
811021f0:	b9400003 	ldbu	r5,0(r23)
811021f4:	012044b4 	movhi	r4,33042
811021f8:	21253a04 	addi	r4,r4,-27416
811021fc:	1106dfc0 	call	81106dfc <printf>

			} else if (iByteCounter == 95) {

				printf("Bytes 95-98: Module Serial Numb [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 95; uiCnt < 99; uiCnt++) {
81102200:	d8c04117 	ldw	r3,260(sp)
81102204:	bdc00044 	addi	r23,r23,1
81102208:	1dfff91e 	bne	r3,r23,811021f0 <__reset+0xfb0e21f0>
8110220c:	003e3206 	br	81101ad8 <__reset+0xfb0e1ad8>
				}
				printf("\n");

			} else if (iByteCounter == 52) {

				printf("Byte 52: DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N) [0x%02Xh] : ",
81102210:	d9400e03 	ldbu	r5,56(sp)
81102214:	012044b4 	movhi	r4,33042
81102218:	21239a04 	addi	r4,r4,-29080
8110221c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81102220:	d9000e03 	ldbu	r4,56(sp)
81102224:	2001c526 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81102228:	00803fc4 	movi	r2,255
8110222c:	2082a226 	beq	r4,r2,81102cb8 <bDdr2EepromDump+0x28b4>
					printf("Exceed 38.25 oC");
				} else {
					printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.15);
81102230:	11063080 	call	81106308 <__floatunsisf>
81102234:	1009883a 	mov	r4,r2
81102238:	1106b100 	call	81106b10 <__extendsfdf2>
8110223c:	01cff0f4 	movhi	r7,16323
81102240:	018cccf4 	movhi	r6,13107
81102244:	39ccccc4 	addi	r7,r7,13107
81102248:	318cccc4 	addi	r6,r6,13107
8110224c:	1009883a 	mov	r4,r2
81102250:	180b883a 	mov	r5,r3
81102254:	11063f80 	call	811063f8 <__muldf3>
81102258:	012044b4 	movhi	r4,33042
8110225c:	100b883a 	mov	r5,r2
81102260:	180d883a 	mov	r6,r3
81102264:	2123b504 	addi	r4,r4,-28972
81102268:	1106dfc0 	call	81106dfc <printf>
8110226c:	00394b06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 53) {

				printf("Byte 53: DRAM Case temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3Pfast) [0x%02Xh] : ",
81102270:	d9400e43 	ldbu	r5,57(sp)
81102274:	012044b4 	movhi	r4,33042
81102278:	2123b704 	addi	r4,r4,-28964
8110227c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81102280:	d9000e43 	ldbu	r4,57(sp)
81102284:	2001ad26 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81102288:	00803fc4 	movi	r2,255
8110228c:	2083d026 	beq	r4,r2,811031d0 <bDdr2EepromDump+0x2dcc>
					printf("Exceed 12.75 oC");
				} else {
					printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.05);
81102290:	11063080 	call	81106308 <__floatunsisf>
81102294:	1009883a 	mov	r4,r2
81102298:	1106b100 	call	81106b10 <__extendsfdf2>
8110229c:	01cfeab4 	movhi	r7,16298
811022a0:	01a666b4 	movhi	r6,39322
811022a4:	39e66644 	addi	r7,r7,-26215
811022a8:	31a66684 	addi	r6,r6,-26214
811022ac:	1009883a 	mov	r4,r2
811022b0:	180b883a 	mov	r5,r3
811022b4:	11063f80 	call	811063f8 <__muldf3>
811022b8:	012044b4 	movhi	r4,33042
811022bc:	100b883a 	mov	r5,r2
811022c0:	180d883a 	mov	r6,r3
811022c4:	2123b504 	addi	r4,r4,-28972
811022c8:	1106dfc0 	call	81106dfc <printf>
811022cc:	00393306 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 54) {

				printf("Byte 54: DRAM Case temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3Pslow) [0x%02Xh] : ",
811022d0:	d9400e83 	ldbu	r5,58(sp)
811022d4:	012044b4 	movhi	r4,33042
811022d8:	2123d904 	addi	r4,r4,-28828
811022dc:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
811022e0:	d9000e83 	ldbu	r4,58(sp)
811022e4:	20019526 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
811022e8:	00803fc4 	movi	r2,255
811022ec:	20836a26 	beq	r4,r2,81103098 <bDdr2EepromDump+0x2c94>
					printf("Exceed 6.375 oC");
				} else {
					printf("%.3f oC", (float)ucEepromData[iByteCounter] * 0.025);
811022f0:	11063080 	call	81106308 <__floatunsisf>
811022f4:	1009883a 	mov	r4,r2
811022f8:	1106b100 	call	81106b10 <__extendsfdf2>
811022fc:	01cfe6b4 	movhi	r7,16282
81102300:	01a666b4 	movhi	r6,39322
81102304:	39e66644 	addi	r7,r7,-26215
81102308:	31a66684 	addi	r6,r6,-26214
8110230c:	1009883a 	mov	r4,r2
81102310:	180b883a 	mov	r5,r3
81102314:	11063f80 	call	811063f8 <__muldf3>
81102318:	012044b4 	movhi	r4,33042
8110231c:	100b883a 	mov	r5,r2
81102320:	180d883a 	mov	r6,r3
81102324:	21239804 	addi	r4,r4,-29088
81102328:	1106dfc0 	call	81106dfc <printf>
8110232c:	00391b06 	br	8110079c <__reset+0xfb0e079c>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 42) {

				printf("Byte 42: SDRAM Device Minimum Refresh to Activate/Refresh Command Period (tRFC) [0x%02Xh] : ",
81102330:	d9400b83 	ldbu	r5,46(sp)
81102334:	012044b4 	movhi	r4,33042
81102338:	2121cc04 	addi	r4,r4,-30928
8110233c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81102340:	d9400b83 	ldbu	r5,46(sp)
81102344:	28039a26 	beq	r5,zero,811031b0 <bDdr2EepromDump+0x2dac>
					printf("Undefined");
				} else {

					if (0x00 == (ucEepromData[iByteCounter-2] & 0x01)) {
81102348:	d8800b03 	ldbu	r2,44(sp)
						printf("%03u", (alt_u16)ucEepromData[iByteCounter] + 256);
8110234c:	012044b4 	movhi	r4,33042
81102350:	2120f504 	addi	r4,r4,-31788
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Undefined");
				} else {

					if (0x00 == (ucEepromData[iByteCounter-2] & 0x01)) {
81102354:	1080004c 	andi	r2,r2,1
81102358:	1003931e 	bne	r2,zero,811031a8 <bDdr2EepromDump+0x2da4>
						printf("%03u", (alt_u16)ucEepromData[iByteCounter] + 256);
8110235c:	29404004 	addi	r5,r5,256
81102360:	1106dfc0 	call	81106dfc <printf>
					} else {
						printf("%03u", ucEepromData[iByteCounter]);
					}
				}
				printf(".");
81102364:	01000b84 	movi	r4,46
81102368:	1106e400 	call	81106e40 <putchar>
				switch (0x0E & ucEepromData[iByteCounter]) {
8110236c:	d8800b83 	ldbu	r2,46(sp)
81102370:	00c00304 	movi	r3,12
81102374:	1080038c 	andi	r2,r2,14
81102378:	18838736 	bltu	r3,r2,81103198 <bDdr2EepromDump+0x2d94>
8110237c:	100490ba 	slli	r2,r2,2
81102380:	14c5883a 	add	r2,r2,r19
81102384:	10800017 	ldw	r2,0(r2)
81102388:	1000683a 	jmp	r2
8110238c:	81103188 	cmpgei	r4,r16,16582
81102390:	81103198 	cmpnei	r4,r16,16582
81102394:	81103178 	rdprs	r4,r16,16581
81102398:	81103198 	cmpnei	r4,r16,16582
8110239c:	81103168 	cmpgeui	r4,r16,16581
811023a0:	81103198 	cmpnei	r4,r16,16582
811023a4:	81103158 	cmpnei	r4,r16,16581
811023a8:	81103198 	cmpnei	r4,r16,16582
811023ac:	81103148 	cmpgei	r4,r16,16581
811023b0:	81103198 	cmpnei	r4,r16,16582
811023b4:	81102824 	muli	r4,r16,16544
811023b8:	81103198 	cmpnei	r4,r16,16582
811023bc:	81102814 	ori	r4,r16,16544
				}
				printf("\n");

			} else if (iByteCounter == 50) {

				printf("Byte 50: DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q) [0x%02Xh] : ",
811023c0:	d9400d83 	ldbu	r5,54(sp)
811023c4:	012044b4 	movhi	r4,33042
811023c8:	21235604 	addi	r4,r4,-29352
811023cc:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
811023d0:	d9000d83 	ldbu	r4,54(sp)
811023d4:	20015926 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
811023d8:	00803fc4 	movi	r2,255
811023dc:	20823a26 	beq	r4,r2,81102cc8 <bDdr2EepromDump+0x28c4>
					printf("Exceed 25.5 oC");
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.1);
811023e0:	11063080 	call	81106308 <__floatunsisf>
811023e4:	1009883a 	mov	r4,r2
811023e8:	1106b100 	call	81106b10 <__extendsfdf2>
811023ec:	01cfeeb4 	movhi	r7,16314
811023f0:	01a666b4 	movhi	r6,39322
811023f4:	39e66644 	addi	r7,r7,-26215
811023f8:	31a66684 	addi	r6,r6,-26214
811023fc:	1009883a 	mov	r4,r2
81102400:	180b883a 	mov	r5,r3
81102404:	11063f80 	call	811063f8 <__muldf3>
81102408:	012044b4 	movhi	r4,33042
8110240c:	100b883a 	mov	r5,r2
81102410:	180d883a 	mov	r6,r3
81102414:	21237904 	addi	r4,r4,-29212
81102418:	1106dfc0 	call	81106dfc <printf>
8110241c:	0038df06 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n");

			} else if (iByteCounter == 51) {

				printf("Byte 51: DRAM Case Temperature Rise from Ambient due to Precharge Power-Down (DT2P) [0x%02Xh] : ",
81102420:	d9400dc3 	ldbu	r5,55(sp)
81102424:	012044b4 	movhi	r4,33042
81102428:	21237b04 	addi	r4,r4,-29204
8110242c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81102430:	d9000dc3 	ldbu	r4,55(sp)
81102434:	20014126 	beq	r4,zero,8110293c <bDdr2EepromDump+0x2538>
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
81102438:	00803fc4 	movi	r2,255
8110243c:	20826d26 	beq	r4,r2,81102df4 <bDdr2EepromDump+0x29f0>
					printf("Exceed 3.825 oC");
				} else {
					printf("%.3f oC", (float)ucEepromData[iByteCounter] * 0.015);
81102440:	11063080 	call	81106308 <__floatunsisf>
81102444:	1009883a 	mov	r4,r2
81102448:	1106b100 	call	81106b10 <__extendsfdf2>
8110244c:	01cfe3f4 	movhi	r7,16271
81102450:	01bae174 	movhi	r6,60293
81102454:	39ee1444 	addi	r7,r7,-18351
81102458:	3187ae04 	addi	r6,r6,7864
8110245c:	1009883a 	mov	r4,r2
81102460:	180b883a 	mov	r5,r3
81102464:	11063f80 	call	811063f8 <__muldf3>
81102468:	012044b4 	movhi	r4,33042
8110246c:	100b883a 	mov	r5,r2
81102470:	180d883a 	mov	r6,r3
81102474:	21239804 	addi	r4,r4,-29088
81102478:	1106dfc0 	call	81106dfc <printf>
8110247c:	0038c706 	br	8110079c <__reset+0xfb0e079c>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 46) {

				printf("Byte 46: PLL Relock Time [0x%02Xh] : ",
81102480:	d9400c83 	ldbu	r5,50(sp)
81102484:	012044b4 	movhi	r4,33042
81102488:	21222204 	addi	r4,r4,-30584
8110248c:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
81102490:	d9400c83 	ldbu	r5,50(sp)
81102494:	2802141e 	bne	r5,zero,81102ce8 <bDdr2EepromDump+0x28e4>
					printf("Undefined");
81102498:	01204474 	movhi	r4,33041
8110249c:	211d7004 	addi	r4,r4,30144
811024a0:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("%u", ucEepromData[iByteCounter]);
				}
				printf(" us");
811024a4:	01204474 	movhi	r4,33041
811024a8:	211ed404 	addi	r4,r4,31568
811024ac:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
811024b0:	01000284 	movi	r4,10
811024b4:	1106e400 	call	81106e40 <putchar>
811024b8:	00389006 	br	811006fc <__reset+0xfb0e06fc>

			} else if (iByteCounter == 24) {

				printf("Byte 24: Maximum Data Access Time (tAC) from Clock at CL X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811024bc:	00c00c04 	movi	r3,48
811024c0:	10c2de26 	beq	r2,r3,8110303c <bDdr2EepromDump+0x2c38>
811024c4:	00c01004 	movi	r3,64
811024c8:	10c5db1e 	bne	r2,r3,81103c38 <bDdr2EepromDump+0x3834>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
811024cc:	01204474 	movhi	r4,33041
811024d0:	211e7e04 	addi	r4,r4,31224
811024d4:	1106dfc0 	call	81106dfc <printf>
811024d8:	003a1706 	br	81100d38 <__reset+0xfb0e0d38>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 45) {

				printf("Byte 45: SDRAM Device Read Data Hold Skew Factor (tQHS) [0x%02Xh] : ",
811024dc:	d9400c43 	ldbu	r5,49(sp)
811024e0:	012044b4 	movhi	r4,33042
811024e4:	21221004 	addi	r4,r4,-30656
811024e8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
811024ec:	d9000c43 	ldbu	r4,49(sp)
811024f0:	203ba426 	beq	r4,zero,81101384 <__reset+0xfb0e1384>
					printf("Undefined");
				} else {
					printf("%.2f", (float)ucEepromData[iByteCounter] * 0.01);
811024f4:	11063080 	call	81106308 <__floatunsisf>
811024f8:	1009883a 	mov	r4,r2
811024fc:	1106b100 	call	81106b10 <__extendsfdf2>
81102500:	01cfe134 	movhi	r7,16260
81102504:	0191ebb4 	movhi	r6,18350
81102508:	39deb844 	addi	r7,r7,31457
8110250c:	31851ec4 	addi	r6,r6,5243
81102510:	1009883a 	mov	r4,r2
81102514:	180b883a 	mov	r5,r3
81102518:	11063f80 	call	811063f8 <__muldf3>
8110251c:	012044b4 	movhi	r4,33042
81102520:	100b883a 	mov	r5,r2
81102524:	180d883a 	mov	r6,r3
81102528:	21220e04 	addi	r4,r4,-30664
8110252c:	1106dfc0 	call	81106dfc <printf>
81102530:	003a7306 	br	81100f00 <__reset+0xfb0e0f00>
				printf(" ns");
				printf("\n");

			} else if (iByteCounter == 43) {

				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
81102534:	d9400bc3 	ldbu	r5,47(sp)
81102538:	012044b4 	movhi	r4,33042
8110253c:	2121e404 	addi	r4,r4,-30832
81102540:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102544:	d8800bc3 	ldbu	r2,47(sp)
81102548:	00c01c04 	movi	r3,112
8110254c:	10803c0c 	andi	r2,r2,240
81102550:	10c2ce26 	beq	r2,r3,8110308c <bDdr2EepromDump+0x2c88>
81102554:	1882c12e 	bgeu	r3,r2,8110305c <bDdr2EepromDump+0x2c58>
81102558:	00c02c04 	movi	r3,176
8110255c:	10c2bb26 	beq	r2,r3,8110304c <bDdr2EepromDump+0x2c48>
81102560:	1881cc2e 	bgeu	r3,r2,81102c94 <bDdr2EepromDump+0x2890>
81102564:	00c03404 	movi	r3,208
81102568:	10c1c626 	beq	r2,r3,81102c84 <bDdr2EepromDump+0x2880>
8110256c:	1881bf2e 	bgeu	r3,r2,81102c6c <bDdr2EepromDump+0x2868>
81102570:	00c03804 	movi	r3,224
81102574:	10c1b926 	beq	r2,r3,81102c5c <bDdr2EepromDump+0x2858>
81102578:	00c03c04 	movi	r3,240
8110257c:	10c0031e 	bne	r2,r3,8110258c <bDdr2EepromDump+0x2188>
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
					case 0xD0: printf("13"); break;
					case 0xE0: printf("14"); break;
					case 0xF0: printf("15"); break;
81102580:	01204474 	movhi	r4,33041
81102584:	211e5f04 	addi	r4,r4,31100
81102588:	1106dfc0 	call	81106dfc <printf>
				}
				printf(".");
8110258c:	01000b84 	movi	r4,46
81102590:	1106e400 	call	81106e40 <putchar>
				switch (ucEepromData[iByteCounter] & 0x0F) {
81102594:	d8800bc3 	ldbu	r2,47(sp)
81102598:	00c00344 	movi	r3,13
8110259c:	108003cc 	andi	r2,r2,15
811025a0:	18825036 	bltu	r3,r2,81102ee4 <bDdr2EepromDump+0x2ae0>
811025a4:	100490ba 	slli	r2,r2,2
811025a8:	1505883a 	add	r2,r2,r20
811025ac:	10800017 	ldw	r2,0(r2)
811025b0:	1000683a 	jmp	r2
811025b4:	81102ec4 	addi	r4,r16,16571
811025b8:	81102eb4 	orhi	r4,r16,16570
811025bc:	81102ea4 	muli	r4,r16,16570
811025c0:	81102e94 	ori	r4,r16,16570
811025c4:	81102e84 	addi	r4,r16,16570
811025c8:	81102e74 	orhi	r4,r16,16569
811025cc:	81102e64 	muli	r4,r16,16569
811025d0:	81102e54 	ori	r4,r16,16569
811025d4:	81102e44 	addi	r4,r16,16569
811025d8:	81102e34 	orhi	r4,r16,16568
811025dc:	81102e24 	muli	r4,r16,16568
811025e0:	81102e14 	ori	r4,r16,16568
811025e4:	81102e04 	addi	r4,r16,16568
811025e8:	81102ed4 	ori	r4,r16,16571
				printf(" us");
				printf("\n");

			} else if (iByteCounter == 47) {

				printf("Byte 47: Tcasemax [0x%02Xh] : ",
811025ec:	d9400cc3 	ldbu	r5,51(sp)
811025f0:	012044b4 	movhi	r4,33042
811025f4:	21222c04 	addi	r4,r4,-30544
811025f8:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
811025fc:	012044b4 	movhi	r4,33042
81102600:	21223404 	addi	r4,r4,-30512
81102604:	1106dfc0 	call	81106dfc <printf>
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102608:	d8800cc3 	ldbu	r2,51(sp)
8110260c:	00c01c04 	movi	r3,112
81102610:	10803c0c 	andi	r2,r2,240
81102614:	10c26326 	beq	r2,r3,81102fa4 <bDdr2EepromDump+0x2ba0>
81102618:	1882562e 	bgeu	r3,r2,81102f74 <bDdr2EepromDump+0x2b70>
8110261c:	00c02c04 	movi	r3,176
81102620:	10c24826 	beq	r2,r3,81102f44 <bDdr2EepromDump+0x2b40>
81102624:	18823d2e 	bgeu	r3,r2,81102f1c <bDdr2EepromDump+0x2b18>
81102628:	00c03404 	movi	r3,208
8110262c:	10c23726 	beq	r2,r3,81102f0c <bDdr2EepromDump+0x2b08>
81102630:	1882302e 	bgeu	r3,r2,81102ef4 <bDdr2EepromDump+0x2af0>
81102634:	00c03804 	movi	r3,224
81102638:	10c2e126 	beq	r2,r3,811031c0 <bDdr2EepromDump+0x2dbc>
8110263c:	00c03c04 	movi	r3,240
81102640:	10c0031e 	bne	r2,r3,81102650 <bDdr2EepromDump+0x224c>
					case 0xA0: printf("20"); break;
					case 0xB0: printf("22"); break;
					case 0xC0: printf("24"); break;
					case 0xD0: printf("26"); break;
					case 0xE0: printf("28"); break;
					case 0xF0: printf("Exceed 30"); break;
81102644:	012044b4 	movhi	r4,33042
81102648:	21223f04 	addi	r4,r4,-30468
8110264c:	1106dfc0 	call	81106dfc <printf>
				}
				printf(" 0C");
81102650:	012044b4 	movhi	r4,33042
81102654:	21224204 	addi	r4,r4,-30456
81102658:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- DT4R4W Delta : ");
8110265c:	012044b4 	movhi	r4,33042
81102660:	21224304 	addi	r4,r4,-30452
81102664:	1106dfc0 	call	81106dfc <printf>
				switch (ucEepromData[iByteCounter] & 0x0F) {
81102668:	d8800cc3 	ldbu	r2,51(sp)
8110266c:	108003cc 	andi	r2,r2,15
81102670:	100490ba 	slli	r2,r2,2
81102674:	1545883a 	add	r2,r2,r21
81102678:	10800017 	ldw	r2,0(r2)
8110267c:	1000683a 	jmp	r2
81102680:	81104760 	cmpeqi	r4,r16,16669
81102684:	81104750 	cmplti	r4,r16,16669
81102688:	81104740 	call	88110474 <__reset+0x20f0474>
8110268c:	81104730 	cmpltui	r4,r16,16668
81102690:	81104720 	cmpeqi	r4,r16,16668
81102694:	81104710 	cmplti	r4,r16,16668
81102698:	81104700 	call	88110470 <__reset+0x20f0470>
8110269c:	811046f0 	cmpltui	r4,r16,16667
811026a0:	811046e0 	cmpeqi	r4,r16,16667
811026a4:	811046d0 	cmplti	r4,r16,16667
811026a8:	811046c0 	call	8811046c <__reset+0x20f046c>
811026ac:	811046b0 	cmpltui	r4,r16,16666
811026b0:	811046a0 	cmpeqi	r4,r16,16666
811026b4:	81104690 	cmplti	r4,r16,16666
811026b8:	8110466c 	andhi	r4,r16,16665
811026bc:	81104770 	cmpltui	r4,r16,16669
				}
				printf("\n");

			} else if (iByteCounter == 55) {

				printf("Byte 55: DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit) [0x%02Xh] : ",
811026c0:	d9400ec3 	ldbu	r5,59(sp)
811026c4:	012044b4 	movhi	r4,33042
811026c8:	2123fb04 	addi	r4,r4,-28692
811026cc:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- DT4R : ");
811026d0:	012044b4 	movhi	r4,33042
811026d4:	21241c04 	addi	r4,r4,-28560
811026d8:	1106dfc0 	call	81106dfc <printf>
				if (0x00 == ((ucEepromData[iByteCounter] & 0xFE) >> 1)) {
811026dc:	d9000ec3 	ldbu	r4,59(sp)
811026e0:	2004d07a 	srli	r2,r4,1
811026e4:	1002d326 	beq	r2,zero,81103234 <bDdr2EepromDump+0x2e30>
					printf("Not Supported");
				} else if (0x7F == ucEepromData[iByteCounter]){
811026e8:	00801fc4 	movi	r2,127
811026ec:	2082cd26 	beq	r4,r2,81103224 <bDdr2EepromDump+0x2e20>
					printf("Exceed 50.8 oC");
				} else {
					printf("%.1f oC", (float)ucEepromData[iByteCounter] * 0.4);
811026f0:	11063080 	call	81106308 <__floatunsisf>
811026f4:	1009883a 	mov	r4,r2
811026f8:	1106b100 	call	81106b10 <__extendsfdf2>
811026fc:	01a666b4 	movhi	r6,39322
81102700:	01cff6b4 	movhi	r7,16346
81102704:	31a66684 	addi	r6,r6,-26214
81102708:	1009883a 	mov	r4,r2
8110270c:	180b883a 	mov	r5,r3
81102710:	39e66644 	addi	r7,r7,-26215
81102714:	11063f80 	call	811063f8 <__muldf3>
81102718:	012044b4 	movhi	r4,33042
8110271c:	100b883a 	mov	r5,r2
81102720:	180d883a 	mov	r6,r3
81102724:	21237904 	addi	r4,r4,-29212
81102728:	1106dfc0 	call	81106dfc <printf>
				}
				printf("\n  -- DT4R4W Mode Bit : ");
8110272c:	012044b4 	movhi	r4,33042
81102730:	21242404 	addi	r4,r4,-28528
81102734:	1106dfc0 	call	81106dfc <printf>
				if (ucEepromData[iByteCounter] & 0x01) {
81102738:	d8800ec3 	ldbu	r2,59(sp)
8110273c:	1080004c 	andi	r2,r2,1
81102740:	1002b426 	beq	r2,zero,81103214 <bDdr2EepromDump+0x2e10>
					printf("DT4W is less than DT4R");
81102744:	012044b4 	movhi	r4,33042
81102748:	21242b04 	addi	r4,r4,-28500
8110274c:	1106dfc0 	call	81106dfc <printf>
81102750:	00381206 	br	8110079c <__reset+0xfb0e079c>
				printf(" 0C/W");
				printf("\n");

			} else if (iByteCounter == 49) {

				printf("Byte 49: DRAM Case Temperature Rise from Ambient due to Activate-Precharge/Mode Bits (DT0/Mode Bits) [0x%02Xh] : ",
81102754:	d9400d43 	ldbu	r5,53(sp)
81102758:	012044b4 	movhi	r4,33042
8110275c:	21227d04 	addi	r4,r4,-30220
81102760:	1106dfc0 	call	81106dfc <printf>
						ucEepromData[iByteCounter]);
				printf("\n  -- DT0 : ");
81102764:	012044b4 	movhi	r4,33042
81102768:	21229a04 	addi	r4,r4,-30104
8110276c:	1106dfc0 	call	81106dfc <printf>
				if (0x00 == ucEepromData[iByteCounter]) {
81102770:	d9000d43 	ldbu	r4,53(sp)
81102774:	20003b26 	beq	r4,zero,81102864 <bDdr2EepromDump+0x2460>
					printf("Not Defined");
				} else if (0xFF == ucEepromData[iByteCounter]){
81102778:	00803fc4 	movi	r2,255
8110277c:	20803526 	beq	r4,r2,81102854 <bDdr2EepromDump+0x2450>
					printf("Exceed 18.9");
				} else {
					printf("%.1f", (float)ucEepromData[iByteCounter] * 0.3);
81102780:	11063080 	call	81106308 <__floatunsisf>
81102784:	1009883a 	mov	r4,r2
81102788:	1106b100 	call	81106b10 <__extendsfdf2>
8110278c:	018cccf4 	movhi	r6,13107
81102790:	01cff4f4 	movhi	r7,16339
81102794:	318cccc4 	addi	r6,r6,13107
81102798:	1009883a 	mov	r4,r2
8110279c:	180b883a 	mov	r5,r3
811027a0:	39ccccc4 	addi	r7,r7,13107
811027a4:	11063f80 	call	811063f8 <__muldf3>
811027a8:	012044b4 	movhi	r4,33042
811027ac:	100b883a 	mov	r5,r2
811027b0:	180d883a 	mov	r6,r3
811027b4:	21227904 	addi	r4,r4,-30236
811027b8:	1106dfc0 	call	81106dfc <printf>
				}
				printf(" 0C");
811027bc:	012044b4 	movhi	r4,33042
811027c0:	21224204 	addi	r4,r4,-30456
811027c4:	1106dfc0 	call	81106dfc <printf>
				printf("\n  -- Subfield B : ");
811027c8:	012044b4 	movhi	r4,33042
811027cc:	2122a104 	addi	r4,r4,-30076
811027d0:	1106dfc0 	call	81106dfc <printf>
				if (0x02 & ucEepromData[iByteCounter]) {
811027d4:	d8800d43 	ldbu	r2,53(sp)
811027d8:	1080008c 	andi	r2,r2,2
811027dc:	10001926 	beq	r2,zero,81102844 <bDdr2EepromDump+0x2440>
					printf("Requires double refresh rate for the proper operation at the DRAM maximum case temperature above 85 0C. The DRAM maximum case temperature is specified at Byte 47.");
811027e0:	012044b4 	movhi	r4,33042
811027e4:	2122a604 	addi	r4,r4,-30056
811027e8:	1106dfc0 	call	81106dfc <printf>
				} else {
					printf("Do not need double refresh rate for the proper operation at the DRAM maximum case temperature above 85 0C. The DRAM maximum case temperature is specified at Byte 47.");
				}
				printf("\n  -- Subfield A : ");
811027ec:	012044b4 	movhi	r4,33042
811027f0:	2122f904 	addi	r4,r4,-29724
811027f4:	1106dfc0 	call	81106dfc <printf>
				if (0x01 & ucEepromData[iByteCounter]) {
811027f8:	d8800d43 	ldbu	r2,53(sp)
811027fc:	1080004c 	andi	r2,r2,1
81102800:	10000c26 	beq	r2,zero,81102834 <bDdr2EepromDump+0x2430>
					printf("DRAM high temperature self-refresh entry supported. When needed, controller may set DRAM in high temperature self-refresh mode via EMRS(2) [A7] and be able to enter self-refresh above 85 0C Tcase temperature");
81102804:	012044b4 	movhi	r4,33042
81102808:	2122fe04 	addi	r4,r4,-29704
8110280c:	1106dfc0 	call	81106dfc <printf>
81102810:	0037e206 	br	8110079c <__reset+0xfb0e079c>
					case 0x02: printf("25"); break;
					case 0x04: printf("33"); break;
					case 0x06: printf("50"); break;
					case 0x08: printf("66"); break;
					case 0x0A: printf("75"); break;
					case 0x0C: printf("RFU"); break;
81102814:	01204474 	movhi	r4,33041
81102818:	211e8404 	addi	r4,r4,31248
8110281c:	1106dfc0 	call	81106dfc <printf>
81102820:	0039b706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("00"); break;
					case 0x02: printf("25"); break;
					case 0x04: printf("33"); break;
					case 0x06: printf("50"); break;
					case 0x08: printf("66"); break;
					case 0x0A: printf("75"); break;
81102824:	01204474 	movhi	r4,33041
81102828:	211e6c04 	addi	r4,r4,31152
8110282c:	1106dfc0 	call	81106dfc <printf>
81102830:	0039b306 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf("\n  -- Subfield A : ");
				if (0x01 & ucEepromData[iByteCounter]) {
					printf("DRAM high temperature self-refresh entry supported. When needed, controller may set DRAM in high temperature self-refresh mode via EMRS(2) [A7] and be able to enter self-refresh above 85 0C Tcase temperature");
				} else {
					printf("DRAM does not support high temperature self-refresh entry. Controller must ensure DRAM cools down to Tcase < 85 0C before entering self-refresh");
81102834:	012044b4 	movhi	r4,33042
81102838:	21233204 	addi	r4,r4,-29496
8110283c:	1106dfc0 	call	81106dfc <printf>
81102840:	0037d606 	br	8110079c <__reset+0xfb0e079c>
				printf(" 0C");
				printf("\n  -- Subfield B : ");
				if (0x02 & ucEepromData[iByteCounter]) {
					printf("Requires double refresh rate for the proper operation at the DRAM maximum case temperature above 85 0C. The DRAM maximum case temperature is specified at Byte 47.");
				} else {
					printf("Do not need double refresh rate for the proper operation at the DRAM maximum case temperature above 85 0C. The DRAM maximum case temperature is specified at Byte 47.");
81102844:	012044b4 	movhi	r4,33042
81102848:	2122cf04 	addi	r4,r4,-29892
8110284c:	1106dfc0 	call	81106dfc <printf>
81102850:	003fe606 	br	811027ec <__reset+0xfb0e27ec>
						ucEepromData[iByteCounter]);
				printf("\n  -- DT0 : ");
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Defined");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 18.9");
81102854:	012044b4 	movhi	r4,33042
81102858:	21229e04 	addi	r4,r4,-30088
8110285c:	1106dfc0 	call	81106dfc <printf>
81102860:	003fd606 	br	811027bc <__reset+0xfb0e27bc>

				printf("Byte 49: DRAM Case Temperature Rise from Ambient due to Activate-Precharge/Mode Bits (DT0/Mode Bits) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- DT0 : ");
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Defined");
81102864:	012044b4 	movhi	r4,33042
81102868:	21227204 	addi	r4,r4,-30264
8110286c:	1106dfc0 	call	81106dfc <printf>
81102870:	003fd206 	br	811027bc <__reset+0xfb0e27bc>
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
81102874:	01000d44 	movi	r4,53
81102878:	1106e400 	call	81106e40 <putchar>
8110287c:	0039a006 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
81102880:	01000d04 	movi	r4,52
81102884:	1106e400 	call	81106e40 <putchar>
81102888:	00399d06 	br	81100f00 <__reset+0xfb0e0f00>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
8110288c:	01000cc4 	movi	r4,51
81102890:	1106e400 	call	81106e40 <putchar>
81102894:	00399a06 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
81102898:	01000c84 	movi	r4,50
8110289c:	1106e400 	call	81106e40 <putchar>
811028a0:	00399706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
811028a4:	01000c44 	movi	r4,49
811028a8:	1106e400 	call	81106e40 <putchar>
811028ac:	00399406 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
811028b0:	01000c04 	movi	r4,48
811028b4:	1106e400 	call	81106e40 <putchar>
811028b8:	00399106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
811028bc:	01204474 	movhi	r4,33041
811028c0:	211e8504 	addi	r4,r4,31252
811028c4:	1106dfc0 	call	81106dfc <printf>
811028c8:	00398d06 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
811028cc:	01204474 	movhi	r4,33041
811028d0:	211d7004 	addi	r4,r4,30144
811028d4:	1106dfc0 	call	81106dfc <printf>
811028d8:	00398906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
811028dc:	01000e44 	movi	r4,57
811028e0:	1106e400 	call	81106e40 <putchar>
811028e4:	00398606 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
811028e8:	01000e04 	movi	r4,56
811028ec:	1106e400 	call	81106e40 <putchar>
811028f0:	00398306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
811028f4:	01000dc4 	movi	r4,55
811028f8:	1106e400 	call	81106e40 <putchar>
811028fc:	00398006 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
81102900:	01000d84 	movi	r4,54
81102904:	1106e400 	call	81106e40 <putchar>
81102908:	00397d06 	br	81100f00 <__reset+0xfb0e0f00>
					printf("%03u", ucEepromData[iByteCounter]);
				}
				printf(".");
				switch (0xF0 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x10: printf("25"); break;
8110290c:	01204474 	movhi	r4,33041
81102910:	211e6904 	addi	r4,r4,31140
81102914:	1106dfc0 	call	81106dfc <printf>
81102918:	00397906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
8110291c:	01204474 	movhi	r4,33041
81102920:	211e7f04 	addi	r4,r4,31228
81102924:	1106dfc0 	call	81106dfc <printf>
81102928:	003af606 	br	81101504 <__reset+0xfb0e1504>
				printf("Byte 56: DRAM Case Temperature Rise from Ambient due to Burst Refresh (DT5B) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 127.5 oC");
8110292c:	012044b4 	movhi	r4,33042
81102930:	21245204 	addi	r4,r4,-28344
81102934:	1106dfc0 	call	81106dfc <printf>
81102938:	00379806 	br	8110079c <__reset+0xfb0e079c>
			} else if (iByteCounter == 50) {

				printf("Byte 50: DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
8110293c:	012044b4 	movhi	r4,33042
81102940:	21237104 	addi	r4,r4,-29244
81102944:	1106dfc0 	call	81106dfc <printf>
81102948:	00379406 	br	8110079c <__reset+0xfb0e079c>
					printf("Undefined");
				} else if (0x0E >= ucEepromData[iByteCounter]) {
					printf("%u Bytes",
							(alt_u16) (0x0001 << ucEepromData[iByteCounter]));
				} else {
					printf("-");
8110294c:	01000b44 	movi	r4,45
81102950:	1106e400 	call	81106e40 <putchar>
81102954:	00379106 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n  -- Card on Card : ");
				if (ucEepromData[iByteCounter] & 0x08) {
					printf("yes");
				} else {
					printf("no");
81102958:	01204474 	movhi	r4,33041
8110295c:	211e0704 	addi	r4,r4,30748
81102960:	1106dfc0 	call	81106dfc <printf>
81102964:	0037fa06 	br	81100950 <__reset+0xfb0e0950>
				}
				printf("\n  -- DRAM Package : ");
				if (ucEepromData[iByteCounter] & 0x10) {
					printf("stack");
				} else {
					printf("planar");
81102968:	01204474 	movhi	r4,33041
8110296c:	211dfe04 	addi	r4,r4,30712
81102970:	1106dfc0 	call	81106dfc <printf>
81102974:	0037ed06 	br	8110092c <__reset+0xfb0e092c>
					break;
				case 0x40:
					printf("greater than 25.4 mm and less than 30 mm");
					break;
				case 0x60:
					printf("30.0 mm");
81102978:	01204474 	movhi	r4,33041
8110297c:	211dec04 	addi	r4,r4,30640
81102980:	1106dfc0 	call	81106dfc <printf>
					break;
81102984:	0037e006 	br	81100908 <__reset+0xfb0e0908>
				case 0x80:
					printf("30.5 mm");
					break;
				case 0xA0:
					printf("greater than 30.5 mm");
81102988:	01204474 	movhi	r4,33041
8110298c:	211df004 	addi	r4,r4,30656
81102990:	1106dfc0 	call	81106dfc <printf>
					break;
81102994:	0037dc06 	br	81100908 <__reset+0xfb0e0908>
					break;
				case 0x60:
					printf("30.0 mm");
					break;
				case 0x80:
					printf("30.5 mm");
81102998:	01204474 	movhi	r4,33041
8110299c:	211dee04 	addi	r4,r4,30648
811029a0:	1106dfc0 	call	81106dfc <printf>
					break;
811029a4:	0037d806 	br	81100908 <__reset+0xfb0e0908>
				printf(
						"Byte 5: Module Attributes - Number of Ranks, Package and Height [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				printf("\n  -- Module Height : ");
				switch (ucEepromData[iByteCounter] & 0xE0) {
811029a8:	10000a26 	beq	r2,zero,811029d4 <bDdr2EepromDump+0x25d0>
811029ac:	00c00804 	movi	r3,32
811029b0:	10f7d21e 	bne	r2,r3,811008fc <__reset+0xfb0e08fc>
				case 0x00:
					printf("less than 25.4 mm");
					break;
				case 0x20:
					printf("25.4 mm");
811029b4:	01204474 	movhi	r4,33041
811029b8:	211ddf04 	addi	r4,r4,30588
811029bc:	1106dfc0 	call	81106dfc <printf>
					break;
811029c0:	0037d106 	br	81100908 <__reset+0xfb0e0908>
				case 0x40:
					printf("greater than 25.4 mm and less than 30 mm");
811029c4:	01204474 	movhi	r4,33041
811029c8:	211de104 	addi	r4,r4,30596
811029cc:	1106dfc0 	call	81106dfc <printf>
					break;
811029d0:	0037cd06 	br	81100908 <__reset+0xfb0e0908>
						ucEepromData[iByteCounter]);

				printf("\n  -- Module Height : ");
				switch (ucEepromData[iByteCounter] & 0xE0) {
				case 0x00:
					printf("less than 25.4 mm");
811029d4:	01204474 	movhi	r4,33041
811029d8:	211dda04 	addi	r4,r4,30568
811029dc:	1106dfc0 	call	81106dfc <printf>
					break;
811029e0:	0037c906 	br	81100908 <__reset+0xfb0e0908>
					break;
				case 0x04:
					printf("SDRAM");
					break;
				case 0x05:
					printf("ROM");
811029e4:	01204474 	movhi	r4,33041
811029e8:	211d9e04 	addi	r4,r4,30328
811029ec:	1106dfc0 	call	81106dfc <printf>
					break;
811029f0:	00376a06 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x03:
					printf("Pipelined Nibble");
					break;
				case 0x04:
					printf("SDRAM");
811029f4:	01204474 	movhi	r4,33041
811029f8:	211da304 	addi	r4,r4,30348
811029fc:	1106dfc0 	call	81106dfc <printf>
					break;
81102a00:	00376606 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x02:
					printf("EDO");
					break;
				case 0x03:
					printf("Pipelined Nibble");
81102a04:	01204474 	movhi	r4,33041
81102a08:	211d9904 	addi	r4,r4,30308
81102a0c:	1106dfc0 	call	81106dfc <printf>
					break;
81102a10:	00376206 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x01:
					printf("Standard FPM DRAM");
					break;
				case 0x02:
					printf("EDO");
81102a14:	01204474 	movhi	r4,33041
81102a18:	211d9804 	addi	r4,r4,30304
81102a1c:	1106dfc0 	call	81106dfc <printf>
					break;
81102a20:	00375e06 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter]) {
				case 0x00:
					printf("Reserved");
					break;
				case 0x01:
					printf("Standard FPM DRAM");
81102a24:	01204474 	movhi	r4,33041
81102a28:	211d9304 	addi	r4,r4,30284
81102a2c:	1106dfc0 	call	81106dfc <printf>
					break;
81102a30:	00375a06 	br	8110079c <__reset+0xfb0e079c>

				printf("Byte 2: Memory Type [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
				case 0x00:
					printf("Reserved");
81102a34:	01204474 	movhi	r4,33041
81102a38:	211d9004 	addi	r4,r4,30272
81102a3c:	1106dfc0 	call	81106dfc <printf>
					break;
81102a40:	00375606 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x07:
					printf("DDR SDRAM");
					break;
				case 0x08:
					printf("DDR2 SDRAM");
81102a44:	01204474 	movhi	r4,33041
81102a48:	211da504 	addi	r4,r4,30356
81102a4c:	1106dfc0 	call	81106dfc <printf>
					break;
81102a50:	00375206 	br	8110079c <__reset+0xfb0e079c>
				default:
					printf("TBD");
81102a54:	01204474 	movhi	r4,33041
81102a58:	211f8e04 	addi	r4,r4,32312
81102a5c:	1106dfc0 	call	81106dfc <printf>
					break;
81102a60:	00374e06 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 20: DIMM type information [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Undefined"); break;
					case 0x01: printf("RDIMM (width = 133.35 mm nom)"); break;
					case 0x02: printf("UDIMM (width = 1333.35 mm nom)"); break;
81102a64:	01204474 	movhi	r4,33041
81102a68:	211fc504 	addi	r4,r4,32532
81102a6c:	1106dfc0 	call	81106dfc <printf>
81102a70:	00374a06 	br	8110079c <__reset+0xfb0e079c>

				printf("Byte 20: DIMM type information [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Undefined"); break;
					case 0x01: printf("RDIMM (width = 133.35 mm nom)"); break;
81102a74:	01204474 	movhi	r4,33041
81102a78:	211fbd04 	addi	r4,r4,32500
81102a7c:	1106dfc0 	call	81106dfc <printf>
81102a80:	00374606 	br	8110079c <__reset+0xfb0e079c>
			} else if (iByteCounter == 20) {

				printf("Byte 20: DIMM type information [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Undefined"); break;
81102a84:	01204474 	movhi	r4,33041
81102a88:	211d7004 	addi	r4,r4,30144
81102a8c:	1106dfc0 	call	81106dfc <printf>
81102a90:	00374206 	br	8110079c <__reset+0xfb0e079c>
					case 0x06: printf("72b-SO-CDIMM (width = 67.60 mm nom)"); break;
					case 0x07: printf("72b-SO-RDIMM (width = 67.60 mm nom)"); break;
					case 0x08: printf("Micro-DIMM (width = 54.00 mm nom)"); break;
					case 0x10: printf("Mini-RDIMM (width = 82.00 mm nom)"); break;
					case 0x20: printf("Mini-UDIMM (width = 82.00 mm nom)"); break;
					default: printf("Reserved"); break;
81102a94:	01204474 	movhi	r4,33041
81102a98:	211d9004 	addi	r4,r4,30272
81102a9c:	1106dfc0 	call	81106dfc <printf>
81102aa0:	00373e06 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x10:
					printf("0.1");
					break;
				case 0x20:
					printf("0.2");
81102aa4:	01204474 	movhi	r4,33041
81102aa8:	211e7c04 	addi	r4,r4,31216
81102aac:	1106dfc0 	call	81106dfc <printf>
					break;
81102ab0:	00381b06 	br	81100b20 <__reset+0xfb0e0b20>
				printf("Byte 34: Data Input Setup Time Before Strobe (tDS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
81102ab4:	01204474 	movhi	r4,33041
81102ab8:	211e7c04 	addi	r4,r4,31216
81102abc:	1106dfc0 	call	81106dfc <printf>
81102ac0:	003a9006 	br	81101504 <__reset+0xfb0e1504>
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
81102ac4:	01000e44 	movi	r4,57
81102ac8:	1106e400 	call	81106e40 <putchar>
81102acc:	00390c06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
81102ad0:	01000e04 	movi	r4,56
81102ad4:	1106e400 	call	81106e40 <putchar>
81102ad8:	00390906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("RDIMM (width = 133.35 mm nom)"); break;
					case 0x02: printf("UDIMM (width = 1333.35 mm nom)"); break;
					case 0x04: printf("SO-DIMM (width = 67.60 mm nom)"); break;
					case 0x06: printf("72b-SO-CDIMM (width = 67.60 mm nom)"); break;
					case 0x07: printf("72b-SO-RDIMM (width = 67.60 mm nom)"); break;
					case 0x08: printf("Micro-DIMM (width = 54.00 mm nom)"); break;
81102adc:	01204474 	movhi	r4,33041
81102ae0:	211fe704 	addi	r4,r4,32668
81102ae4:	1106dfc0 	call	81106dfc <printf>
81102ae8:	00372c06 	br	8110079c <__reset+0xfb0e079c>
					case 0x00: printf("Undefined"); break;
					case 0x01: printf("RDIMM (width = 133.35 mm nom)"); break;
					case 0x02: printf("UDIMM (width = 1333.35 mm nom)"); break;
					case 0x04: printf("SO-DIMM (width = 67.60 mm nom)"); break;
					case 0x06: printf("72b-SO-CDIMM (width = 67.60 mm nom)"); break;
					case 0x07: printf("72b-SO-RDIMM (width = 67.60 mm nom)"); break;
81102aec:	01204474 	movhi	r4,33041
81102af0:	211fde04 	addi	r4,r4,32632
81102af4:	1106dfc0 	call	81106dfc <printf>
81102af8:	00372806 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Undefined"); break;
					case 0x01: printf("RDIMM (width = 133.35 mm nom)"); break;
					case 0x02: printf("UDIMM (width = 1333.35 mm nom)"); break;
					case 0x04: printf("SO-DIMM (width = 67.60 mm nom)"); break;
					case 0x06: printf("72b-SO-CDIMM (width = 67.60 mm nom)"); break;
81102afc:	01204474 	movhi	r4,33041
81102b00:	211fd504 	addi	r4,r4,32596
81102b04:	1106dfc0 	call	81106dfc <printf>
81102b08:	00372406 	br	8110079c <__reset+0xfb0e079c>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Undefined"); break;
					case 0x01: printf("RDIMM (width = 133.35 mm nom)"); break;
					case 0x02: printf("UDIMM (width = 1333.35 mm nom)"); break;
					case 0x04: printf("SO-DIMM (width = 67.60 mm nom)"); break;
81102b0c:	01204474 	movhi	r4,33041
81102b10:	211fcd04 	addi	r4,r4,32564
81102b14:	1106dfc0 	call	81106dfc <printf>
81102b18:	00372006 	br	8110079c <__reset+0xfb0e079c>
					case 0x06: printf("72b-SO-CDIMM (width = 67.60 mm nom)"); break;
					case 0x07: printf("72b-SO-RDIMM (width = 67.60 mm nom)"); break;
					case 0x08: printf("Micro-DIMM (width = 54.00 mm nom)"); break;
					case 0x10: printf("Mini-RDIMM (width = 82.00 mm nom)"); break;
					case 0x20: printf("Mini-UDIMM (width = 82.00 mm nom)"); break;
81102b1c:	01204474 	movhi	r4,33041
81102b20:	211ff904 	addi	r4,r4,32740
81102b24:	1106dfc0 	call	81106dfc <printf>
81102b28:	00371c06 	br	8110079c <__reset+0xfb0e079c>
					case 0x02: printf("UDIMM (width = 1333.35 mm nom)"); break;
					case 0x04: printf("SO-DIMM (width = 67.60 mm nom)"); break;
					case 0x06: printf("72b-SO-CDIMM (width = 67.60 mm nom)"); break;
					case 0x07: printf("72b-SO-RDIMM (width = 67.60 mm nom)"); break;
					case 0x08: printf("Micro-DIMM (width = 54.00 mm nom)"); break;
					case 0x10: printf("Mini-RDIMM (width = 82.00 mm nom)"); break;
81102b2c:	01204474 	movhi	r4,33041
81102b30:	211ff004 	addi	r4,r4,32704
81102b34:	1106dfc0 	call	81106dfc <printf>
81102b38:	00371806 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x10:
					printf("02");
					break;
				case 0x20:
					printf("03");
81102b3c:	01204474 	movhi	r4,33041
81102b40:	211e5304 	addi	r4,r4,31052
81102b44:	1106dfc0 	call	81106dfc <printf>
					break;
81102b48:	0037c806 	br	81100a6c <__reset+0xfb0e0a6c>
				switch (ucEepromData[iByteCounter] & 0xF0) {
				case 0x00:
					printf("01");
					break;
				case 0x10:
					printf("02");
81102b4c:	01204474 	movhi	r4,33041
81102b50:	211e5204 	addi	r4,r4,31048
81102b54:	1106dfc0 	call	81106dfc <printf>
					break;
81102b58:	0037c406 	br	81100a6c <__reset+0xfb0e0a6c>
				printf("Byte 35: Data Input Hold Time After Strobe (tDH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
81102b5c:	01204474 	movhi	r4,33041
81102b60:	211e7c04 	addi	r4,r4,31216
81102b64:	1106dfc0 	call	81106dfc <printf>
81102b68:	003b1906 	br	811017d0 <__reset+0xfb0e17d0>
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
					case 0x0B: printf("33"); break;
					case 0x0C: printf("66"); break;
81102b6c:	01204474 	movhi	r4,33041
81102b70:	211e6b04 	addi	r4,r4,31148
81102b74:	1106dfc0 	call	81106dfc <printf>
81102b78:	0038e106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
					case 0x0B: printf("33"); break;
81102b7c:	01204474 	movhi	r4,33041
81102b80:	211e6a04 	addi	r4,r4,31144
81102b84:	1106dfc0 	call	81106dfc <printf>
81102b88:	0038dd06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
81102b8c:	01204474 	movhi	r4,33041
81102b90:	211e6904 	addi	r4,r4,31140
81102b94:	1106dfc0 	call	81106dfc <printf>
81102b98:	0038d906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
81102b9c:	01204474 	movhi	r4,33041
81102ba0:	211e6804 	addi	r4,r4,31136
81102ba4:	1106dfc0 	call	81106dfc <printf>
81102ba8:	0038d506 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
81102bac:	01204474 	movhi	r4,33041
81102bb0:	211e6704 	addi	r4,r4,31132
81102bb4:	1106dfc0 	call	81106dfc <printf>
81102bb8:	0038d106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
81102bbc:	01204474 	movhi	r4,33041
81102bc0:	211e6604 	addi	r4,r4,31128
81102bc4:	1106dfc0 	call	81106dfc <printf>
81102bc8:	0038cd06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
81102bcc:	01204474 	movhi	r4,33041
81102bd0:	211e6504 	addi	r4,r4,31124
81102bd4:	1106dfc0 	call	81106dfc <printf>
81102bd8:	0038c906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
81102bdc:	01204474 	movhi	r4,33041
81102be0:	211e6404 	addi	r4,r4,31120
81102be4:	1106dfc0 	call	81106dfc <printf>
81102be8:	0038c506 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
81102bec:	01204474 	movhi	r4,33041
81102bf0:	211e6304 	addi	r4,r4,31116
81102bf4:	1106dfc0 	call	81106dfc <printf>
81102bf8:	0038c106 	br	81100f00 <__reset+0xfb0e0f00>
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
81102bfc:	01204474 	movhi	r4,33041
81102c00:	211e6204 	addi	r4,r4,31112
81102c04:	1106dfc0 	call	81106dfc <printf>
81102c08:	0038bd06 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
81102c0c:	01204474 	movhi	r4,33041
81102c10:	211e6104 	addi	r4,r4,31108
81102c14:	1106dfc0 	call	81106dfc <printf>
81102c18:	0038b906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xF0: printf("15"); break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
81102c1c:	01204474 	movhi	r4,33041
81102c20:	211e5a04 	addi	r4,r4,31080
81102c24:	1106dfc0 	call	81106dfc <printf>
81102c28:	0038b506 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xE0: printf("14"); break;
					case 0xF0: printf("15"); break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
81102c2c:	01204474 	movhi	r4,33041
81102c30:	211e6004 	addi	r4,r4,31104
81102c34:	1106dfc0 	call	81106dfc <printf>
81102c38:	0038b106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
					case 0x0B: printf("33"); break;
					case 0x0C: printf("66"); break;
					case 0x0D: printf("75"); break;
81102c3c:	01204474 	movhi	r4,33041
81102c40:	211e6c04 	addi	r4,r4,31152
81102c44:	1106dfc0 	call	81106dfc <printf>
81102c48:	0038ad06 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
81102c4c:	01204474 	movhi	r4,33041
81102c50:	211d7004 	addi	r4,r4,30144
81102c54:	1106dfc0 	call	81106dfc <printf>
81102c58:	0038a906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
					case 0xD0: printf("13"); break;
					case 0xE0: printf("14"); break;
81102c5c:	01204474 	movhi	r4,33041
81102c60:	211e5e04 	addi	r4,r4,31096
81102c64:	1106dfc0 	call	81106dfc <printf>
81102c68:	003e4806 	br	8110258c <__reset+0xfb0e258c>

			} else if (iByteCounter == 43) {

				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102c6c:	00c03004 	movi	r3,192
81102c70:	10fe461e 	bne	r2,r3,8110258c <__reset+0xfb0e258c>
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
81102c74:	01204474 	movhi	r4,33041
81102c78:	211e5c04 	addi	r4,r4,31088
81102c7c:	1106dfc0 	call	81106dfc <printf>
81102c80:	003e4206 	br	8110258c <__reset+0xfb0e258c>
					case 0xD0: printf("13"); break;
81102c84:	01204474 	movhi	r4,33041
81102c88:	211e5d04 	addi	r4,r4,31092
81102c8c:	1106dfc0 	call	81106dfc <printf>
81102c90:	003e3e06 	br	8110258c <__reset+0xfb0e258c>

			} else if (iByteCounter == 43) {

				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102c94:	00c02404 	movi	r3,144
81102c98:	10c01b26 	beq	r2,r3,81102d08 <bDdr2EepromDump+0x2904>
81102c9c:	00c02804 	movi	r3,160
81102ca0:	10c01526 	beq	r2,r3,81102cf8 <bDdr2EepromDump+0x28f4>
81102ca4:	00c02004 	movi	r3,128
81102ca8:	10fe381e 	bne	r2,r3,8110258c <__reset+0xfb0e258c>
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
81102cac:	01000e04 	movi	r4,56
81102cb0:	1106e400 	call	81106e40 <putchar>
81102cb4:	003e3506 	br	8110258c <__reset+0xfb0e258c>
				printf("Byte 52: DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 38.25 oC");
81102cb8:	012044b4 	movhi	r4,33042
81102cbc:	2123b104 	addi	r4,r4,-28988
81102cc0:	1106dfc0 	call	81106dfc <printf>
81102cc4:	0036b506 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 50: DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 25.5 oC");
81102cc8:	012044b4 	movhi	r4,33042
81102ccc:	21237504 	addi	r4,r4,-29228
81102cd0:	1106dfc0 	call	81106dfc <printf>
81102cd4:	0036b106 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 24: Maximum Data Access Time (tAC) from Clock at CL X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
81102cd8:	01204474 	movhi	r4,33041
81102cdc:	211e7c04 	addi	r4,r4,31216
81102ce0:	1106dfc0 	call	81106dfc <printf>
81102ce4:	00381406 	br	81100d38 <__reset+0xfb0e0d38>
				printf("Byte 46: PLL Relock Time [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Undefined");
				} else {
					printf("%u", ucEepromData[iByteCounter]);
81102ce8:	01204474 	movhi	r4,33041
81102cec:	211d7304 	addi	r4,r4,30156
81102cf0:	1106dfc0 	call	81106dfc <printf>
81102cf4:	003deb06 	br	811024a4 <__reset+0xfb0e24a4>
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
81102cf8:	01204474 	movhi	r4,33041
81102cfc:	211e5a04 	addi	r4,r4,31080
81102d00:	1106dfc0 	call	81106dfc <printf>
81102d04:	003e2106 	br	8110258c <__reset+0xfb0e258c>
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
81102d08:	01000e44 	movi	r4,57
81102d0c:	1106e400 	call	81106e40 <putchar>
81102d10:	003e1e06 	br	8110258c <__reset+0xfb0e258c>
					printf("100p register data output toggle");
					printf("\n  -- Subfield B : ");
					if (0x00 == ucEepromData[iByteCounter]) {
						printf("Not Supported");
					} else if (0xFF == ucEepromData[iByteCounter]){
						printf("Exceed 78.75 oC");
81102d14:	012044b4 	movhi	r4,33042
81102d18:	2124ed04 	addi	r4,r4,-27724
81102d1c:	1106dfc0 	call	81106dfc <printf>
81102d20:	00369e06 	br	8110079c <__reset+0xfb0e079c>
					} else {
						printf("%.2f oC", (float)ucEepromData[iByteCounter] * 1.25);
					}
				} else {
					printf("50p register data output toggle");
81102d24:	012044b4 	movhi	r4,33042
81102d28:	2124f104 	addi	r4,r4,-27708
81102d2c:	1106dfc0 	call	81106dfc <printf>
					printf("\n  -- Subfield B : ");
81102d30:	012044b4 	movhi	r4,33042
81102d34:	2122a104 	addi	r4,r4,-30076
81102d38:	1106dfc0 	call	81106dfc <printf>
					if (0x00 == ucEepromData[iByteCounter]) {
81102d3c:	d9001043 	ldbu	r4,65(sp)
81102d40:	203efe26 	beq	r4,zero,8110293c <__reset+0xfb0e293c>
						printf("Not Supported");
					} else if (0xFF == ucEepromData[iByteCounter]){
81102d44:	00803fc4 	movi	r2,255
81102d48:	20801626 	beq	r4,r2,81102da4 <bDdr2EepromDump+0x29a0>
						printf("Exceed 47.25 oC");
					} else {
						printf("%.2f oC", (float)ucEepromData[iByteCounter] * 0.75);
81102d4c:	11063080 	call	81106308 <__floatunsisf>
81102d50:	1009883a 	mov	r4,r2
81102d54:	1106b100 	call	81106b10 <__extendsfdf2>
81102d58:	01cffa34 	movhi	r7,16360
81102d5c:	1009883a 	mov	r4,r2
81102d60:	000d883a 	mov	r6,zero
81102d64:	180b883a 	mov	r5,r3
81102d68:	11063f80 	call	811063f8 <__muldf3>
81102d6c:	012044b4 	movhi	r4,33042
81102d70:	100b883a 	mov	r5,r2
81102d74:	180d883a 	mov	r6,r3
81102d78:	2123b504 	addi	r4,r4,-28972
81102d7c:	1106dfc0 	call	81106dfc <printf>
81102d80:	00368606 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Revision 0.0"); break;
					case 0x10: printf("Revision 1.0"); break;
					case 0x11: printf("Revision 1.1"); break;
					case 0x12: printf("Revision 1.2"); break;
					case 0x13: printf("Revision 1.3"); break;
81102d84:	012044b4 	movhi	r4,33042
81102d88:	21251604 	addi	r4,r4,-27560
81102d8c:	1106dfc0 	call	81106dfc <printf>
81102d90:	00368206 	br	8110079c <__reset+0xfb0e079c>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Revision 0.0"); break;
					case 0x10: printf("Revision 1.0"); break;
					case 0x11: printf("Revision 1.1"); break;
					case 0x12: printf("Revision 1.2"); break;
81102d94:	012044b4 	movhi	r4,33042
81102d98:	21251204 	addi	r4,r4,-27576
81102d9c:	1106dfc0 	call	81106dfc <printf>
81102da0:	00367e06 	br	8110079c <__reset+0xfb0e079c>
					printf("50p register data output toggle");
					printf("\n  -- Subfield B : ");
					if (0x00 == ucEepromData[iByteCounter]) {
						printf("Not Supported");
					} else if (0xFF == ucEepromData[iByteCounter]){
						printf("Exceed 47.25 oC");
81102da4:	012044b4 	movhi	r4,33042
81102da8:	2124f904 	addi	r4,r4,-27676
81102dac:	1106dfc0 	call	81106dfc <printf>
81102db0:	00367a06 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 62: SPD Revision [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Revision 0.0"); break;
					case 0x10: printf("Revision 1.0"); break;
					case 0x11: printf("Revision 1.1"); break;
81102db4:	012044b4 	movhi	r4,33042
81102db8:	21250e04 	addi	r4,r4,-27592
81102dbc:	1106dfc0 	call	81106dfc <printf>
81102dc0:	00367606 	br	8110079c <__reset+0xfb0e079c>

				printf("Byte 62: SPD Revision [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Revision 0.0"); break;
					case 0x10: printf("Revision 1.0"); break;
81102dc4:	012044b4 	movhi	r4,33042
81102dc8:	21250a04 	addi	r4,r4,-27608
81102dcc:	1106dfc0 	call	81106dfc <printf>
81102dd0:	00367206 	br	8110079c <__reset+0xfb0e079c>
			} else if (iByteCounter == 62) {

				printf("Byte 62: SPD Revision [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x00: printf("Revision 0.0"); break;
81102dd4:	012044b4 	movhi	r4,33042
81102dd8:	21250604 	addi	r4,r4,-27624
81102ddc:	1106dfc0 	call	81106dfc <printf>
81102de0:	00366e06 	br	8110079c <__reset+0xfb0e079c>
					case 0x10: printf("Revision 1.0"); break;
					case 0x11: printf("Revision 1.1"); break;
					case 0x12: printf("Revision 1.2"); break;
					case 0x13: printf("Revision 1.3"); break;
					default: printf("Undefined"); break;
81102de4:	01204474 	movhi	r4,33041
81102de8:	211d7004 	addi	r4,r4,30144
81102dec:	1106dfc0 	call	81106dfc <printf>
81102df0:	00366a06 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 51: DRAM Case Temperature Rise from Ambient due to Precharge Power-Down (DT2P) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 3.825 oC");
81102df4:	012044b4 	movhi	r4,33042
81102df8:	21239404 	addi	r4,r4,-29104
81102dfc:	1106dfc0 	call	81106dfc <printf>
81102e00:	00366606 	br	8110079c <__reset+0xfb0e079c>
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
					case 0x0B: printf("33"); break;
					case 0x0C: printf("66"); break;
81102e04:	01204474 	movhi	r4,33041
81102e08:	211e6b04 	addi	r4,r4,31148
81102e0c:	1106dfc0 	call	81106dfc <printf>
81102e10:	00383b06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
					case 0x0B: printf("33"); break;
81102e14:	01204474 	movhi	r4,33041
81102e18:	211e6a04 	addi	r4,r4,31144
81102e1c:	1106dfc0 	call	81106dfc <printf>
81102e20:	00383706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
81102e24:	01204474 	movhi	r4,33041
81102e28:	211e6904 	addi	r4,r4,31140
81102e2c:	1106dfc0 	call	81106dfc <printf>
81102e30:	00383306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
81102e34:	01204474 	movhi	r4,33041
81102e38:	211e6804 	addi	r4,r4,31136
81102e3c:	1106dfc0 	call	81106dfc <printf>
81102e40:	00382f06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
					case 0x08: printf("80"); break;
81102e44:	01204474 	movhi	r4,33041
81102e48:	211e6704 	addi	r4,r4,31132
81102e4c:	1106dfc0 	call	81106dfc <printf>
81102e50:	00382b06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
					case 0x07: printf("70"); break;
81102e54:	01204474 	movhi	r4,33041
81102e58:	211e6604 	addi	r4,r4,31128
81102e5c:	1106dfc0 	call	81106dfc <printf>
81102e60:	00382706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
					case 0x06: printf("60"); break;
81102e64:	01204474 	movhi	r4,33041
81102e68:	211e6504 	addi	r4,r4,31124
81102e6c:	1106dfc0 	call	81106dfc <printf>
81102e70:	00382306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
					case 0x05: printf("50"); break;
81102e74:	01204474 	movhi	r4,33041
81102e78:	211e6404 	addi	r4,r4,31120
81102e7c:	1106dfc0 	call	81106dfc <printf>
81102e80:	00381f06 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
					case 0x04: printf("40"); break;
81102e84:	01204474 	movhi	r4,33041
81102e88:	211e6304 	addi	r4,r4,31116
81102e8c:	1106dfc0 	call	81106dfc <printf>
81102e90:	00381b06 	br	81100f00 <__reset+0xfb0e0f00>
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
					case 0x03: printf("30"); break;
81102e94:	01204474 	movhi	r4,33041
81102e98:	211e6204 	addi	r4,r4,31112
81102e9c:	1106dfc0 	call	81106dfc <printf>
81102ea0:	00381706 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
					case 0x02: printf("20"); break;
81102ea4:	01204474 	movhi	r4,33041
81102ea8:	211e6104 	addi	r4,r4,31108
81102eac:	1106dfc0 	call	81106dfc <printf>
81102eb0:	00381306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xF0: printf("15"); break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
					case 0x01: printf("10"); break;
81102eb4:	01204474 	movhi	r4,33041
81102eb8:	211e5a04 	addi	r4,r4,31080
81102ebc:	1106dfc0 	call	81106dfc <printf>
81102ec0:	00380f06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xE0: printf("14"); break;
					case 0xF0: printf("15"); break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("00"); break;
81102ec4:	01204474 	movhi	r4,33041
81102ec8:	211e6004 	addi	r4,r4,31104
81102ecc:	1106dfc0 	call	81106dfc <printf>
81102ed0:	00380b06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x08: printf("80"); break;
					case 0x09: printf("90"); break;
					case 0x0A: printf("25"); break;
					case 0x0B: printf("33"); break;
					case 0x0C: printf("66"); break;
					case 0x0D: printf("75"); break;
81102ed4:	01204474 	movhi	r4,33041
81102ed8:	211e6c04 	addi	r4,r4,31152
81102edc:	1106dfc0 	call	81106dfc <printf>
81102ee0:	00380706 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
81102ee4:	01204474 	movhi	r4,33041
81102ee8:	211d7004 	addi	r4,r4,30144
81102eec:	1106dfc0 	call	81106dfc <printf>
81102ef0:	00380306 	br	81100f00 <__reset+0xfb0e0f00>
			} else if (iByteCounter == 47) {

				printf("Byte 47: Tcasemax [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102ef4:	00c03004 	movi	r3,192
81102ef8:	10fdd51e 	bne	r2,r3,81102650 <__reset+0xfb0e2650>
					case 0x70: printf("14"); break;
					case 0x80: printf("16"); break;
					case 0x90: printf("18"); break;
					case 0xA0: printf("20"); break;
					case 0xB0: printf("22"); break;
					case 0xC0: printf("24"); break;
81102efc:	012044b4 	movhi	r4,33042
81102f00:	21223c04 	addi	r4,r4,-30480
81102f04:	1106dfc0 	call	81106dfc <printf>
81102f08:	003dd106 	br	81102650 <__reset+0xfb0e2650>
					case 0xD0: printf("26"); break;
81102f0c:	012044b4 	movhi	r4,33042
81102f10:	21223d04 	addi	r4,r4,-30476
81102f14:	1106dfc0 	call	81106dfc <printf>
81102f18:	003dcd06 	br	81102650 <__reset+0xfb0e2650>
			} else if (iByteCounter == 47) {

				printf("Byte 47: Tcasemax [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102f1c:	00c02404 	movi	r3,144
81102f20:	10c01026 	beq	r2,r3,81102f64 <bDdr2EepromDump+0x2b60>
81102f24:	00c02804 	movi	r3,160
81102f28:	10c00a26 	beq	r2,r3,81102f54 <bDdr2EepromDump+0x2b50>
81102f2c:	00c02004 	movi	r3,128
81102f30:	10fdc71e 	bne	r2,r3,81102650 <__reset+0xfb0e2650>
					case 0x30: printf("06"); break;
					case 0x40: printf("08"); break;
					case 0x50: printf("10"); break;
					case 0x60: printf("12"); break;
					case 0x70: printf("14"); break;
					case 0x80: printf("16"); break;
81102f34:	012044b4 	movhi	r4,33042
81102f38:	21223904 	addi	r4,r4,-30492
81102f3c:	1106dfc0 	call	81106dfc <printf>
81102f40:	003dc306 	br	81102650 <__reset+0xfb0e2650>
					case 0x90: printf("18"); break;
					case 0xA0: printf("20"); break;
					case 0xB0: printf("22"); break;
81102f44:	012044b4 	movhi	r4,33042
81102f48:	21223b04 	addi	r4,r4,-30484
81102f4c:	1106dfc0 	call	81106dfc <printf>
81102f50:	003dbf06 	br	81102650 <__reset+0xfb0e2650>
					case 0x50: printf("10"); break;
					case 0x60: printf("12"); break;
					case 0x70: printf("14"); break;
					case 0x80: printf("16"); break;
					case 0x90: printf("18"); break;
					case 0xA0: printf("20"); break;
81102f54:	01204474 	movhi	r4,33041
81102f58:	211e6104 	addi	r4,r4,31108
81102f5c:	1106dfc0 	call	81106dfc <printf>
81102f60:	003dbb06 	br	81102650 <__reset+0xfb0e2650>
					case 0x40: printf("08"); break;
					case 0x50: printf("10"); break;
					case 0x60: printf("12"); break;
					case 0x70: printf("14"); break;
					case 0x80: printf("16"); break;
					case 0x90: printf("18"); break;
81102f64:	012044b4 	movhi	r4,33042
81102f68:	21223a04 	addi	r4,r4,-30488
81102f6c:	1106dfc0 	call	81106dfc <printf>
81102f70:	003db706 	br	81102650 <__reset+0xfb0e2650>
			} else if (iByteCounter == 47) {

				printf("Byte 47: Tcasemax [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102f74:	00c00c04 	movi	r3,48
81102f78:	10c02026 	beq	r2,r3,81102ffc <bDdr2EepromDump+0x2bf8>
81102f7c:	18801536 	bltu	r3,r2,81102fd4 <bDdr2EepromDump+0x2bd0>
81102f80:	00c00404 	movi	r3,16
81102f84:	10c00f26 	beq	r2,r3,81102fc4 <bDdr2EepromDump+0x2bc0>
81102f88:	00c00804 	movi	r3,32
81102f8c:	10c00926 	beq	r2,r3,81102fb4 <bDdr2EepromDump+0x2bb0>
81102f90:	103daf1e 	bne	r2,zero,81102650 <__reset+0xfb0e2650>
					case 0x00: printf("00"); break;
81102f94:	01204474 	movhi	r4,33041
81102f98:	211e6004 	addi	r4,r4,31104
81102f9c:	1106dfc0 	call	81106dfc <printf>
81102fa0:	003dab06 	br	81102650 <__reset+0xfb0e2650>
					case 0x20: printf("04"); break;
					case 0x30: printf("06"); break;
					case 0x40: printf("08"); break;
					case 0x50: printf("10"); break;
					case 0x60: printf("12"); break;
					case 0x70: printf("14"); break;
81102fa4:	01204474 	movhi	r4,33041
81102fa8:	211e5e04 	addi	r4,r4,31096
81102fac:	1106dfc0 	call	81106dfc <printf>
81102fb0:	003da706 	br	81102650 <__reset+0xfb0e2650>
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("00"); break;
					case 0x10: printf("02"); break;
					case 0x20: printf("04"); break;
81102fb4:	01204474 	movhi	r4,33041
81102fb8:	211e5404 	addi	r4,r4,31056
81102fbc:	1106dfc0 	call	81106dfc <printf>
81102fc0:	003da306 	br	81102650 <__reset+0xfb0e2650>
				printf("Byte 47: Tcasemax [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("00"); break;
					case 0x10: printf("02"); break;
81102fc4:	01204474 	movhi	r4,33041
81102fc8:	211e5204 	addi	r4,r4,31048
81102fcc:	1106dfc0 	call	81106dfc <printf>
81102fd0:	003d9f06 	br	81102650 <__reset+0xfb0e2650>
			} else if (iByteCounter == 47) {

				printf("Byte 47: Tcasemax [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
81102fd4:	00c01404 	movi	r3,80
81102fd8:	10c01026 	beq	r2,r3,8110301c <bDdr2EepromDump+0x2c18>
81102fdc:	00c01804 	movi	r3,96
81102fe0:	10c00a26 	beq	r2,r3,8110300c <bDdr2EepromDump+0x2c08>
81102fe4:	00c01004 	movi	r3,64
81102fe8:	10fd991e 	bne	r2,r3,81102650 <__reset+0xfb0e2650>
					case 0x00: printf("00"); break;
					case 0x10: printf("02"); break;
					case 0x20: printf("04"); break;
					case 0x30: printf("06"); break;
					case 0x40: printf("08"); break;
81102fec:	01204474 	movhi	r4,33041
81102ff0:	211e5804 	addi	r4,r4,31072
81102ff4:	1106dfc0 	call	81106dfc <printf>
81102ff8:	003d9506 	br	81102650 <__reset+0xfb0e2650>
				printf("\n  -- Tcasemax : ");
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("00"); break;
					case 0x10: printf("02"); break;
					case 0x20: printf("04"); break;
					case 0x30: printf("06"); break;
81102ffc:	01204474 	movhi	r4,33041
81103000:	211e5604 	addi	r4,r4,31064
81103004:	1106dfc0 	call	81106dfc <printf>
81103008:	003d9106 	br	81102650 <__reset+0xfb0e2650>
					case 0x40: printf("08"); break;
					case 0x50: printf("10"); break;
					case 0x60: printf("12"); break;
8110300c:	01204474 	movhi	r4,33041
81103010:	211e5c04 	addi	r4,r4,31088
81103014:	1106dfc0 	call	81106dfc <printf>
81103018:	003d8d06 	br	81102650 <__reset+0xfb0e2650>
					case 0x00: printf("00"); break;
					case 0x10: printf("02"); break;
					case 0x20: printf("04"); break;
					case 0x30: printf("06"); break;
					case 0x40: printf("08"); break;
					case 0x50: printf("10"); break;
8110301c:	01204474 	movhi	r4,33041
81103020:	211e5a04 	addi	r4,r4,31080
81103024:	1106dfc0 	call	81106dfc <printf>
81103028:	003d8906 	br	81102650 <__reset+0xfb0e2650>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
8110302c:	01204474 	movhi	r4,33041
81103030:	211e7d04 	addi	r4,r4,31220
81103034:	1106dfc0 	call	81106dfc <printf>
81103038:	0039e506 	br	811017d0 <__reset+0xfb0e17d0>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
8110303c:	01204474 	movhi	r4,33041
81103040:	211e7d04 	addi	r4,r4,31220
81103044:	1106dfc0 	call	81106dfc <printf>
81103048:	00373b06 	br	81100d38 <__reset+0xfb0e0d38>
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
8110304c:	01204474 	movhi	r4,33041
81103050:	211e5b04 	addi	r4,r4,31084
81103054:	1106dfc0 	call	81106dfc <printf>
81103058:	003d4c06 	br	8110258c <__reset+0xfb0e258c>

			} else if (iByteCounter == 43) {

				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
8110305c:	00c00c04 	movi	r3,48
81103060:	10c02026 	beq	r2,r3,811030e4 <bDdr2EepromDump+0x2ce0>
81103064:	18801636 	bltu	r3,r2,811030c0 <bDdr2EepromDump+0x2cbc>
81103068:	00c00404 	movi	r3,16
8110306c:	10c01126 	beq	r2,r3,811030b4 <bDdr2EepromDump+0x2cb0>
81103070:	00c00804 	movi	r3,32
81103074:	10c00c26 	beq	r2,r3,811030a8 <bDdr2EepromDump+0x2ca4>
81103078:	103d441e 	bne	r2,zero,8110258c <__reset+0xfb0e258c>
					case 0x00: printf("Undefined"); break;
8110307c:	01204474 	movhi	r4,33041
81103080:	211d7004 	addi	r4,r4,30144
81103084:	1106dfc0 	call	81106dfc <printf>
81103088:	003d4006 	br	8110258c <__reset+0xfb0e258c>
					case 0x20: printf("2"); break;
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
8110308c:	01000dc4 	movi	r4,55
81103090:	1106e400 	call	81106e40 <putchar>
81103094:	003d3d06 	br	8110258c <__reset+0xfb0e258c>
				printf("Byte 54: DRAM Case temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3Pslow) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 6.375 oC");
81103098:	012044b4 	movhi	r4,33042
8110309c:	2123f704 	addi	r4,r4,-28708
811030a0:	1106dfc0 	call	81106dfc <printf>
811030a4:	0035bd06 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1"); break;
					case 0x20: printf("2"); break;
811030a8:	01000c84 	movi	r4,50
811030ac:	1106e400 	call	81106e40 <putchar>
811030b0:	003d3606 	br	8110258c <__reset+0xfb0e258c>

				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1"); break;
811030b4:	01000c44 	movi	r4,49
811030b8:	1106e400 	call	81106e40 <putchar>
811030bc:	003d3306 	br	8110258c <__reset+0xfb0e258c>

			} else if (iByteCounter == 43) {

				printf("Byte 43: SDRAM Device Maximum Device Cycle Time (tCK max) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811030c0:	00c01404 	movi	r3,80
811030c4:	10c00d26 	beq	r2,r3,811030fc <bDdr2EepromDump+0x2cf8>
811030c8:	00c01804 	movi	r3,96
811030cc:	10c00826 	beq	r2,r3,811030f0 <bDdr2EepromDump+0x2cec>
811030d0:	00c01004 	movi	r3,64
811030d4:	10fd2d1e 	bne	r2,r3,8110258c <__reset+0xfb0e258c>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1"); break;
					case 0x20: printf("2"); break;
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
811030d8:	01000d04 	movi	r4,52
811030dc:	1106e400 	call	81106e40 <putchar>
811030e0:	003d2a06 	br	8110258c <__reset+0xfb0e258c>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1"); break;
					case 0x20: printf("2"); break;
					case 0x30: printf("3"); break;
811030e4:	01000cc4 	movi	r4,51
811030e8:	1106e400 	call	81106e40 <putchar>
811030ec:	003d2706 	br	8110258c <__reset+0xfb0e258c>
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
811030f0:	01000d84 	movi	r4,54
811030f4:	1106e400 	call	81106e40 <putchar>
811030f8:	003d2406 	br	8110258c <__reset+0xfb0e258c>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1"); break;
					case 0x20: printf("2"); break;
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
811030fc:	01000d44 	movi	r4,53
81103100:	1106e400 	call	81106e40 <putchar>
81103104:	003d2106 	br	8110258c <__reset+0xfb0e258c>
				printf("Byte 60: PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 63.75 oC");
81103108:	012044b4 	movhi	r4,33042
8110310c:	2124c004 	addi	r4,r4,-27904
81103110:	1106dfc0 	call	81106dfc <printf>
81103114:	0035a106 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 26: Maximum Data Access Time (tAC) from Clock at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
81103118:	01204474 	movhi	r4,33041
8110311c:	211e7c04 	addi	r4,r4,31216
81103120:	1106dfc0 	call	81106dfc <printf>
81103124:	00393206 	br	811015f0 <__reset+0xfb0e15f0>
					break;
				case 0x50:
					printf("06");
					break;
				case 0x60:
					printf("07");
81103128:	01204474 	movhi	r4,33041
8110312c:	211e5704 	addi	r4,r4,31068
81103130:	1106dfc0 	call	81106dfc <printf>
					break;
81103134:	00364d06 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0x40:
					printf("05");
					break;
				case 0x50:
					printf("06");
81103138:	01204474 	movhi	r4,33041
8110313c:	211e5604 	addi	r4,r4,31064
81103140:	1106dfc0 	call	81106dfc <printf>
					break;
81103144:	00364906 	br	81100a6c <__reset+0xfb0e0a6c>
				switch (0x0E & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x02: printf("25"); break;
					case 0x04: printf("33"); break;
					case 0x06: printf("50"); break;
					case 0x08: printf("66"); break;
81103148:	01204474 	movhi	r4,33041
8110314c:	211e6b04 	addi	r4,r4,31148
81103150:	1106dfc0 	call	81106dfc <printf>
81103154:	00376a06 	br	81100f00 <__reset+0xfb0e0f00>
				printf(".");
				switch (0x0E & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x02: printf("25"); break;
					case 0x04: printf("33"); break;
					case 0x06: printf("50"); break;
81103158:	01204474 	movhi	r4,33041
8110315c:	211e6404 	addi	r4,r4,31120
81103160:	1106dfc0 	call	81106dfc <printf>
81103164:	00376606 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (0x0E & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x02: printf("25"); break;
					case 0x04: printf("33"); break;
81103168:	01204474 	movhi	r4,33041
8110316c:	211e6a04 	addi	r4,r4,31144
81103170:	1106dfc0 	call	81106dfc <printf>
81103174:	00376206 	br	81100f00 <__reset+0xfb0e0f00>
					}
				}
				printf(".");
				switch (0x0E & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x02: printf("25"); break;
81103178:	01204474 	movhi	r4,33041
8110317c:	211e6904 	addi	r4,r4,31140
81103180:	1106dfc0 	call	81106dfc <printf>
81103184:	00375e06 	br	81100f00 <__reset+0xfb0e0f00>
						printf("%03u", ucEepromData[iByteCounter]);
					}
				}
				printf(".");
				switch (0x0E & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
81103188:	01204474 	movhi	r4,33041
8110318c:	211e6004 	addi	r4,r4,31104
81103190:	1106dfc0 	call	81106dfc <printf>
81103194:	00375a06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x04: printf("33"); break;
					case 0x06: printf("50"); break;
					case 0x08: printf("66"); break;
					case 0x0A: printf("75"); break;
					case 0x0C: printf("RFU"); break;
					default: printf("Undefined"); break;
81103198:	01204474 	movhi	r4,33041
8110319c:	211d7004 	addi	r4,r4,30144
811031a0:	1106dfc0 	call	81106dfc <printf>
811031a4:	00375606 	br	81100f00 <__reset+0xfb0e0f00>
				} else {

					if (0x00 == (ucEepromData[iByteCounter-2] & 0x01)) {
						printf("%03u", (alt_u16)ucEepromData[iByteCounter] + 256);
					} else {
						printf("%03u", ucEepromData[iByteCounter]);
811031a8:	1106dfc0 	call	81106dfc <printf>
811031ac:	003c6d06 	br	81102364 <__reset+0xfb0e2364>
			} else if (iByteCounter == 42) {

				printf("Byte 42: SDRAM Device Minimum Refresh to Activate/Refresh Command Period (tRFC) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Undefined");
811031b0:	01204474 	movhi	r4,33041
811031b4:	211d7004 	addi	r4,r4,30144
811031b8:	1106dfc0 	call	81106dfc <printf>
811031bc:	003c6906 	br	81102364 <__reset+0xfb0e2364>
					case 0x90: printf("18"); break;
					case 0xA0: printf("20"); break;
					case 0xB0: printf("22"); break;
					case 0xC0: printf("24"); break;
					case 0xD0: printf("26"); break;
					case 0xE0: printf("28"); break;
811031c0:	012044b4 	movhi	r4,33042
811031c4:	21223e04 	addi	r4,r4,-30472
811031c8:	1106dfc0 	call	81106dfc <printf>
811031cc:	003d2006 	br	81102650 <__reset+0xfb0e2650>
				printf("Byte 53: DRAM Case temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3Pfast) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Supported");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 12.75 oC");
811031d0:	012044b4 	movhi	r4,33042
811031d4:	2123d504 	addi	r4,r4,-28844
811031d8:	1106dfc0 	call	81106dfc <printf>
811031dc:	00356f06 	br	8110079c <__reset+0xfb0e079c>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
811031e0:	01204474 	movhi	r4,33041
811031e4:	211e7d04 	addi	r4,r4,31220
811031e8:	1106dfc0 	call	81106dfc <printf>
811031ec:	00390006 	br	811015f0 <__reset+0xfb0e15f0>
				printf("Bytes 128-255: Open for Customer Use [0x");
				alt_u16 uiCnt = 0;
				for (uiCnt = 128; uiCnt < 256; uiCnt++) {
					printf("%02X", ucEepromData[uiCnt]);
					if ((159 == uiCnt) || (191 == uiCnt) || (223 == uiCnt)) {
						printf("\n");
811031f0:	01000284 	movi	r4,10
811031f4:	d9804215 	stw	r6,264(sp)
811031f8:	1106e400 	call	81106e40 <putchar>
811031fc:	d9804217 	ldw	r6,264(sp)
81103200:	003bee06 	br	811021bc <__reset+0xfb0e21bc>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
81103204:	01204474 	movhi	r4,33041
81103208:	211e7d04 	addi	r4,r4,31220
8110320c:	1106dfc0 	call	81106dfc <printf>
81103210:	0038bc06 	br	81101504 <__reset+0xfb0e1504>
				}
				printf("\n  -- DT4R4W Mode Bit : ");
				if (ucEepromData[iByteCounter] & 0x01) {
					printf("DT4W is less than DT4R");
				} else {
					printf("DT4W is greater than or equal to DT4R");
81103214:	012044b4 	movhi	r4,33042
81103218:	21243104 	addi	r4,r4,-28476
8110321c:	1106dfc0 	call	81106dfc <printf>
81103220:	00355e06 	br	8110079c <__reset+0xfb0e079c>
						ucEepromData[iByteCounter]);
				printf("\n  -- DT4R : ");
				if (0x00 == ((ucEepromData[iByteCounter] & 0xFE) >> 1)) {
					printf("Not Supported");
				} else if (0x7F == ucEepromData[iByteCounter]){
					printf("Exceed 50.8 oC");
81103224:	012044b4 	movhi	r4,33042
81103228:	21242004 	addi	r4,r4,-28544
8110322c:	1106dfc0 	call	81106dfc <printf>
81103230:	003d3e06 	br	8110272c <__reset+0xfb0e272c>

				printf("Byte 55: DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- DT4R : ");
				if (0x00 == ((ucEepromData[iByteCounter] & 0xFE) >> 1)) {
					printf("Not Supported");
81103234:	012044b4 	movhi	r4,33042
81103238:	21237104 	addi	r4,r4,-29244
8110323c:	1106dfc0 	call	81106dfc <printf>
81103240:	003d3a06 	br	8110272c <__reset+0xfb0e272c>
					printf("Undefined");
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
81103244:	01204474 	movhi	r4,33041
81103248:	211e6904 	addi	r4,r4,31140
8110324c:	1106dfc0 	call	81106dfc <printf>
81103250:	00372b06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
81103254:	01204474 	movhi	r4,33041
81103258:	211e6c04 	addi	r4,r4,31152
8110325c:	1106dfc0 	call	81106dfc <printf>
81103260:	00372706 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
81103264:	01204474 	movhi	r4,33041
81103268:	211e6404 	addi	r4,r4,31120
8110326c:	1106dfc0 	call	81106dfc <printf>
81103270:	00372306 	br	81100f00 <__reset+0xfb0e0f00>
				printf("Byte 29: Minimum RASn to CASn Delay (tRCD) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
				} else {
					printf("Undefined");
81103274:	01204474 	movhi	r4,33041
81103278:	211d7004 	addi	r4,r4,30144
8110327c:	1106dfc0 	call	81106dfc <printf>
81103280:	00382c06 	br	81101334 <__reset+0xfb0e1334>
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
81103284:	012044b4 	movhi	r4,33042
81103288:	21213404 	addi	r4,r4,-31536
8110328c:	1106dfc0 	call	81106dfc <printf>
81103290:	00373606 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
81103294:	01000e44 	movi	r4,57
81103298:	1106e400 	call	81106e40 <putchar>
8110329c:	00371806 	br	81100f00 <__reset+0xfb0e0f00>

			} else if (iByteCounter == 33) {

				printf("Byte 33: Address and Command Hold Time After Clock (tIH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811032a0:	15c01e26 	beq	r2,r23,8110331c <bDdr2EepromDump+0x2f18>
811032a4:	b880162e 	bgeu	r23,r2,81103300 <bDdr2EepromDump+0x2efc>
811032a8:	00c01004 	movi	r3,64
811032ac:	10c01026 	beq	r2,r3,811032f0 <bDdr2EepromDump+0x2eec>
811032b0:	00c01404 	movi	r3,80
811032b4:	10c00a26 	beq	r2,r3,811032e0 <bDdr2EepromDump+0x2edc>
811032b8:	00c00c04 	movi	r3,48
811032bc:	10f7521e 	bne	r2,r3,81101008 <__reset+0xfb0e1008>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
811032c0:	01204474 	movhi	r4,33041
811032c4:	211e7d04 	addi	r4,r4,31220
811032c8:	1106dfc0 	call	81106dfc <printf>
811032cc:	00375106 	br	81101014 <__reset+0xfb0e1014>
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
811032d0:	01204474 	movhi	r4,33041
811032d4:	211e8004 	addi	r4,r4,31232
811032d8:	1106dfc0 	call	81106dfc <printf>
811032dc:	00374d06 	br	81101014 <__reset+0xfb0e1014>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
811032e0:	01204474 	movhi	r4,33041
811032e4:	211e7f04 	addi	r4,r4,31228
811032e8:	1106dfc0 	call	81106dfc <printf>
811032ec:	00374906 	br	81101014 <__reset+0xfb0e1014>
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
811032f0:	01204474 	movhi	r4,33041
811032f4:	211e7e04 	addi	r4,r4,31224
811032f8:	1106dfc0 	call	81106dfc <printf>
811032fc:	00374506 	br	81101014 <__reset+0xfb0e1014>

			} else if (iByteCounter == 33) {

				printf("Byte 33: Address and Command Hold Time After Clock (tIH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81103300:	10374126 	beq	r2,zero,81101008 <__reset+0xfb0e1008>
81103304:	00c00404 	movi	r3,16
81103308:	10f73f1e 	bne	r2,r3,81101008 <__reset+0xfb0e1008>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
8110330c:	01204474 	movhi	r4,33041
81103310:	211e7b04 	addi	r4,r4,31212
81103314:	1106dfc0 	call	81106dfc <printf>
81103318:	00373e06 	br	81101014 <__reset+0xfb0e1014>
					case 0x20: printf("0.2"); break;
8110331c:	01204474 	movhi	r4,33041
81103320:	211e7c04 	addi	r4,r4,31216
81103324:	1106dfc0 	call	81106dfc <printf>
81103328:	00373a06 	br	81101014 <__reset+0xfb0e1014>
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
8110332c:	01204474 	movhi	r4,33041
81103330:	211e6404 	addi	r4,r4,31120
81103334:	1106dfc0 	call	81106dfc <printf>
81103338:	0036f106 	br	81100f00 <__reset+0xfb0e0f00>
				printf("Byte 38: Internal read to precharge command delay (tRTP) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
				} else {
					printf("Undefined");
8110333c:	01204474 	movhi	r4,33041
81103340:	211d7004 	addi	r4,r4,30144
81103344:	1106dfc0 	call	81106dfc <printf>
81103348:	00376d06 	br	81101100 <__reset+0xfb0e1100>

			} else if (iByteCounter == 24) {

				printf("Byte 24: Maximum Data Access Time (tAC) from Clock at CL X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
8110334c:	00c02404 	movi	r3,144
81103350:	10c00a26 	beq	r2,r3,8110337c <bDdr2EepromDump+0x2f78>
81103354:	00c02804 	movi	r3,160
81103358:	10c2371e 	bne	r2,r3,81103c38 <bDdr2EepromDump+0x3834>
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
8110335c:	01204474 	movhi	r4,33041
81103360:	211e8404 	addi	r4,r4,31248
81103364:	1106dfc0 	call	81106dfc <printf>
81103368:	00367306 	br	81100d38 <__reset+0xfb0e0d38>
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
8110336c:	01204474 	movhi	r4,33041
81103370:	211e8204 	addi	r4,r4,31240
81103374:	1106dfc0 	call	81106dfc <printf>
81103378:	00366f06 	br	81100d38 <__reset+0xfb0e0d38>
					case 0x90: printf("0.9"); break;
8110337c:	01204474 	movhi	r4,33041
81103380:	211e8304 	addi	r4,r4,31244
81103384:	1106dfc0 	call	81106dfc <printf>
81103388:	00366b06 	br	81100d38 <__reset+0xfb0e0d38>
					printf("Undefined");
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
8110338c:	01204474 	movhi	r4,33041
81103390:	211e6904 	addi	r4,r4,31140
81103394:	1106dfc0 	call	81106dfc <printf>
81103398:	0036d906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
8110339c:	01204474 	movhi	r4,33041
811033a0:	211e6c04 	addi	r4,r4,31152
811033a4:	1106dfc0 	call	81106dfc <printf>
811033a8:	0036d506 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
811033ac:	01204474 	movhi	r4,33041
811033b0:	211e6404 	addi	r4,r4,31120
811033b4:	1106dfc0 	call	81106dfc <printf>
811033b8:	0036d106 	br	81100f00 <__reset+0xfb0e0f00>
				printf("Byte 36: Write Recovery Time (tWR) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
				} else {
					printf("Undefined");
811033bc:	01204474 	movhi	r4,33041
811033c0:	211d7004 	addi	r4,r4,30144
811033c4:	1106dfc0 	call	81106dfc <printf>
811033c8:	00373306 	br	81101098 <__reset+0xfb0e1098>
					printf("Undefined");
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
811033cc:	01204474 	movhi	r4,33041
811033d0:	211e6904 	addi	r4,r4,31140
811033d4:	1106dfc0 	call	81106dfc <printf>
811033d8:	0036c906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
811033dc:	01204474 	movhi	r4,33041
811033e0:	211e6c04 	addi	r4,r4,31152
811033e4:	1106dfc0 	call	81106dfc <printf>
811033e8:	0036c506 	br	81100f00 <__reset+0xfb0e0f00>

			} else if (iByteCounter == 32) {

				printf("Byte 32: Address and Command Setup Time Before Clock (tIS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811033ec:	17001e26 	beq	r2,fp,81103468 <bDdr2EepromDump+0x3064>
811033f0:	e080162e 	bgeu	fp,r2,8110344c <bDdr2EepromDump+0x3048>
811033f4:	00c01004 	movi	r3,64
811033f8:	10c01026 	beq	r2,r3,8110343c <bDdr2EepromDump+0x3038>
811033fc:	00c01404 	movi	r3,80
81103400:	10c00a26 	beq	r2,r3,8110342c <bDdr2EepromDump+0x3028>
81103404:	00c00c04 	movi	r3,48
81103408:	10f6d51e 	bne	r2,r3,81100f60 <__reset+0xfb0e0f60>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
8110340c:	01204474 	movhi	r4,33041
81103410:	211e7d04 	addi	r4,r4,31220
81103414:	1106dfc0 	call	81106dfc <printf>
81103418:	0036d406 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
8110341c:	01204474 	movhi	r4,33041
81103420:	211e8004 	addi	r4,r4,31232
81103424:	1106dfc0 	call	81106dfc <printf>
81103428:	0036d006 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
8110342c:	01204474 	movhi	r4,33041
81103430:	211e7f04 	addi	r4,r4,31228
81103434:	1106dfc0 	call	81106dfc <printf>
81103438:	0036cc06 	br	81100f6c <__reset+0xfb0e0f6c>
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
8110343c:	01204474 	movhi	r4,33041
81103440:	211e7e04 	addi	r4,r4,31224
81103444:	1106dfc0 	call	81106dfc <printf>
81103448:	0036c806 	br	81100f6c <__reset+0xfb0e0f6c>

			} else if (iByteCounter == 32) {

				printf("Byte 32: Address and Command Setup Time Before Clock (tIS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
8110344c:	1036c426 	beq	r2,zero,81100f60 <__reset+0xfb0e0f60>
81103450:	00c00404 	movi	r3,16
81103454:	10f6c21e 	bne	r2,r3,81100f60 <__reset+0xfb0e0f60>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
81103458:	01204474 	movhi	r4,33041
8110345c:	211e7b04 	addi	r4,r4,31212
81103460:	1106dfc0 	call	81106dfc <printf>
81103464:	0036c106 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x20: printf("0.2"); break;
81103468:	01204474 	movhi	r4,33041
8110346c:	211e7c04 	addi	r4,r4,31216
81103470:	1106dfc0 	call	81106dfc <printf>
81103474:	0036bd06 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
					default: printf("Undefined"); break;
81103478:	01204474 	movhi	r4,33041
8110347c:	211d7004 	addi	r4,r4,30144
81103480:	1106dfc0 	call	81106dfc <printf>
81103484:	00369e06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
					case 0xB0: printf("1.1"); break;
81103488:	012044b4 	movhi	r4,33042
8110348c:	21213504 	addi	r4,r4,-31532
81103490:	1106dfc0 	call	81106dfc <printf>
81103494:	0036b506 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0xC0: printf("1.2"); break;
					case 0xD0: printf("RFU"); break;
81103498:	01204474 	movhi	r4,33041
8110349c:	211e8404 	addi	r4,r4,31248
811034a0:	1106dfc0 	call	81106dfc <printf>
811034a4:	0036b106 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
					case 0xB0: printf("1.1"); break;
					case 0xC0: printf("1.2"); break;
811034a8:	012044b4 	movhi	r4,33042
811034ac:	21213604 	addi	r4,r4,-31528
811034b0:	1106dfc0 	call	81106dfc <printf>
811034b4:	0036ad06 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
811034b8:	01000d84 	movi	r4,54
811034bc:	1106e400 	call	81106e40 <putchar>
811034c0:	00368f06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
811034c4:	01000d44 	movi	r4,53
811034c8:	1106e400 	call	81106e40 <putchar>
811034cc:	00368c06 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
811034d0:	01000d04 	movi	r4,52
811034d4:	1106e400 	call	81106e40 <putchar>
811034d8:	00368906 	br	81100f00 <__reset+0xfb0e0f00>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
811034dc:	01000cc4 	movi	r4,51
811034e0:	1106e400 	call	81106e40 <putchar>
811034e4:	00368606 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
811034e8:	01000c84 	movi	r4,50
811034ec:	1106e400 	call	81106e40 <putchar>
811034f0:	00368306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xD0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
811034f4:	01000c44 	movi	r4,49
811034f8:	1106e400 	call	81106e40 <putchar>
811034fc:	00368006 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xC0: printf("1.2"); break;
					case 0xD0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
81103500:	01000c04 	movi	r4,48
81103504:	1106e400 	call	81106e40 <putchar>
81103508:	00367d06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
8110350c:	01204474 	movhi	r4,33041
81103510:	211e8504 	addi	r4,r4,31252
81103514:	1106dfc0 	call	81106dfc <printf>
81103518:	00367906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
8110351c:	01000dc4 	movi	r4,55
81103520:	1106e400 	call	81106e40 <putchar>
81103524:	00367606 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
81103528:	01000d84 	movi	r4,54
8110352c:	1106e400 	call	81106e40 <putchar>
81103530:	00367306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
81103534:	01000d44 	movi	r4,53
81103538:	1106e400 	call	81106e40 <putchar>
8110353c:	00367006 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
81103540:	01000d04 	movi	r4,52
81103544:	1106e400 	call	81106e40 <putchar>
81103548:	00366d06 	br	81100f00 <__reset+0xfb0e0f00>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
8110354c:	01000cc4 	movi	r4,51
81103550:	1106e400 	call	81106e40 <putchar>
81103554:	00366a06 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
81103558:	01000c84 	movi	r4,50
8110355c:	1106e400 	call	81106e40 <putchar>
81103560:	00366706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
81103564:	01000c44 	movi	r4,49
81103568:	1106e400 	call	81106e40 <putchar>
8110356c:	00366406 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
81103570:	01000c04 	movi	r4,48
81103574:	1106e400 	call	81106e40 <putchar>
81103578:	00366106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
8110357c:	01204474 	movhi	r4,33041
81103580:	211e8504 	addi	r4,r4,31252
81103584:	1106dfc0 	call	81106dfc <printf>
81103588:	00365d06 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
8110358c:	01204474 	movhi	r4,33041
81103590:	211d7004 	addi	r4,r4,30144
81103594:	1106dfc0 	call	81106dfc <printf>
81103598:	00365906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
8110359c:	01204474 	movhi	r4,33041
811035a0:	211d7004 	addi	r4,r4,30144
811035a4:	1106dfc0 	call	81106dfc <printf>
811035a8:	0037d606 	br	81101504 <__reset+0xfb0e1504>
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
811035ac:	01204474 	movhi	r4,33041
811035b0:	211e8004 	addi	r4,r4,31232
811035b4:	1106dfc0 	call	81106dfc <printf>
811035b8:	0037d206 	br	81101504 <__reset+0xfb0e1504>

			} else if (iByteCounter == 34) {

				printf("Byte 34: Data Input Setup Time Before Strobe (tDS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811035bc:	00c02404 	movi	r3,144
811035c0:	10c00a26 	beq	r2,r3,811035ec <bDdr2EepromDump+0x31e8>
811035c4:	00c02804 	movi	r3,160
811035c8:	10fff41e 	bne	r2,r3,8110359c <__reset+0xfb0e359c>
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
811035cc:	01204474 	movhi	r4,33041
811035d0:	211e8404 	addi	r4,r4,31248
811035d4:	1106dfc0 	call	81106dfc <printf>
811035d8:	0037ca06 	br	81101504 <__reset+0xfb0e1504>
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
811035dc:	01204474 	movhi	r4,33041
811035e0:	211e8204 	addi	r4,r4,31240
811035e4:	1106dfc0 	call	81106dfc <printf>
811035e8:	0037c606 	br	81101504 <__reset+0xfb0e1504>
					case 0x90: printf("0.9"); break;
811035ec:	01204474 	movhi	r4,33041
811035f0:	211e8304 	addi	r4,r4,31244
811035f4:	1106dfc0 	call	81106dfc <printf>
811035f8:	0037c206 	br	81101504 <__reset+0xfb0e1504>
					case 0x10: printf("25"); break;
					case 0x20: printf("33"); break;
					case 0x30: printf("50"); break;
					case 0x40: printf("66"); break;
					case 0x50: printf("75"); break;
					case 0x60: printf("RFU"); break;
811035fc:	01204474 	movhi	r4,33041
81103600:	211e8404 	addi	r4,r4,31248
81103604:	1106dfc0 	call	81106dfc <printf>
81103608:	00363d06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("00"); break;
					case 0x10: printf("25"); break;
					case 0x20: printf("33"); break;
					case 0x30: printf("50"); break;
					case 0x40: printf("66"); break;
					case 0x50: printf("75"); break;
8110360c:	01204474 	movhi	r4,33041
81103610:	211e6c04 	addi	r4,r4,31152
81103614:	1106dfc0 	call	81106dfc <printf>
81103618:	00363906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
8110361c:	012044b4 	movhi	r4,33042
81103620:	21213404 	addi	r4,r4,-31536
81103624:	1106dfc0 	call	81106dfc <printf>
81103628:	00367a06 	br	81101014 <__reset+0xfb0e1014>
				printf("Byte 30: Minimum Active to Precharge Time (tRAS) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Undefined");
				} else {
					printf("%03u", ucEepromData[iByteCounter]);
8110362c:	012044b4 	movhi	r4,33042
81103630:	2120f504 	addi	r4,r4,-31788
81103634:	1106dfc0 	call	81106dfc <printf>
81103638:	00363106 	br	81100f00 <__reset+0xfb0e0f00>
				} else {
					printf("%03u", ucEepromData[iByteCounter]);
				}
				printf(".");
				switch (0xF0 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
8110363c:	01204474 	movhi	r4,33041
81103640:	211e6004 	addi	r4,r4,31104
81103644:	1106dfc0 	call	81106dfc <printf>
81103648:	00362d06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x10: printf("25"); break;
					case 0x20: printf("33"); break;
8110364c:	01204474 	movhi	r4,33041
81103650:	211e6a04 	addi	r4,r4,31144
81103654:	1106dfc0 	call	81106dfc <printf>
81103658:	00362906 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x30: printf("50"); break;
8110365c:	01204474 	movhi	r4,33041
81103660:	211e6404 	addi	r4,r4,31120
81103664:	1106dfc0 	call	81106dfc <printf>
81103668:	00362506 	br	81100f00 <__reset+0xfb0e0f00>
			} else if (iByteCounter == 41) {

				printf("Byte 41: SDRAM Device Minimum Activate to Activate/Refresh Time (tRC) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Undefined");
8110366c:	01204474 	movhi	r4,33041
81103670:	211d7004 	addi	r4,r4,30144
81103674:	1106dfc0 	call	81106dfc <printf>
81103678:	00361206 	br	81100ec4 <__reset+0xfb0e0ec4>
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
8110367c:	01000e44 	movi	r4,57
81103680:	1106e400 	call	81106e40 <putchar>
81103684:	00361e06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
81103688:	01000e04 	movi	r4,56
8110368c:	1106e400 	call	81106e40 <putchar>
81103690:	00361b06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
81103694:	01204474 	movhi	r4,33041
81103698:	211d7004 	addi	r4,r4,30144
8110369c:	1106dfc0 	call	81106dfc <printf>
811036a0:	0037d306 	br	811015f0 <__reset+0xfb0e15f0>
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
811036a4:	01204474 	movhi	r4,33041
811036a8:	211e8004 	addi	r4,r4,31232
811036ac:	1106dfc0 	call	81106dfc <printf>
811036b0:	0037cf06 	br	811015f0 <__reset+0xfb0e15f0>

			} else if (iByteCounter == 26) {

				printf("Byte 26: Maximum Data Access Time (tAC) from Clock at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811036b4:	00c02404 	movi	r3,144
811036b8:	10c00a26 	beq	r2,r3,811036e4 <bDdr2EepromDump+0x32e0>
811036bc:	00c02804 	movi	r3,160
811036c0:	10fff41e 	bne	r2,r3,81103694 <__reset+0xfb0e3694>
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
811036c4:	01204474 	movhi	r4,33041
811036c8:	211e8404 	addi	r4,r4,31248
811036cc:	1106dfc0 	call	81106dfc <printf>
811036d0:	0037c706 	br	811015f0 <__reset+0xfb0e15f0>
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
811036d4:	01204474 	movhi	r4,33041
811036d8:	211e8204 	addi	r4,r4,31240
811036dc:	1106dfc0 	call	81106dfc <printf>
811036e0:	0037c306 	br	811015f0 <__reset+0xfb0e15f0>
					case 0x90: printf("0.9"); break;
811036e4:	01204474 	movhi	r4,33041
811036e8:	211e8304 	addi	r4,r4,31244
811036ec:	1106dfc0 	call	81106dfc <printf>
811036f0:	0037bf06 	br	811015f0 <__reset+0xfb0e15f0>
					printf("Undefined");
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
811036f4:	01204474 	movhi	r4,33041
811036f8:	211e6904 	addi	r4,r4,31140
811036fc:	1106dfc0 	call	81106dfc <printf>
81103700:	0035ff06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
81103704:	01204474 	movhi	r4,33041
81103708:	211e6c04 	addi	r4,r4,31152
8110370c:	1106dfc0 	call	81106dfc <printf>
81103710:	0035fb06 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
81103714:	01204474 	movhi	r4,33041
81103718:	211e6404 	addi	r4,r4,31120
8110371c:	1106dfc0 	call	81106dfc <printf>
81103720:	0035f706 	br	81100f00 <__reset+0xfb0e0f00>
				printf("Byte 27: Minimum Row Precharge Time (tRP) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
				} else {
					printf("Undefined");
81103724:	01204474 	movhi	r4,33041
81103728:	211d7004 	addi	r4,r4,30144
8110372c:	1106dfc0 	call	81106dfc <printf>
81103730:	0037d006 	br	81101674 <__reset+0xfb0e1674>
			} else if (iByteCounter == 16) {

				printf("Byte 16: SDRAM Device Attributes  Burst Lengths Supported [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Burst Length = 8 : ");
				if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103734:	01204474 	movhi	r4,33041
81103738:	211ea204 	addi	r4,r4,31368
8110373c:	1106dfc0 	call	81106dfc <printf>
81103740:	0036c206 	br	8110124c <__reset+0xfb0e124c>
					break;
				case 0x40:
					printf("0.4");
					break;
				case 0x50:
					printf("0.5");
81103744:	01204474 	movhi	r4,33041
81103748:	211e7f04 	addi	r4,r4,31228
8110374c:	1106dfc0 	call	81106dfc <printf>
					break;
81103750:	0034f306 	br	81100b20 <__reset+0xfb0e0b20>
			}			else if (iByteCounter == 10) {

				printf("Byte 10: SDRAM Access from Clock (tAC) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
81103754:	00c02404 	movi	r3,144
81103758:	10c00a26 	beq	r2,r3,81103784 <bDdr2EepromDump+0x3380>
8110375c:	00c02804 	movi	r3,160
81103760:	10c0141e 	bne	r2,r3,811037b4 <bDdr2EepromDump+0x33b0>
					break;
				case 0x90:
					printf("0.9");
					break;
				case 0xA0:
					printf("RFU");
81103764:	01204474 	movhi	r4,33041
81103768:	211e8404 	addi	r4,r4,31248
8110376c:	1106dfc0 	call	81106dfc <printf>
					break;
81103770:	0034eb06 	br	81100b20 <__reset+0xfb0e0b20>
					break;
				case 0x70:
					printf("0.7");
					break;
				case 0x80:
					printf("0.8");
81103774:	01204474 	movhi	r4,33041
81103778:	211e8204 	addi	r4,r4,31240
8110377c:	1106dfc0 	call	81106dfc <printf>
					break;
81103780:	0034e706 	br	81100b20 <__reset+0xfb0e0b20>
				case 0x90:
					printf("0.9");
81103784:	01204474 	movhi	r4,33041
81103788:	211e8304 	addi	r4,r4,31244
8110378c:	1106dfc0 	call	81106dfc <printf>
					break;
81103790:	0034e306 	br	81100b20 <__reset+0xfb0e0b20>
					break;
				case 0x09:
					printf("9");
					break;
				case 0x0A:
					printf(".RFU");
81103794:	01204474 	movhi	r4,33041
81103798:	211e8504 	addi	r4,r4,31252
8110379c:	1106dfc0 	call	81106dfc <printf>
					break;
811037a0:	0035d706 	br	81100f00 <__reset+0xfb0e0f00>
				default:
					printf("Undefined");
811037a4:	01204474 	movhi	r4,33041
811037a8:	211d7004 	addi	r4,r4,30144
811037ac:	1106dfc0 	call	81106dfc <printf>
					break;
811037b0:	0035d306 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0xA0:
					printf("RFU");
					break;
				default:
					printf("Undefined");
811037b4:	01204474 	movhi	r4,33041
811037b8:	211d7004 	addi	r4,r4,30144
811037bc:	1106dfc0 	call	81106dfc <printf>
					break;
811037c0:	0034d706 	br	81100b20 <__reset+0xfb0e0b20>
					break;
				case 0x50:
					printf("0.5");
					break;
				case 0x60:
					printf("0.6");
811037c4:	01204474 	movhi	r4,33041
811037c8:	211e8004 	addi	r4,r4,31232
811037cc:	1106dfc0 	call	81106dfc <printf>
					break;
811037d0:	0034d306 	br	81100b20 <__reset+0xfb0e0b20>
					break;
				case 0x06:
					printf("6");
					break;
				case 0x07:
					printf("7");
811037d4:	01000dc4 	movi	r4,55
811037d8:	1106e400 	call	81106e40 <putchar>
					break;
811037dc:	0035c806 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x05:
					printf("5");
					break;
				case 0x06:
					printf("6");
811037e0:	01000d84 	movi	r4,54
811037e4:	1106e400 	call	81106e40 <putchar>
					break;
811037e8:	0035c506 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x04:
					printf("4");
					break;
				case 0x05:
					printf("5");
811037ec:	01000d44 	movi	r4,53
811037f0:	1106e400 	call	81106e40 <putchar>
					break;
811037f4:	0035c206 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x03:
					printf("3");
					break;
				case 0x04:
					printf("4");
811037f8:	01000d04 	movi	r4,52
811037fc:	1106e400 	call	81106e40 <putchar>
					break;
81103800:	0035bf06 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x02:
					printf("2");
					break;
				case 0x03:
					printf("3");
81103804:	01000cc4 	movi	r4,51
81103808:	1106e400 	call	81106e40 <putchar>
					break;
8110380c:	0035bc06 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x01:
					printf("1");
					break;
				case 0x02:
					printf("2");
81103810:	01000c84 	movi	r4,50
81103814:	1106e400 	call	81106e40 <putchar>
					break;
81103818:	0035b906 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
				case 0x00:
					printf("0");
					break;
				case 0x01:
					printf("1");
8110381c:	01000c44 	movi	r4,49
81103820:	1106e400 	call	81106e40 <putchar>
					break;
81103824:	0035b606 	br	81100f00 <__reset+0xfb0e0f00>
					printf("Undefined");
					break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
				case 0x00:
					printf("0");
81103828:	01000c04 	movi	r4,48
8110382c:	1106e400 	call	81106e40 <putchar>
					break;
81103830:	0035b306 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x03:
					printf("SSTL 3.3 V");
					break;
				case 0x04:
					printf("SSTL 2.5 V");
81103834:	01204474 	movhi	r4,33041
81103838:	211e4104 	addi	r4,r4,30980
8110383c:	1106dfc0 	call	81106dfc <printf>
					break;
81103840:	0033d606 	br	8110079c <__reset+0xfb0e079c>
					case 0x81: printf("Reduced (.25x)...3.9 us"); break;
					case 0x82: printf("Reduced (.5x)...7.8 us"); break;
					case 0x83: printf("Extended (2x)...31.3 us"); break;
					case 0x84: printf("Extended (4x)...62.5 us"); break;
					case 0x85: printf("Extended (8x)...125 us"); break;
					case 0x86: printf("TBD"); break;
81103844:	01204474 	movhi	r4,33041
81103848:	211f8e04 	addi	r4,r4,32312
8110384c:	1106dfc0 	call	81106dfc <printf>
81103850:	0033d206 	br	8110079c <__reset+0xfb0e079c>
				}
				printf("\n  -- Data ECC : ");
				if (0x02 & ucEepromData[iByteCounter]) {
					printf("Supported on this assembly");
				} else {
					printf("Not supported on this assembly");
81103854:	01204474 	movhi	r4,33041
81103858:	211ea204 	addi	r4,r4,31368
8110385c:	1106dfc0 	call	81106dfc <printf>
81103860:	0034da06 	br	81100bcc <__reset+0xfb0e0bcc>
						ucEepromData[iByteCounter]);
				printf("\n  -- Address/Command Parity : ");
				if (0x04 & ucEepromData[iByteCounter]) {
					printf("Supported on this assembly");
				} else {
					printf("Not supported on this assembly");
81103864:	01204474 	movhi	r4,33041
81103868:	211ea204 	addi	r4,r4,31368
8110386c:	1106dfc0 	call	81106dfc <printf>
81103870:	0034cd06 	br	81100ba8 <__reset+0xfb0e0ba8>
					break;
				case 0x02:
					printf("HSTL 1.5 V");
					break;
				case 0x03:
					printf("SSTL 3.3 V");
81103874:	01204474 	movhi	r4,33041
81103878:	211e3e04 	addi	r4,r4,30968
8110387c:	1106dfc0 	call	81106dfc <printf>
					break;
81103880:	0033c606 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x01:
					printf("LVTTL (not 5 V tolerant)");
					break;
				case 0x02:
					printf("HSTL 1.5 V");
81103884:	01204474 	movhi	r4,33041
81103888:	211e3b04 	addi	r4,r4,30956
8110388c:	1106dfc0 	call	81106dfc <printf>
					break;
81103890:	0033c206 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x08:
					printf("8");
					break;
				case 0x09:
					printf("9");
81103894:	01000e44 	movi	r4,57
81103898:	1106e400 	call	81106e40 <putchar>
					break;
8110389c:	00359806 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x07:
					printf("7");
					break;
				case 0x08:
					printf("8");
811038a0:	01000e04 	movi	r4,56
811038a4:	1106e400 	call	81106e40 <putchar>
					break;
811038a8:	00359506 	br	81100f00 <__reset+0xfb0e0f00>

				printf("Byte 12: Refresh Rate [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x80: printf("Normal (15.625 us)"); break;
					case 0x81: printf("Reduced (.25x)...3.9 us"); break;
811038ac:	01204474 	movhi	r4,33041
811038b0:	211ec304 	addi	r4,r4,31500
811038b4:	1106dfc0 	call	81106dfc <printf>
811038b8:	0033b806 	br	8110079c <__reset+0xfb0e079c>
			} else if (iByteCounter == 12) {

				printf("Byte 12: Refresh Rate [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x80: printf("Normal (15.625 us)"); break;
811038bc:	01204474 	movhi	r4,33041
811038c0:	211ebe04 	addi	r4,r4,31480
811038c4:	1106dfc0 	call	81106dfc <printf>
811038c8:	0033b406 	br	8110079c <__reset+0xfb0e079c>
					case 0x82: printf("Reduced (.5x)...7.8 us"); break;
					case 0x83: printf("Extended (2x)...31.3 us"); break;
					case 0x84: printf("Extended (4x)...62.5 us"); break;
					case 0x85: printf("Extended (8x)...125 us"); break;
					case 0x86: printf("TBD"); break;
					case 0x87: printf("TBD"); break;
811038cc:	01204474 	movhi	r4,33041
811038d0:	211f8e04 	addi	r4,r4,32312
811038d4:	1106dfc0 	call	81106dfc <printf>
811038d8:	0033b006 	br	8110079c <__reset+0xfb0e079c>
					default: printf("Undefined"); break;
811038dc:	01204474 	movhi	r4,33041
811038e0:	211d7004 	addi	r4,r4,30144
811038e4:	1106dfc0 	call	81106dfc <printf>
811038e8:	0033ac06 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter]) {
				case 0x00:
					printf("TTL/5 V tolerant");
					break;
				case 0x01:
					printf("LVTTL (not 5 V tolerant)");
811038ec:	01204474 	movhi	r4,33041
811038f0:	211e3404 	addi	r4,r4,30928
811038f4:	1106dfc0 	call	81106dfc <printf>
					break;
811038f8:	0033a806 	br	8110079c <__reset+0xfb0e079c>
				printf(
						"Byte 8: Voltage Interface Level of this assembly [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
				case 0x00:
					printf("TTL/5 V tolerant");
811038fc:	01204474 	movhi	r4,33041
81103900:	211e2f04 	addi	r4,r4,30908
81103904:	1106dfc0 	call	81106dfc <printf>
					break;
81103908:	0033a406 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x04:
					printf("SSTL 2.5 V");
					break;
				case 0x05:
					printf("SSTL 1.8 V");
8110390c:	01204474 	movhi	r4,33041
81103910:	211e4404 	addi	r4,r4,30992
81103914:	1106dfc0 	call	81106dfc <printf>
					break;
81103918:	0033a006 	br	8110079c <__reset+0xfb0e079c>
				default:
					printf("TBD");
8110391c:	01204474 	movhi	r4,33041
81103920:	211f8e04 	addi	r4,r4,32312
81103924:	1106dfc0 	call	81106dfc <printf>
					break;
81103928:	00339c06 	br	8110079c <__reset+0xfb0e079c>
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
8110392c:	01000dc4 	movi	r4,55
81103930:	1106e400 	call	81106e40 <putchar>
81103934:	00357206 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
81103938:	01000d84 	movi	r4,54
8110393c:	1106e400 	call	81106e40 <putchar>
81103940:	00356f06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
81103944:	01000d44 	movi	r4,53
81103948:	1106e400 	call	81106e40 <putchar>
8110394c:	00356c06 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
81103950:	01000d04 	movi	r4,52
81103954:	1106e400 	call	81106e40 <putchar>
81103958:	00356906 	br	81100f00 <__reset+0xfb0e0f00>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
8110395c:	01000cc4 	movi	r4,51
81103960:	1106e400 	call	81106e40 <putchar>
81103964:	00356606 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
81103968:	01000c84 	movi	r4,50
8110396c:	1106e400 	call	81106e40 <putchar>
81103970:	00356306 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
81103974:	01000c44 	movi	r4,49
81103978:	1106e400 	call	81106e40 <putchar>
8110397c:	00356006 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
81103980:	01000c04 	movi	r4,48
81103984:	1106e400 	call	81106e40 <putchar>
81103988:	00355d06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
8110398c:	01204474 	movhi	r4,33041
81103990:	211e8504 	addi	r4,r4,31252
81103994:	1106dfc0 	call	81106dfc <printf>
81103998:	00355906 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
8110399c:	01204474 	movhi	r4,33041
811039a0:	211d7004 	addi	r4,r4,30144
811039a4:	1106dfc0 	call	81106dfc <printf>
811039a8:	00355506 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
811039ac:	01204474 	movhi	r4,33041
811039b0:	211d7004 	addi	r4,r4,30144
811039b4:	1106dfc0 	call	81106dfc <printf>
811039b8:	00378506 	br	811017d0 <__reset+0xfb0e17d0>
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
811039bc:	01204474 	movhi	r4,33041
811039c0:	211e8004 	addi	r4,r4,31232
811039c4:	1106dfc0 	call	81106dfc <printf>
811039c8:	00378106 	br	811017d0 <__reset+0xfb0e17d0>

			} else if (iByteCounter == 35) {

				printf("Byte 35: Data Input Hold Time After Strobe (tDH) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811039cc:	00c02404 	movi	r3,144
811039d0:	10c00a26 	beq	r2,r3,811039fc <bDdr2EepromDump+0x35f8>
811039d4:	00c02804 	movi	r3,160
811039d8:	10fff41e 	bne	r2,r3,811039ac <__reset+0xfb0e39ac>
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
811039dc:	01204474 	movhi	r4,33041
811039e0:	211e8404 	addi	r4,r4,31248
811039e4:	1106dfc0 	call	81106dfc <printf>
811039e8:	00377906 	br	811017d0 <__reset+0xfb0e17d0>
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
811039ec:	01204474 	movhi	r4,33041
811039f0:	211e8204 	addi	r4,r4,31240
811039f4:	1106dfc0 	call	81106dfc <printf>
811039f8:	00377506 	br	811017d0 <__reset+0xfb0e17d0>
					case 0x90: printf("0.9"); break;
811039fc:	01204474 	movhi	r4,33041
81103a00:	211e8304 	addi	r4,r4,31244
81103a04:	1106dfc0 	call	81106dfc <printf>
81103a08:	00377106 	br	811017d0 <__reset+0xfb0e17d0>
				printf("Byte 48: Thermal Resistance of DRAM Package from Top (Case) to Ambient ( Psi T-A DRAM ) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Defined");
				} else if (0xFF == ucEepromData[iByteCounter]){
					printf("Exceed 127.5");
81103a0c:	012044b4 	movhi	r4,33042
81103a10:	21227504 	addi	r4,r4,-30252
81103a14:	1106dfc0 	call	81106dfc <printf>
81103a18:	0037b106 	br	811018e0 <__reset+0xfb0e18e0>
			} else if (iByteCounter == 48) {

				printf("Byte 48: Thermal Resistance of DRAM Package from Top (Case) to Ambient ( Psi T-A DRAM ) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0x00 == ucEepromData[iByteCounter]) {
					printf("Not Defined");
81103a1c:	012044b4 	movhi	r4,33042
81103a20:	21227204 	addi	r4,r4,-30264
81103a24:	1106dfc0 	call	81106dfc <printf>
81103a28:	0037ad06 	br	811018e0 <__reset+0xfb0e18e0>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
81103a2c:	01204474 	movhi	r4,33041
81103a30:	211e7f04 	addi	r4,r4,31228
81103a34:	1106dfc0 	call	81106dfc <printf>
81103a38:	0036ed06 	br	811015f0 <__reset+0xfb0e15f0>
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 128 MB : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 16 GB : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 8 GB : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 4 GB : "); if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 2 GB : "); if (0x02 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a3c:	01204474 	movhi	r4,33041
81103a40:	211ea204 	addi	r4,r4,31368
81103a44:	1106dfc0 	call	81106dfc <printf>
81103a48:	00369406 	br	8110149c <__reset+0xfb0e149c>
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 128 MB : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 16 GB : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 8 GB : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 4 GB : "); if (0x04 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a4c:	01204474 	movhi	r4,33041
81103a50:	211ea204 	addi	r4,r4,31368
81103a54:	1106dfc0 	call	81106dfc <printf>
81103a58:	00368706 	br	81101478 <__reset+0xfb0e1478>
						ucEepromData[iByteCounter]);
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 128 MB : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 16 GB : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 8 GB : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a5c:	01204474 	movhi	r4,33041
81103a60:	211ea204 	addi	r4,r4,31368
81103a64:	1106dfc0 	call	81106dfc <printf>
81103a68:	00367a06 	br	81101454 <__reset+0xfb0e1454>
				printf("Byte 31: Module Rank Density [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 128 MB : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 16 GB : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a6c:	01204474 	movhi	r4,33041
81103a70:	211ea204 	addi	r4,r4,31368
81103a74:	1106dfc0 	call	81106dfc <printf>
81103a78:	00366d06 	br	81101430 <__reset+0xfb0e1430>

				printf("Byte 31: Module Rank Density [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 128 MB : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a7c:	01204474 	movhi	r4,33041
81103a80:	211ea204 	addi	r4,r4,31368
81103a84:	1106dfc0 	call	81106dfc <printf>
81103a88:	00366006 	br	8110140c <__reset+0xfb0e140c>
			} else if (iByteCounter == 31) {

				printf("Byte 31: Module Rank Density [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- 256 MB : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a8c:	01204474 	movhi	r4,33041
81103a90:	211ea204 	addi	r4,r4,31368
81103a94:	1106dfc0 	call	81106dfc <printf>
81103a98:	00365306 	br	811013e8 <__reset+0xfb0e13e8>

			} else if (iByteCounter == 31) {

				printf("Byte 31: Module Rank Density [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- 512 MB : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103a9c:	01204474 	movhi	r4,33041
81103aa0:	211e9b04 	addi	r4,r4,31340
81103aa4:	1106dfc0 	call	81106dfc <printf>
81103aa8:	00364606 	br	811013c4 <__reset+0xfb0e13c4>
					printf("Undefined");
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
81103aac:	01204474 	movhi	r4,33041
81103ab0:	211e6904 	addi	r4,r4,31140
81103ab4:	1106dfc0 	call	81106dfc <printf>
81103ab8:	00351106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
81103abc:	01204474 	movhi	r4,33041
81103ac0:	211e6c04 	addi	r4,r4,31152
81103ac4:	1106dfc0 	call	81106dfc <printf>
81103ac8:	00350d06 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
81103acc:	01204474 	movhi	r4,33041
81103ad0:	211e6404 	addi	r4,r4,31120
81103ad4:	1106dfc0 	call	81106dfc <printf>
81103ad8:	00350906 	br	81100f00 <__reset+0xfb0e0f00>
				printf("Byte 28: Minimum Row Active to Row Active Delay (tRRD) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
				} else {
					printf("Undefined");
81103adc:	01204474 	movhi	r4,33041
81103ae0:	211d7004 	addi	r4,r4,30144
81103ae4:	1106dfc0 	call	81106dfc <printf>
81103ae8:	0035f806 	br	811012cc <__reset+0xfb0e12cc>
					break;
				case 0x20:
					printf("03");
					break;
				case 0x30:
					printf("04");
81103aec:	01204474 	movhi	r4,33041
81103af0:	211e5404 	addi	r4,r4,31056
81103af4:	1106dfc0 	call	81106dfc <printf>
					break;
81103af8:	0033dc06 	br	81100a6c <__reset+0xfb0e0a6c>

				printf("Byte 21: SDRAM Modules Attributes [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Analysis probe installed : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- FET Switch External Enable : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- Number of PLLs on the DIMM : "); if (0x0C & ucEepromData[iByteCounter]) { printf("Reserved for future use"); } else { printf("%u", (0x0C & ucEepromData[iByteCounter]) >> 2); }
81103afc:	01204474 	movhi	r4,33041
81103b00:	211d7304 	addi	r4,r4,30156
81103b04:	000b883a 	mov	r5,zero
81103b08:	1106dfc0 	call	81106dfc <printf>
81103b0c:	0037d006 	br	81101a50 <__reset+0xfb0e1a50>
			} else if (iByteCounter == 21) {

				printf("Byte 21: SDRAM Modules Attributes [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Analysis probe installed : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- FET Switch External Enable : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103b10:	01204474 	movhi	r4,33041
81103b14:	211ea204 	addi	r4,r4,31368
81103b18:	1106dfc0 	call	81106dfc <printf>
81103b1c:	0037c306 	br	81101a2c <__reset+0xfb0e1a2c>

			} else if (iByteCounter == 21) {

				printf("Byte 21: SDRAM Modules Attributes [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Analysis probe installed : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
81103b20:	01204474 	movhi	r4,33041
81103b24:	211ea204 	addi	r4,r4,31368
81103b28:	1106dfc0 	call	81106dfc <printf>
81103b2c:	0037b606 	br	81101a08 <__reset+0xfb0e1a08>

			} else if (iByteCounter == 25) {

				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81103b30:	00c03004 	movi	r3,192
81103b34:	10f4ab1e 	bne	r2,r3,81100de4 <__reset+0xfb0e0de4>
									case 0x70: printf("7"); break;
									case 0x80: printf("8"); break;
									case 0x90: printf("9"); break;
									case 0xA0: printf("10"); break;
									case 0xB0: printf("11"); break;
									case 0xC0: printf("12"); break;
81103b38:	01204474 	movhi	r4,33041
81103b3c:	211e5c04 	addi	r4,r4,31088
81103b40:	1106dfc0 	call	81106dfc <printf>
81103b44:	0034a706 	br	81100de4 <__reset+0xfb0e0de4>
									case 0xD0: printf("13"); break;
81103b48:	01204474 	movhi	r4,33041
81103b4c:	211e5d04 	addi	r4,r4,31092
81103b50:	1106dfc0 	call	81106dfc <printf>
81103b54:	0034a306 	br	81100de4 <__reset+0xfb0e0de4>

			} else if (iByteCounter == 25) {

				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81103b58:	00c02404 	movi	r3,144
81103b5c:	10c00f26 	beq	r2,r3,81103b9c <bDdr2EepromDump+0x3798>
81103b60:	00c02804 	movi	r3,160
81103b64:	10c00926 	beq	r2,r3,81103b8c <bDdr2EepromDump+0x3788>
81103b68:	00c02004 	movi	r3,128
81103b6c:	10f49d1e 	bne	r2,r3,81100de4 <__reset+0xfb0e0de4>
									case 0x30: printf("3"); break;
									case 0x40: printf("4"); break;
									case 0x50: printf("5"); break;
									case 0x60: printf("6"); break;
									case 0x70: printf("7"); break;
									case 0x80: printf("8"); break;
81103b70:	01000e04 	movi	r4,56
81103b74:	1106e400 	call	81106e40 <putchar>
81103b78:	00349a06 	br	81100de4 <__reset+0xfb0e0de4>
									case 0x90: printf("9"); break;
									case 0xA0: printf("10"); break;
									case 0xB0: printf("11"); break;
81103b7c:	01204474 	movhi	r4,33041
81103b80:	211e5b04 	addi	r4,r4,31084
81103b84:	1106dfc0 	call	81106dfc <printf>
81103b88:	00349606 	br	81100de4 <__reset+0xfb0e0de4>
									case 0x50: printf("5"); break;
									case 0x60: printf("6"); break;
									case 0x70: printf("7"); break;
									case 0x80: printf("8"); break;
									case 0x90: printf("9"); break;
									case 0xA0: printf("10"); break;
81103b8c:	01204474 	movhi	r4,33041
81103b90:	211e5a04 	addi	r4,r4,31080
81103b94:	1106dfc0 	call	81106dfc <printf>
81103b98:	00349206 	br	81100de4 <__reset+0xfb0e0de4>
									case 0x40: printf("4"); break;
									case 0x50: printf("5"); break;
									case 0x60: printf("6"); break;
									case 0x70: printf("7"); break;
									case 0x80: printf("8"); break;
									case 0x90: printf("9"); break;
81103b9c:	01000e44 	movi	r4,57
81103ba0:	1106e400 	call	81106e40 <putchar>
81103ba4:	00348f06 	br	81100de4 <__reset+0xfb0e0de4>
					case 0x80: printf("Normal (15.625 us)"); break;
					case 0x81: printf("Reduced (.25x)...3.9 us"); break;
					case 0x82: printf("Reduced (.5x)...7.8 us"); break;
					case 0x83: printf("Extended (2x)...31.3 us"); break;
					case 0x84: printf("Extended (4x)...62.5 us"); break;
					case 0x85: printf("Extended (8x)...125 us"); break;
81103ba8:	01204474 	movhi	r4,33041
81103bac:	211edb04 	addi	r4,r4,31596
81103bb0:	1106dfc0 	call	81106dfc <printf>
81103bb4:	0032f906 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter]) {
					case 0x80: printf("Normal (15.625 us)"); break;
					case 0x81: printf("Reduced (.25x)...3.9 us"); break;
					case 0x82: printf("Reduced (.5x)...7.8 us"); break;
					case 0x83: printf("Extended (2x)...31.3 us"); break;
					case 0x84: printf("Extended (4x)...62.5 us"); break;
81103bb8:	01204474 	movhi	r4,33041
81103bbc:	211ed504 	addi	r4,r4,31572
81103bc0:	1106dfc0 	call	81106dfc <printf>
81103bc4:	0032f506 	br	8110079c <__reset+0xfb0e079c>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x80: printf("Normal (15.625 us)"); break;
					case 0x81: printf("Reduced (.25x)...3.9 us"); break;
					case 0x82: printf("Reduced (.5x)...7.8 us"); break;
					case 0x83: printf("Extended (2x)...31.3 us"); break;
81103bc8:	01204474 	movhi	r4,33041
81103bcc:	211ecf04 	addi	r4,r4,31548
81103bd0:	1106dfc0 	call	81106dfc <printf>
81103bd4:	0032f106 	br	8110079c <__reset+0xfb0e079c>
				printf("Byte 12: Refresh Rate [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter]) {
					case 0x80: printf("Normal (15.625 us)"); break;
					case 0x81: printf("Reduced (.25x)...3.9 us"); break;
					case 0x82: printf("Reduced (.5x)...7.8 us"); break;
81103bd8:	01204474 	movhi	r4,33041
81103bdc:	211ec904 	addi	r4,r4,31524
81103be0:	1106dfc0 	call	81106dfc <printf>
81103be4:	0032ed06 	br	8110079c <__reset+0xfb0e079c>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
81103be8:	01000cc4 	movi	r4,51
81103bec:	1106e400 	call	81106e40 <putchar>
81103bf0:	0034c306 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
81103bf4:	01000c84 	movi	r4,50
81103bf8:	1106e400 	call	81106e40 <putchar>
81103bfc:	0034c006 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
81103c00:	01000c44 	movi	r4,49
81103c04:	1106e400 	call	81106e40 <putchar>
81103c08:	0034bd06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
81103c0c:	01000c04 	movi	r4,48
81103c10:	1106e400 	call	81106e40 <putchar>
81103c14:	0034ba06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
81103c18:	01204474 	movhi	r4,33041
81103c1c:	211e8504 	addi	r4,r4,31252
81103c20:	1106dfc0 	call	81106dfc <printf>
81103c24:	0034b606 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
81103c28:	01204474 	movhi	r4,33041
81103c2c:	211d7004 	addi	r4,r4,30144
81103c30:	1106dfc0 	call	81106dfc <printf>
81103c34:	0034b206 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("RFU"); break;
					default: printf("Undefined"); break;
81103c38:	01204474 	movhi	r4,33041
81103c3c:	211d7004 	addi	r4,r4,30144
81103c40:	1106dfc0 	call	81106dfc <printf>
81103c44:	00343c06 	br	81100d38 <__reset+0xfb0e0d38>
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
81103c48:	01204474 	movhi	r4,33041
81103c4c:	211e8004 	addi	r4,r4,31232
81103c50:	1106dfc0 	call	81106dfc <printf>
81103c54:	00343806 	br	81100d38 <__reset+0xfb0e0d38>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
81103c58:	01204474 	movhi	r4,33041
81103c5c:	211e7f04 	addi	r4,r4,31228
81103c60:	1106dfc0 	call	81106dfc <printf>
81103c64:	00343406 	br	81100d38 <__reset+0xfb0e0d38>
									case 0x07: printf("70"); break;
									case 0x08: printf("80"); break;
									case 0x09: printf("90"); break;
									case 0x0A: printf("25"); break;
									case 0x0B: printf("33"); break;
									case 0x0C: printf("66"); break;
81103c68:	01204474 	movhi	r4,33041
81103c6c:	211e6b04 	addi	r4,r4,31148
81103c70:	1106dfc0 	call	81106dfc <printf>
81103c74:	0034a206 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x06: printf("60"); break;
									case 0x07: printf("70"); break;
									case 0x08: printf("80"); break;
									case 0x09: printf("90"); break;
									case 0x0A: printf("25"); break;
									case 0x0B: printf("33"); break;
81103c78:	01204474 	movhi	r4,33041
81103c7c:	211e6a04 	addi	r4,r4,31144
81103c80:	1106dfc0 	call	81106dfc <printf>
81103c84:	00349e06 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x05: printf("50"); break;
									case 0x06: printf("60"); break;
									case 0x07: printf("70"); break;
									case 0x08: printf("80"); break;
									case 0x09: printf("90"); break;
									case 0x0A: printf("25"); break;
81103c88:	01204474 	movhi	r4,33041
81103c8c:	211e6904 	addi	r4,r4,31140
81103c90:	1106dfc0 	call	81106dfc <printf>
81103c94:	00349a06 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x04: printf("40"); break;
									case 0x05: printf("50"); break;
									case 0x06: printf("60"); break;
									case 0x07: printf("70"); break;
									case 0x08: printf("80"); break;
									case 0x09: printf("90"); break;
81103c98:	01204474 	movhi	r4,33041
81103c9c:	211e6804 	addi	r4,r4,31136
81103ca0:	1106dfc0 	call	81106dfc <printf>
81103ca4:	00349606 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x03: printf("30"); break;
									case 0x04: printf("40"); break;
									case 0x05: printf("50"); break;
									case 0x06: printf("60"); break;
									case 0x07: printf("70"); break;
									case 0x08: printf("80"); break;
81103ca8:	01204474 	movhi	r4,33041
81103cac:	211e6704 	addi	r4,r4,31132
81103cb0:	1106dfc0 	call	81106dfc <printf>
81103cb4:	00349206 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x02: printf("20"); break;
									case 0x03: printf("30"); break;
									case 0x04: printf("40"); break;
									case 0x05: printf("50"); break;
									case 0x06: printf("60"); break;
									case 0x07: printf("70"); break;
81103cb8:	01204474 	movhi	r4,33041
81103cbc:	211e6604 	addi	r4,r4,31128
81103cc0:	1106dfc0 	call	81106dfc <printf>
81103cc4:	00348e06 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x01: printf("10"); break;
									case 0x02: printf("20"); break;
									case 0x03: printf("30"); break;
									case 0x04: printf("40"); break;
									case 0x05: printf("50"); break;
									case 0x06: printf("60"); break;
81103cc8:	01204474 	movhi	r4,33041
81103ccc:	211e6504 	addi	r4,r4,31124
81103cd0:	1106dfc0 	call	81106dfc <printf>
81103cd4:	00348a06 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x00: printf("00"); break;
									case 0x01: printf("10"); break;
									case 0x02: printf("20"); break;
									case 0x03: printf("30"); break;
									case 0x04: printf("40"); break;
									case 0x05: printf("50"); break;
81103cd8:	01204474 	movhi	r4,33041
81103cdc:	211e6404 	addi	r4,r4,31120
81103ce0:	1106dfc0 	call	81106dfc <printf>
81103ce4:	00348606 	br	81100f00 <__reset+0xfb0e0f00>
								switch (ucEepromData[iByteCounter] & 0x0F) {
									case 0x00: printf("00"); break;
									case 0x01: printf("10"); break;
									case 0x02: printf("20"); break;
									case 0x03: printf("30"); break;
									case 0x04: printf("40"); break;
81103ce8:	01204474 	movhi	r4,33041
81103cec:	211e6304 	addi	r4,r4,31116
81103cf0:	1106dfc0 	call	81106dfc <printf>
81103cf4:	00348206 	br	81100f00 <__reset+0xfb0e0f00>
								printf(".");
								switch (ucEepromData[iByteCounter] & 0x0F) {
									case 0x00: printf("00"); break;
									case 0x01: printf("10"); break;
									case 0x02: printf("20"); break;
									case 0x03: printf("30"); break;
81103cf8:	01204474 	movhi	r4,33041
81103cfc:	211e6204 	addi	r4,r4,31112
81103d00:	1106dfc0 	call	81106dfc <printf>
81103d04:	00347e06 	br	81100f00 <__reset+0xfb0e0f00>
								}
								printf(".");
								switch (ucEepromData[iByteCounter] & 0x0F) {
									case 0x00: printf("00"); break;
									case 0x01: printf("10"); break;
									case 0x02: printf("20"); break;
81103d08:	01204474 	movhi	r4,33041
81103d0c:	211e6104 	addi	r4,r4,31108
81103d10:	1106dfc0 	call	81106dfc <printf>
81103d14:	00347a06 	br	81100f00 <__reset+0xfb0e0f00>
									case 0xF0: printf("15"); break;
								}
								printf(".");
								switch (ucEepromData[iByteCounter] & 0x0F) {
									case 0x00: printf("00"); break;
									case 0x01: printf("10"); break;
81103d18:	01204474 	movhi	r4,33041
81103d1c:	211e5a04 	addi	r4,r4,31080
81103d20:	1106dfc0 	call	81106dfc <printf>
81103d24:	00347606 	br	81100f00 <__reset+0xfb0e0f00>
									case 0xE0: printf("14"); break;
									case 0xF0: printf("15"); break;
								}
								printf(".");
								switch (ucEepromData[iByteCounter] & 0x0F) {
									case 0x00: printf("00"); break;
81103d28:	01204474 	movhi	r4,33041
81103d2c:	211e6004 	addi	r4,r4,31104
81103d30:	1106dfc0 	call	81106dfc <printf>
81103d34:	00347206 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x08: printf("80"); break;
									case 0x09: printf("90"); break;
									case 0x0A: printf("25"); break;
									case 0x0B: printf("33"); break;
									case 0x0C: printf("66"); break;
									case 0x0D: printf("75"); break;
81103d38:	01204474 	movhi	r4,33041
81103d3c:	211e6c04 	addi	r4,r4,31152
81103d40:	1106dfc0 	call	81106dfc <printf>
81103d44:	00346e06 	br	81100f00 <__reset+0xfb0e0f00>
									default: printf("Undefined"); break;
81103d48:	01204474 	movhi	r4,33041
81103d4c:	211d7004 	addi	r4,r4,30144
81103d50:	1106dfc0 	call	81106dfc <printf>
81103d54:	00346a06 	br	81100f00 <__reset+0xfb0e0f00>

			} else if (iByteCounter == 25) {

				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81103d58:	00c00c04 	movi	r3,48
81103d5c:	10c01e26 	beq	r2,r3,81103dd8 <bDdr2EepromDump+0x39d4>
81103d60:	18801436 	bltu	r3,r2,81103db4 <bDdr2EepromDump+0x39b0>
81103d64:	00c00404 	movi	r3,16
81103d68:	10c00e26 	beq	r2,r3,81103da4 <bDdr2EepromDump+0x39a0>
81103d6c:	00c00804 	movi	r3,32
81103d70:	10c00826 	beq	r2,r3,81103d94 <bDdr2EepromDump+0x3990>
81103d74:	10341b1e 	bne	r2,zero,81100de4 <__reset+0xfb0e0de4>
									case 0x00: printf("Undefined"); break;
81103d78:	01204474 	movhi	r4,33041
81103d7c:	211d7004 	addi	r4,r4,30144
81103d80:	1106dfc0 	call	81106dfc <printf>
81103d84:	00341706 	br	81100de4 <__reset+0xfb0e0de4>
									case 0x20: printf("2/17"); break;
									case 0x30: printf("3"); break;
									case 0x40: printf("4"); break;
									case 0x50: printf("5"); break;
									case 0x60: printf("6"); break;
									case 0x70: printf("7"); break;
81103d88:	01000dc4 	movi	r4,55
81103d8c:	1106e400 	call	81106e40 <putchar>
81103d90:	00341406 	br	81100de4 <__reset+0xfb0e0de4>
				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
									case 0x00: printf("Undefined"); break;
									case 0x10: printf("1/16"); break;
									case 0x20: printf("2/17"); break;
81103d94:	012044b4 	movhi	r4,33042
81103d98:	21207f04 	addi	r4,r4,-32260
81103d9c:	1106dfc0 	call	81106dfc <printf>
81103da0:	00341006 	br	81100de4 <__reset+0xfb0e0de4>

				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
									case 0x00: printf("Undefined"); break;
									case 0x10: printf("1/16"); break;
81103da4:	012044b4 	movhi	r4,33042
81103da8:	21207d04 	addi	r4,r4,-32268
81103dac:	1106dfc0 	call	81106dfc <printf>
81103db0:	00340c06 	br	81100de4 <__reset+0xfb0e0de4>

			} else if (iByteCounter == 25) {

				printf("Byte 25: Minimum Clock Cycle Time at CL X-2 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81103db4:	00c01404 	movi	r3,80
81103db8:	10c00d26 	beq	r2,r3,81103df0 <bDdr2EepromDump+0x39ec>
81103dbc:	00c01804 	movi	r3,96
81103dc0:	10c00826 	beq	r2,r3,81103de4 <bDdr2EepromDump+0x39e0>
81103dc4:	00c01004 	movi	r3,64
81103dc8:	10f4061e 	bne	r2,r3,81100de4 <__reset+0xfb0e0de4>
									case 0x00: printf("Undefined"); break;
									case 0x10: printf("1/16"); break;
									case 0x20: printf("2/17"); break;
									case 0x30: printf("3"); break;
									case 0x40: printf("4"); break;
81103dcc:	01000d04 	movi	r4,52
81103dd0:	1106e400 	call	81106e40 <putchar>
81103dd4:	00340306 	br	81100de4 <__reset+0xfb0e0de4>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
									case 0x00: printf("Undefined"); break;
									case 0x10: printf("1/16"); break;
									case 0x20: printf("2/17"); break;
									case 0x30: printf("3"); break;
81103dd8:	01000cc4 	movi	r4,51
81103ddc:	1106e400 	call	81106e40 <putchar>
81103de0:	00340006 	br	81100de4 <__reset+0xfb0e0de4>
									case 0x40: printf("4"); break;
									case 0x50: printf("5"); break;
									case 0x60: printf("6"); break;
81103de4:	01000d84 	movi	r4,54
81103de8:	1106e400 	call	81106e40 <putchar>
81103dec:	0033fd06 	br	81100de4 <__reset+0xfb0e0de4>
									case 0x00: printf("Undefined"); break;
									case 0x10: printf("1/16"); break;
									case 0x20: printf("2/17"); break;
									case 0x30: printf("3"); break;
									case 0x40: printf("4"); break;
									case 0x50: printf("5"); break;
81103df0:	01000d44 	movi	r4,53
81103df4:	1106e400 	call	81106e40 <putchar>
81103df8:	0033fa06 	br	81100de4 <__reset+0xfb0e0de4>
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
81103dfc:	01000e44 	movi	r4,57
81103e00:	1106e400 	call	81106e40 <putchar>
81103e04:	00343e06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
81103e08:	01000e04 	movi	r4,56
81103e0c:	1106e400 	call	81106e40 <putchar>
81103e10:	00343b06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
81103e14:	01000dc4 	movi	r4,55
81103e18:	1106e400 	call	81106e40 <putchar>
81103e1c:	00343806 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
81103e20:	01000d84 	movi	r4,54
81103e24:	1106e400 	call	81106e40 <putchar>
81103e28:	00343506 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
81103e2c:	01000d44 	movi	r4,53
81103e30:	1106e400 	call	81106e40 <putchar>
81103e34:	00343206 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
81103e38:	01000d04 	movi	r4,52
81103e3c:	1106e400 	call	81106e40 <putchar>
81103e40:	00342f06 	br	81100f00 <__reset+0xfb0e0f00>
									case 0x90: printf("9"); break;
									case 0xA0: printf("10"); break;
									case 0xB0: printf("11"); break;
									case 0xC0: printf("12"); break;
									case 0xD0: printf("13"); break;
									case 0xE0: printf("14"); break;
81103e44:	01204474 	movhi	r4,33041
81103e48:	211e5e04 	addi	r4,r4,31096
81103e4c:	1106dfc0 	call	81106dfc <printf>
81103e50:	0033e406 	br	81100de4 <__reset+0xfb0e0de4>
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
81103e54:	01000e44 	movi	r4,57
81103e58:	1106e400 	call	81106e40 <putchar>
81103e5c:	00342806 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
81103e60:	01000e04 	movi	r4,56
81103e64:	1106e400 	call	81106e40 <putchar>
81103e68:	00342506 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
81103e6c:	01000dc4 	movi	r4,55
81103e70:	1106e400 	call	81106e40 <putchar>
81103e74:	00342206 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
81103e78:	01000e04 	movi	r4,56
81103e7c:	1106e400 	call	81106e40 <putchar>
81103e80:	00341f06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
81103e84:	01000dc4 	movi	r4,55
81103e88:	1106e400 	call	81106e40 <putchar>
81103e8c:	00341c06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
81103e90:	01204474 	movhi	r4,33041
81103e94:	211e8304 	addi	r4,r4,31244
81103e98:	1106dfc0 	call	81106dfc <printf>
81103e9c:	00343306 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
81103ea0:	01204474 	movhi	r4,33041
81103ea4:	211e8204 	addi	r4,r4,31240
81103ea8:	1106dfc0 	call	81106dfc <printf>
81103eac:	00342f06 	br	81100f6c <__reset+0xfb0e0f6c>
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
81103eb0:	01000d84 	movi	r4,54
81103eb4:	1106e400 	call	81106e40 <putchar>
81103eb8:	00341106 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
					case 0x05: printf("5"); break;
81103ebc:	01000d44 	movi	r4,53
81103ec0:	1106e400 	call	81106e40 <putchar>
81103ec4:	00340e06 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
					case 0x04: printf("4"); break;
81103ec8:	01000d04 	movi	r4,52
81103ecc:	1106e400 	call	81106e40 <putchar>
81103ed0:	00340b06 	br	81100f00 <__reset+0xfb0e0f00>
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
					case 0x03: printf("3"); break;
81103ed4:	01000cc4 	movi	r4,51
81103ed8:	1106e400 	call	81106e40 <putchar>
81103edc:	00340806 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
					case 0x02: printf("2"); break;
81103ee0:	01000c84 	movi	r4,50
81103ee4:	1106e400 	call	81106e40 <putchar>
81103ee8:	00340506 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xD0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
					case 0x01: printf("1"); break;
81103eec:	01000c44 	movi	r4,49
81103ef0:	1106e400 	call	81106e40 <putchar>
81103ef4:	00340206 	br	81100f00 <__reset+0xfb0e0f00>
					case 0xC0: printf("1.2"); break;
					case 0xD0: printf("RFU"); break;
					default: printf("Undefined"); break;
				}
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0"); break;
81103ef8:	01000c04 	movi	r4,48
81103efc:	1106e400 	call	81106e40 <putchar>
81103f00:	0033ff06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x05: printf("5"); break;
					case 0x06: printf("6"); break;
					case 0x07: printf("7"); break;
					case 0x08: printf("8"); break;
					case 0x09: printf("9"); break;
					case 0x0A: printf(".RFU"); break;
81103f04:	01204474 	movhi	r4,33041
81103f08:	211e8504 	addi	r4,r4,31252
81103f0c:	1106dfc0 	call	81106dfc <printf>
81103f10:	0033fb06 	br	81100f00 <__reset+0xfb0e0f00>
					default: printf("Undefined"); break;
81103f14:	01204474 	movhi	r4,33041
81103f18:	211d7004 	addi	r4,r4,30144
81103f1c:	1106dfc0 	call	81106dfc <printf>
81103f20:	0033f706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
					case 0xB0: printf("1.1"); break;
81103f24:	012044b4 	movhi	r4,33042
81103f28:	21213504 	addi	r4,r4,-31532
81103f2c:	1106dfc0 	call	81106dfc <printf>
81103f30:	00343806 	br	81101014 <__reset+0xfb0e1014>
					case 0xC0: printf("1.2"); break;
					case 0xD0: printf("RFU"); break;
81103f34:	01204474 	movhi	r4,33041
81103f38:	211e8404 	addi	r4,r4,31248
81103f3c:	1106dfc0 	call	81106dfc <printf>
81103f40:	00343406 	br	81101014 <__reset+0xfb0e1014>
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
					case 0xA0: printf("1.0"); break;
					case 0xB0: printf("1.1"); break;
					case 0xC0: printf("1.2"); break;
81103f44:	012044b4 	movhi	r4,33042
81103f48:	21213604 	addi	r4,r4,-31528
81103f4c:	1106dfc0 	call	81106dfc <printf>
81103f50:	00343006 	br	81101014 <__reset+0xfb0e1014>
					printf("Undefined");
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
81103f54:	01204474 	movhi	r4,33041
81103f58:	211e6904 	addi	r4,r4,31140
81103f5c:	1106dfc0 	call	81106dfc <printf>
81103f60:	0033e706 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x02: printf("50"); break;
					case 0x03: printf("75"); break;
81103f64:	01204474 	movhi	r4,33041
81103f68:	211e6c04 	addi	r4,r4,31152
81103f6c:	1106dfc0 	call	81106dfc <printf>
81103f70:	0033e306 	br	81100f00 <__reset+0xfb0e0f00>
				}
				printf(".");
				switch (0x03 & ucEepromData[iByteCounter]) {
					case 0x00: printf("00"); break;
					case 0x01: printf("25"); break;
					case 0x02: printf("50"); break;
81103f74:	01204474 	movhi	r4,33041
81103f78:	211e6404 	addi	r4,r4,31120
81103f7c:	1106dfc0 	call	81106dfc <printf>
81103f80:	0033df06 	br	81100f00 <__reset+0xfb0e0f00>
				printf("Byte 37: Internal write to read command delay (tWTR) [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				if (0xFC & ucEepromData[iByteCounter]) {
					printf("%02u", (0xFC & ucEepromData[iByteCounter]) >> 2);
				} else {
					printf("Undefined");
81103f84:	01204474 	movhi	r4,33041
81103f88:	211d7004 	addi	r4,r4,30144
81103f8c:	1106dfc0 	call	81106dfc <printf>
81103f90:	00348906 	br	811011b8 <__reset+0xfb0e11b8>
					break;
				case 0x05:
					printf("50");
					break;
				case 0x06:
					printf("60");
81103f94:	01204474 	movhi	r4,33041
81103f98:	211e6504 	addi	r4,r4,31124
81103f9c:	1106dfc0 	call	81106dfc <printf>
					break;
81103fa0:	0033d706 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x04:
					printf("40");
					break;
				case 0x05:
					printf("50");
81103fa4:	01204474 	movhi	r4,33041
81103fa8:	211e6404 	addi	r4,r4,31120
81103fac:	1106dfc0 	call	81106dfc <printf>
					break;
81103fb0:	0033d306 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x03:
					printf("30");
					break;
				case 0x04:
					printf("40");
81103fb4:	01204474 	movhi	r4,33041
81103fb8:	211e6304 	addi	r4,r4,31116
81103fbc:	1106dfc0 	call	81106dfc <printf>
					break;
81103fc0:	0033cf06 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x02:
					printf("20");
					break;
				case 0x03:
					printf("30");
81103fc4:	01204474 	movhi	r4,33041
81103fc8:	211e6204 	addi	r4,r4,31112
81103fcc:	1106dfc0 	call	81106dfc <printf>
					break;
81103fd0:	0033cb06 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x01:
					printf("10");
					break;
				case 0x02:
					printf("20");
81103fd4:	01204474 	movhi	r4,33041
81103fd8:	211e6104 	addi	r4,r4,31108
81103fdc:	1106dfc0 	call	81106dfc <printf>
					break;
81103fe0:	0033c706 	br	81100f00 <__reset+0xfb0e0f00>
				switch (ucEepromData[iByteCounter] & 0x0F) {
				case 0x00:
					printf("00");
					break;
				case 0x01:
					printf("10");
81103fe4:	01204474 	movhi	r4,33041
81103fe8:	211e5a04 	addi	r4,r4,31080
81103fec:	1106dfc0 	call	81106dfc <printf>
					break;
81103ff0:	0033c306 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				}
				printf(".");
				switch (ucEepromData[iByteCounter] & 0x0F) {
				case 0x00:
					printf("00");
81103ff4:	01204474 	movhi	r4,33041
81103ff8:	211e6004 	addi	r4,r4,31104
81103ffc:	1106dfc0 	call	81106dfc <printf>
					break;
81104000:	0033bf06 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x0C:
					printf("66");
					break;
				case 0x0D:
					printf("75");
81104004:	01204474 	movhi	r4,33041
81104008:	211e6c04 	addi	r4,r4,31152
8110400c:	1106dfc0 	call	81106dfc <printf>
					break;
81104010:	0033bb06 	br	81100f00 <__reset+0xfb0e0f00>
				default:
					printf("Undefined");
81104014:	01204474 	movhi	r4,33041
81104018:	211d7004 	addi	r4,r4,30144
8110401c:	1106dfc0 	call	81106dfc <printf>
					break;
81104020:	0033b706 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x70:
					printf("08");
					break;
				case 0x80:
					printf("09");
81104024:	01204474 	movhi	r4,33041
81104028:	211e5904 	addi	r4,r4,31076
8110402c:	1106dfc0 	call	81106dfc <printf>
					break;
81104030:	00328e06 	br	81100a6c <__reset+0xfb0e0a6c>
				case 0x90:
					printf("10");
					break;
				case 0xA0:
					printf("11");
81104034:	01204474 	movhi	r4,33041
81104038:	211e5b04 	addi	r4,r4,31084
8110403c:	1106dfc0 	call	81106dfc <printf>
					break;
81104040:	00328a06 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0x80:
					printf("09");
					break;
				case 0x90:
					printf("10");
81104044:	01204474 	movhi	r4,33041
81104048:	211e5a04 	addi	r4,r4,31080
8110404c:	1106dfc0 	call	81106dfc <printf>
					break;
81104050:	00328606 	br	81100a6c <__reset+0xfb0e0a6c>
			} else if (iByteCounter == 9) {

				printf("Byte 9: SDRAM Cycle Time [0x%02Xh] : ",
						ucEepromData[iByteCounter]);

				switch (ucEepromData[iByteCounter] & 0xF0) {
81104054:	00c03404 	movi	r3,208
81104058:	10c01026 	beq	r2,r3,8110409c <bDdr2EepromDump+0x3c98>
8110405c:	00c03804 	movi	r3,224
81104060:	10c00a26 	beq	r2,r3,8110408c <bDdr2EepromDump+0x3c88>
81104064:	00c03004 	movi	r3,192
81104068:	10f27d1e 	bne	r2,r3,81100a60 <__reset+0xfb0e0a60>
					break;
				case 0xB0:
					printf("12");
					break;
				case 0xC0:
					printf("13");
8110406c:	01204474 	movhi	r4,33041
81104070:	211e5d04 	addi	r4,r4,31092
81104074:	1106dfc0 	call	81106dfc <printf>
					break;
81104078:	00327c06 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0xA0:
					printf("11");
					break;
				case 0xB0:
					printf("12");
8110407c:	01204474 	movhi	r4,33041
81104080:	211e5c04 	addi	r4,r4,31088
81104084:	1106dfc0 	call	81106dfc <printf>
					break;
81104088:	00327806 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0xD0:
					printf("14");
					break;
				case 0xE0:
					printf("15");
8110408c:	01204474 	movhi	r4,33041
81104090:	211e5f04 	addi	r4,r4,31100
81104094:	1106dfc0 	call	81106dfc <printf>
					break;
81104098:	00327406 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0xC0:
					printf("13");
					break;
				case 0xD0:
					printf("14");
8110409c:	01204474 	movhi	r4,33041
811040a0:	211e5e04 	addi	r4,r4,31096
811040a4:	1106dfc0 	call	81106dfc <printf>
					break;
811040a8:	00327006 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0x60:
					printf("07");
					break;
				case 0x70:
					printf("08");
811040ac:	01204474 	movhi	r4,33041
811040b0:	211e5804 	addi	r4,r4,31072
811040b4:	1106dfc0 	call	81106dfc <printf>
					break;
811040b8:	00326c06 	br	81100a6c <__reset+0xfb0e0a6c>
					break;
				case 0x20:
					printf("0.2");
					break;
				case 0x30:
					printf("0.3");
811040bc:	01204474 	movhi	r4,33041
811040c0:	211e7d04 	addi	r4,r4,31220
811040c4:	1106dfc0 	call	81106dfc <printf>
					break;
811040c8:	00329506 	br	81100b20 <__reset+0xfb0e0b20>
					break;
				case 0x06:
					printf("DDR SGRAM");
					break;
				case 0x07:
					printf("DDR SDRAM");
811040cc:	01204474 	movhi	r4,33041
811040d0:	211da204 	addi	r4,r4,30344
811040d4:	1106dfc0 	call	81106dfc <printf>
					break;
811040d8:	0031b006 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x05:
					printf("ROM");
					break;
				case 0x06:
					printf("DDR SGRAM");
811040dc:	01204474 	movhi	r4,33041
811040e0:	211d9f04 	addi	r4,r4,30332
811040e4:	1106dfc0 	call	81106dfc <printf>
					break;
811040e8:	0031ac06 	br	8110079c <__reset+0xfb0e079c>
					break;
				case 0x0B:
					printf("33");
					break;
				case 0x0C:
					printf("66");
811040ec:	01204474 	movhi	r4,33041
811040f0:	211e6b04 	addi	r4,r4,31148
811040f4:	1106dfc0 	call	81106dfc <printf>
					break;
811040f8:	00338106 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x0A:
					printf("25");
					break;
				case 0x0B:
					printf("33");
811040fc:	01204474 	movhi	r4,33041
81104100:	211e6a04 	addi	r4,r4,31144
81104104:	1106dfc0 	call	81106dfc <printf>
					break;
81104108:	00337d06 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x09:
					printf("90");
					break;
				case 0x0A:
					printf("25");
8110410c:	01204474 	movhi	r4,33041
81104110:	211e6904 	addi	r4,r4,31140
81104114:	1106dfc0 	call	81106dfc <printf>
					break;
81104118:	00337906 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x08:
					printf("80");
					break;
				case 0x09:
					printf("90");
8110411c:	01204474 	movhi	r4,33041
81104120:	211e6804 	addi	r4,r4,31136
81104124:	1106dfc0 	call	81106dfc <printf>
					break;
81104128:	00337506 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x07:
					printf("70");
					break;
				case 0x08:
					printf("80");
8110412c:	01204474 	movhi	r4,33041
81104130:	211e6704 	addi	r4,r4,31132
81104134:	1106dfc0 	call	81106dfc <printf>
					break;
81104138:	00337106 	br	81100f00 <__reset+0xfb0e0f00>
					break;
				case 0x06:
					printf("60");
					break;
				case 0x07:
					printf("70");
8110413c:	01204474 	movhi	r4,33041
81104140:	211e6604 	addi	r4,r4,31128
81104144:	1106dfc0 	call	81106dfc <printf>
					break;
81104148:	00336d06 	br	81100f00 <__reset+0xfb0e0f00>
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
					case 0x90: printf("0.9"); break;
8110414c:	01204474 	movhi	r4,33041
81104150:	211e8304 	addi	r4,r4,31244
81104154:	1106dfc0 	call	81106dfc <printf>
81104158:	0033ae06 	br	81101014 <__reset+0xfb0e1014>
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
					case 0x60: printf("0.6"); break;
					case 0x70: printf("0.7"); break;
					case 0x80: printf("0.8"); break;
8110415c:	01204474 	movhi	r4,33041
81104160:	211e8204 	addi	r4,r4,31240
81104164:	1106dfc0 	call	81106dfc <printf>
81104168:	0033aa06 	br	81101014 <__reset+0xfb0e1014>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("0.1"); break;
					case 0x20: printf("0.2"); break;
					case 0x30: printf("0.3"); break;
					case 0x40: printf("0.4"); break;
					case 0x50: printf("0.5"); break;
8110416c:	01204474 	movhi	r4,33041
81104170:	211e7f04 	addi	r4,r4,31228
81104174:	1106dfc0 	call	81106dfc <printf>
81104178:	00359506 	br	811017d0 <__reset+0xfb0e17d0>
						ucEepromData[iByteCounter]);
				printf("\n  -- CASn Latency = 7 : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 6 : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 5 : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 4 : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 3 : "); if (0x08 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
8110417c:	01204474 	movhi	r4,33041
81104180:	211ea204 	addi	r4,r4,31368
81104184:	1106dfc0 	call	81106dfc <printf>
81104188:	00368e06 	br	81101bc4 <__reset+0xfb0e1bc4>
				printf("Byte 18: SDRAM Device Attributes  CASn Latency [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- CASn Latency = 7 : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 6 : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 5 : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 4 : "); if (0x10 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
8110418c:	01204474 	movhi	r4,33041
81104190:	211ea204 	addi	r4,r4,31368
81104194:	1106dfc0 	call	81106dfc <printf>
81104198:	00368106 	br	81101ba0 <__reset+0xfb0e1ba0>

				printf("Byte 18: SDRAM Device Attributes  CASn Latency [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- CASn Latency = 7 : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 6 : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 5 : "); if (0x20 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
8110419c:	01204474 	movhi	r4,33041
811041a0:	211ea204 	addi	r4,r4,31368
811041a4:	1106dfc0 	call	81106dfc <printf>
811041a8:	00367406 	br	81101b7c <__reset+0xfb0e1b7c>
			} else if (iByteCounter == 18) {

				printf("Byte 18: SDRAM Device Attributes  CASn Latency [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- CASn Latency = 7 : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
				printf("\n  -- CASn Latency = 6 : "); if (0x40 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
811041ac:	01204474 	movhi	r4,33041
811041b0:	211ea204 	addi	r4,r4,31368
811041b4:	1106dfc0 	call	81106dfc <printf>
811041b8:	00366706 	br	81101b58 <__reset+0xfb0e1b58>

			} else if (iByteCounter == 18) {

				printf("Byte 18: SDRAM Device Attributes  CASn Latency [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- CASn Latency = 7 : "); if (0x80 & ucEepromData[iByteCounter]) { printf("Supported on this assembly"); } else { printf("Not supported on this assembly"); }
811041bc:	01204474 	movhi	r4,33041
811041c0:	211e9b04 	addi	r4,r4,31340
811041c4:	1106dfc0 	call	81106dfc <printf>
811041c8:	00365a06 	br	81101b34 <__reset+0xfb0e1b34>
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
					case 0xD0: printf("13"); break;
					case 0xE0: printf("14"); break;
811041cc:	01204474 	movhi	r4,33041
811041d0:	211e5e04 	addi	r4,r4,31096
811041d4:	1106dfc0 	call	81106dfc <printf>
811041d8:	0036ca06 	br	81101d04 <__reset+0xfb0e1d04>

			} else if (iByteCounter == 23) {

				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811041dc:	00c03004 	movi	r3,192
811041e0:	10f6c81e 	bne	r2,r3,81101d04 <__reset+0xfb0e1d04>
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
811041e4:	01204474 	movhi	r4,33041
811041e8:	211e5c04 	addi	r4,r4,31088
811041ec:	1106dfc0 	call	81106dfc <printf>
811041f0:	0036c406 	br	81101d04 <__reset+0xfb0e1d04>
							case 0x06: printf("3.80 < x <= 7.10"); break;
							default: printf("Reserved"); break;
						}
						break;
					case 0x03:
						switch (ucEepromData[iByteCounter+1]) {
811041f4:	d8800603 	ldbu	r2,24(sp)
811041f8:	00c00184 	movi	r3,6
811041fc:	10c05b26 	beq	r2,r3,8110436c <bDdr2EepromDump+0x3f68>
81104200:	1880502e 	bgeu	r3,r2,81104344 <bDdr2EepromDump+0x3f40>
81104204:	00c00204 	movi	r3,8
81104208:	10c04a26 	beq	r2,r3,81104334 <bDdr2EepromDump+0x3f30>
8110420c:	10c04536 	bltu	r2,r3,81104324 <bDdr2EepromDump+0x3f20>
81104210:	00c00404 	movi	r3,16
81104214:	10c01926 	beq	r2,r3,8110427c <bDdr2EepromDump+0x3e78>
81104218:	00c00804 	movi	r3,32
8110421c:	10c0131e 	bne	r2,r3,8110426c <bDdr2EepromDump+0x3e68>
							case 0x01: printf("6.75 < x <= 7.55"); break;
							case 0x02: printf("6.75 < x <= 7.55"); break;
							case 0x04: printf("TBD < x <= TBD"); break;
							case 0x08: printf("TBD < x <= TBD"); break;
							case 0x10: printf("6.45 < x <= 7.25"); break;
							case 0x20: printf("6.45 < x <= 7.25"); break;
81104220:	01204474 	movhi	r4,33041
81104224:	211fa204 	addi	r4,r4,32392
81104228:	1106dfc0 	call	81106dfc <printf>
8110422c:	00315b06 	br	8110079c <__reset+0xfb0e079c>
							case 0x06: printf("x <= 3.80"); break;
							default: printf("Reserved"); break;
						}
						break;
					case 0x02:
						switch (ucEepromData[iByteCounter+1]) {
81104230:	d8800603 	ldbu	r2,24(sp)
81104234:	00c00184 	movi	r3,6
81104238:	10c02e26 	beq	r2,r3,811042f4 <bDdr2EepromDump+0x3ef0>
8110423c:	1880232e 	bgeu	r3,r2,811042cc <bDdr2EepromDump+0x3ec8>
81104240:	00c00204 	movi	r3,8
81104244:	10c01d26 	beq	r2,r3,811042bc <bDdr2EepromDump+0x3eb8>
81104248:	10c01836 	bltu	r2,r3,811042ac <bDdr2EepromDump+0x3ea8>
8110424c:	00c00404 	movi	r3,16
81104250:	10c01226 	beq	r2,r3,8110429c <bDdr2EepromDump+0x3e98>
81104254:	00c00804 	movi	r3,32
81104258:	10c00c1e 	bne	r2,r3,8110428c <bDdr2EepromDump+0x3e88>
							case 0x01: printf("4.10 < x <= 6.75"); break;
							case 0x02: printf("4.10 < x <= 6.75"); break;
							case 0x04: printf("3.80 < x <= TBD"); break;
							case 0x08: printf("3.80 < x <= TBD"); break;
							case 0x10: printf("3.85 < x <= 6.45"); break;
							case 0x20: printf("3.85 < x <= 6.45"); break;
8110425c:	01204474 	movhi	r4,33041
81104260:	211f8f04 	addi	r4,r4,32316
81104264:	1106dfc0 	call	81106dfc <printf>
81104268:	00314c06 	br	8110079c <__reset+0xfb0e079c>
							case 0x08: printf("TBD < x <= TBD"); break;
							case 0x10: printf("6.45 < x <= 7.25"); break;
							case 0x20: printf("6.45 < x <= 7.25"); break;
							case 0x07: printf("7.10 < x"); break;
							case 0x06: printf("7.10 < x"); break;
							default: printf("Reserved"); break;
8110426c:	01204474 	movhi	r4,33041
81104270:	211d9004 	addi	r4,r4,30272
81104274:	1106dfc0 	call	81106dfc <printf>
81104278:	00314806 	br	8110079c <__reset+0xfb0e079c>
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("6.75 < x <= 7.55"); break;
							case 0x02: printf("6.75 < x <= 7.55"); break;
							case 0x04: printf("TBD < x <= TBD"); break;
							case 0x08: printf("TBD < x <= TBD"); break;
							case 0x10: printf("6.45 < x <= 7.25"); break;
8110427c:	01204474 	movhi	r4,33041
81104280:	211fa204 	addi	r4,r4,32392
81104284:	1106dfc0 	call	81106dfc <printf>
81104288:	00314406 	br	8110079c <__reset+0xfb0e079c>
							case 0x08: printf("3.80 < x <= TBD"); break;
							case 0x10: printf("3.85 < x <= 6.45"); break;
							case 0x20: printf("3.85 < x <= 6.45"); break;
							case 0x07: printf("3.80 < x <= 7.10"); break;
							case 0x06: printf("3.80 < x <= 7.10"); break;
							default: printf("Reserved"); break;
8110428c:	01204474 	movhi	r4,33041
81104290:	211d9004 	addi	r4,r4,30272
81104294:	1106dfc0 	call	81106dfc <printf>
81104298:	00314006 	br	8110079c <__reset+0xfb0e079c>
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("4.10 < x <= 6.75"); break;
							case 0x02: printf("4.10 < x <= 6.75"); break;
							case 0x04: printf("3.80 < x <= TBD"); break;
							case 0x08: printf("3.80 < x <= TBD"); break;
							case 0x10: printf("3.85 < x <= 6.45"); break;
8110429c:	01204474 	movhi	r4,33041
811042a0:	211f8f04 	addi	r4,r4,32316
811042a4:	1106dfc0 	call	81106dfc <printf>
811042a8:	00313c06 	br	8110079c <__reset+0xfb0e079c>
							case 0x20: printf("3.85 < x <= 6.45"); break;
							case 0x07: printf("3.80 < x <= 7.10"); break;
811042ac:	01204474 	movhi	r4,33041
811042b0:	211f9404 	addi	r4,r4,32336
811042b4:	1106dfc0 	call	81106dfc <printf>
811042b8:	00313806 	br	8110079c <__reset+0xfb0e079c>
					case 0x02:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("4.10 < x <= 6.75"); break;
							case 0x02: printf("4.10 < x <= 6.75"); break;
							case 0x04: printf("3.80 < x <= TBD"); break;
							case 0x08: printf("3.80 < x <= TBD"); break;
811042bc:	01204474 	movhi	r4,33041
811042c0:	211f8b04 	addi	r4,r4,32300
811042c4:	1106dfc0 	call	81106dfc <printf>
811042c8:	00313406 	br	8110079c <__reset+0xfb0e079c>
							case 0x06: printf("x <= 3.80"); break;
							default: printf("Reserved"); break;
						}
						break;
					case 0x02:
						switch (ucEepromData[iByteCounter+1]) {
811042cc:	00c00084 	movi	r3,2
811042d0:	10c01026 	beq	r2,r3,81104314 <bDdr2EepromDump+0x3f10>
811042d4:	00c00104 	movi	r3,4
811042d8:	10c00a26 	beq	r2,r3,81104304 <bDdr2EepromDump+0x3f00>
811042dc:	00c00044 	movi	r3,1
811042e0:	10ffea1e 	bne	r2,r3,8110428c <__reset+0xfb0e428c>
							case 0x01: printf("4.10 < x <= 6.75"); break;
811042e4:	01204474 	movhi	r4,33041
811042e8:	211f8604 	addi	r4,r4,32280
811042ec:	1106dfc0 	call	81106dfc <printf>
811042f0:	00312a06 	br	8110079c <__reset+0xfb0e079c>
							case 0x04: printf("3.80 < x <= TBD"); break;
							case 0x08: printf("3.80 < x <= TBD"); break;
							case 0x10: printf("3.85 < x <= 6.45"); break;
							case 0x20: printf("3.85 < x <= 6.45"); break;
							case 0x07: printf("3.80 < x <= 7.10"); break;
							case 0x06: printf("3.80 < x <= 7.10"); break;
811042f4:	01204474 	movhi	r4,33041
811042f8:	211f9404 	addi	r4,r4,32336
811042fc:	1106dfc0 	call	81106dfc <printf>
81104300:	00312606 	br	8110079c <__reset+0xfb0e079c>
						break;
					case 0x02:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("4.10 < x <= 6.75"); break;
							case 0x02: printf("4.10 < x <= 6.75"); break;
							case 0x04: printf("3.80 < x <= TBD"); break;
81104304:	01204474 	movhi	r4,33041
81104308:	211f8b04 	addi	r4,r4,32300
8110430c:	1106dfc0 	call	81106dfc <printf>
81104310:	00312206 	br	8110079c <__reset+0xfb0e079c>
						}
						break;
					case 0x02:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("4.10 < x <= 6.75"); break;
							case 0x02: printf("4.10 < x <= 6.75"); break;
81104314:	01204474 	movhi	r4,33041
81104318:	211f8604 	addi	r4,r4,32280
8110431c:	1106dfc0 	call	81106dfc <printf>
81104320:	00311e06 	br	8110079c <__reset+0xfb0e079c>
							case 0x02: printf("6.75 < x <= 7.55"); break;
							case 0x04: printf("TBD < x <= TBD"); break;
							case 0x08: printf("TBD < x <= TBD"); break;
							case 0x10: printf("6.45 < x <= 7.25"); break;
							case 0x20: printf("6.45 < x <= 7.25"); break;
							case 0x07: printf("7.10 < x"); break;
81104324:	01204474 	movhi	r4,33041
81104328:	211fa704 	addi	r4,r4,32412
8110432c:	1106dfc0 	call	81106dfc <printf>
81104330:	00311a06 	br	8110079c <__reset+0xfb0e079c>
					case 0x03:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("6.75 < x <= 7.55"); break;
							case 0x02: printf("6.75 < x <= 7.55"); break;
							case 0x04: printf("TBD < x <= TBD"); break;
							case 0x08: printf("TBD < x <= TBD"); break;
81104334:	01204474 	movhi	r4,33041
81104338:	211f9e04 	addi	r4,r4,32376
8110433c:	1106dfc0 	call	81106dfc <printf>
81104340:	00311606 	br	8110079c <__reset+0xfb0e079c>
							case 0x06: printf("3.80 < x <= 7.10"); break;
							default: printf("Reserved"); break;
						}
						break;
					case 0x03:
						switch (ucEepromData[iByteCounter+1]) {
81104344:	00c00084 	movi	r3,2
81104348:	10c01026 	beq	r2,r3,8110438c <bDdr2EepromDump+0x3f88>
8110434c:	00c00104 	movi	r3,4
81104350:	10c00a26 	beq	r2,r3,8110437c <bDdr2EepromDump+0x3f78>
81104354:	00c00044 	movi	r3,1
81104358:	10ffc41e 	bne	r2,r3,8110426c <__reset+0xfb0e426c>
							case 0x01: printf("6.75 < x <= 7.55"); break;
8110435c:	01204474 	movhi	r4,33041
81104360:	211f9904 	addi	r4,r4,32356
81104364:	1106dfc0 	call	81106dfc <printf>
81104368:	00310c06 	br	8110079c <__reset+0xfb0e079c>
							case 0x04: printf("TBD < x <= TBD"); break;
							case 0x08: printf("TBD < x <= TBD"); break;
							case 0x10: printf("6.45 < x <= 7.25"); break;
							case 0x20: printf("6.45 < x <= 7.25"); break;
							case 0x07: printf("7.10 < x"); break;
							case 0x06: printf("7.10 < x"); break;
8110436c:	01204474 	movhi	r4,33041
81104370:	211fa704 	addi	r4,r4,32412
81104374:	1106dfc0 	call	81106dfc <printf>
81104378:	00310806 	br	8110079c <__reset+0xfb0e079c>
						break;
					case 0x03:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("6.75 < x <= 7.55"); break;
							case 0x02: printf("6.75 < x <= 7.55"); break;
							case 0x04: printf("TBD < x <= TBD"); break;
8110437c:	01204474 	movhi	r4,33041
81104380:	211f9e04 	addi	r4,r4,32376
81104384:	1106dfc0 	call	81106dfc <printf>
81104388:	00310406 	br	8110079c <__reset+0xfb0e079c>
						}
						break;
					case 0x03:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("6.75 < x <= 7.55"); break;
							case 0x02: printf("6.75 < x <= 7.55"); break;
8110438c:	01204474 	movhi	r4,33041
81104390:	211f9904 	addi	r4,r4,32356
81104394:	1106dfc0 	call	81106dfc <printf>
81104398:	00310006 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter] & 0x07) {
					case 0x00:
						printf("Undefined");
						break;
					case 0x01:
						switch (ucEepromData[iByteCounter+1]) {
8110439c:	d8800603 	ldbu	r2,24(sp)
811043a0:	00c00184 	movi	r3,6
811043a4:	10c02a26 	beq	r2,r3,81104450 <bDdr2EepromDump+0x404c>
811043a8:	18801f2e 	bgeu	r3,r2,81104428 <bDdr2EepromDump+0x4024>
811043ac:	00c00204 	movi	r3,8
811043b0:	10c01926 	beq	r2,r3,81104418 <bDdr2EepromDump+0x4014>
811043b4:	10c01436 	bltu	r2,r3,81104408 <bDdr2EepromDump+0x4004>
811043b8:	00c00404 	movi	r3,16
811043bc:	10c00e26 	beq	r2,r3,811043f8 <bDdr2EepromDump+0x3ff4>
811043c0:	00c00804 	movi	r3,32
811043c4:	10c0081e 	bne	r2,r3,811043e8 <bDdr2EepromDump+0x3fe4>
							case 0x01: printf("x <= 4.10"); break;
							case 0x02: printf("x <= 4.10"); break;
							case 0x04: printf("x <= 3.80"); break;
							case 0x08: printf("x <= 3.80"); break;
							case 0x10: printf("x <= 3.85"); break;
							case 0x20: printf("x <= 3.85"); break;
811043c8:	01204474 	movhi	r4,33041
811043cc:	211f8304 	addi	r4,r4,32268
811043d0:	1106dfc0 	call	81106dfc <printf>
811043d4:	0030f106 	br	8110079c <__reset+0xfb0e079c>

				printf("Byte 19: DIMM Mechanical Characteristics [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0x07) {
					case 0x00:
						printf("Undefined");
811043d8:	01204474 	movhi	r4,33041
811043dc:	211d7004 	addi	r4,r4,30144
811043e0:	1106dfc0 	call	81106dfc <printf>
						break;
811043e4:	0030ed06 	br	8110079c <__reset+0xfb0e079c>
							case 0x08: printf("x <= 3.80"); break;
							case 0x10: printf("x <= 3.85"); break;
							case 0x20: printf("x <= 3.85"); break;
							case 0x07: printf("x <= 3.80"); break;
							case 0x06: printf("x <= 3.80"); break;
							default: printf("Reserved"); break;
811043e8:	01204474 	movhi	r4,33041
811043ec:	211d9004 	addi	r4,r4,30272
811043f0:	1106dfc0 	call	81106dfc <printf>
811043f4:	0030e906 	br	8110079c <__reset+0xfb0e079c>
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("x <= 4.10"); break;
							case 0x02: printf("x <= 4.10"); break;
							case 0x04: printf("x <= 3.80"); break;
							case 0x08: printf("x <= 3.80"); break;
							case 0x10: printf("x <= 3.85"); break;
811043f8:	01204474 	movhi	r4,33041
811043fc:	211f8304 	addi	r4,r4,32268
81104400:	1106dfc0 	call	81106dfc <printf>
81104404:	0030e506 	br	8110079c <__reset+0xfb0e079c>
							case 0x20: printf("x <= 3.85"); break;
							case 0x07: printf("x <= 3.80"); break;
81104408:	01204474 	movhi	r4,33041
8110440c:	211f8004 	addi	r4,r4,32256
81104410:	1106dfc0 	call	81106dfc <printf>
81104414:	0030e106 	br	8110079c <__reset+0xfb0e079c>
					case 0x01:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("x <= 4.10"); break;
							case 0x02: printf("x <= 4.10"); break;
							case 0x04: printf("x <= 3.80"); break;
							case 0x08: printf("x <= 3.80"); break;
81104418:	01204474 	movhi	r4,33041
8110441c:	211f8004 	addi	r4,r4,32256
81104420:	1106dfc0 	call	81106dfc <printf>
81104424:	0030dd06 	br	8110079c <__reset+0xfb0e079c>
				switch (ucEepromData[iByteCounter] & 0x07) {
					case 0x00:
						printf("Undefined");
						break;
					case 0x01:
						switch (ucEepromData[iByteCounter+1]) {
81104428:	00c00084 	movi	r3,2
8110442c:	10c01026 	beq	r2,r3,81104470 <bDdr2EepromDump+0x406c>
81104430:	00c00104 	movi	r3,4
81104434:	10c00a26 	beq	r2,r3,81104460 <bDdr2EepromDump+0x405c>
81104438:	00c00044 	movi	r3,1
8110443c:	10ffea1e 	bne	r2,r3,811043e8 <__reset+0xfb0e43e8>
							case 0x01: printf("x <= 4.10"); break;
81104440:	01204474 	movhi	r4,33041
81104444:	211f7d04 	addi	r4,r4,32244
81104448:	1106dfc0 	call	81106dfc <printf>
8110444c:	0030d306 	br	8110079c <__reset+0xfb0e079c>
							case 0x04: printf("x <= 3.80"); break;
							case 0x08: printf("x <= 3.80"); break;
							case 0x10: printf("x <= 3.85"); break;
							case 0x20: printf("x <= 3.85"); break;
							case 0x07: printf("x <= 3.80"); break;
							case 0x06: printf("x <= 3.80"); break;
81104450:	01204474 	movhi	r4,33041
81104454:	211f8004 	addi	r4,r4,32256
81104458:	1106dfc0 	call	81106dfc <printf>
8110445c:	0030cf06 	br	8110079c <__reset+0xfb0e079c>
						break;
					case 0x01:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("x <= 4.10"); break;
							case 0x02: printf("x <= 4.10"); break;
							case 0x04: printf("x <= 3.80"); break;
81104460:	01204474 	movhi	r4,33041
81104464:	211f8004 	addi	r4,r4,32256
81104468:	1106dfc0 	call	81106dfc <printf>
8110446c:	0030cb06 	br	8110079c <__reset+0xfb0e079c>
						printf("Undefined");
						break;
					case 0x01:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("x <= 4.10"); break;
							case 0x02: printf("x <= 4.10"); break;
81104470:	01204474 	movhi	r4,33041
81104474:	211f7d04 	addi	r4,r4,32244
81104478:	1106dfc0 	call	81106dfc <printf>
8110447c:	0030c706 	br	8110079c <__reset+0xfb0e079c>
							case 0x06: printf("7.10 < x"); break;
							default: printf("Reserved"); break;
						}
						break;
					case 0x04:
						switch (ucEepromData[iByteCounter+1]) {
81104480:	d8800603 	ldbu	r2,24(sp)
81104484:	00c00104 	movi	r3,4
81104488:	10c02326 	beq	r2,r3,81104518 <bDdr2EepromDump+0x4114>
8110448c:	18801a2e 	bgeu	r3,r2,811044f8 <bDdr2EepromDump+0x40f4>
81104490:	00c00404 	movi	r3,16
81104494:	10c01426 	beq	r2,r3,811044e8 <bDdr2EepromDump+0x40e4>
81104498:	00c00804 	movi	r3,32
8110449c:	10c00e26 	beq	r2,r3,811044d8 <bDdr2EepromDump+0x40d4>
811044a0:	00c00204 	movi	r3,8
811044a4:	10c00826 	beq	r2,r3,811044c8 <bDdr2EepromDump+0x40c4>
							case 0x02: printf("7.55 < x"); break;
							case 0x04: printf("TBD < x"); break;
							case 0x08: printf("TBD < x"); break;
							case 0x10: printf("7.25 < x"); break;
							case 0x20: printf("7.25 < x"); break;
							default: printf("Reserved"); break;
811044a8:	01204474 	movhi	r4,33041
811044ac:	211d9004 	addi	r4,r4,30272
811044b0:	1106dfc0 	call	81106dfc <printf>
811044b4:	0030b906 	br	8110079c <__reset+0xfb0e079c>
						}
						break;
					default:
						printf("Reserved");
811044b8:	01204474 	movhi	r4,33041
811044bc:	211d9004 	addi	r4,r4,30272
811044c0:	1106dfc0 	call	81106dfc <printf>
						break;
811044c4:	0030b506 	br	8110079c <__reset+0xfb0e079c>
					case 0x04:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("7.55 < x"); break;
							case 0x02: printf("7.55 < x"); break;
							case 0x04: printf("TBD < x"); break;
							case 0x08: printf("TBD < x"); break;
811044c8:	01204474 	movhi	r4,33041
811044cc:	211fad04 	addi	r4,r4,32436
811044d0:	1106dfc0 	call	81106dfc <printf>
811044d4:	0030b106 	br	8110079c <__reset+0xfb0e079c>
							case 0x10: printf("7.25 < x"); break;
							case 0x20: printf("7.25 < x"); break;
811044d8:	01204474 	movhi	r4,33041
811044dc:	211faf04 	addi	r4,r4,32444
811044e0:	1106dfc0 	call	81106dfc <printf>
811044e4:	0030ad06 	br	8110079c <__reset+0xfb0e079c>
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("7.55 < x"); break;
							case 0x02: printf("7.55 < x"); break;
							case 0x04: printf("TBD < x"); break;
							case 0x08: printf("TBD < x"); break;
							case 0x10: printf("7.25 < x"); break;
811044e8:	01204474 	movhi	r4,33041
811044ec:	211faf04 	addi	r4,r4,32444
811044f0:	1106dfc0 	call	81106dfc <printf>
811044f4:	0030a906 	br	8110079c <__reset+0xfb0e079c>
							case 0x06: printf("7.10 < x"); break;
							default: printf("Reserved"); break;
						}
						break;
					case 0x04:
						switch (ucEepromData[iByteCounter+1]) {
811044f8:	00c00044 	movi	r3,1
811044fc:	10c00a26 	beq	r2,r3,81104528 <bDdr2EepromDump+0x4124>
81104500:	00c00084 	movi	r3,2
81104504:	10ffe81e 	bne	r2,r3,811044a8 <__reset+0xfb0e44a8>
							case 0x01: printf("7.55 < x"); break;
							case 0x02: printf("7.55 < x"); break;
81104508:	01204474 	movhi	r4,33041
8110450c:	211faa04 	addi	r4,r4,32424
81104510:	1106dfc0 	call	81106dfc <printf>
81104514:	0030a106 	br	8110079c <__reset+0xfb0e079c>
							case 0x04: printf("TBD < x"); break;
81104518:	01204474 	movhi	r4,33041
8110451c:	211fad04 	addi	r4,r4,32436
81104520:	1106dfc0 	call	81106dfc <printf>
81104524:	00309d06 	br	8110079c <__reset+0xfb0e079c>
							default: printf("Reserved"); break;
						}
						break;
					case 0x04:
						switch (ucEepromData[iByteCounter+1]) {
							case 0x01: printf("7.55 < x"); break;
81104528:	01204474 	movhi	r4,33041
8110452c:	211faa04 	addi	r4,r4,32424
81104530:	1106dfc0 	call	81106dfc <printf>
81104534:	00309906 	br	8110079c <__reset+0xfb0e079c>
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
					case 0xC0: printf("12"); break;
					case 0xD0: printf("13"); break;
81104538:	01204474 	movhi	r4,33041
8110453c:	211e5d04 	addi	r4,r4,31092
81104540:	1106dfc0 	call	81106dfc <printf>
81104544:	0035ef06 	br	81101d04 <__reset+0xfb0e1d04>

			} else if (iByteCounter == 23) {

				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
81104548:	00c02404 	movi	r3,144
8110454c:	10c01b26 	beq	r2,r3,811045bc <bDdr2EepromDump+0x41b8>
81104550:	00c02804 	movi	r3,160
81104554:	10c01526 	beq	r2,r3,811045ac <bDdr2EepromDump+0x41a8>
81104558:	00c02004 	movi	r3,128
8110455c:	10f5e91e 	bne	r2,r3,81101d04 <__reset+0xfb0e1d04>
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
81104560:	01000e04 	movi	r4,56
81104564:	1106e400 	call	81106e40 <putchar>
81104568:	0035e606 	br	81101d04 <__reset+0xfb0e1d04>
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
					case 0xB0: printf("11"); break;
8110456c:	01204474 	movhi	r4,33041
81104570:	211e5b04 	addi	r4,r4,31084
81104574:	1106dfc0 	call	81106dfc <printf>
81104578:	0035e206 	br	81101d04 <__reset+0xfb0e1d04>

			} else if (iByteCounter == 23) {

				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
8110457c:	00c00c04 	movi	r3,48
81104580:	10c02226 	beq	r2,r3,8110460c <bDdr2EepromDump+0x4208>
81104584:	18801836 	bltu	r3,r2,811045e8 <bDdr2EepromDump+0x41e4>
81104588:	00c00404 	movi	r3,16
8110458c:	10c01226 	beq	r2,r3,811045d8 <bDdr2EepromDump+0x41d4>
81104590:	00c00804 	movi	r3,32
81104594:	10c00c26 	beq	r2,r3,811045c8 <bDdr2EepromDump+0x41c4>
81104598:	1035da1e 	bne	r2,zero,81101d04 <__reset+0xfb0e1d04>
					case 0x00: printf("Undefined"); break;
8110459c:	01204474 	movhi	r4,33041
811045a0:	211d7004 	addi	r4,r4,30144
811045a4:	1106dfc0 	call	81106dfc <printf>
811045a8:	0035d606 	br	81101d04 <__reset+0xfb0e1d04>
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
					case 0xA0: printf("10"); break;
811045ac:	01204474 	movhi	r4,33041
811045b0:	211e5a04 	addi	r4,r4,31080
811045b4:	1106dfc0 	call	81106dfc <printf>
811045b8:	0035d206 	br	81101d04 <__reset+0xfb0e1d04>
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
					case 0x80: printf("8"); break;
					case 0x90: printf("9"); break;
811045bc:	01000e44 	movi	r4,57
811045c0:	1106e400 	call	81106e40 <putchar>
811045c4:	0035cf06 	br	81101d04 <__reset+0xfb0e1d04>
				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1/16"); break;
					case 0x20: printf("2/17"); break;
811045c8:	012044b4 	movhi	r4,33042
811045cc:	21207f04 	addi	r4,r4,-32260
811045d0:	1106dfc0 	call	81106dfc <printf>
811045d4:	0035cb06 	br	81101d04 <__reset+0xfb0e1d04>

				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1/16"); break;
811045d8:	012044b4 	movhi	r4,33042
811045dc:	21207d04 	addi	r4,r4,-32268
811045e0:	1106dfc0 	call	81106dfc <printf>
811045e4:	0035c706 	br	81101d04 <__reset+0xfb0e1d04>

			} else if (iByteCounter == 23) {

				printf("Byte 23: Minimum Clock Cycle Time at Reduced CAS Latency, X-1 [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
811045e8:	00c01404 	movi	r3,80
811045ec:	10c00d26 	beq	r2,r3,81104624 <bDdr2EepromDump+0x4220>
811045f0:	00c01804 	movi	r3,96
811045f4:	10c00826 	beq	r2,r3,81104618 <bDdr2EepromDump+0x4214>
811045f8:	00c01004 	movi	r3,64
811045fc:	10f5c11e 	bne	r2,r3,81101d04 <__reset+0xfb0e1d04>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1/16"); break;
					case 0x20: printf("2/17"); break;
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
81104600:	01000d04 	movi	r4,52
81104604:	1106e400 	call	81106e40 <putchar>
81104608:	0035be06 	br	81101d04 <__reset+0xfb0e1d04>
						ucEepromData[iByteCounter]);
				switch (ucEepromData[iByteCounter] & 0xF0) {
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1/16"); break;
					case 0x20: printf("2/17"); break;
					case 0x30: printf("3"); break;
8110460c:	01000cc4 	movi	r4,51
81104610:	1106e400 	call	81106e40 <putchar>
81104614:	0035bb06 	br	81101d04 <__reset+0xfb0e1d04>
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
					case 0x60: printf("6"); break;
81104618:	01000d84 	movi	r4,54
8110461c:	1106e400 	call	81106e40 <putchar>
81104620:	0035b806 	br	81101d04 <__reset+0xfb0e1d04>
					case 0x00: printf("Undefined"); break;
					case 0x10: printf("1/16"); break;
					case 0x20: printf("2/17"); break;
					case 0x30: printf("3"); break;
					case 0x40: printf("4"); break;
					case 0x50: printf("5"); break;
81104624:	01000d44 	movi	r4,53
81104628:	1106e400 	call	81106e40 <putchar>
8110462c:	0035b506 	br	81101d04 <__reset+0xfb0e1d04>
					case 0x60: printf("6"); break;
					case 0x70: printf("7"); break;
81104630:	01000dc4 	movi	r4,55
81104634:	1106e400 	call	81106e40 <putchar>
81104638:	0035b206 	br	81101d04 <__reset+0xfb0e1d04>

				printf("Byte 22: SDRAM Device Attributes  General [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Supports PASR (Partial Array Self Refresh) : "); if (0x04 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
				printf("\n  -- Supports 50 ohm ODT : "); if (0x02 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
				printf("\n  -- Supports Weak Driver : "); if (0x01 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
8110463c:	012044b4 	movhi	r4,33042
81104640:	21205804 	addi	r4,r4,-32416
81104644:	1106dfc0 	call	81106dfc <printf>
81104648:	00305406 	br	8110079c <__reset+0xfb0e079c>
			} else if (iByteCounter == 22) {

				printf("Byte 22: SDRAM Device Attributes  General [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Supports PASR (Partial Array Self Refresh) : "); if (0x04 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
				printf("\n  -- Supports 50 ohm ODT : "); if (0x02 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
8110464c:	012044b4 	movhi	r4,33042
81104650:	21205804 	addi	r4,r4,-32416
81104654:	1106dfc0 	call	81106dfc <printf>
81104658:	00358a06 	br	81101c84 <__reset+0xfb0e1c84>

			} else if (iByteCounter == 22) {

				printf("Byte 22: SDRAM Device Attributes  General [0x%02Xh] : ",
						ucEepromData[iByteCounter]);
				printf("\n  -- Supports PASR (Partial Array Self Refresh) : "); if (0x04 & ucEepromData[iByteCounter]) { printf("TRUE"); } else { printf("FALSE"); }
8110465c:	012044b4 	movhi	r4,33042
81104660:	21205804 	addi	r4,r4,-32416
81104664:	1106dfc0 	call	81106dfc <printf>
81104668:	00357d06 	br	81101c60 <__reset+0xfb0e1c60>
					case 0x09: printf("3.6"); break;
					case 0x0A: printf("4.0"); break;
					case 0x0B: printf("4.4"); break;
					case 0x0C: printf("4.8"); break;
					case 0x0D: printf("5.2"); break;
					case 0x0E: printf("5.6"); break;
8110466c:	012044b4 	movhi	r4,33042
81104670:	21225404 	addi	r4,r4,-30384
81104674:	1106dfc0 	call	81106dfc <printf>
					case 0x0F: printf("Exceed 6.0"); break;
				}
				printf(" 0C");
81104678:	012044b4 	movhi	r4,33042
8110467c:	21224204 	addi	r4,r4,-30456
81104680:	1106dfc0 	call	81106dfc <printf>
				printf("\n");
81104684:	01000284 	movi	r4,10
81104688:	1106e400 	call	81106e40 <putchar>
8110468c:	00301b06 	br	811006fc <__reset+0xfb0e06fc>
					case 0x08: printf("3.2"); break;
					case 0x09: printf("3.6"); break;
					case 0x0A: printf("4.0"); break;
					case 0x0B: printf("4.4"); break;
					case 0x0C: printf("4.8"); break;
					case 0x0D: printf("5.2"); break;
81104690:	012044b4 	movhi	r4,33042
81104694:	21225304 	addi	r4,r4,-30388
81104698:	1106dfc0 	call	81106dfc <printf>
8110469c:	003ff606 	br	81104678 <__reset+0xfb0e4678>
					case 0x07: printf("2.8"); break;
					case 0x08: printf("3.2"); break;
					case 0x09: printf("3.6"); break;
					case 0x0A: printf("4.0"); break;
					case 0x0B: printf("4.4"); break;
					case 0x0C: printf("4.8"); break;
811046a0:	012044b4 	movhi	r4,33042
811046a4:	21225204 	addi	r4,r4,-30392
811046a8:	1106dfc0 	call	81106dfc <printf>
811046ac:	003ff206 	br	81104678 <__reset+0xfb0e4678>
					case 0x06: printf("2.4"); break;
					case 0x07: printf("2.8"); break;
					case 0x08: printf("3.2"); break;
					case 0x09: printf("3.6"); break;
					case 0x0A: printf("4.0"); break;
					case 0x0B: printf("4.4"); break;
811046b0:	012044b4 	movhi	r4,33042
811046b4:	21225104 	addi	r4,r4,-30396
811046b8:	1106dfc0 	call	81106dfc <printf>
811046bc:	003fee06 	br	81104678 <__reset+0xfb0e4678>
					case 0x05: printf("2.0"); break;
					case 0x06: printf("2.4"); break;
					case 0x07: printf("2.8"); break;
					case 0x08: printf("3.2"); break;
					case 0x09: printf("3.6"); break;
					case 0x0A: printf("4.0"); break;
811046c0:	012044b4 	movhi	r4,33042
811046c4:	21225004 	addi	r4,r4,-30400
811046c8:	1106dfc0 	call	81106dfc <printf>
811046cc:	003fea06 	br	81104678 <__reset+0xfb0e4678>
					case 0x04: printf("1.6"); break;
					case 0x05: printf("2.0"); break;
					case 0x06: printf("2.4"); break;
					case 0x07: printf("2.8"); break;
					case 0x08: printf("3.2"); break;
					case 0x09: printf("3.6"); break;
811046d0:	012044b4 	movhi	r4,33042
811046d4:	21224f04 	addi	r4,r4,-30404
811046d8:	1106dfc0 	call	81106dfc <printf>
811046dc:	003fe606 	br	81104678 <__reset+0xfb0e4678>
					case 0x03: printf("1.2"); break;
					case 0x04: printf("1.6"); break;
					case 0x05: printf("2.0"); break;
					case 0x06: printf("2.4"); break;
					case 0x07: printf("2.8"); break;
					case 0x08: printf("3.2"); break;
811046e0:	012044b4 	movhi	r4,33042
811046e4:	21224e04 	addi	r4,r4,-30408
811046e8:	1106dfc0 	call	81106dfc <printf>
811046ec:	003fe206 	br	81104678 <__reset+0xfb0e4678>
					case 0x02: printf("0.8"); break;
					case 0x03: printf("1.2"); break;
					case 0x04: printf("1.6"); break;
					case 0x05: printf("2.0"); break;
					case 0x06: printf("2.4"); break;
					case 0x07: printf("2.8"); break;
811046f0:	012044b4 	movhi	r4,33042
811046f4:	21224d04 	addi	r4,r4,-30412
811046f8:	1106dfc0 	call	81106dfc <printf>
811046fc:	003fde06 	br	81104678 <__reset+0xfb0e4678>
					case 0x01: printf("0.4"); break;
					case 0x02: printf("0.8"); break;
					case 0x03: printf("1.2"); break;
					case 0x04: printf("1.6"); break;
					case 0x05: printf("2.0"); break;
					case 0x06: printf("2.4"); break;
81104700:	012044b4 	movhi	r4,33042
81104704:	21224c04 	addi	r4,r4,-30416
81104708:	1106dfc0 	call	81106dfc <printf>
8110470c:	003fda06 	br	81104678 <__reset+0xfb0e4678>
					case 0x00: printf("0.0"); break;
					case 0x01: printf("0.4"); break;
					case 0x02: printf("0.8"); break;
					case 0x03: printf("1.2"); break;
					case 0x04: printf("1.6"); break;
					case 0x05: printf("2.0"); break;
81104710:	012044b4 	movhi	r4,33042
81104714:	21224b04 	addi	r4,r4,-30420
81104718:	1106dfc0 	call	81106dfc <printf>
8110471c:	003fd606 	br	81104678 <__reset+0xfb0e4678>
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0.0"); break;
					case 0x01: printf("0.4"); break;
					case 0x02: printf("0.8"); break;
					case 0x03: printf("1.2"); break;
					case 0x04: printf("1.6"); break;
81104720:	012044b4 	movhi	r4,33042
81104724:	21224a04 	addi	r4,r4,-30424
81104728:	1106dfc0 	call	81106dfc <printf>
8110472c:	003fd206 	br	81104678 <__reset+0xfb0e4678>
				printf("\n  -- DT4R4W Delta : ");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0.0"); break;
					case 0x01: printf("0.4"); break;
					case 0x02: printf("0.8"); break;
					case 0x03: printf("1.2"); break;
81104730:	012044b4 	movhi	r4,33042
81104734:	21213604 	addi	r4,r4,-31528
81104738:	1106dfc0 	call	81106dfc <printf>
8110473c:	003fce06 	br	81104678 <__reset+0xfb0e4678>
				printf(" 0C");
				printf("\n  -- DT4R4W Delta : ");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0.0"); break;
					case 0x01: printf("0.4"); break;
					case 0x02: printf("0.8"); break;
81104740:	01204474 	movhi	r4,33041
81104744:	211e8204 	addi	r4,r4,31240
81104748:	1106dfc0 	call	81106dfc <printf>
8110474c:	003fca06 	br	81104678 <__reset+0xfb0e4678>
				}
				printf(" 0C");
				printf("\n  -- DT4R4W Delta : ");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0.0"); break;
					case 0x01: printf("0.4"); break;
81104750:	01204474 	movhi	r4,33041
81104754:	211e7e04 	addi	r4,r4,31224
81104758:	1106dfc0 	call	81106dfc <printf>
8110475c:	003fc606 	br	81104678 <__reset+0xfb0e4678>
					case 0xF0: printf("Exceed 30"); break;
				}
				printf(" 0C");
				printf("\n  -- DT4R4W Delta : ");
				switch (ucEepromData[iByteCounter] & 0x0F) {
					case 0x00: printf("0.0"); break;
81104760:	012044b4 	movhi	r4,33042
81104764:	21224904 	addi	r4,r4,-30428
81104768:	1106dfc0 	call	81106dfc <printf>
8110476c:	003fc206 	br	81104678 <__reset+0xfb0e4678>
					case 0x0A: printf("4.0"); break;
					case 0x0B: printf("4.4"); break;
					case 0x0C: printf("4.8"); break;
					case 0x0D: printf("5.2"); break;
					case 0x0E: printf("5.6"); break;
					case 0x0F: printf("Exceed 6.0"); break;
81104770:	012044b4 	movhi	r4,33042
81104774:	21225504 	addi	r4,r4,-30380
81104778:	1106dfc0 	call	81106dfc <printf>
8110477c:	003fbe06 	br	81104678 <__reset+0xfb0e4678>

81104780 <bDdr2SwitchMemory>:
bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {

	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
81104780:	21003fcc 	andi	r4,r4,255
81104784:	20001126 	beq	r4,zero,811047cc <bDdr2SwitchMemory+0x4c>
81104788:	00c00044 	movi	r3,1
8110478c:	20c0061e 	bne	r4,r3,811047a8 <bDdr2SwitchMemory+0x28>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81104790:	00e04834 	movhi	r3,33056
		bSuccess = TRUE;
81104794:	2005883a 	mov	r2,r4
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81104798:	18c82204 	addi	r3,r3,8328
8110479c:	01200034 	movhi	r4,32768
811047a0:	19000015 	stw	r4,0(r3)
		bSuccess = TRUE;
		break;
811047a4:	f800283a 	ret
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Error switching memories!! \n");
811047a8:	012044b4 	movhi	r4,33042
	printf("\n");

	return bSuccess;
}

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
811047ac:	deffff04 	addi	sp,sp,-4
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Error switching memories!! \n");
811047b0:	21259304 	addi	r4,r4,-27060
	printf("\n");

	return bSuccess;
}

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
811047b4:	dfc00015 	stw	ra,0(sp)
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Error switching memories!! \n");
811047b8:	1106f180 	call	81106f18 <puts>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;
811047bc:	0005883a 	mov	r2,zero
		printf("DR2 Memory ID not identified!! Error switching memories!! \n");

	}

	return bSuccess;
}
811047c0:	dfc00017 	ldw	ra,0(sp)
811047c4:	dec00104 	addi	sp,sp,4
811047c8:	f800283a 	ret
	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
811047cc:	00e04834 	movhi	r3,33056
811047d0:	18c82204 	addi	r3,r3,8328
		bSuccess = TRUE;
811047d4:	00800044 	movi	r2,1
	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
811047d8:	18000015 	stw	zero,0(r3)
		printf("DR2 Memory ID not identified!! Error switching memories!! \n");

	}

	return bSuccess;
}
811047dc:	f800283a 	ret

811047e0 <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
811047e0:	defffe04 	addi	sp,sp,-8
811047e4:	dc000015 	stw	r16,0(sp)
811047e8:	2021883a 	mov	r16,r4

	printf("===== DE4 DDR2 Memory Write Test =====\n");
811047ec:	012044b4 	movhi	r4,33042
811047f0:	2125a204 	addi	r4,r4,-27000
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
811047f4:	dfc00115 	stw	ra,4(sp)

	printf("===== DE4 DDR2 Memory Write Test =====\n");
811047f8:	1106f180 	call	81106f18 <puts>

	bool bSuccess = FALSE;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
811047fc:	80803fcc 	andi	r2,r16,255
81104800:	10005426 	beq	r2,zero,81104954 <bDdr2MemoryWriteTest+0x174>
81104804:	00c00044 	movi	r3,1
81104808:	10c0191e 	bne	r2,r3,81104870 <bDdr2MemoryWriteTest+0x90>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
8110480c:	00a04834 	movhi	r2,33056
81104810:	00e00034 	movhi	r3,32768
81104814:	10882204 	addi	r2,r2,8328
81104818:	10c00015 	stw	r3,0(r2)
		printf("DR2 Memory ID not identified!! Aborting Test \n");

		return bSuccess;
	}

	printf("DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
8110481c:	012044b4 	movhi	r4,33042
81104820:	2125ac04 	addi	r4,r4,-26960
81104824:	01420004 	movi	r5,2048
81104828:	1106dfc0 	call	81106dfc <printf>
8110482c:	012044b4 	movhi	r4,33042
81104830:	21301504 	addi	r4,r4,-16300
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104834:	d2602217 	ldw	r9,-32632(gp)
81104838:	00800044 	movi	r2,1
8110483c:	22000104 	addi	r8,r4,4
81104840:	400b883a 	mov	r5,r8
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
		if (iI == 0) {
81104844:	100d883a 	mov	r6,r2
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
81104848:	01c04004 	movi	r7,256
		if (iI == 0) {
8110484c:	11804526 	beq	r2,r6,81104964 <bDdr2MemoryWriteTest+0x184>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
81104850:	20c00017 	ldw	r3,0(r4)
81104854:	18c00364 	muli	r3,r3,13
81104858:	28c00015 	stw	r3,0(r5)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
8110485c:	11c00c26 	beq	r2,r7,81104890 <bDdr2MemoryWriteTest+0xb0>
81104860:	10800044 	addi	r2,r2,1
81104864:	21000104 	addi	r4,r4,4
81104868:	29400104 	addi	r5,r5,4
8110486c:	003ff706 	br	8110484c <__reset+0xfb0e484c>
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Aborting Test \n");
81104870:	01204474 	movhi	r4,33041
81104874:	211cc504 	addi	r4,r4,29460
81104878:	1106f180 	call	81106f18 <puts>

		return bSuccess;
8110487c:	0005883a 	mov	r2,zero
	}

	printf("\n");

	return bSuccess;
}
81104880:	dfc00117 	ldw	ra,4(sp)
81104884:	dc000017 	ldw	r16,0(sp)
81104888:	dec00204 	addi	sp,sp,8
8110488c:	f800283a 	ret
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
81104890:	00aaaaf4 	movhi	r2,43691
81104894:	10aaaa84 	addi	r2,r2,-21846
81104898:	4080ff15 	stw	r2,1020(r8)
	xSZData[iNItemNum - 2] = 0x55555555;
8110489c:	00955574 	movhi	r2,21845
811048a0:	10955544 	addi	r2,r2,21845
	xSZData[iNItemNum - 3] = 0x00000000;
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;

	printf("Writing data...\n");
811048a4:	012044b4 	movhi	r4,33042
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
	xSZData[iNItemNum - 2] = 0x55555555;
811048a8:	4080fe15 	stw	r2,1016(r8)
	xSZData[iNItemNum - 3] = 0x00000000;
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;

	printf("Writing data...\n");
811048ac:	2125b204 	addi	r4,r4,-26936
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
	xSZData[iNItemNum - 2] = 0x55555555;
	xSZData[iNItemNum - 3] = 0x00000000;
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
811048b0:	00bfffc4 	movi	r2,-1
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
	xSZData[iNItemNum - 2] = 0x55555555;
	xSZData[iNItemNum - 3] = 0x00000000;
811048b4:	4000fd15 	stw	zero,1012(r8)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
811048b8:	4080fc15 	stw	r2,1008(r8)

	printf("Writing data...\n");
811048bc:	1106f180 	call	81106f18 <puts>
		iNRemainedLen = uliByteLen - iNPos;
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		memcpy(pxDes, xSZData, iNAccessLen);
811048c0:	016044b4 	movhi	r5,33042
811048c4:	01a00034 	movhi	r6,32768
811048c8:	29701604 	addi	r5,r5,-16296
811048cc:	0009883a 	mov	r4,zero
811048d0:	d4202217 	ldw	r16,-32632(gp)
811048d4:	1106c840 	call	81106c84 <memcpy>
		pxDes += iNItemNum;
		iNPos += iNAccessLen;
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
			iNProgressIndex++;

			printf("%02d%% ", iNProgressIndex * 10);
811048d8:	012044b4 	movhi	r4,33042
811048dc:	01400284 	movi	r5,10
811048e0:	2125b604 	addi	r4,r4,-26920
811048e4:	1106dfc0 	call	81106dfc <printf>

		}
	}
	alt_dcache_flush_all();
811048e8:	111306c0 	call	8111306c <alt_dcache_flush_all>

	printf("\n");
811048ec:	01000284 	movi	r4,10
811048f0:	1106e400 	call	81106e40 <putchar>
811048f4:	d1202217 	ldw	r4,-32632(gp)

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {

		printf("DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
811048f8:	2409c83a 	sub	r4,r4,r16
811048fc:	11061e40 	call	811061e4 <__floatsisf>
81104900:	d1202317 	ldw	r4,-32628(gp)
81104904:	1021883a 	mov	r16,r2
81104908:	11063080 	call	81106308 <__floatunsisf>
8110490c:	100b883a 	mov	r5,r2
81104910:	8009883a 	mov	r4,r16
81104914:	1105da40 	call	81105da4 <__divsf3>
81104918:	1009883a 	mov	r4,r2
8110491c:	1106b100 	call	81106b10 <__extendsfdf2>
81104920:	012044b4 	movhi	r4,33042
81104924:	100d883a 	mov	r6,r2
81104928:	180f883a 	mov	r7,r3
8110492c:	01600034 	movhi	r5,32768
81104930:	2125b804 	addi	r4,r4,-26912
81104934:	1106dfc0 	call	81106dfc <printf>

		printf("DDR2 write test fail\n");

	}

	printf("\n");
81104938:	01000284 	movi	r4,10
8110493c:	1106e400 	call	81106e40 <putchar>

	return bSuccess;
81104940:	00800044 	movi	r2,1
}
81104944:	dfc00117 	ldw	ra,4(sp)
81104948:	dc000017 	ldw	r16,0(sp)
8110494c:	dec00204 	addi	sp,sp,8
81104950:	f800283a 	ret
	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81104954:	00a04834 	movhi	r2,33056
81104958:	10882204 	addi	r2,r2,8328
8110495c:	10000015 	stw	zero,0(r2)
81104960:	003fae06 	br	8110481c <__reset+0xfb0e481c>
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
		if (iI == 0) {
			xSZData[iI] = uliInitValue;
81104964:	42400015 	stw	r9,0(r8)
81104968:	003fbd06 	br	81104860 <__reset+0xfb0e4860>

8110496c <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
8110496c:	deffeb04 	addi	sp,sp,-84
81104970:	dc000b15 	stw	r16,44(sp)
81104974:	2021883a 	mov	r16,r4

	printf("===== DE4 DDR2 Memory Read Test =====\n");
81104978:	012044b4 	movhi	r4,33042
8110497c:	2125c404 	addi	r4,r4,-26864
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
81104980:	dfc01415 	stw	ra,80(sp)
81104984:	df001315 	stw	fp,76(sp)
81104988:	ddc01215 	stw	r23,72(sp)
8110498c:	dd801115 	stw	r22,68(sp)
81104990:	dd401015 	stw	r21,64(sp)
81104994:	dd000f15 	stw	r20,60(sp)
81104998:	dcc00e15 	stw	r19,56(sp)
8110499c:	dc800d15 	stw	r18,52(sp)
811049a0:	dc400c15 	stw	r17,48(sp)

	printf("===== DE4 DDR2 Memory Read Test =====\n");
811049a4:	1106f180 	call	81106f18 <puts>

	bool bSuccess = FALSE;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
811049a8:	80803fcc 	andi	r2,r16,255
811049ac:	10009226 	beq	r2,zero,81104bf8 <bDdr2MemoryReadTest+0x28c>
811049b0:	00c00044 	movi	r3,1
811049b4:	10c06b1e 	bne	r2,r3,81104b64 <bDdr2MemoryReadTest+0x1f8>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
811049b8:	00a04834 	movhi	r2,33056
811049bc:	00e00034 	movhi	r3,32768
811049c0:	10882204 	addi	r2,r2,8328
811049c4:	10c00015 	stw	r3,0(r2)
		printf("DR2 Memory ID not identified!! Aborting Test \n");

		return bSuccess;
	}

	printf("DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
811049c8:	012044b4 	movhi	r4,33042
811049cc:	2125ce04 	addi	r4,r4,-26824
811049d0:	01420004 	movi	r5,2048
811049d4:	1106dfc0 	call	81106dfc <printf>
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
811049d8:	00833374 	movhi	r2,3277
811049dc:	10b33304 	addi	r2,r2,-13108
811049e0:	d8800015 	stw	r2,0(sp)
811049e4:	008666b4 	movhi	r2,6554
811049e8:	10a66604 	addi	r2,r2,-26216
811049ec:	d8800115 	stw	r2,4(sp)
811049f0:	008999b4 	movhi	r2,9830
811049f4:	10999904 	addi	r2,r2,26212
811049f8:	d8800215 	stw	r2,8(sp)
811049fc:	008cccf4 	movhi	r2,13107
81104a00:	108ccc04 	addi	r2,r2,13104
81104a04:	d8800315 	stw	r2,12(sp)
81104a08:	00900034 	movhi	r2,16384
81104a0c:	10bfff04 	addi	r2,r2,-4
81104a10:	d8800415 	stw	r2,16(sp)
81104a14:	00933374 	movhi	r2,19661
81104a18:	10b33204 	addi	r2,r2,-13112
81104a1c:	d8800515 	stw	r2,20(sp)
81104a20:	009666b4 	movhi	r2,22938
81104a24:	10a66504 	addi	r2,r2,-26220
81104a28:	d8800615 	stw	r2,24(sp)
81104a2c:	009999b4 	movhi	r2,26214
81104a30:	10999804 	addi	r2,r2,26208
81104a34:	d8800715 	stw	r2,28(sp)
81104a38:	009cccf4 	movhi	r2,29491
81104a3c:	108ccb04 	addi	r2,r2,13100
81104a40:	d8800815 	stw	r2,32(sp)
	}

	iNProgressIndex = 0;

	printf("Reading/Verifying Data...\n");
81104a44:	012044b4 	movhi	r4,33042
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
81104a48:	00a00034 	movhi	r2,32768
81104a4c:	10bffe04 	addi	r2,r2,-8
	}

	iNProgressIndex = 0;

	printf("Reading/Verifying Data...\n");
81104a50:	2125d404 	addi	r4,r4,-26800
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
81104a54:	d8800915 	stw	r2,36(sp)
	}

	iNProgressIndex = 0;

	printf("Reading/Verifying Data...\n");
81104a58:	1106f180 	call	81106f18 <puts>
81104a5c:	d0a02217 	ldw	r2,-32632(gp)
81104a60:	046044b4 	movhi	r17,33042

	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
81104a64:	0027883a 	mov	r19,zero
	iTimeStart = alt_nticks();

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
81104a68:	0039883a 	mov	fp,zero

	iTimeStart = alt_nticks();

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
81104a6c:	05804004 	movi	r22,256
81104a70:	d8800a15 	stw	r2,40(sp)

	printf("Reading/Verifying Data...\n");

	iTimeStart = alt_nticks();

	pxSrc = (TMyData *) uliDdr2Base;
81104a74:	002f883a 	mov	r23,zero
	iNAccessLen = sizeof(xSZData);
81104a78:	04810004 	movi	r18,1024
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
81104a7c:	05200034 	movhi	r20,32768

				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81104a80:	05400244 	movi	r21,9
81104a84:	8c701604 	addi	r17,r17,-16296

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
81104a88:	e5005f2e 	bgeu	fp,r20,81104c08 <bDdr2MemoryReadTest+0x29c>
		iNRemainedLen = uliByteLen - iNPos;
81104a8c:	a705c83a 	sub	r2,r20,fp
		if (iNAccessLen > iNRemainedLen) {
81104a90:	1480040e 	bge	r2,r18,81104aa4 <bDdr2MemoryReadTest+0x138>
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
81104a94:	1007883a 	mov	r3,r2
81104a98:	10005516 	blt	r2,zero,81104bf0 <bDdr2MemoryReadTest+0x284>
81104a9c:	182dd0ba 	srai	r22,r3,2
81104aa0:	1025883a 	mov	r18,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
81104aa4:	05806e0e 	bge	zero,r22,81104c60 <bDdr2MemoryReadTest+0x2f4>
81104aa8:	00a044b4 	movhi	r2,33042
81104aac:	10b01604 	addi	r2,r2,-16296
81104ab0:	b80b883a 	mov	r5,r23
81104ab4:	0021883a 	mov	r16,zero
			if (*pxSrc++ != *pxDes++) {
81104ab8:	11000017 	ldw	r4,0(r2)
81104abc:	29400017 	ldw	r5,0(r5)
81104ac0:	bdc00104 	addi	r23,r23,4
81104ac4:	10800104 	addi	r2,r2,4
81104ac8:	29003626 	beq	r5,r4,81104ba4 <bDdr2MemoryReadTest+0x238>

				printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
81104acc:	e00f883a 	mov	r7,fp
81104ad0:	e0003b16 	blt	fp,zero,81104bc0 <bDdr2MemoryReadTest+0x254>
						(int) *(pxSrc - 1), (int) xSZData[iI],
81104ad4:	8405883a 	add	r2,r16,r16
81104ad8:	1085883a 	add	r2,r2,r2
81104adc:	8885883a 	add	r2,r17,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {

				printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
81104ae0:	380fd0ba 	srai	r7,r7,2
81104ae4:	11800017 	ldw	r6,0(r2)
81104ae8:	012044b4 	movhi	r4,33042
81104aec:	3c0f883a 	add	r7,r7,r16
81104af0:	2125db04 	addi	r4,r4,-26772
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
81104af4:	84000044 	addi	r16,r16,1
			if (*pxSrc++ != *pxDes++) {

				printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
81104af8:	1106dfc0 	call	81106dfc <printf>
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
81104afc:	8580320e 	bge	r16,r22,81104bc8 <bDdr2MemoryReadTest+0x25c>
						(iNPos / ciMyDataSize) + iI);

				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
81104b00:	e4b9883a 	add	fp,fp,r18
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81104b04:	acc00c16 	blt	r21,r19,81104b38 <bDdr2MemoryReadTest+0x1cc>
81104b08:	9cc5883a 	add	r2,r19,r19
81104b0c:	1085883a 	add	r2,r2,r2
81104b10:	d885883a 	add	r2,sp,r2
81104b14:	10800017 	ldw	r2,0(r2)
81104b18:	e0800736 	bltu	fp,r2,81104b38 <bDdr2MemoryReadTest+0x1cc>
81104b1c:	0021883a 	mov	r16,zero
			iNProgressIndex++;
81104b20:	9cc00044 	addi	r19,r19,1

			printf("%02d%% ", iNProgressIndex * 10);
81104b24:	994002a4 	muli	r5,r19,10
81104b28:	012044b4 	movhi	r4,33042
81104b2c:	2125b604 	addi	r4,r4,-26920
81104b30:	1106dfc0 	call	81106dfc <printf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
81104b34:	803fd41e 	bne	r16,zero,81104a88 <__reset+0xfb0e4a88>
			printf("%02d%% ", iNProgressIndex * 10);

		}
	}

	printf("\n");
81104b38:	01000284 	movi	r4,10
81104b3c:	1106e400 	call	81106e40 <putchar>
		printf("DDR2 read test pass, size=%ld bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());

	} else {

		printf("DDR2 read test fail\n");
81104b40:	012044b4 	movhi	r4,33042
81104b44:	d0a02217 	ldw	r2,-32632(gp)
81104b48:	2125f504 	addi	r4,r4,-26668
81104b4c:	0021883a 	mov	r16,zero
81104b50:	1106f180 	call	81106f18 <puts>

	}

	printf("\n");
81104b54:	01000284 	movi	r4,10
81104b58:	1106e400 	call	81106e40 <putchar>

	return bSuccess;
81104b5c:	8005883a 	mov	r2,r16
81104b60:	00000406 	br	81104b74 <bDdr2MemoryReadTest+0x208>
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Aborting Test \n");
81104b64:	01204474 	movhi	r4,33041
81104b68:	211cc504 	addi	r4,r4,29460
81104b6c:	1106f180 	call	81106f18 <puts>

		return bSuccess;
81104b70:	0005883a 	mov	r2,zero
	}

	printf("\n");

	return bSuccess;
}
81104b74:	dfc01417 	ldw	ra,80(sp)
81104b78:	df001317 	ldw	fp,76(sp)
81104b7c:	ddc01217 	ldw	r23,72(sp)
81104b80:	dd801117 	ldw	r22,68(sp)
81104b84:	dd401017 	ldw	r21,64(sp)
81104b88:	dd000f17 	ldw	r20,60(sp)
81104b8c:	dcc00e17 	ldw	r19,56(sp)
81104b90:	dc800d17 	ldw	r18,52(sp)
81104b94:	dc400c17 	ldw	r17,48(sp)
81104b98:	dc000b17 	ldw	r16,44(sp)
81104b9c:	dec01504 	addi	sp,sp,84
81104ba0:	f800283a 	ret
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
81104ba4:	84000044 	addi	r16,r16,1
81104ba8:	b80b883a 	mov	r5,r23
81104bac:	b43fc21e 	bne	r22,r16,81104ab8 <__reset+0xfb0e4ab8>
						(iNPos / ciMyDataSize) + iI);

				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
81104bb0:	e4b9883a 	add	fp,fp,r18
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81104bb4:	acffb416 	blt	r21,r19,81104a88 <__reset+0xfb0e4a88>
81104bb8:	04000044 	movi	r16,1
81104bbc:	00000506 	br	81104bd4 <bDdr2MemoryReadTest+0x268>
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {

				printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
81104bc0:	e1c000c4 	addi	r7,fp,3
81104bc4:	003fc306 	br	81104ad4 <__reset+0xfb0e4ad4>
						(iNPos / ciMyDataSize) + iI);

				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
81104bc8:	e4b9883a 	add	fp,fp,r18
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81104bcc:	acffda16 	blt	r21,r19,81104b38 <__reset+0xfb0e4b38>

				printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);

				bSuccess = FALSE;
81104bd0:	0021883a 	mov	r16,zero
			}
		}
		iNPos += iNAccessLen;
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81104bd4:	9cc5883a 	add	r2,r19,r19
81104bd8:	1085883a 	add	r2,r2,r2
81104bdc:	d885883a 	add	r2,sp,r2
81104be0:	10800017 	ldw	r2,0(r2)
81104be4:	e0bfce2e 	bgeu	fp,r2,81104b20 <__reset+0xfb0e4b20>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
81104be8:	803fa71e 	bne	r16,zero,81104a88 <__reset+0xfb0e4a88>
81104bec:	003fd206 	br	81104b38 <__reset+0xfb0e4b38>
		iNRemainedLen = uliByteLen - iNPos;
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
81104bf0:	10c000c4 	addi	r3,r2,3
81104bf4:	003fa906 	br	81104a9c <__reset+0xfb0e4a9c>
	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81104bf8:	00a04834 	movhi	r2,33056
81104bfc:	10882204 	addi	r2,r2,8328
81104c00:	10000015 	stw	zero,0(r2)
81104c04:	003f7006 	br	811049c8 <__reset+0xfb0e49c8>
			printf("%02d%% ", iNProgressIndex * 10);

		}
	}

	printf("\n");
81104c08:	01000284 	movi	r4,10
81104c0c:	1106e400 	call	81106e40 <putchar>

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {

		printf("DDR2 read test pass, size=%ld bytes, %.3f sec\n", uliByteLen,
81104c10:	d8800a17 	ldw	r2,40(sp)
81104c14:	d1202217 	ldw	r4,-32632(gp)
81104c18:	04000044 	movi	r16,1
81104c1c:	2089c83a 	sub	r4,r4,r2
81104c20:	11061e40 	call	811061e4 <__floatsisf>
81104c24:	d1202317 	ldw	r4,-32628(gp)
81104c28:	1023883a 	mov	r17,r2
81104c2c:	11063080 	call	81106308 <__floatunsisf>
81104c30:	100b883a 	mov	r5,r2
81104c34:	8809883a 	mov	r4,r17
81104c38:	1105da40 	call	81105da4 <__divsf3>
81104c3c:	1009883a 	mov	r4,r2
81104c40:	1106b100 	call	81106b10 <__extendsfdf2>
81104c44:	012044b4 	movhi	r4,33042
81104c48:	100d883a 	mov	r6,r2
81104c4c:	180f883a 	mov	r7,r3
81104c50:	2125e904 	addi	r4,r4,-26716
81104c54:	01600034 	movhi	r5,32768
81104c58:	1106dfc0 	call	81106dfc <printf>
81104c5c:	003fbd06 	br	81104b54 <__reset+0xfb0e4b54>
						(iNPos / ciMyDataSize) + iI);

				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
81104c60:	e4b9883a 	add	fp,fp,r18
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81104c64:	acff8816 	blt	r21,r19,81104a88 <__reset+0xfb0e4a88>
81104c68:	9cc5883a 	add	r2,r19,r19
81104c6c:	1085883a 	add	r2,r2,r2
81104c70:	d885883a 	add	r2,sp,r2
81104c74:	10800017 	ldw	r2,0(r2)
81104c78:	e0bf8336 	bltu	fp,r2,81104a88 <__reset+0xfb0e4a88>
81104c7c:	04000044 	movi	r16,1
81104c80:	003fa706 	br	81104b20 <__reset+0xfb0e4b20>

81104c84 <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
81104c84:	defff504 	addi	sp,sp,-44
81104c88:	dc000115 	stw	r16,4(sp)
81104c8c:	2021883a 	mov	r16,r4

	printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81104c90:	012044b4 	movhi	r4,33042
81104c94:	2125fa04 	addi	r4,r4,-26648
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
81104c98:	dd000515 	stw	r20,20(sp)
81104c9c:	dcc00415 	stw	r19,16(sp)
81104ca0:	dfc00a15 	stw	ra,40(sp)
81104ca4:	df000915 	stw	fp,36(sp)
81104ca8:	ddc00815 	stw	r23,32(sp)
81104cac:	dd800715 	stw	r22,28(sp)
81104cb0:	dd400615 	stw	r21,24(sp)
81104cb4:	dc800315 	stw	r18,12(sp)
81104cb8:	dc400215 	stw	r17,8(sp)
81104cbc:	2827883a 	mov	r19,r5
81104cc0:	3029883a 	mov	r20,r6

	printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81104cc4:	1106f180 	call	81106f18 <puts>

	bool bSuccess = FALSE;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
81104cc8:	80803fcc 	andi	r2,r16,255
81104ccc:	10004826 	beq	r2,zero,81104df0 <bDdr2MemoryRandomWriteTest+0x16c>
81104cd0:	00c00044 	movi	r3,1
81104cd4:	10c0361e 	bne	r2,r3,81104db0 <bDdr2MemoryRandomWriteTest+0x12c>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81104cd8:	00a04834 	movhi	r2,33056
81104cdc:	00e00034 	movhi	r3,32768
81104ce0:	10882204 	addi	r2,r2,8328
81104ce4:	10c00015 	stw	r3,0(r2)
		printf("DR2 Memory ID not identified!! Aborting Test \n");

		return bSuccess;
	}

	printf("DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
81104ce8:	012044b4 	movhi	r4,33042
81104cec:	2125ac04 	addi	r4,r4,-26960
81104cf0:	01420004 	movi	r5,2048
81104cf4:	1106dfc0 	call	81106dfc <printf>
81104cf8:	d4202217 	ldw	r16,-32632(gp)
	uliCurrentState = uliInitialState;
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
	ucPercentage = 5;

	printf("Writing to memory...\n");
81104cfc:	012044b4 	movhi	r4,33042
81104d00:	21260604 	addi	r4,r4,-26600
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
81104d04:	d4201315 	stw	r16,-32692(gp)
	uliCurrentState = uliInitialState;
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
	ucPercentage = 5;

	printf("Writing to memory...\n");
81104d08:	1106f180 	call	81106f18 <puts>

	if (bVerbose == DDR2_VERBOSE) {
81104d0c:	00800044 	movi	r2,1
81104d10:	98805226 	beq	r19,r2,81104e5c <bDdr2MemoryRandomWriteTest+0x1d8>
81104d14:	d0a02217 	ldw	r2,-32632(gp)
81104d18:	058199b4 	movhi	r22,1638
81104d1c:	b5999984 	addi	r22,r22,26214
81104d20:	d8800015 	stw	r2,0(sp)
81104d24:	05c00144 	movi	r23,5
81104d28:	0023883a 	mov	r17,zero
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
81104d2c:	9d400060 	cmpeqi	r21,r19,1
				& ((alt_u32) puliDestination > uliNextMilestone)) {

			printf("..%02d%%..", ucPercentage);

			uliNextMilestone += uliByteLen / 20;
81104d30:	b025883a 	mov	r18,r22

	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
81104d34:	07200034 	movhi	fp,32768
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
	uliX ^= uliX << 13;
81104d38:	8004937a 	slli	r2,r16,13
81104d3c:	1420f03a 	xor	r16,r2,r16
	uliX ^= uliX >> 17;
81104d40:	8004d47a 	srli	r2,r16,17
81104d44:	80a0f03a 	xor	r16,r16,r2
	uliX ^= uliX << 5;
81104d48:	8004917a 	slli	r2,r16,5
81104d4c:	1420f03a 	xor	r16,r2,r16

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
81104d50:	8c000015 	stw	r16,0(r17)
		if ((bVerbose == DDR2_VERBOSE)
81104d54:	b440072e 	bgeu	r22,r17,81104d74 <bDdr2MemoryRandomWriteTest+0xf0>
				& ((alt_u32) puliDestination > uliNextMilestone)) {

			printf("..%02d%%..", ucPercentage);
81104d58:	012044b4 	movhi	r4,33042
81104d5c:	21260e04 	addi	r4,r4,-26568
81104d60:	b9403fcc 	andi	r5,r23,255
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
81104d64:	a8000326 	beq	r21,zero,81104d74 <bDdr2MemoryRandomWriteTest+0xf0>
				& ((alt_u32) puliDestination > uliNextMilestone)) {

			printf("..%02d%%..", ucPercentage);
81104d68:	1106dfc0 	call	81106dfc <printf>

			uliNextMilestone += uliByteLen / 20;
81104d6c:	b4ad883a 	add	r22,r22,r18
			ucPercentage += 5;
81104d70:	bdc00144 	addi	r23,r23,5
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
81104d74:	8c400104 	addi	r17,r17,4

	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
81104d78:	8f3fef1e 	bne	r17,fp,81104d38 <__reset+0xfb0e4d38>

			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
81104d7c:	111306c0 	call	8111306c <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
81104d80:	00800044 	movi	r2,1
81104d84:	98803126 	beq	r19,r2,81104e4c <bDdr2MemoryRandomWriteTest+0x1c8>
		printf("..100%%\n");

	}

	if (bSuccess) {
		if (bTime == TRUE) {
81104d88:	00800044 	movi	r2,1
81104d8c:	a0801c26 	beq	r20,r2,81104e00 <bDdr2MemoryRandomWriteTest+0x17c>
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());

		} else {

			printf("DDR2 write test pass, size=%ld bytes\n", uliByteLen);
81104d90:	012044b4 	movhi	r4,33042
81104d94:	21262004 	addi	r4,r4,-26496
81104d98:	01600034 	movhi	r5,32768
81104d9c:	1106dfc0 	call	81106dfc <printf>

		printf("DDR2 write test fail\n");

	}

	printf("\n");
81104da0:	01000284 	movi	r4,10
81104da4:	1106e400 	call	81106e40 <putchar>

	return bSuccess;
81104da8:	00800044 	movi	r2,1
81104dac:	00000406 	br	81104dc0 <bDdr2MemoryRandomWriteTest+0x13c>
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Aborting Test \n");
81104db0:	01204474 	movhi	r4,33041
81104db4:	211cc504 	addi	r4,r4,29460
81104db8:	1106f180 	call	81106f18 <puts>

		return bSuccess;
81104dbc:	0005883a 	mov	r2,zero
	}

	printf("\n");

	return bSuccess;
}
81104dc0:	dfc00a17 	ldw	ra,40(sp)
81104dc4:	df000917 	ldw	fp,36(sp)
81104dc8:	ddc00817 	ldw	r23,32(sp)
81104dcc:	dd800717 	ldw	r22,28(sp)
81104dd0:	dd400617 	ldw	r21,24(sp)
81104dd4:	dd000517 	ldw	r20,20(sp)
81104dd8:	dcc00417 	ldw	r19,16(sp)
81104ddc:	dc800317 	ldw	r18,12(sp)
81104de0:	dc400217 	ldw	r17,8(sp)
81104de4:	dc000117 	ldw	r16,4(sp)
81104de8:	dec00b04 	addi	sp,sp,44
81104dec:	f800283a 	ret
	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81104df0:	00a04834 	movhi	r2,33056
81104df4:	10882204 	addi	r2,r2,8328
81104df8:	10000015 	stw	zero,0(r2)
81104dfc:	003fba06 	br	81104ce8 <__reset+0xfb0e4ce8>

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;

			printf("DDR2 write test pass, size=%ld bytes, %.3f sec\n",
81104e00:	d8800017 	ldw	r2,0(sp)
81104e04:	d1202217 	ldw	r4,-32632(gp)
81104e08:	2089c83a 	sub	r4,r4,r2
81104e0c:	11061e40 	call	811061e4 <__floatsisf>
81104e10:	d1202317 	ldw	r4,-32628(gp)
81104e14:	1021883a 	mov	r16,r2
81104e18:	11063080 	call	81106308 <__floatunsisf>
81104e1c:	100b883a 	mov	r5,r2
81104e20:	8009883a 	mov	r4,r16
81104e24:	1105da40 	call	81105da4 <__divsf3>
81104e28:	1009883a 	mov	r4,r2
81104e2c:	1106b100 	call	81106b10 <__extendsfdf2>
81104e30:	012044b4 	movhi	r4,33042
81104e34:	100d883a 	mov	r6,r2
81104e38:	180f883a 	mov	r7,r3
81104e3c:	21261404 	addi	r4,r4,-26544
81104e40:	01600034 	movhi	r5,32768
81104e44:	1106dfc0 	call	81106dfc <printf>
81104e48:	003fd506 	br	81104da0 <__reset+0xfb0e4da0>
		}
	}
	alt_dcache_flush_all();
	if (bVerbose == DDR2_VERBOSE) {

		printf("..100%%\n");
81104e4c:	012044b4 	movhi	r4,33042
81104e50:	21261104 	addi	r4,r4,-26556
81104e54:	1106dfc0 	call	81106dfc <printf>
81104e58:	003fcb06 	br	81104d88 <__reset+0xfb0e4d88>

	printf("Writing to memory...\n");

	if (bVerbose == DDR2_VERBOSE) {

		printf("00%%..");
81104e5c:	012044b4 	movhi	r4,33042
81104e60:	21260c04 	addi	r4,r4,-26576
81104e64:	1106dfc0 	call	81106dfc <printf>
81104e68:	003faa06 	br	81104d14 <__reset+0xfb0e4d14>

81104e6c <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
81104e6c:	defff604 	addi	sp,sp,-40
81104e70:	dc000015 	stw	r16,0(sp)
81104e74:	2021883a 	mov	r16,r4

	printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81104e78:	012044b4 	movhi	r4,33042
81104e7c:	21262a04 	addi	r4,r4,-26456
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
81104e80:	dd800615 	stw	r22,24(sp)
81104e84:	dc400115 	stw	r17,4(sp)
81104e88:	dfc00915 	stw	ra,36(sp)
81104e8c:	df000815 	stw	fp,32(sp)
81104e90:	ddc00715 	stw	r23,28(sp)
81104e94:	dd400515 	stw	r21,20(sp)
81104e98:	dd000415 	stw	r20,16(sp)
81104e9c:	dcc00315 	stw	r19,12(sp)
81104ea0:	dc800215 	stw	r18,8(sp)
81104ea4:	282d883a 	mov	r22,r5
81104ea8:	3023883a 	mov	r17,r6

	printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81104eac:	1106f180 	call	81106f18 <puts>

	bool bSuccess = FALSE;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
81104eb0:	80803fcc 	andi	r2,r16,255
81104eb4:	10003926 	beq	r2,zero,81104f9c <bDdr2MemoryRandomReadTest+0x130>
81104eb8:	00c00044 	movi	r3,1
81104ebc:	10c0271e 	bne	r2,r3,81104f5c <bDdr2MemoryRandomReadTest+0xf0>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
		bSuccess = TRUE;
		break;
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81104ec0:	00a04834 	movhi	r2,33056
81104ec4:	00e00034 	movhi	r3,32768
81104ec8:	10882204 	addi	r2,r2,8328
81104ecc:	10c00015 	stw	r3,0(r2)
		printf("DR2 Memory ID not identified!! Aborting Test \n");

		return bSuccess;
	}

	printf("DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
81104ed0:	012044b4 	movhi	r4,33042
81104ed4:	2125ac04 	addi	r4,r4,-26960
81104ed8:	01420004 	movi	r5,2048
81104edc:	1106dfc0 	call	81106dfc <printf>
	uliCurrentState = uliInitialState;
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
	ucPercentage = 5;

	printf("Reading from memory...\n");
81104ee0:	012044b4 	movhi	r4,33042
81104ee4:	21263604 	addi	r4,r4,-26408

	if (bVerbose == DDR2_VERBOSE) {
81104ee8:	04c00044 	movi	r19,1
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
81104eec:	d4201317 	ldw	r16,-32692(gp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
	ucPercentage = 5;

	printf("Reading from memory...\n");
81104ef0:	1106f180 	call	81106f18 <puts>

	if (bVerbose == DDR2_VERBOSE) {
81104ef4:	b4c04326 	beq	r22,r19,81105004 <bDdr2MemoryRandomReadTest+0x198>
81104ef8:	d4a02217 	ldw	r18,-32632(gp)
81104efc:	0007883a 	mov	r3,zero
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
81104f00:	01a00034 	movhi	r6,32768
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
	uliX ^= uliX << 13;
81104f04:	800a937a 	slli	r5,r16,13
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
81104f08:	19000017 	ldw	r4,0(r3)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
81104f0c:	18c00104 	addi	r3,r3,4
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
	uliX ^= uliX << 13;
81104f10:	2c20f03a 	xor	r16,r5,r16
	uliX ^= uliX >> 17;
81104f14:	800ad47a 	srli	r5,r16,17
81104f18:	2c20f03a 	xor	r16,r5,r16
	uliX ^= uliX << 5;
81104f1c:	800a917a 	slli	r5,r16,5
81104f20:	2c20f03a 	xor	r16,r5,r16
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
81104f24:	24000126 	beq	r4,r16,81104f2c <bDdr2MemoryRandomReadTest+0xc0>
			bSuccess = FALSE;
81104f28:	0027883a 	mov	r19,zero
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
81104f2c:	19bff51e 	bne	r3,r6,81104f04 <__reset+0xfb0e4f04>

		printf("..100%%\n");

	}

	if (bSuccess) {
81104f30:	98001e26 	beq	r19,zero,81104fac <bDdr2MemoryRandomReadTest+0x140>
		if (bTime == TRUE) {
81104f34:	00800044 	movi	r2,1
81104f38:	88802026 	beq	r17,r2,81104fbc <bDdr2MemoryRandomReadTest+0x150>
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());

		} else {

			printf("DDR2 read test pass, size=%lu bytes\n", uliByteLen);
81104f3c:	012044b4 	movhi	r4,33042
81104f40:	21265004 	addi	r4,r4,-26304
81104f44:	01600034 	movhi	r5,32768
81104f48:	1106dfc0 	call	81106dfc <printf>

		printf("DDR2 read test fail\n");

	}

	printf("\n");
81104f4c:	01000284 	movi	r4,10
81104f50:	1106e400 	call	81106e40 <putchar>

	return bSuccess;
81104f54:	9805883a 	mov	r2,r19
81104f58:	00000406 	br	81104f6c <bDdr2MemoryRandomReadTest+0x100>
		bSuccess = TRUE;
		break;
	default:
		bSuccess = FALSE;

		printf("DR2 Memory ID not identified!! Aborting Test \n");
81104f5c:	01204474 	movhi	r4,33041
81104f60:	211cc504 	addi	r4,r4,29460
81104f64:	1106f180 	call	81106f18 <puts>

		return bSuccess;
81104f68:	0005883a 	mov	r2,zero
	}

	printf("\n");

	return bSuccess;
}
81104f6c:	dfc00917 	ldw	ra,36(sp)
81104f70:	df000817 	ldw	fp,32(sp)
81104f74:	ddc00717 	ldw	r23,28(sp)
81104f78:	dd800617 	ldw	r22,24(sp)
81104f7c:	dd400517 	ldw	r21,20(sp)
81104f80:	dd000417 	ldw	r20,16(sp)
81104f84:	dcc00317 	ldw	r19,12(sp)
81104f88:	dc800217 	ldw	r18,8(sp)
81104f8c:	dc400117 	ldw	r17,4(sp)
81104f90:	dc000017 	ldw	r16,0(sp)
81104f94:	dec00a04 	addi	sp,sp,40
81104f98:	f800283a 	ret
	bool bSuccess = FALSE;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;

	switch (ucMemoryId) {
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81104f9c:	00a04834 	movhi	r2,33056
81104fa0:	10882204 	addi	r2,r2,8328
81104fa4:	10000015 	stw	zero,0(r2)
81104fa8:	003fc906 	br	81104ed0 <__reset+0xfb0e4ed0>
			printf("DDR2 read test pass, size=%lu bytes\n", uliByteLen);

		}
	} else {

		printf("DDR2 read test fail\n");
81104fac:	012044b4 	movhi	r4,33042
81104fb0:	2125f504 	addi	r4,r4,-26668
81104fb4:	1106f180 	call	81106f18 <puts>
81104fb8:	003fe406 	br	81104f4c <__reset+0xfb0e4f4c>
81104fbc:	d1202217 	ldw	r4,-32632(gp)

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;

			printf("DDR2 read test pass, size=%lu bytes, %.3f sec\n",
81104fc0:	2489c83a 	sub	r4,r4,r18
81104fc4:	11061e40 	call	811061e4 <__floatsisf>
81104fc8:	d1202317 	ldw	r4,-32628(gp)
81104fcc:	1021883a 	mov	r16,r2
81104fd0:	11063080 	call	81106308 <__floatunsisf>
81104fd4:	100b883a 	mov	r5,r2
81104fd8:	8009883a 	mov	r4,r16
81104fdc:	1105da40 	call	81105da4 <__divsf3>
81104fe0:	1009883a 	mov	r4,r2
81104fe4:	1106b100 	call	81106b10 <__extendsfdf2>
81104fe8:	012044b4 	movhi	r4,33042
81104fec:	100d883a 	mov	r6,r2
81104ff0:	180f883a 	mov	r7,r3
81104ff4:	21264404 	addi	r4,r4,-26352
81104ff8:	01600034 	movhi	r5,32768
81104ffc:	1106dfc0 	call	81106dfc <printf>
81105000:	003fd206 	br	81104f4c <__reset+0xfb0e4f4c>

	printf("Reading from memory...\n");

	if (bVerbose == DDR2_VERBOSE) {

		printf("00%%..");
81105004:	012044b4 	movhi	r4,33042
81105008:	21260c04 	addi	r4,r4,-26576
8110500c:	070199b4 	movhi	fp,1638
81105010:	1106dfc0 	call	81106dfc <printf>
81105014:	d4a02217 	ldw	r18,-32632(gp)
81105018:	e7199984 	addi	fp,fp,26214
8110501c:	b027883a 	mov	r19,r22
81105020:	05400144 	movi	r21,5
81105024:	0029883a 	mov	r20,zero
		if ((bVerbose == DDR2_VERBOSE)
				&& ((alt_u32) puliSource > uliNextMilestone)) {

			printf("..%02d%%..", ucPercentage);

			uliNextMilestone += uliByteLen / 20;
81105028:	e02d883a 	mov	r22,fp
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8110502c:	05e00034 	movhi	r23,32768
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
	uliX ^= uliX << 13;
81105030:	8004937a 	slli	r2,r16,13
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
81105034:	a1800017 	ldw	r6,0(r20)
			bSuccess = FALSE;
			if (bVerbose == DDR2_VERBOSE) {

				printf("Failed to read adress 0x%08lX\n", (alt_u32) puliSource);
81105038:	012044b4 	movhi	r4,33042
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
	uliX ^= uliX << 13;
8110503c:	1420f03a 	xor	r16,r2,r16
	uliX ^= uliX >> 17;
81105040:	8004d47a 	srli	r2,r16,17
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
			bSuccess = FALSE;
			if (bVerbose == DDR2_VERBOSE) {

				printf("Failed to read adress 0x%08lX\n", (alt_u32) puliSource);
81105044:	21263c04 	addi	r4,r4,-26384
81105048:	a00b883a 	mov	r5,r20
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
	uliX ^= uliX << 13;
	uliX ^= uliX >> 17;
8110504c:	80a0f03a 	xor	r16,r16,r2
	uliX ^= uliX << 5;
81105050:	8006917a 	slli	r3,r16,5
81105054:	1c20f03a 	xor	r16,r3,r16
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
81105058:	34000226 	beq	r6,r16,81105064 <bDdr2MemoryRandomReadTest+0x1f8>
			bSuccess = FALSE;
			if (bVerbose == DDR2_VERBOSE) {

				printf("Failed to read adress 0x%08lX\n", (alt_u32) puliSource);
8110505c:	1106dfc0 	call	81106dfc <printf>

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
			bSuccess = FALSE;
81105060:	0027883a 	mov	r19,zero
				printf("Failed to read adress 0x%08lX\n", (alt_u32) puliSource);

			}
		}
		if ((bVerbose == DDR2_VERBOSE)
				&& ((alt_u32) puliSource > uliNextMilestone)) {
81105064:	e5000636 	bltu	fp,r20,81105080 <bDdr2MemoryRandomReadTest+0x214>

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
81105068:	a5000104 	addi	r20,r20,4
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8110506c:	a5fff01e 	bne	r20,r23,81105030 <__reset+0xfb0e5030>
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {

		printf("..100%%\n");
81105070:	012044b4 	movhi	r4,33042
81105074:	21261104 	addi	r4,r4,-26556
81105078:	1106dfc0 	call	81106dfc <printf>
8110507c:	003fac06 	br	81104f30 <__reset+0xfb0e4f30>
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
				&& ((alt_u32) puliSource > uliNextMilestone)) {

			printf("..%02d%%..", ucPercentage);
81105080:	012044b4 	movhi	r4,33042
81105084:	a9403fcc 	andi	r5,r21,255
81105088:	21260e04 	addi	r4,r4,-26568

			uliNextMilestone += uliByteLen / 20;
8110508c:	e5b9883a 	add	fp,fp,r22
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
				&& ((alt_u32) puliSource > uliNextMilestone)) {

			printf("..%02d%%..", ucPercentage);
81105090:	1106dfc0 	call	81106dfc <printf>

			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
81105094:	ad400144 	addi	r21,r21,5
81105098:	003ff306 	br	81105068 <__reset+0xfb0e5068>

8110509c <uliXorshift32>:
 * @retval Número aleatório resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {

	alt_u32 uliX = *puliState;
8110509c:	20c00017 	ldw	r3,0(r4)
	uliX ^= uliX << 13;
811050a0:	1804937a 	slli	r2,r3,13
811050a4:	1884f03a 	xor	r2,r3,r2
	uliX ^= uliX >> 17;
811050a8:	1006d47a 	srli	r3,r2,17
811050ac:	10c4f03a 	xor	r2,r2,r3
	uliX ^= uliX << 5;
811050b0:	1006917a 	slli	r3,r2,5
811050b4:	10c4f03a 	xor	r2,r2,r3
	*puliState = uliX;
811050b8:	20800015 	stw	r2,0(r4)

	return uliX;
}
811050bc:	f800283a 	ret

811050c0 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
811050c0:	defff704 	addi	sp,sp,-36
811050c4:	ddc00715 	stw	r23,28(sp)
811050c8:	dd800615 	stw	r22,24(sp)
811050cc:	dd400515 	stw	r21,20(sp)
811050d0:	dd000415 	stw	r20,16(sp)
811050d4:	dc800215 	stw	r18,8(sp)
811050d8:	dfc00815 	stw	ra,32(sp)
811050dc:	dcc00315 	stw	r19,12(sp)
811050e0:	dc400115 	stw	r17,4(sp)
811050e4:	dc000015 	stw	r16,0(sp)
811050e8:	282b883a 	mov	r21,r5
811050ec:	2025883a 	mov	r18,r4
811050f0:	302d883a 	mov	r22,r6

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
811050f4:	2dc00104 	addi	r23,r5,4
811050f8:	05000044 	movi	r20,1
811050fc:	bd000035 	stwio	r20,0(r23)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81105100:	2d000035 	stwio	r20,0(r5)
    SCL_HIGH(clk_base);
81105104:	25000035 	stwio	r20,0(r4)
    SCL_DELAY;
81105108:	a009883a 	mov	r4,r20
8110510c:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
81105110:	a8000035 	stwio	zero,0(r21)
    SCL_DELAY; 
81105114:	a009883a 	mov	r4,r20
81105118:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
8110511c:	90000035 	stwio	zero,0(r18)
    SCL_DELAY;
81105120:	a009883a 	mov	r4,r20
81105124:	11145440 	call	81114544 <usleep>
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81105128:	bd000035 	stwio	r20,0(r23)
8110512c:	04c00204 	movi	r19,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105130:	043fe004 	movi	r16,-128
81105134:	00000c06 	br	81105168 <I2C_TestAdress+0xa8>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
81105138:	ad000035 	stwio	r20,0(r21)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
8110513c:	84003fcc 	andi	r16,r16,255
81105140:	8020d07a 	srli	r16,r16,1
        // clock high
        SCL_HIGH(clk_base);
81105144:	04400044 	movi	r17,1
81105148:	95000035 	stwio	r20,0(r18)
        SCL_DELAY;
8110514c:	8809883a 	mov	r4,r17
81105150:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
81105154:	90000035 	stwio	zero,0(r18)
81105158:	9cffffc4 	addi	r19,r19,-1
        SCL_DELAY;
8110515c:	8809883a 	mov	r4,r17
81105160:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81105164:	98000626 	beq	r19,zero,81105180 <I2C_TestAdress+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105168:	90000035 	stwio	zero,0(r18)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
8110516c:	b404703a 	and	r2,r22,r16
81105170:	10803fcc 	andi	r2,r2,255
81105174:	103ff01e 	bne	r2,zero,81105138 <__reset+0xfb0e5138>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105178:	a8000035 	stwio	zero,0(r21)
8110517c:	003fef06 	br	8110513c <__reset+0xfb0e513c>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81105180:	b8000035 	stwio	zero,0(r23)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81105184:	94400035 	stwio	r17,0(r18)
    SCL_DELAY;  // clock high delay
81105188:	8809883a 	mov	r4,r17
8110518c:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81105190:	ac000037 	ldwio	r16,0(r21)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81105194:	90000035 	stwio	zero,0(r18)
    SCL_DELAY; // clock low delay
81105198:	8809883a 	mov	r4,r17
8110519c:	11145440 	call	81114544 <usleep>

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
811051a0:	bc400035 	stwio	r17,0(r23)
    SDA_LOW(data_base); // Data Low
811051a4:	a8000035 	stwio	zero,0(r21)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
811051a8:	94400035 	stwio	r17,0(r18)
    SCL_DELAY; // clock high long delay
811051ac:	8809883a 	mov	r4,r17
811051b0:	11145440 	call	81114544 <usleep>
    SDA_HIGH(data_base); // data high
811051b4:	ac400035 	stwio	r17,0(r21)
    SCL_DELAY; // data high delay
811051b8:	8809883a 	mov	r4,r17
811051bc:	11145440 	call	81114544 <usleep>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811051c0:	0106d604 	movi	r4,7000
811051c4:	11145440 	call	81114544 <usleep>
    
    return bSuccess;

}
811051c8:	8005003a 	cmpeq	r2,r16,zero
811051cc:	dfc00817 	ldw	ra,32(sp)
811051d0:	ddc00717 	ldw	r23,28(sp)
811051d4:	dd800617 	ldw	r22,24(sp)
811051d8:	dd400517 	ldw	r21,20(sp)
811051dc:	dd000417 	ldw	r20,16(sp)
811051e0:	dcc00317 	ldw	r19,12(sp)
811051e4:	dc800217 	ldw	r18,8(sp)
811051e8:	dc400117 	ldw	r17,4(sp)
811051ec:	dc000017 	ldw	r16,0(sp)
811051f0:	dec00904 	addi	sp,sp,36
811051f4:	f800283a 	ret

811051f8 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
811051f8:	defff504 	addi	sp,sp,-44
811051fc:	ddc00815 	stw	r23,32(sp)
81105200:	ddc00b03 	ldbu	r23,44(sp)
81105204:	dd800715 	stw	r22,28(sp)
81105208:	dd400615 	stw	r21,24(sp)
8110520c:	dd000515 	stw	r20,20(sp)
81105210:	dcc00415 	stw	r19,16(sp)
81105214:	dc000115 	stw	r16,4(sp)
81105218:	dfc00a15 	stw	ra,40(sp)
8110521c:	df000915 	stw	fp,36(sp)
81105220:	dc800315 	stw	r18,12(sp)
81105224:	dc400215 	stw	r17,8(sp)
81105228:	2829883a 	mov	r20,r5
8110522c:	2021883a 	mov	r16,r4
81105230:	302b883a 	mov	r21,r6
81105234:	d9c00005 	stb	r7,0(sp)

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81105238:	2d800104 	addi	r22,r5,4
8110523c:	04c00044 	movi	r19,1
81105240:	b4c00035 	stwio	r19,0(r22)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81105244:	2cc00035 	stwio	r19,0(r5)
    SCL_HIGH(clk_base);
81105248:	24c00035 	stwio	r19,0(r4)
    SCL_DELAY;
8110524c:	9809883a 	mov	r4,r19
81105250:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
81105254:	a0000035 	stwio	zero,0(r20)
    SCL_DELAY; 
81105258:	9809883a 	mov	r4,r19
8110525c:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
81105260:	80000035 	stwio	zero,0(r16)
    SCL_DELAY;
81105264:	9809883a 	mov	r4,r19
81105268:	11145440 	call	81114544 <usleep>
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
8110526c:	b4c00035 	stwio	r19,0(r22)
81105270:	04800204 	movi	r18,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105274:	073fe004 	movi	fp,-128
81105278:	00000c06 	br	811052ac <I2C_Write+0xb4>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
8110527c:	a4c00035 	stwio	r19,0(r20)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
81105280:	e0c03fcc 	andi	r3,fp,255
81105284:	1838d07a 	srli	fp,r3,1
        // clock high
        SCL_HIGH(clk_base);
81105288:	04400044 	movi	r17,1
8110528c:	84c00035 	stwio	r19,0(r16)
        SCL_DELAY;
81105290:	8809883a 	mov	r4,r17
81105294:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
81105298:	80000035 	stwio	zero,0(r16)
8110529c:	94bfffc4 	addi	r18,r18,-1
        SCL_DELAY;
811052a0:	8809883a 	mov	r4,r17
811052a4:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811052a8:	90000626 	beq	r18,zero,811052c4 <I2C_Write+0xcc>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
811052ac:	80000035 	stwio	zero,0(r16)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
811052b0:	af04703a 	and	r2,r21,fp
811052b4:	10803fcc 	andi	r2,r2,255
811052b8:	103ff01e 	bne	r2,zero,8110527c <__reset+0xfb0e527c>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
811052bc:	a0000035 	stwio	zero,0(r20)
811052c0:	003fef06 	br	81105280 <__reset+0xfb0e5280>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811052c4:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
811052c8:	84400035 	stwio	r17,0(r16)
    SCL_DELAY;  // clock high delay
811052cc:	8809883a 	mov	r4,r17
811052d0:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
811052d4:	a4800037 	ldwio	r18,0(r20)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
811052d8:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
811052dc:	8809883a 	mov	r4,r17
811052e0:	11145440 	call	81114544 <usleep>
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
811052e4:	9000201e 	bne	r18,zero,81105368 <I2C_Write+0x170>
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
811052e8:	b4400035 	stwio	r17,0(r22)
811052ec:	05400204 	movi	r21,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
811052f0:	04ffe004 	movi	r19,-128
811052f4:	00000c06 	br	81105328 <I2C_Write+0x130>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
811052f8:	a4400035 	stwio	r17,0(r20)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
811052fc:	9cc03fcc 	andi	r19,r19,255
81105300:	9826d07a 	srli	r19,r19,1
        // clock high
        SCL_HIGH(clk_base);
81105304:	04800044 	movi	r18,1
81105308:	84400035 	stwio	r17,0(r16)
        SCL_DELAY;
8110530c:	9009883a 	mov	r4,r18
81105310:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
81105314:	80000035 	stwio	zero,0(r16)
81105318:	ad7fffc4 	addi	r21,r21,-1
        SCL_DELAY;
8110531c:	9009883a 	mov	r4,r18
81105320:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81105324:	a8000726 	beq	r21,zero,81105344 <I2C_Write+0x14c>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105328:	80000035 	stwio	zero,0(r16)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
8110532c:	d8c00003 	ldbu	r3,0(sp)
81105330:	1cc4703a 	and	r2,r3,r19
81105334:	10803fcc 	andi	r2,r2,255
81105338:	103fef1e 	bne	r2,zero,811052f8 <__reset+0xfb0e52f8>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
8110533c:	a0000035 	stwio	zero,0(r20)
81105340:	003fee06 	br	811052fc <__reset+0xfb0e52fc>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81105344:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81105348:	84800035 	stwio	r18,0(r16)
    SCL_DELAY;  // clock high delay
8110534c:	9009883a 	mov	r4,r18
81105350:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81105354:	a4400037 	ldwio	r17,0(r20)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81105358:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
8110535c:	9009883a 	mov	r4,r18
81105360:	11145440 	call	81114544 <usleep>
    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81105364:	88001926 	beq	r17,zero,811053cc <I2C_Write+0x1d4>

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105368:	0025883a 	mov	r18,zero

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
8110536c:	04400044 	movi	r17,1
81105370:	b4400035 	stwio	r17,0(r22)
    SDA_LOW(data_base); // Data Low
81105374:	a0000035 	stwio	zero,0(r20)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
81105378:	84400035 	stwio	r17,0(r16)
    SCL_DELAY; // clock high long delay
8110537c:	8809883a 	mov	r4,r17
81105380:	11145440 	call	81114544 <usleep>
    SDA_HIGH(data_base); // data high
81105384:	a4400035 	stwio	r17,0(r20)
    SCL_DELAY; // data high delay
81105388:	8809883a 	mov	r4,r17
8110538c:	11145440 	call	81114544 <usleep>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
81105390:	0106d604 	movi	r4,7000
81105394:	11145440 	call	81114544 <usleep>
    
    return bSuccess;

}
81105398:	9005883a 	mov	r2,r18
8110539c:	dfc00a17 	ldw	ra,40(sp)
811053a0:	df000917 	ldw	fp,36(sp)
811053a4:	ddc00817 	ldw	r23,32(sp)
811053a8:	dd800717 	ldw	r22,28(sp)
811053ac:	dd400617 	ldw	r21,24(sp)
811053b0:	dd000517 	ldw	r20,20(sp)
811053b4:	dcc00417 	ldw	r19,16(sp)
811053b8:	dc800317 	ldw	r18,12(sp)
811053bc:	dc400217 	ldw	r17,8(sp)
811053c0:	dc000117 	ldw	r16,4(sp)
811053c4:	dec00b04 	addi	sp,sp,44
811053c8:	f800283a 	ret
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
811053cc:	b4800035 	stwio	r18,0(r22)
811053d0:	04c00204 	movi	r19,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
811053d4:	047fe004 	movi	r17,-128
811053d8:	00000c06 	br	8110540c <I2C_Write+0x214>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
811053dc:	a4800035 	stwio	r18,0(r20)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
811053e0:	8c403fcc 	andi	r17,r17,255
811053e4:	8822d07a 	srli	r17,r17,1
        // clock high
        SCL_HIGH(clk_base);
811053e8:	05400044 	movi	r21,1
811053ec:	84800035 	stwio	r18,0(r16)
        SCL_DELAY;
811053f0:	a809883a 	mov	r4,r21
811053f4:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
811053f8:	80000035 	stwio	zero,0(r16)
811053fc:	9cffffc4 	addi	r19,r19,-1
        SCL_DELAY;
81105400:	a809883a 	mov	r4,r21
81105404:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81105408:	98000626 	beq	r19,zero,81105424 <I2C_Write+0x22c>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
8110540c:	80000035 	stwio	zero,0(r16)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81105410:	bc44703a 	and	r2,r23,r17
81105414:	10803fcc 	andi	r2,r2,255
81105418:	103ff01e 	bne	r2,zero,811053dc <__reset+0xfb0e53dc>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
8110541c:	a0000035 	stwio	zero,0(r20)
81105420:	003fef06 	br	811053e0 <__reset+0xfb0e53e0>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81105424:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81105428:	85400035 	stwio	r21,0(r16)
    SCL_DELAY;  // clock high delay
8110542c:	a809883a 	mov	r4,r21
81105430:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81105434:	a4800037 	ldwio	r18,0(r20)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81105438:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
8110543c:	a809883a 	mov	r4,r21
81105440:	11145440 	call	81114544 <usleep>
81105444:	9025003a 	cmpeq	r18,r18,zero
81105448:	003fc806 	br	8110536c <__reset+0xfb0e536c>

8110544c <I2C_Read>:
    
    return bSuccess;

}

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
8110544c:	defff504 	addi	sp,sp,-44
81105450:	df000915 	stw	fp,36(sp)
81105454:	dd800715 	stw	r22,28(sp)
81105458:	dd000515 	stw	r20,20(sp)
8110545c:	dc800315 	stw	r18,12(sp)
81105460:	dc000115 	stw	r16,4(sp)
81105464:	dfc00a15 	stw	ra,40(sp)
81105468:	ddc00815 	stw	r23,32(sp)
8110546c:	dd400615 	stw	r21,24(sp)
81105470:	dcc00415 	stw	r19,16(sp)
81105474:	dc400215 	stw	r17,8(sp)
81105478:	2825883a 	mov	r18,r5
8110547c:	2021883a 	mov	r16,r4
81105480:	d9800015 	stw	r6,0(sp)
81105484:	3839883a 	mov	fp,r7

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81105488:	2d800104 	addi	r22,r5,4
8110548c:	05000044 	movi	r20,1
81105490:	b5000035 	stwio	r20,0(r22)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81105494:	2d000035 	stwio	r20,0(r5)
    SCL_HIGH(clk_base);
81105498:	25000035 	stwio	r20,0(r4)
    SCL_DELAY;
8110549c:	a009883a 	mov	r4,r20
811054a0:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
811054a4:	90000035 	stwio	zero,0(r18)
    SCL_DELAY; 
811054a8:	a009883a 	mov	r4,r20
811054ac:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
811054b0:	80000035 	stwio	zero,0(r16)
    SCL_DELAY;
811054b4:	a009883a 	mov	r4,r20
811054b8:	11145440 	call	81114544 <usleep>
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
811054bc:	d8800017 	ldw	r2,0(sp)
811054c0:	102b883a 	mov	r21,r2
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
811054c4:	b5000035 	stwio	r20,0(r22)
811054c8:	04c00204 	movi	r19,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
811054cc:	05ffe004 	movi	r23,-128
811054d0:	00000c06 	br	81105504 <I2C_Read+0xb8>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
811054d4:	95000035 	stwio	r20,0(r18)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
811054d8:	b8c03fcc 	andi	r3,r23,255
811054dc:	182ed07a 	srli	r23,r3,1
        // clock high
        SCL_HIGH(clk_base);
811054e0:	04400044 	movi	r17,1
811054e4:	85000035 	stwio	r20,0(r16)
        SCL_DELAY;
811054e8:	8809883a 	mov	r4,r17
811054ec:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
811054f0:	80000035 	stwio	zero,0(r16)
811054f4:	9cffffc4 	addi	r19,r19,-1
        SCL_DELAY;
811054f8:	8809883a 	mov	r4,r17
811054fc:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81105500:	98000626 	beq	r19,zero,8110551c <I2C_Read+0xd0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105504:	80000035 	stwio	zero,0(r16)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81105508:	adc4703a 	and	r2,r21,r23
8110550c:	10803fcc 	andi	r2,r2,255
81105510:	103ff01e 	bne	r2,zero,811054d4 <__reset+0xfb0e54d4>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105514:	90000035 	stwio	zero,0(r18)
81105518:	003fef06 	br	811054d8 <__reset+0xfb0e54d8>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
8110551c:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81105520:	84400035 	stwio	r17,0(r16)
    SCL_DELAY;  // clock high delay
81105524:	8809883a 	mov	r4,r17
81105528:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
8110552c:	94c00037 	ldwio	r19,0(r18)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81105530:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
81105534:	8809883a 	mov	r4,r17
81105538:	11145440 	call	81114544 <usleep>
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8110553c:	98001f1e 	bne	r19,zero,811055bc <I2C_Read+0x170>
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81105540:	b4400035 	stwio	r17,0(r22)
81105544:	05400204 	movi	r21,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105548:	053fe004 	movi	r20,-128
8110554c:	00000c06 	br	81105580 <I2C_Read+0x134>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
81105550:	94400035 	stwio	r17,0(r18)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
81105554:	a5003fcc 	andi	r20,r20,255
81105558:	a028d07a 	srli	r20,r20,1
        // clock high
        SCL_HIGH(clk_base);
8110555c:	04c00044 	movi	r19,1
81105560:	84400035 	stwio	r17,0(r16)
        SCL_DELAY;
81105564:	9809883a 	mov	r4,r19
81105568:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
8110556c:	80000035 	stwio	zero,0(r16)
81105570:	ad7fffc4 	addi	r21,r21,-1
        SCL_DELAY;
81105574:	9809883a 	mov	r4,r19
81105578:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
8110557c:	a8000626 	beq	r21,zero,81105598 <I2C_Read+0x14c>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105580:	80000035 	stwio	zero,0(r16)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81105584:	a704703a 	and	r2,r20,fp
81105588:	10803fcc 	andi	r2,r2,255
8110558c:	103ff01e 	bne	r2,zero,81105550 <__reset+0xfb0e5550>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105590:	90000035 	stwio	zero,0(r18)
81105594:	003fef06 	br	81105554 <__reset+0xfb0e5554>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81105598:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8110559c:	84c00035 	stwio	r19,0(r16)
    SCL_DELAY;  // clock high delay
811055a0:	9809883a 	mov	r4,r19
811055a4:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
811055a8:	94400037 	ldwio	r17,0(r18)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
811055ac:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
811055b0:	9809883a 	mov	r4,r19
811055b4:	11145440 	call	81114544 <usleep>
    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
811055b8:	88002326 	beq	r17,zero,81105648 <I2C_Read+0x1fc>

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
811055bc:	04400044 	movi	r17,1
811055c0:	b4400035 	stwio	r17,0(r22)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
811055c4:	94400035 	stwio	r17,0(r18)
    SCL_HIGH(clk_base);
811055c8:	84400035 	stwio	r17,0(r16)
    SCL_DELAY;
811055cc:	8809883a 	mov	r4,r17
811055d0:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
811055d4:	90000035 	stwio	zero,0(r18)
    SCL_DELAY; 
811055d8:	8809883a 	mov	r4,r17
811055dc:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
811055e0:	80000035 	stwio	zero,0(r16)
    SCL_DELAY;
811055e4:	8809883a 	mov	r4,r17
811055e8:	11145440 	call	81114544 <usleep>
    SCL_DELAY; // clock low delay
    return bAck;
}    

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
    alt_u8 Data=0;
811055ec:	0029883a 	mov	r20,zero

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
811055f0:	04400044 	movi	r17,1
811055f4:	b4400035 	stwio	r17,0(r22)
    SDA_LOW(data_base); // Data Low
811055f8:	90000035 	stwio	zero,0(r18)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
811055fc:	84400035 	stwio	r17,0(r16)
    SCL_DELAY; // clock high long delay
81105600:	8809883a 	mov	r4,r17
81105604:	11145440 	call	81114544 <usleep>
    SDA_HIGH(data_base); // data high
81105608:	94400035 	stwio	r17,0(r18)
    SCL_DELAY; // data high delay
8110560c:	8809883a 	mov	r4,r17
81105610:	11145440 	call	81114544 <usleep>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
    }        
    i2c_stop(clk_base, data_base);
    
    return bSuccess;
}
81105614:	a005883a 	mov	r2,r20
81105618:	dfc00a17 	ldw	ra,40(sp)
8110561c:	df000917 	ldw	fp,36(sp)
81105620:	ddc00817 	ldw	r23,32(sp)
81105624:	dd800717 	ldw	r22,28(sp)
81105628:	dd400617 	ldw	r21,24(sp)
8110562c:	dd000517 	ldw	r20,20(sp)
81105630:	dcc00417 	ldw	r19,16(sp)
81105634:	dc800317 	ldw	r18,12(sp)
81105638:	dc400217 	ldw	r17,8(sp)
8110563c:	dc000117 	ldw	r16,4(sp)
81105640:	dec00b04 	addi	sp,sp,44
81105644:	f800283a 	ret

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81105648:	b4c00035 	stwio	r19,0(r22)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
8110564c:	94c00035 	stwio	r19,0(r18)
    SCL_HIGH(clk_base);
81105650:	84c00035 	stwio	r19,0(r16)
    SCL_DELAY;
81105654:	9809883a 	mov	r4,r19
81105658:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
8110565c:	90000035 	stwio	zero,0(r18)
    SCL_DELAY; 
81105660:	9809883a 	mov	r4,r19
81105664:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
81105668:	80000035 	stwio	zero,0(r16)
    SCL_DELAY;
8110566c:	9809883a 	mov	r4,r19
81105670:	11145440 	call	81114544 <usleep>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
    DeviceAddr |= 1; // Read
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81105674:	d8800017 	ldw	r2,0(sp)
81105678:	15c00054 	ori	r23,r2,1
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
8110567c:	b4c00035 	stwio	r19,0(r22)
81105680:	05400204 	movi	r21,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105684:	053fe004 	movi	r20,-128
81105688:	00000c06 	br	811056bc <I2C_Read+0x270>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
8110568c:	94c00035 	stwio	r19,0(r18)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
81105690:	a5003fcc 	andi	r20,r20,255
81105694:	a028d07a 	srli	r20,r20,1
        // clock high
        SCL_HIGH(clk_base);
81105698:	04400044 	movi	r17,1
8110569c:	84c00035 	stwio	r19,0(r16)
        SCL_DELAY;
811056a0:	8809883a 	mov	r4,r17
811056a4:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
811056a8:	80000035 	stwio	zero,0(r16)
811056ac:	ad7fffc4 	addi	r21,r21,-1
        SCL_DELAY;
811056b0:	8809883a 	mov	r4,r17
811056b4:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811056b8:	a8000626 	beq	r21,zero,811056d4 <I2C_Read+0x288>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
811056bc:	80000035 	stwio	zero,0(r16)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
811056c0:	a5c4703a 	and	r2,r20,r23
811056c4:	10803fcc 	andi	r2,r2,255
811056c8:	103ff01e 	bne	r2,zero,8110568c <__reset+0xfb0e568c>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
811056cc:	90000035 	stwio	zero,0(r18)
811056d0:	003fef06 	br	81105690 <__reset+0xfb0e5690>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811056d4:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
811056d8:	84400035 	stwio	r17,0(r16)
    SCL_DELAY;  // clock high delay
811056dc:	8809883a 	mov	r4,r17
811056e0:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
811056e4:	94c00037 	ldwio	r19,0(r18)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
811056e8:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
811056ec:	8809883a 	mov	r4,r17
811056f0:	11145440 	call	81114544 <usleep>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
    DeviceAddr |= 1; // Read
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
811056f4:	983fbd1e 	bne	r19,zero,811055ec <__reset+0xfb0e55ec>
    alt_u8 Data=0;
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
811056f8:	b0000035 	stwio	zero,0(r22)
    SCL_LOW(clk_base); // clock low
811056fc:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
81105700:	8809883a 	mov	r4,r17
81105704:	11145440 	call	81114544 <usleep>
81105708:	05400204 	movi	r21,8
    SCL_DELAY; // clock low delay
    return bAck;
}    

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
    alt_u8 Data=0;
8110570c:	0027883a 	mov	r19,zero
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
        Data <<= 1;
81105710:	9ce9883a 	add	r20,r19,r19
81105714:	a027883a 	mov	r19,r20
        SCL_HIGH(clk_base);  // clock high
81105718:	84400035 	stwio	r17,0(r16)
        SCL_DELAY;
8110571c:	01000044 	movi	r4,1
81105720:	11145440 	call	81114544 <usleep>
        if (SDA_READ(data_base))  // read data   
81105724:	90800037 	ldwio	r2,0(r18)
81105728:	10000126 	beq	r2,zero,81105730 <I2C_Read+0x2e4>
            Data |= 0x01;
8110572c:	a4c00054 	ori	r19,r20,1
        SCL_LOW(clk_base);  // clock log  
81105730:	80000035 	stwio	zero,0(r16)
        SCL_DELAY;
81105734:	05000044 	movi	r20,1
81105738:	ad7fffc4 	addi	r21,r21,-1
8110573c:	a009883a 	mov	r4,r20
81105740:	11145440 	call	81114544 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
81105744:	a83ff21e 	bne	r21,zero,81105710 <__reset+0xfb0e5710>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81105748:	80000035 	stwio	zero,0(r16)
    SDA_DIR_OUT(data_base);  // set data write mode
8110574c:	b5000035 	stwio	r20,0(r22)
    if (bAck)
        SDA_LOW(data_base);
    else
        SDA_HIGH(data_base);
81105750:	95000035 	stwio	r20,0(r18)
    SCL_HIGH(clk_base); // clock high
81105754:	85000035 	stwio	r20,0(r16)
    SCL_DELAY; // clock high  delay
81105758:	a009883a 	mov	r4,r20
8110575c:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
81105760:	80000035 	stwio	zero,0(r16)
    SCL_DELAY; // clock low delay
81105764:	a009883a 	mov	r4,r20
81105768:	11145440 	call	81114544 <usleep>
    SDA_LOW(data_base);  // data low
8110576c:	90000035 	stwio	zero,0(r18)
    SCL_DELAY; // data low delay
81105770:	a009883a 	mov	r4,r20
81105774:	11145440 	call	81114544 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81105778:	d8800b17 	ldw	r2,44(sp)
8110577c:	14c00005 	stb	r19,0(r2)
81105780:	003f9b06 	br	811055f0 <__reset+0xfb0e55f0>

81105784 <I2C_MultipleRead>:
    i2c_stop(clk_base, data_base);
    
    return bSuccess;
}

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
81105784:	defff304 	addi	sp,sp,-52
81105788:	d8800d17 	ldw	r2,52(sp)
8110578c:	ddc00a15 	stw	r23,40(sp)
81105790:	dd800915 	stw	r22,36(sp)
81105794:	dd000715 	stw	r20,28(sp)
81105798:	dcc00615 	stw	r19,24(sp)
8110579c:	dc400415 	stw	r17,16(sp)
811057a0:	dfc00c15 	stw	ra,48(sp)
811057a4:	df000b15 	stw	fp,44(sp)
811057a8:	dd400815 	stw	r21,32(sp)
811057ac:	dc800515 	stw	r18,20(sp)
811057b0:	dc000315 	stw	r16,12(sp)
811057b4:	d8800015 	stw	r2,0(sp)
811057b8:	2827883a 	mov	r19,r5
811057bc:	2023883a 	mov	r17,r4
811057c0:	302d883a 	mov	r22,r6
811057c4:	d9c00215 	stw	r7,8(sp)

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
811057c8:	2dc00104 	addi	r23,r5,4
811057cc:	05000044 	movi	r20,1
811057d0:	bd000035 	stwio	r20,0(r23)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
811057d4:	2d000035 	stwio	r20,0(r5)
    SCL_HIGH(clk_base);
811057d8:	25000035 	stwio	r20,0(r4)
    SCL_DELAY;
811057dc:	a009883a 	mov	r4,r20
811057e0:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
811057e4:	98000035 	stwio	zero,0(r19)
    SCL_DELAY; 
811057e8:	a009883a 	mov	r4,r20
811057ec:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
811057f0:	88000035 	stwio	zero,0(r17)
    SCL_DELAY;
811057f4:	a009883a 	mov	r4,r20
811057f8:	11145440 	call	81114544 <usleep>
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
811057fc:	b02b883a 	mov	r21,r22
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81105800:	bd000035 	stwio	r20,0(r23)
81105804:	04800204 	movi	r18,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105808:	073fe004 	movi	fp,-128
8110580c:	00000c06 	br	81105840 <I2C_MultipleRead+0xbc>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
81105810:	9d000035 	stwio	r20,0(r19)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
81105814:	e0c03fcc 	andi	r3,fp,255
81105818:	1838d07a 	srli	fp,r3,1
        // clock high
        SCL_HIGH(clk_base);
8110581c:	04000044 	movi	r16,1
81105820:	8d000035 	stwio	r20,0(r17)
        SCL_DELAY;
81105824:	8009883a 	mov	r4,r16
81105828:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
8110582c:	88000035 	stwio	zero,0(r17)
81105830:	94bfffc4 	addi	r18,r18,-1
        SCL_DELAY;
81105834:	8009883a 	mov	r4,r16
81105838:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
8110583c:	90000626 	beq	r18,zero,81105858 <I2C_MultipleRead+0xd4>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105840:	88000035 	stwio	zero,0(r17)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81105844:	af04703a 	and	r2,r21,fp
81105848:	10803fcc 	andi	r2,r2,255
8110584c:	103ff01e 	bne	r2,zero,81105810 <__reset+0xfb0e5810>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105850:	98000035 	stwio	zero,0(r19)
81105854:	003fef06 	br	81105814 <__reset+0xfb0e5814>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81105858:	b8000035 	stwio	zero,0(r23)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8110585c:	8c000035 	stwio	r16,0(r17)
    SCL_DELAY;  // clock high delay
81105860:	8009883a 	mov	r4,r16
81105864:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81105868:	9c800037 	ldwio	r18,0(r19)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
8110586c:	88000035 	stwio	zero,0(r17)
    SCL_DELAY; // clock low delay
81105870:	8009883a 	mov	r4,r16
81105874:	11145440 	call	81114544 <usleep>
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81105878:	9000391e 	bne	r18,zero,81105960 <I2C_MultipleRead+0x1dc>
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
8110587c:	bc000035 	stwio	r16,0(r23)
81105880:	04800204 	movi	r18,8
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105884:	88000035 	stwio	zero,0(r17)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105888:	98000035 	stwio	zero,0(r19)
        }
        Mask >>= 1; // there is a delay in this command
        // clock high
        SCL_HIGH(clk_base);
8110588c:	05000044 	movi	r20,1
81105890:	8c000035 	stwio	r16,0(r17)
        SCL_DELAY;
81105894:	a009883a 	mov	r4,r20
81105898:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
8110589c:	88000035 	stwio	zero,0(r17)
811058a0:	94bfffc4 	addi	r18,r18,-1
        SCL_DELAY;
811058a4:	a009883a 	mov	r4,r20
811058a8:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811058ac:	903ff51e 	bne	r18,zero,81105884 <__reset+0xfb0e5884>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811058b0:	b8000035 	stwio	zero,0(r23)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
811058b4:	8d000035 	stwio	r20,0(r17)
    SCL_DELAY;  // clock high delay
811058b8:	a009883a 	mov	r4,r20
811058bc:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
811058c0:	9c000037 	ldwio	r16,0(r19)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
811058c4:	88000035 	stwio	zero,0(r17)
    SCL_DELAY; // clock low delay
811058c8:	a009883a 	mov	r4,r20
811058cc:	11145440 	call	81114544 <usleep>
    i2c_start(clk_base, data_base);
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
811058d0:	8000231e 	bne	r16,zero,81105960 <I2C_MultipleRead+0x1dc>

//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
811058d4:	bd000035 	stwio	r20,0(r23)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
811058d8:	9d000035 	stwio	r20,0(r19)
    SCL_HIGH(clk_base);
811058dc:	8d000035 	stwio	r20,0(r17)
    SCL_DELAY;
811058e0:	a009883a 	mov	r4,r20
811058e4:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
811058e8:	98000035 	stwio	zero,0(r19)
    SCL_DELAY; 
811058ec:	a009883a 	mov	r4,r20
811058f0:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
811058f4:	88000035 	stwio	zero,0(r17)
    SCL_DELAY;
811058f8:	a009883a 	mov	r4,r20
811058fc:	11145440 	call	81114544 <usleep>
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
        i2c_start(clk_base, data_base);  // restart
    DeviceAddr |= 1; // Read
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81105900:	b5800054 	ori	r22,r22,1
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81105904:	bd000035 	stwio	r20,0(r23)
81105908:	04000204 	movi	r16,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
8110590c:	057fe004 	movi	r21,-128
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
81105910:	a025883a 	mov	r18,r20
81105914:	00000c06 	br	81105948 <I2C_MultipleRead+0x1c4>
81105918:	9c800035 	stwio	r18,0(r19)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
8110591c:	ad403fcc 	andi	r21,r21,255
81105920:	a82ad07a 	srli	r21,r21,1
        // clock high
        SCL_HIGH(clk_base);
81105924:	05000044 	movi	r20,1
81105928:	8c800035 	stwio	r18,0(r17)
        SCL_DELAY;
8110592c:	a009883a 	mov	r4,r20
81105930:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
81105934:	88000035 	stwio	zero,0(r17)
81105938:	843fffc4 	addi	r16,r16,-1
        SCL_DELAY;
8110593c:	a009883a 	mov	r4,r20
81105940:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81105944:	80001d26 	beq	r16,zero,811059bc <I2C_MultipleRead+0x238>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105948:	88000035 	stwio	zero,0(r17)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
8110594c:	b544703a 	and	r2,r22,r21
81105950:	10803fcc 	andi	r2,r2,255
81105954:	103ff01e 	bne	r2,zero,81105918 <__reset+0xfb0e5918>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105958:	98000035 	stwio	zero,0(r19)
8110595c:	003fef06 	br	8110591c <__reset+0xfb0e591c>
    SCL_DELAY; // clock low delay
    return bAck;
}    

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
    alt_u8 Data=0;
81105960:	0025883a 	mov	r18,zero

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
81105964:	04000044 	movi	r16,1
81105968:	bc000035 	stwio	r16,0(r23)
    SDA_LOW(data_base); // Data Low
8110596c:	98000035 	stwio	zero,0(r19)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
81105970:	8c000035 	stwio	r16,0(r17)
    SCL_DELAY; // clock high long delay
81105974:	8009883a 	mov	r4,r16
81105978:	11145440 	call	81114544 <usleep>
    SDA_HIGH(data_base); // data high
8110597c:	9c000035 	stwio	r16,0(r19)
    SCL_DELAY; // data high delay
81105980:	8009883a 	mov	r4,r16
81105984:	11145440 	call	81114544 <usleep>
    }        
    i2c_stop(clk_base, data_base);
    
    return bSuccess;    
    
}
81105988:	9005883a 	mov	r2,r18
8110598c:	dfc00c17 	ldw	ra,48(sp)
81105990:	df000b17 	ldw	fp,44(sp)
81105994:	ddc00a17 	ldw	r23,40(sp)
81105998:	dd800917 	ldw	r22,36(sp)
8110599c:	dd400817 	ldw	r21,32(sp)
811059a0:	dd000717 	ldw	r20,28(sp)
811059a4:	dcc00617 	ldw	r19,24(sp)
811059a8:	dc800517 	ldw	r18,20(sp)
811059ac:	dc400417 	ldw	r17,16(sp)
811059b0:	dc000317 	ldw	r16,12(sp)
811059b4:	dec00d04 	addi	sp,sp,52
811059b8:	f800283a 	ret
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811059bc:	b8000035 	stwio	zero,0(r23)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
811059c0:	8d000035 	stwio	r20,0(r17)
    SCL_DELAY;  // clock high delay
811059c4:	a009883a 	mov	r4,r20
811059c8:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
811059cc:	9c000037 	ldwio	r16,0(r19)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
811059d0:	88000035 	stwio	zero,0(r17)
    SCL_DELAY; // clock low delay
811059d4:	a009883a 	mov	r4,r20
811059d8:	11145440 	call	81114544 <usleep>
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
        i2c_start(clk_base, data_base);  // restart
    DeviceAddr |= 1; // Read
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
811059dc:	803fe01e 	bne	r16,zero,81105960 <__reset+0xfb0e5960>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
811059e0:	d8800017 	ldw	r2,0(sp)
811059e4:	10bfffcc 	andi	r2,r2,65535
811059e8:	d8800015 	stw	r2,0(sp)
811059ec:	10002b26 	beq	r2,zero,81105a9c <I2C_MultipleRead+0x318>
811059f0:	dd800217 	ldw	r22,8(sp)
811059f4:	10bfffc4 	addi	r2,r2,-1
811059f8:	d8800115 	stw	r2,4(sp)
811059fc:	002b883a 	mov	r21,zero
    alt_u8 Data=0;
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
81105a00:	b8000035 	stwio	zero,0(r23)
    SCL_LOW(clk_base); // clock low
81105a04:	88000035 	stwio	zero,0(r17)
    SCL_DELAY; // clock low delay
81105a08:	01000044 	movi	r4,1
81105a0c:	11145440 	call	81114544 <usleep>
81105a10:	04800204 	movi	r18,8
    SCL_DELAY; // clock low delay
    return bAck;
}    

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
    alt_u8 Data=0;
81105a14:	0021883a 	mov	r16,zero
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
        Data <<= 1;
81105a18:	8439883a 	add	fp,r16,r16
81105a1c:	e021883a 	mov	r16,fp
        SCL_HIGH(clk_base);  // clock high
81105a20:	8d000035 	stwio	r20,0(r17)
        SCL_DELAY;
81105a24:	01000044 	movi	r4,1
81105a28:	11145440 	call	81114544 <usleep>
        if (SDA_READ(data_base))  // read data   
81105a2c:	98800037 	ldwio	r2,0(r19)
81105a30:	10000126 	beq	r2,zero,81105a38 <I2C_MultipleRead+0x2b4>
            Data |= 0x01;
81105a34:	e4000054 	ori	r16,fp,1
        SCL_LOW(clk_base);  // clock log  
81105a38:	88000035 	stwio	zero,0(r17)
        SCL_DELAY;
81105a3c:	07000044 	movi	fp,1
81105a40:	94bfffc4 	addi	r18,r18,-1
81105a44:	e009883a 	mov	r4,fp
81105a48:	11145440 	call	81114544 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
81105a4c:	903ff21e 	bne	r18,zero,81105a18 <__reset+0xfb0e5a18>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81105a50:	88000035 	stwio	zero,0(r17)
    SDA_DIR_OUT(data_base);  // set data write mode
81105a54:	bf000035 	stwio	fp,0(r23)
    if (bAck)
81105a58:	d8800117 	ldw	r2,4(sp)
81105a5c:	1540111e 	bne	r2,r21,81105aa4 <I2C_MultipleRead+0x320>
        SDA_LOW(data_base);
    else
        SDA_HIGH(data_base);
81105a60:	9f000035 	stwio	fp,0(r19)
    SCL_HIGH(clk_base); // clock high
81105a64:	8d000035 	stwio	r20,0(r17)
    SCL_DELAY; // clock high  delay
81105a68:	01000044 	movi	r4,1
81105a6c:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
81105a70:	88000035 	stwio	zero,0(r17)
    SCL_DELAY; // clock low delay
81105a74:	01000044 	movi	r4,1
81105a78:	11145440 	call	81114544 <usleep>
    SDA_LOW(data_base);  // data low
81105a7c:	98000035 	stwio	zero,0(r19)
    SCL_DELAY; // data low delay
81105a80:	01000044 	movi	r4,1
81105a84:	11145440 	call	81114544 <usleep>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
81105a88:	d8800017 	ldw	r2,0(sp)
    SCL_DELAY; // clock low delay
    SDA_LOW(data_base);  // data low
    SCL_DELAY; // data low delay
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81105a8c:	b4000005 	stb	r16,0(r22)
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
81105a90:	ad400044 	addi	r21,r21,1
81105a94:	b5800044 	addi	r22,r22,1
81105a98:	a8bfd91e 	bne	r21,r2,81105a00 <__reset+0xfb0e5a00>
    SCL_DELAY; // clock low delay
    return bAck;
}    

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
    alt_u8 Data=0;
81105a9c:	04800044 	movi	r18,1
81105aa0:	003fb006 	br	81105964 <__reset+0xfb0e5964>
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
    SDA_DIR_OUT(data_base);  // set data write mode
    if (bAck)
        SDA_LOW(data_base);
81105aa4:	98000035 	stwio	zero,0(r19)
81105aa8:	003fee06 	br	81105a64 <__reset+0xfb0e5a64>

81105aac <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
81105aac:	defffb04 	addi	sp,sp,-20
81105ab0:	dc800215 	stw	r18,8(sp)
81105ab4:	dc400115 	stw	r17,4(sp)
81105ab8:	dc000015 	stw	r16,0(sp)
81105abc:	dfc00415 	stw	ra,16(sp)
81105ac0:	dcc00315 	stw	r19,12(sp)
81105ac4:	2025883a 	mov	r18,r4
81105ac8:	2823883a 	mov	r17,r5
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81105acc:	04000044 	movi	r16,1
81105ad0:	2c000135 	stwio	r16,4(r5)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81105ad4:	2c000035 	stwio	r16,0(r5)
    SCL_HIGH(clk_base);
81105ad8:	24000035 	stwio	r16,0(r4)
    SCL_DELAY;
81105adc:	8009883a 	mov	r4,r16
81105ae0:	11145440 	call	81114544 <usleep>
     
    SDA_LOW(data_base); // data low
81105ae4:	0027883a 	mov	r19,zero
81105ae8:	8cc00035 	stwio	r19,0(r17)
    SCL_DELAY; 
81105aec:	8009883a 	mov	r4,r16
81105af0:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
81105af4:	94c00035 	stwio	r19,0(r18)
    SCL_DELAY;
81105af8:	8009883a 	mov	r4,r16
}
81105afc:	dfc00417 	ldw	ra,16(sp)
81105b00:	dcc00317 	ldw	r19,12(sp)
81105b04:	dc800217 	ldw	r18,8(sp)
81105b08:	dc400117 	ldw	r17,4(sp)
81105b0c:	dc000017 	ldw	r16,0(sp)
81105b10:	dec00504 	addi	sp,sp,20
    SCL_DELAY;
     
    SDA_LOW(data_base); // data low
    SCL_DELAY; 
    SCL_LOW(clk_base); // clock low
    SCL_DELAY;
81105b14:	11145441 	jmpi	81114544 <usleep>

81105b18 <i2c_stop>:
}

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
81105b18:	defffd04 	addi	sp,sp,-12
81105b1c:	dc400115 	stw	r17,4(sp)
81105b20:	dc000015 	stw	r16,0(sp)
81105b24:	dfc00215 	stw	ra,8(sp)
81105b28:	2823883a 	mov	r17,r5
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
81105b2c:	04000044 	movi	r16,1
81105b30:	2c000135 	stwio	r16,4(r5)
    SDA_LOW(data_base); // Data Low
81105b34:	28000035 	stwio	zero,0(r5)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
81105b38:	24000035 	stwio	r16,0(r4)
    SCL_DELAY; // clock high long delay
81105b3c:	8009883a 	mov	r4,r16
81105b40:	11145440 	call	81114544 <usleep>
    SDA_HIGH(data_base); // data high
81105b44:	8c000035 	stwio	r16,0(r17)
    SCL_DELAY; // data high delay
81105b48:	8009883a 	mov	r4,r16
    

    
}
81105b4c:	dfc00217 	ldw	ra,8(sp)
81105b50:	dc400117 	ldw	r17,4(sp)
81105b54:	dc000017 	ldw	r16,0(sp)
81105b58:	dec00304 	addi	sp,sp,12
    SDA_LOW(data_base); // Data Low
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
    SCL_DELAY; // clock high long delay
    SDA_HIGH(data_base); // data high
    SCL_DELAY; // data high delay
81105b5c:	11145441 	jmpi	81114544 <usleep>

81105b60 <i2c_write>:
    

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
81105b60:	defff704 	addi	sp,sp,-36
81105b64:	dd800615 	stw	r22,24(sp)
81105b68:	dd400515 	stw	r21,20(sp)
81105b6c:	dd000415 	stw	r20,16(sp)
81105b70:	dcc00315 	stw	r19,12(sp)
81105b74:	dc400115 	stw	r17,4(sp)
81105b78:	dfc00815 	stw	ra,32(sp)
81105b7c:	ddc00715 	stw	r23,28(sp)
81105b80:	dc800215 	stw	r18,8(sp)
81105b84:	dc000015 	stw	r16,0(sp)
81105b88:	2829883a 	mov	r20,r5
81105b8c:	2023883a 	mov	r17,r4
81105b90:	302b883a 	mov	r21,r6
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81105b94:	2d800104 	addi	r22,r5,4
81105b98:	04c00044 	movi	r19,1
81105b9c:	b4c00035 	stwio	r19,0(r22)
81105ba0:	04800204 	movi	r18,8

    
}

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
    alt_u8 Mask = 0x80;
81105ba4:	043fe004 	movi	r16,-128
81105ba8:	00000c06 	br	81105bdc <i2c_write+0x7c>
    
    for(i=0;i<8;i++){
        SCL_LOW(clk_base);  // new, make sure data change at clk low
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
            SDA_HIGH(data_base);
81105bac:	a4c00035 	stwio	r19,0(r20)
        }else{    
            SDA_LOW(data_base);
        }
        Mask >>= 1; // there is a delay in this command
81105bb0:	84003fcc 	andi	r16,r16,255
81105bb4:	8020d07a 	srli	r16,r16,1
        // clock high
        SCL_HIGH(clk_base);
81105bb8:	05c00044 	movi	r23,1
81105bbc:	8cc00035 	stwio	r19,0(r17)
        SCL_DELAY;
81105bc0:	b809883a 	mov	r4,r23
81105bc4:	11145440 	call	81114544 <usleep>
        SCL_LOW(clk_base);
81105bc8:	88000035 	stwio	zero,0(r17)
81105bcc:	94bfffc4 	addi	r18,r18,-1
        SCL_DELAY;
81105bd0:	b809883a 	mov	r4,r23
81105bd4:	11145440 	call	81114544 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81105bd8:	90000626 	beq	r18,zero,81105bf4 <i2c_write+0x94>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81105bdc:	88000035 	stwio	zero,0(r17)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81105be0:	ac04703a 	and	r2,r21,r16
81105be4:	10803fcc 	andi	r2,r2,255
81105be8:	103ff01e 	bne	r2,zero,81105bac <__reset+0xfb0e5bac>
            SDA_HIGH(data_base);
        }else{    
            SDA_LOW(data_base);
81105bec:	a0000035 	stwio	zero,0(r20)
81105bf0:	003fef06 	br	81105bb0 <__reset+0xfb0e5bb0>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81105bf4:	b0000035 	stwio	zero,0(r22)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81105bf8:	8dc00035 	stwio	r23,0(r17)
    SCL_DELAY;  // clock high delay
81105bfc:	b809883a 	mov	r4,r23
81105c00:	11145440 	call	81114544 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81105c04:	a4000037 	ldwio	r16,0(r20)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81105c08:	88000035 	stwio	zero,0(r17)
    SCL_DELAY; // clock low delay
81105c0c:	b809883a 	mov	r4,r23
81105c10:	11145440 	call	81114544 <usleep>
    return bAck;
}    
81105c14:	8005003a 	cmpeq	r2,r16,zero
81105c18:	dfc00817 	ldw	ra,32(sp)
81105c1c:	ddc00717 	ldw	r23,28(sp)
81105c20:	dd800617 	ldw	r22,24(sp)
81105c24:	dd400517 	ldw	r21,20(sp)
81105c28:	dd000417 	ldw	r20,16(sp)
81105c2c:	dcc00317 	ldw	r19,12(sp)
81105c30:	dc800217 	ldw	r18,8(sp)
81105c34:	dc400117 	ldw	r17,4(sp)
81105c38:	dc000017 	ldw	r16,0(sp)
81105c3c:	dec00904 	addi	sp,sp,36
81105c40:	f800283a 	ret

81105c44 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
81105c44:	defff604 	addi	sp,sp,-40
81105c48:	df000815 	stw	fp,32(sp)
81105c4c:	ddc00715 	stw	r23,28(sp)
81105c50:	dd800615 	stw	r22,24(sp)
81105c54:	dd000415 	stw	r20,16(sp)
81105c58:	dc800215 	stw	r18,8(sp)
81105c5c:	dfc00915 	stw	ra,36(sp)
81105c60:	dd400515 	stw	r21,20(sp)
81105c64:	dcc00315 	stw	r19,12(sp)
81105c68:	dc400115 	stw	r17,4(sp)
81105c6c:	dc000015 	stw	r16,0(sp)
81105c70:	2829883a 	mov	r20,r5
81105c74:	2025883a 	mov	r18,r4
81105c78:	302f883a 	mov	r23,r6
81105c7c:	3839883a 	mov	fp,r7
    alt_u8 Data=0;
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
81105c80:	2d800104 	addi	r22,r5,4
81105c84:	b0000035 	stwio	zero,0(r22)
    SCL_LOW(clk_base); // clock low
81105c88:	20000035 	stwio	zero,0(r4)
    SCL_DELAY; // clock low delay
81105c8c:	01000044 	movi	r4,1
81105c90:	11145440 	call	81114544 <usleep>
81105c94:	04400204 	movi	r17,8
    SCL_DELAY; // clock low delay
    return bAck;
}    

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
    alt_u8 Data=0;
81105c98:	0021883a 	mov	r16,zero
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
        Data <<= 1;
        SCL_HIGH(clk_base);  // clock high
81105c9c:	05400044 	movi	r21,1
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
        Data <<= 1;
81105ca0:	8427883a 	add	r19,r16,r16
81105ca4:	9821883a 	mov	r16,r19
        SCL_HIGH(clk_base);  // clock high
81105ca8:	95400035 	stwio	r21,0(r18)
        SCL_DELAY;
81105cac:	01000044 	movi	r4,1
81105cb0:	11145440 	call	81114544 <usleep>
        if (SDA_READ(data_base))  // read data   
81105cb4:	a0800037 	ldwio	r2,0(r20)
81105cb8:	10000126 	beq	r2,zero,81105cc0 <i2c_read+0x7c>
            Data |= 0x01;
81105cbc:	9c000054 	ori	r16,r19,1
        SCL_LOW(clk_base);  // clock log  
81105cc0:	90000035 	stwio	zero,0(r18)
        SCL_DELAY;
81105cc4:	04c00044 	movi	r19,1
81105cc8:	8c7fffc4 	addi	r17,r17,-1
81105ccc:	9809883a 	mov	r4,r19
81105cd0:	11145440 	call	81114544 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
81105cd4:	883ff21e 	bne	r17,zero,81105ca0 <__reset+0xfb0e5ca0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81105cd8:	90000035 	stwio	zero,0(r18)
    SDA_DIR_OUT(data_base);  // set data write mode
81105cdc:	b4c00035 	stwio	r19,0(r22)
    if (bAck)
81105ce0:	e000181e 	bne	fp,zero,81105d44 <i2c_read+0x100>
        SDA_LOW(data_base);
    else
        SDA_HIGH(data_base);
81105ce4:	a4c00035 	stwio	r19,0(r20)
    SCL_HIGH(clk_base); // clock high
81105ce8:	04400044 	movi	r17,1
81105cec:	94400035 	stwio	r17,0(r18)
    SCL_DELAY; // clock high  delay
81105cf0:	8809883a 	mov	r4,r17
81105cf4:	11145440 	call	81114544 <usleep>
    SCL_LOW(clk_base); // clock low
81105cf8:	90000035 	stwio	zero,0(r18)
    SCL_DELAY; // clock low delay
81105cfc:	8809883a 	mov	r4,r17
81105d00:	11145440 	call	81114544 <usleep>
    SDA_LOW(data_base);  // data low
81105d04:	a0000035 	stwio	zero,0(r20)
    SCL_DELAY; // data low delay
81105d08:	8809883a 	mov	r4,r17
81105d0c:	11145440 	call	81114544 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81105d10:	bc000005 	stb	r16,0(r23)
}
81105d14:	dfc00917 	ldw	ra,36(sp)
81105d18:	df000817 	ldw	fp,32(sp)
81105d1c:	ddc00717 	ldw	r23,28(sp)
81105d20:	dd800617 	ldw	r22,24(sp)
81105d24:	dd400517 	ldw	r21,20(sp)
81105d28:	dd000417 	ldw	r20,16(sp)
81105d2c:	dcc00317 	ldw	r19,12(sp)
81105d30:	dc800217 	ldw	r18,8(sp)
81105d34:	dc400117 	ldw	r17,4(sp)
81105d38:	dc000017 	ldw	r16,0(sp)
81105d3c:	dec00a04 	addi	sp,sp,40
81105d40:	f800283a 	ret
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
    SDA_DIR_OUT(data_base);  // set data write mode
    if (bAck)
        SDA_LOW(data_base);
81105d44:	a0000035 	stwio	zero,0(r20)
81105d48:	003fe706 	br	81105ce8 <__reset+0xfb0e5ce8>

81105d4c <main>:
#include <stdio.h>
#include "api_driver/ddr2/ddr2.h"

int main()
{
  printf("Memory EEPROM dumper application\n\n");
81105d4c:	012044b4 	movhi	r4,33042

#include <stdio.h>
#include "api_driver/ddr2/ddr2.h"

int main()
{
81105d50:	deffff04 	addi	sp,sp,-4
  printf("Memory EEPROM dumper application\n\n");
81105d54:	21265a04 	addi	r4,r4,-26264

#include <stdio.h>
#include "api_driver/ddr2/ddr2.h"

int main()
{
81105d58:	dfc00015 	stw	ra,0(sp)
  printf("Memory EEPROM dumper application\n\n");
81105d5c:	1106f180 	call	81106f18 <puts>
////  }
////
//  printf("EEPROM Test and Dump complete!\n");


  bDdr2MemoryRandomWriteTest(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
81105d60:	01800044 	movi	r6,1
81105d64:	300b883a 	mov	r5,r6
81105d68:	0009883a 	mov	r4,zero
81105d6c:	1104c840 	call	81104c84 <bDdr2MemoryRandomWriteTest>
  bDdr2MemoryRandomReadTest(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
81105d70:	01800044 	movi	r6,1
81105d74:	300b883a 	mov	r5,r6
81105d78:	0009883a 	mov	r4,zero
81105d7c:	1104e6c0 	call	81104e6c <bDdr2MemoryRandomReadTest>

  bDdr2MemoryRandomWriteTest(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
81105d80:	01800044 	movi	r6,1
81105d84:	300b883a 	mov	r5,r6
81105d88:	3009883a 	mov	r4,r6
81105d8c:	1104c840 	call	81104c84 <bDdr2MemoryRandomWriteTest>
  bDdr2MemoryRandomReadTest(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
81105d90:	01800044 	movi	r6,1
81105d94:	300b883a 	mov	r5,r6
81105d98:	3009883a 	mov	r4,r6
81105d9c:	1104e6c0 	call	81104e6c <bDdr2MemoryRandomReadTest>
81105da0:	003fff06 	br	81105da0 <__reset+0xfb0e5da0>

81105da4 <__divsf3>:
81105da4:	defff504 	addi	sp,sp,-44
81105da8:	200cd5fa 	srli	r6,r4,23
81105dac:	dcc00415 	stw	r19,16(sp)
81105db0:	2026d7fa 	srli	r19,r4,31
81105db4:	00c02034 	movhi	r3,128
81105db8:	dd800715 	stw	r22,28(sp)
81105dbc:	dd000515 	stw	r20,20(sp)
81105dc0:	dc800315 	stw	r18,12(sp)
81105dc4:	18ffffc4 	addi	r3,r3,-1
81105dc8:	dfc00a15 	stw	ra,40(sp)
81105dcc:	df000915 	stw	fp,36(sp)
81105dd0:	ddc00815 	stw	r23,32(sp)
81105dd4:	dd400615 	stw	r21,24(sp)
81105dd8:	dc400215 	stw	r17,8(sp)
81105ddc:	dc000115 	stw	r16,4(sp)
81105de0:	35003fcc 	andi	r20,r6,255
81105de4:	1924703a 	and	r18,r3,r4
81105de8:	9d803fcc 	andi	r22,r19,255
81105dec:	a0005226 	beq	r20,zero,81105f38 <__divsf3+0x194>
81105df0:	00803fc4 	movi	r2,255
81105df4:	a0802e26 	beq	r20,r2,81105eb0 <__divsf3+0x10c>
81105df8:	91002034 	orhi	r4,r18,128
81105dfc:	202490fa 	slli	r18,r4,3
81105e00:	a53fe044 	addi	r20,r20,-127
81105e04:	0021883a 	mov	r16,zero
81105e08:	002f883a 	mov	r23,zero
81105e0c:	280cd5fa 	srli	r6,r5,23
81105e10:	282ad7fa 	srli	r21,r5,31
81105e14:	00c02034 	movhi	r3,128
81105e18:	18ffffc4 	addi	r3,r3,-1
81105e1c:	31803fcc 	andi	r6,r6,255
81105e20:	1962703a 	and	r17,r3,r5
81105e24:	af003fcc 	andi	fp,r21,255
81105e28:	30004a26 	beq	r6,zero,81105f54 <__divsf3+0x1b0>
81105e2c:	00803fc4 	movi	r2,255
81105e30:	30804526 	beq	r6,r2,81105f48 <__divsf3+0x1a4>
81105e34:	89402034 	orhi	r5,r17,128
81105e38:	282290fa 	slli	r17,r5,3
81105e3c:	31bfe044 	addi	r6,r6,-127
81105e40:	000b883a 	mov	r5,zero
81105e44:	2c20b03a 	or	r16,r5,r16
81105e48:	802090ba 	slli	r16,r16,2
81105e4c:	00a04434 	movhi	r2,33040
81105e50:	10979c04 	addi	r2,r2,24176
81105e54:	80a1883a 	add	r16,r16,r2
81105e58:	81000017 	ldw	r4,0(r16)
81105e5c:	9d46f03a 	xor	r3,r19,r21
81105e60:	180f883a 	mov	r7,r3
81105e64:	18803fcc 	andi	r2,r3,255
81105e68:	a18dc83a 	sub	r6,r20,r6
81105e6c:	2000683a 	jmp	r4
81105e70:	81106054 	ori	r4,r16,16769
81105e74:	81105ed8 	cmpnei	r4,r16,16763
81105e78:	81106048 	cmpgei	r4,r16,16769
81105e7c:	81105ec4 	addi	r4,r16,16763
81105e80:	81106048 	cmpgei	r4,r16,16769
81105e84:	81106020 	cmpeqi	r4,r16,16768
81105e88:	81106048 	cmpgei	r4,r16,16769
81105e8c:	81105ec4 	addi	r4,r16,16763
81105e90:	81105ed8 	cmpnei	r4,r16,16763
81105e94:	81105ed8 	cmpnei	r4,r16,16763
81105e98:	81106020 	cmpeqi	r4,r16,16768
81105e9c:	81105ec4 	addi	r4,r16,16763
81105ea0:	81106134 	orhi	r4,r16,16772
81105ea4:	81106134 	orhi	r4,r16,16772
81105ea8:	81106134 	orhi	r4,r16,16772
81105eac:	811060e8 	cmpgeui	r4,r16,16771
81105eb0:	9000581e 	bne	r18,zero,81106014 <__divsf3+0x270>
81105eb4:	04000204 	movi	r16,8
81105eb8:	05c00084 	movi	r23,2
81105ebc:	003fd306 	br	81105e0c <__reset+0xfb0e5e0c>
81105ec0:	0023883a 	mov	r17,zero
81105ec4:	e02d883a 	mov	r22,fp
81105ec8:	282f883a 	mov	r23,r5
81105ecc:	00800084 	movi	r2,2
81105ed0:	b8808f1e 	bne	r23,r2,81106110 <__divsf3+0x36c>
81105ed4:	b005883a 	mov	r2,r22
81105ed8:	11c0004c 	andi	r7,r2,1
81105edc:	013fffc4 	movi	r4,-1
81105ee0:	000d883a 	mov	r6,zero
81105ee4:	21003fcc 	andi	r4,r4,255
81105ee8:	200895fa 	slli	r4,r4,23
81105eec:	38803fcc 	andi	r2,r7,255
81105ef0:	00c02034 	movhi	r3,128
81105ef4:	100497fa 	slli	r2,r2,31
81105ef8:	18ffffc4 	addi	r3,r3,-1
81105efc:	30c6703a 	and	r3,r6,r3
81105f00:	1906b03a 	or	r3,r3,r4
81105f04:	1884b03a 	or	r2,r3,r2
81105f08:	dfc00a17 	ldw	ra,40(sp)
81105f0c:	df000917 	ldw	fp,36(sp)
81105f10:	ddc00817 	ldw	r23,32(sp)
81105f14:	dd800717 	ldw	r22,28(sp)
81105f18:	dd400617 	ldw	r21,24(sp)
81105f1c:	dd000517 	ldw	r20,20(sp)
81105f20:	dcc00417 	ldw	r19,16(sp)
81105f24:	dc800317 	ldw	r18,12(sp)
81105f28:	dc400217 	ldw	r17,8(sp)
81105f2c:	dc000117 	ldw	r16,4(sp)
81105f30:	dec00b04 	addi	sp,sp,44
81105f34:	f800283a 	ret
81105f38:	90002b1e 	bne	r18,zero,81105fe8 <__divsf3+0x244>
81105f3c:	04000104 	movi	r16,4
81105f40:	05c00044 	movi	r23,1
81105f44:	003fb106 	br	81105e0c <__reset+0xfb0e5e0c>
81105f48:	8800251e 	bne	r17,zero,81105fe0 <__divsf3+0x23c>
81105f4c:	01400084 	movi	r5,2
81105f50:	00000206 	br	81105f5c <__divsf3+0x1b8>
81105f54:	88001a1e 	bne	r17,zero,81105fc0 <__divsf3+0x21c>
81105f58:	01400044 	movi	r5,1
81105f5c:	8160b03a 	or	r16,r16,r5
81105f60:	802090ba 	slli	r16,r16,2
81105f64:	00e04434 	movhi	r3,33040
81105f68:	18d7e004 	addi	r3,r3,24448
81105f6c:	80e1883a 	add	r16,r16,r3
81105f70:	80c00017 	ldw	r3,0(r16)
81105f74:	9d44f03a 	xor	r2,r19,r21
81105f78:	a18dc83a 	sub	r6,r20,r6
81105f7c:	1800683a 	jmp	r3
81105f80:	81105ed8 	cmpnei	r4,r16,16763
81105f84:	81105ed8 	cmpnei	r4,r16,16763
81105f88:	81106124 	muli	r4,r16,16772
81105f8c:	81105ec0 	call	881105ec <__reset+0x20f05ec>
81105f90:	81106124 	muli	r4,r16,16772
81105f94:	81106020 	cmpeqi	r4,r16,16768
81105f98:	81106124 	muli	r4,r16,16772
81105f9c:	81105ec0 	call	881105ec <__reset+0x20f05ec>
81105fa0:	81105ed8 	cmpnei	r4,r16,16763
81105fa4:	81105ed8 	cmpnei	r4,r16,16763
81105fa8:	81106020 	cmpeqi	r4,r16,16768
81105fac:	81105ec0 	call	881105ec <__reset+0x20f05ec>
81105fb0:	81106134 	orhi	r4,r16,16772
81105fb4:	81106134 	orhi	r4,r16,16772
81105fb8:	81106134 	orhi	r4,r16,16772
81105fbc:	8110614c 	andi	r4,r16,16773
81105fc0:	8809883a 	mov	r4,r17
81105fc4:	1106c200 	call	81106c20 <__clzsi2>
81105fc8:	10fffec4 	addi	r3,r2,-5
81105fcc:	10801d84 	addi	r2,r2,118
81105fd0:	88e2983a 	sll	r17,r17,r3
81105fd4:	008dc83a 	sub	r6,zero,r2
81105fd8:	000b883a 	mov	r5,zero
81105fdc:	003f9906 	br	81105e44 <__reset+0xfb0e5e44>
81105fe0:	014000c4 	movi	r5,3
81105fe4:	003f9706 	br	81105e44 <__reset+0xfb0e5e44>
81105fe8:	9009883a 	mov	r4,r18
81105fec:	d9400015 	stw	r5,0(sp)
81105ff0:	1106c200 	call	81106c20 <__clzsi2>
81105ff4:	10fffec4 	addi	r3,r2,-5
81105ff8:	11801d84 	addi	r6,r2,118
81105ffc:	90e4983a 	sll	r18,r18,r3
81106000:	01a9c83a 	sub	r20,zero,r6
81106004:	0021883a 	mov	r16,zero
81106008:	002f883a 	mov	r23,zero
8110600c:	d9400017 	ldw	r5,0(sp)
81106010:	003f7e06 	br	81105e0c <__reset+0xfb0e5e0c>
81106014:	04000304 	movi	r16,12
81106018:	05c000c4 	movi	r23,3
8110601c:	003f7b06 	br	81105e0c <__reset+0xfb0e5e0c>
81106020:	01802034 	movhi	r6,128
81106024:	000f883a 	mov	r7,zero
81106028:	31bfffc4 	addi	r6,r6,-1
8110602c:	013fffc4 	movi	r4,-1
81106030:	003fac06 	br	81105ee4 <__reset+0xfb0e5ee4>
81106034:	01400044 	movi	r5,1
81106038:	2909c83a 	sub	r4,r5,r4
8110603c:	00c006c4 	movi	r3,27
81106040:	19004b0e 	bge	r3,r4,81106170 <__divsf3+0x3cc>
81106044:	114e703a 	and	r7,r2,r5
81106048:	0009883a 	mov	r4,zero
8110604c:	000d883a 	mov	r6,zero
81106050:	003fa406 	br	81105ee4 <__reset+0xfb0e5ee4>
81106054:	9006917a 	slli	r3,r18,5
81106058:	8822917a 	slli	r17,r17,5
8110605c:	1c40372e 	bgeu	r3,r17,8110613c <__divsf3+0x398>
81106060:	31bfffc4 	addi	r6,r6,-1
81106064:	010006c4 	movi	r4,27
81106068:	000b883a 	mov	r5,zero
8110606c:	180f883a 	mov	r7,r3
81106070:	294b883a 	add	r5,r5,r5
81106074:	18c7883a 	add	r3,r3,r3
81106078:	38000116 	blt	r7,zero,81106080 <__divsf3+0x2dc>
8110607c:	1c400236 	bltu	r3,r17,81106088 <__divsf3+0x2e4>
81106080:	1c47c83a 	sub	r3,r3,r17
81106084:	29400054 	ori	r5,r5,1
81106088:	213fffc4 	addi	r4,r4,-1
8110608c:	203ff71e 	bne	r4,zero,8110606c <__reset+0xfb0e606c>
81106090:	1806c03a 	cmpne	r3,r3,zero
81106094:	1962b03a 	or	r17,r3,r5
81106098:	31001fc4 	addi	r4,r6,127
8110609c:	013fe50e 	bge	zero,r4,81106034 <__reset+0xfb0e6034>
811060a0:	88c001cc 	andi	r3,r17,7
811060a4:	18000426 	beq	r3,zero,811060b8 <__divsf3+0x314>
811060a8:	88c003cc 	andi	r3,r17,15
811060ac:	01400104 	movi	r5,4
811060b0:	19400126 	beq	r3,r5,811060b8 <__divsf3+0x314>
811060b4:	8963883a 	add	r17,r17,r5
811060b8:	88c2002c 	andhi	r3,r17,2048
811060bc:	18000426 	beq	r3,zero,811060d0 <__divsf3+0x32c>
811060c0:	00fe0034 	movhi	r3,63488
811060c4:	18ffffc4 	addi	r3,r3,-1
811060c8:	31002004 	addi	r4,r6,128
811060cc:	88e2703a 	and	r17,r17,r3
811060d0:	00c03f84 	movi	r3,254
811060d4:	193f8016 	blt	r3,r4,81105ed8 <__reset+0xfb0e5ed8>
811060d8:	880c91ba 	slli	r6,r17,6
811060dc:	11c0004c 	andi	r7,r2,1
811060e0:	300cd27a 	srli	r6,r6,9
811060e4:	003f7f06 	br	81105ee4 <__reset+0xfb0e5ee4>
811060e8:	9080102c 	andhi	r2,r18,64
811060ec:	10000226 	beq	r2,zero,811060f8 <__divsf3+0x354>
811060f0:	8880102c 	andhi	r2,r17,64
811060f4:	10001826 	beq	r2,zero,81106158 <__divsf3+0x3b4>
811060f8:	00802034 	movhi	r2,128
811060fc:	91801034 	orhi	r6,r18,64
81106100:	10bfffc4 	addi	r2,r2,-1
81106104:	980f883a 	mov	r7,r19
81106108:	308c703a 	and	r6,r6,r2
8110610c:	003fc706 	br	8110602c <__reset+0xfb0e602c>
81106110:	008000c4 	movi	r2,3
81106114:	b8802d26 	beq	r23,r2,811061cc <__divsf3+0x428>
81106118:	00c00044 	movi	r3,1
8110611c:	b005883a 	mov	r2,r22
81106120:	b8ffdd1e 	bne	r23,r3,81106098 <__reset+0xfb0e6098>
81106124:	11c0004c 	andi	r7,r2,1
81106128:	0009883a 	mov	r4,zero
8110612c:	000d883a 	mov	r6,zero
81106130:	003f6c06 	br	81105ee4 <__reset+0xfb0e5ee4>
81106134:	9023883a 	mov	r17,r18
81106138:	003f6406 	br	81105ecc <__reset+0xfb0e5ecc>
8110613c:	1c47c83a 	sub	r3,r3,r17
81106140:	01000684 	movi	r4,26
81106144:	01400044 	movi	r5,1
81106148:	003fc806 	br	8110606c <__reset+0xfb0e606c>
8110614c:	9080102c 	andhi	r2,r18,64
81106150:	103fe926 	beq	r2,zero,811060f8 <__reset+0xfb0e60f8>
81106154:	0023883a 	mov	r17,zero
81106158:	00802034 	movhi	r2,128
8110615c:	89801034 	orhi	r6,r17,64
81106160:	10bfffc4 	addi	r2,r2,-1
81106164:	a80f883a 	mov	r7,r21
81106168:	308c703a 	and	r6,r6,r2
8110616c:	003faf06 	br	8110602c <__reset+0xfb0e602c>
81106170:	01c00804 	movi	r7,32
81106174:	390fc83a 	sub	r7,r7,r4
81106178:	89ce983a 	sll	r7,r17,r7
8110617c:	890ad83a 	srl	r5,r17,r4
81106180:	380ec03a 	cmpne	r7,r7,zero
81106184:	29cab03a 	or	r5,r5,r7
81106188:	28c001cc 	andi	r3,r5,7
8110618c:	18000426 	beq	r3,zero,811061a0 <__divsf3+0x3fc>
81106190:	28c003cc 	andi	r3,r5,15
81106194:	01000104 	movi	r4,4
81106198:	19000126 	beq	r3,r4,811061a0 <__divsf3+0x3fc>
8110619c:	290b883a 	add	r5,r5,r4
811061a0:	28c1002c 	andhi	r3,r5,1024
811061a4:	18000426 	beq	r3,zero,811061b8 <__divsf3+0x414>
811061a8:	11c0004c 	andi	r7,r2,1
811061ac:	01000044 	movi	r4,1
811061b0:	000d883a 	mov	r6,zero
811061b4:	003f4b06 	br	81105ee4 <__reset+0xfb0e5ee4>
811061b8:	280a91ba 	slli	r5,r5,6
811061bc:	11c0004c 	andi	r7,r2,1
811061c0:	0009883a 	mov	r4,zero
811061c4:	280cd27a 	srli	r6,r5,9
811061c8:	003f4606 	br	81105ee4 <__reset+0xfb0e5ee4>
811061cc:	00802034 	movhi	r2,128
811061d0:	89801034 	orhi	r6,r17,64
811061d4:	10bfffc4 	addi	r2,r2,-1
811061d8:	b00f883a 	mov	r7,r22
811061dc:	308c703a 	and	r6,r6,r2
811061e0:	003f9206 	br	8110602c <__reset+0xfb0e602c>

811061e4 <__floatsisf>:
811061e4:	defffd04 	addi	sp,sp,-12
811061e8:	dfc00215 	stw	ra,8(sp)
811061ec:	dc400115 	stw	r17,4(sp)
811061f0:	dc000015 	stw	r16,0(sp)
811061f4:	20003526 	beq	r4,zero,811062cc <__floatsisf+0xe8>
811061f8:	2021883a 	mov	r16,r4
811061fc:	2022d7fa 	srli	r17,r4,31
81106200:	20003616 	blt	r4,zero,811062dc <__floatsisf+0xf8>
81106204:	8009883a 	mov	r4,r16
81106208:	1106c200 	call	81106c20 <__clzsi2>
8110620c:	00c02784 	movi	r3,158
81106210:	1887c83a 	sub	r3,r3,r2
81106214:	01002584 	movi	r4,150
81106218:	20c01416 	blt	r4,r3,8110626c <__floatsisf+0x88>
8110621c:	20c9c83a 	sub	r4,r4,r3
81106220:	8120983a 	sll	r16,r16,r4
81106224:	00802034 	movhi	r2,128
81106228:	10bfffc4 	addi	r2,r2,-1
8110622c:	8809883a 	mov	r4,r17
81106230:	80a0703a 	and	r16,r16,r2
81106234:	18803fcc 	andi	r2,r3,255
81106238:	100695fa 	slli	r3,r2,23
8110623c:	20803fcc 	andi	r2,r4,255
81106240:	100897fa 	slli	r4,r2,31
81106244:	00802034 	movhi	r2,128
81106248:	10bfffc4 	addi	r2,r2,-1
8110624c:	8084703a 	and	r2,r16,r2
81106250:	10c4b03a 	or	r2,r2,r3
81106254:	1104b03a 	or	r2,r2,r4
81106258:	dfc00217 	ldw	ra,8(sp)
8110625c:	dc400117 	ldw	r17,4(sp)
81106260:	dc000017 	ldw	r16,0(sp)
81106264:	dec00304 	addi	sp,sp,12
81106268:	f800283a 	ret
8110626c:	01002644 	movi	r4,153
81106270:	20c01c16 	blt	r4,r3,811062e4 <__floatsisf+0x100>
81106274:	20c9c83a 	sub	r4,r4,r3
81106278:	8120983a 	sll	r16,r16,r4
8110627c:	013f0034 	movhi	r4,64512
81106280:	213fffc4 	addi	r4,r4,-1
81106284:	814001cc 	andi	r5,r16,7
81106288:	8108703a 	and	r4,r16,r4
8110628c:	28000426 	beq	r5,zero,811062a0 <__floatsisf+0xbc>
81106290:	840003cc 	andi	r16,r16,15
81106294:	01400104 	movi	r5,4
81106298:	81400126 	beq	r16,r5,811062a0 <__floatsisf+0xbc>
8110629c:	2149883a 	add	r4,r4,r5
811062a0:	2141002c 	andhi	r5,r4,1024
811062a4:	28000526 	beq	r5,zero,811062bc <__floatsisf+0xd8>
811062a8:	00c027c4 	movi	r3,159
811062ac:	1887c83a 	sub	r3,r3,r2
811062b0:	00bf0034 	movhi	r2,64512
811062b4:	10bfffc4 	addi	r2,r2,-1
811062b8:	2088703a 	and	r4,r4,r2
811062bc:	202091ba 	slli	r16,r4,6
811062c0:	8809883a 	mov	r4,r17
811062c4:	8020d27a 	srli	r16,r16,9
811062c8:	003fda06 	br	81106234 <__reset+0xfb0e6234>
811062cc:	0009883a 	mov	r4,zero
811062d0:	0007883a 	mov	r3,zero
811062d4:	0021883a 	mov	r16,zero
811062d8:	003fd606 	br	81106234 <__reset+0xfb0e6234>
811062dc:	0121c83a 	sub	r16,zero,r4
811062e0:	003fc806 	br	81106204 <__reset+0xfb0e6204>
811062e4:	01002e44 	movi	r4,185
811062e8:	20c9c83a 	sub	r4,r4,r3
811062ec:	01400144 	movi	r5,5
811062f0:	8108983a 	sll	r4,r16,r4
811062f4:	288bc83a 	sub	r5,r5,r2
811062f8:	8160d83a 	srl	r16,r16,r5
811062fc:	2008c03a 	cmpne	r4,r4,zero
81106300:	8120b03a 	or	r16,r16,r4
81106304:	003fdd06 	br	8110627c <__reset+0xfb0e627c>

81106308 <__floatunsisf>:
81106308:	defffe04 	addi	sp,sp,-8
8110630c:	dfc00115 	stw	ra,4(sp)
81106310:	dc000015 	stw	r16,0(sp)
81106314:	20002c26 	beq	r4,zero,811063c8 <__floatunsisf+0xc0>
81106318:	2021883a 	mov	r16,r4
8110631c:	1106c200 	call	81106c20 <__clzsi2>
81106320:	00c02784 	movi	r3,158
81106324:	1887c83a 	sub	r3,r3,r2
81106328:	01002584 	movi	r4,150
8110632c:	20c00f16 	blt	r4,r3,8110636c <__floatunsisf+0x64>
81106330:	20c9c83a 	sub	r4,r4,r3
81106334:	8108983a 	sll	r4,r16,r4
81106338:	00802034 	movhi	r2,128
8110633c:	10bfffc4 	addi	r2,r2,-1
81106340:	2088703a 	and	r4,r4,r2
81106344:	18803fcc 	andi	r2,r3,255
81106348:	100695fa 	slli	r3,r2,23
8110634c:	00802034 	movhi	r2,128
81106350:	10bfffc4 	addi	r2,r2,-1
81106354:	2084703a 	and	r2,r4,r2
81106358:	10c4b03a 	or	r2,r2,r3
8110635c:	dfc00117 	ldw	ra,4(sp)
81106360:	dc000017 	ldw	r16,0(sp)
81106364:	dec00204 	addi	sp,sp,8
81106368:	f800283a 	ret
8110636c:	01002644 	movi	r4,153
81106370:	20c01816 	blt	r4,r3,811063d4 <__floatunsisf+0xcc>
81106374:	20c9c83a 	sub	r4,r4,r3
81106378:	8108983a 	sll	r4,r16,r4
8110637c:	017f0034 	movhi	r5,64512
81106380:	297fffc4 	addi	r5,r5,-1
81106384:	218001cc 	andi	r6,r4,7
81106388:	214a703a 	and	r5,r4,r5
8110638c:	30000426 	beq	r6,zero,811063a0 <__floatunsisf+0x98>
81106390:	210003cc 	andi	r4,r4,15
81106394:	01800104 	movi	r6,4
81106398:	21800126 	beq	r4,r6,811063a0 <__floatunsisf+0x98>
8110639c:	298b883a 	add	r5,r5,r6
811063a0:	2901002c 	andhi	r4,r5,1024
811063a4:	20000526 	beq	r4,zero,811063bc <__floatunsisf+0xb4>
811063a8:	00c027c4 	movi	r3,159
811063ac:	1887c83a 	sub	r3,r3,r2
811063b0:	00bf0034 	movhi	r2,64512
811063b4:	10bfffc4 	addi	r2,r2,-1
811063b8:	288a703a 	and	r5,r5,r2
811063bc:	280891ba 	slli	r4,r5,6
811063c0:	2008d27a 	srli	r4,r4,9
811063c4:	003fdf06 	br	81106344 <__reset+0xfb0e6344>
811063c8:	0007883a 	mov	r3,zero
811063cc:	0009883a 	mov	r4,zero
811063d0:	003fdc06 	br	81106344 <__reset+0xfb0e6344>
811063d4:	01402e44 	movi	r5,185
811063d8:	28cbc83a 	sub	r5,r5,r3
811063dc:	01000144 	movi	r4,5
811063e0:	2089c83a 	sub	r4,r4,r2
811063e4:	814a983a 	sll	r5,r16,r5
811063e8:	8108d83a 	srl	r4,r16,r4
811063ec:	2820c03a 	cmpne	r16,r5,zero
811063f0:	2408b03a 	or	r4,r4,r16
811063f4:	003fe106 	br	8110637c <__reset+0xfb0e637c>

811063f8 <__muldf3>:
811063f8:	defff304 	addi	sp,sp,-52
811063fc:	2804d53a 	srli	r2,r5,20
81106400:	dd800915 	stw	r22,36(sp)
81106404:	282cd7fa 	srli	r22,r5,31
81106408:	dc000315 	stw	r16,12(sp)
8110640c:	04000434 	movhi	r16,16
81106410:	dd400815 	stw	r21,32(sp)
81106414:	dc800515 	stw	r18,20(sp)
81106418:	843fffc4 	addi	r16,r16,-1
8110641c:	dfc00c15 	stw	ra,48(sp)
81106420:	df000b15 	stw	fp,44(sp)
81106424:	ddc00a15 	stw	r23,40(sp)
81106428:	dd000715 	stw	r20,28(sp)
8110642c:	dcc00615 	stw	r19,24(sp)
81106430:	dc400415 	stw	r17,16(sp)
81106434:	1481ffcc 	andi	r18,r2,2047
81106438:	2c20703a 	and	r16,r5,r16
8110643c:	b02b883a 	mov	r21,r22
81106440:	b2403fcc 	andi	r9,r22,255
81106444:	90006026 	beq	r18,zero,811065c8 <__muldf3+0x1d0>
81106448:	0081ffc4 	movi	r2,2047
8110644c:	2029883a 	mov	r20,r4
81106450:	90803626 	beq	r18,r2,8110652c <__muldf3+0x134>
81106454:	80800434 	orhi	r2,r16,16
81106458:	100490fa 	slli	r2,r2,3
8110645c:	2020d77a 	srli	r16,r4,29
81106460:	202890fa 	slli	r20,r4,3
81106464:	94bf0044 	addi	r18,r18,-1023
81106468:	80a0b03a 	or	r16,r16,r2
8110646c:	0027883a 	mov	r19,zero
81106470:	0039883a 	mov	fp,zero
81106474:	3804d53a 	srli	r2,r7,20
81106478:	382ed7fa 	srli	r23,r7,31
8110647c:	04400434 	movhi	r17,16
81106480:	8c7fffc4 	addi	r17,r17,-1
81106484:	1081ffcc 	andi	r2,r2,2047
81106488:	3011883a 	mov	r8,r6
8110648c:	3c62703a 	and	r17,r7,r17
81106490:	ba803fcc 	andi	r10,r23,255
81106494:	10006d26 	beq	r2,zero,8110664c <__muldf3+0x254>
81106498:	00c1ffc4 	movi	r3,2047
8110649c:	10c06526 	beq	r2,r3,81106634 <__muldf3+0x23c>
811064a0:	88c00434 	orhi	r3,r17,16
811064a4:	180690fa 	slli	r3,r3,3
811064a8:	3022d77a 	srli	r17,r6,29
811064ac:	301090fa 	slli	r8,r6,3
811064b0:	10bf0044 	addi	r2,r2,-1023
811064b4:	88e2b03a 	or	r17,r17,r3
811064b8:	000b883a 	mov	r5,zero
811064bc:	9085883a 	add	r2,r18,r2
811064c0:	2cc8b03a 	or	r4,r5,r19
811064c4:	00c003c4 	movi	r3,15
811064c8:	bdacf03a 	xor	r22,r23,r22
811064cc:	12c00044 	addi	r11,r2,1
811064d0:	19009936 	bltu	r3,r4,81106738 <__muldf3+0x340>
811064d4:	200890ba 	slli	r4,r4,2
811064d8:	00e04434 	movhi	r3,33040
811064dc:	18d93b04 	addi	r3,r3,25836
811064e0:	20c9883a 	add	r4,r4,r3
811064e4:	20c00017 	ldw	r3,0(r4)
811064e8:	1800683a 	jmp	r3
811064ec:	81106738 	rdprs	r4,r16,16796
811064f0:	8110654c 	andi	r4,r16,16789
811064f4:	8110654c 	andi	r4,r16,16789
811064f8:	81106548 	cmpgei	r4,r16,16789
811064fc:	81106714 	ori	r4,r16,16796
81106500:	81106714 	ori	r4,r16,16796
81106504:	811066fc 	xorhi	r4,r16,16795
81106508:	81106548 	cmpgei	r4,r16,16789
8110650c:	81106714 	ori	r4,r16,16796
81106510:	811066fc 	xorhi	r4,r16,16795
81106514:	81106714 	ori	r4,r16,16796
81106518:	81106548 	cmpgei	r4,r16,16789
8110651c:	81106724 	muli	r4,r16,16796
81106520:	81106724 	muli	r4,r16,16796
81106524:	81106724 	muli	r4,r16,16796
81106528:	81106940 	call	88110694 <__reset+0x20f0694>
8110652c:	2404b03a 	or	r2,r4,r16
81106530:	10006f1e 	bne	r2,zero,811066f0 <__muldf3+0x2f8>
81106534:	04c00204 	movi	r19,8
81106538:	0021883a 	mov	r16,zero
8110653c:	0029883a 	mov	r20,zero
81106540:	07000084 	movi	fp,2
81106544:	003fcb06 	br	81106474 <__reset+0xfb0e6474>
81106548:	502d883a 	mov	r22,r10
8110654c:	00800084 	movi	r2,2
81106550:	28805726 	beq	r5,r2,811066b0 <__muldf3+0x2b8>
81106554:	008000c4 	movi	r2,3
81106558:	28816626 	beq	r5,r2,81106af4 <__muldf3+0x6fc>
8110655c:	00800044 	movi	r2,1
81106560:	2881411e 	bne	r5,r2,81106a68 <__muldf3+0x670>
81106564:	b02b883a 	mov	r21,r22
81106568:	0005883a 	mov	r2,zero
8110656c:	000b883a 	mov	r5,zero
81106570:	0029883a 	mov	r20,zero
81106574:	1004953a 	slli	r2,r2,20
81106578:	a8c03fcc 	andi	r3,r21,255
8110657c:	04400434 	movhi	r17,16
81106580:	8c7fffc4 	addi	r17,r17,-1
81106584:	180697fa 	slli	r3,r3,31
81106588:	2c4a703a 	and	r5,r5,r17
8110658c:	288ab03a 	or	r5,r5,r2
81106590:	28c6b03a 	or	r3,r5,r3
81106594:	a005883a 	mov	r2,r20
81106598:	dfc00c17 	ldw	ra,48(sp)
8110659c:	df000b17 	ldw	fp,44(sp)
811065a0:	ddc00a17 	ldw	r23,40(sp)
811065a4:	dd800917 	ldw	r22,36(sp)
811065a8:	dd400817 	ldw	r21,32(sp)
811065ac:	dd000717 	ldw	r20,28(sp)
811065b0:	dcc00617 	ldw	r19,24(sp)
811065b4:	dc800517 	ldw	r18,20(sp)
811065b8:	dc400417 	ldw	r17,16(sp)
811065bc:	dc000317 	ldw	r16,12(sp)
811065c0:	dec00d04 	addi	sp,sp,52
811065c4:	f800283a 	ret
811065c8:	2404b03a 	or	r2,r4,r16
811065cc:	2027883a 	mov	r19,r4
811065d0:	10004226 	beq	r2,zero,811066dc <__muldf3+0x2e4>
811065d4:	8000fc26 	beq	r16,zero,811069c8 <__muldf3+0x5d0>
811065d8:	8009883a 	mov	r4,r16
811065dc:	d9800215 	stw	r6,8(sp)
811065e0:	d9c00015 	stw	r7,0(sp)
811065e4:	da400115 	stw	r9,4(sp)
811065e8:	1106c200 	call	81106c20 <__clzsi2>
811065ec:	d9800217 	ldw	r6,8(sp)
811065f0:	d9c00017 	ldw	r7,0(sp)
811065f4:	da400117 	ldw	r9,4(sp)
811065f8:	113ffd44 	addi	r4,r2,-11
811065fc:	00c00704 	movi	r3,28
81106600:	1900ed16 	blt	r3,r4,811069b8 <__muldf3+0x5c0>
81106604:	00c00744 	movi	r3,29
81106608:	147ffe04 	addi	r17,r2,-8
8110660c:	1907c83a 	sub	r3,r3,r4
81106610:	8460983a 	sll	r16,r16,r17
81106614:	98c6d83a 	srl	r3,r19,r3
81106618:	9c68983a 	sll	r20,r19,r17
8110661c:	1c20b03a 	or	r16,r3,r16
81106620:	1080fcc4 	addi	r2,r2,1011
81106624:	00a5c83a 	sub	r18,zero,r2
81106628:	0027883a 	mov	r19,zero
8110662c:	0039883a 	mov	fp,zero
81106630:	003f9006 	br	81106474 <__reset+0xfb0e6474>
81106634:	3446b03a 	or	r3,r6,r17
81106638:	1800261e 	bne	r3,zero,811066d4 <__muldf3+0x2dc>
8110663c:	0023883a 	mov	r17,zero
81106640:	0011883a 	mov	r8,zero
81106644:	01400084 	movi	r5,2
81106648:	003f9c06 	br	811064bc <__reset+0xfb0e64bc>
8110664c:	3446b03a 	or	r3,r6,r17
81106650:	18001c26 	beq	r3,zero,811066c4 <__muldf3+0x2cc>
81106654:	8800ce26 	beq	r17,zero,81106990 <__muldf3+0x598>
81106658:	8809883a 	mov	r4,r17
8110665c:	d9800215 	stw	r6,8(sp)
81106660:	da400115 	stw	r9,4(sp)
81106664:	da800015 	stw	r10,0(sp)
81106668:	1106c200 	call	81106c20 <__clzsi2>
8110666c:	d9800217 	ldw	r6,8(sp)
81106670:	da400117 	ldw	r9,4(sp)
81106674:	da800017 	ldw	r10,0(sp)
81106678:	113ffd44 	addi	r4,r2,-11
8110667c:	00c00704 	movi	r3,28
81106680:	1900bf16 	blt	r3,r4,81106980 <__muldf3+0x588>
81106684:	00c00744 	movi	r3,29
81106688:	123ffe04 	addi	r8,r2,-8
8110668c:	1907c83a 	sub	r3,r3,r4
81106690:	8a22983a 	sll	r17,r17,r8
81106694:	30c6d83a 	srl	r3,r6,r3
81106698:	3210983a 	sll	r8,r6,r8
8110669c:	1c62b03a 	or	r17,r3,r17
811066a0:	1080fcc4 	addi	r2,r2,1011
811066a4:	0085c83a 	sub	r2,zero,r2
811066a8:	000b883a 	mov	r5,zero
811066ac:	003f8306 	br	811064bc <__reset+0xfb0e64bc>
811066b0:	b02b883a 	mov	r21,r22
811066b4:	0081ffc4 	movi	r2,2047
811066b8:	000b883a 	mov	r5,zero
811066bc:	0029883a 	mov	r20,zero
811066c0:	003fac06 	br	81106574 <__reset+0xfb0e6574>
811066c4:	0023883a 	mov	r17,zero
811066c8:	0011883a 	mov	r8,zero
811066cc:	01400044 	movi	r5,1
811066d0:	003f7a06 	br	811064bc <__reset+0xfb0e64bc>
811066d4:	014000c4 	movi	r5,3
811066d8:	003f7806 	br	811064bc <__reset+0xfb0e64bc>
811066dc:	04c00104 	movi	r19,4
811066e0:	0021883a 	mov	r16,zero
811066e4:	0029883a 	mov	r20,zero
811066e8:	07000044 	movi	fp,1
811066ec:	003f6106 	br	81106474 <__reset+0xfb0e6474>
811066f0:	04c00304 	movi	r19,12
811066f4:	070000c4 	movi	fp,3
811066f8:	003f5e06 	br	81106474 <__reset+0xfb0e6474>
811066fc:	01400434 	movhi	r5,16
81106700:	002b883a 	mov	r21,zero
81106704:	297fffc4 	addi	r5,r5,-1
81106708:	053fffc4 	movi	r20,-1
8110670c:	0081ffc4 	movi	r2,2047
81106710:	003f9806 	br	81106574 <__reset+0xfb0e6574>
81106714:	8023883a 	mov	r17,r16
81106718:	a011883a 	mov	r8,r20
8110671c:	e00b883a 	mov	r5,fp
81106720:	003f8a06 	br	8110654c <__reset+0xfb0e654c>
81106724:	8023883a 	mov	r17,r16
81106728:	a011883a 	mov	r8,r20
8110672c:	482d883a 	mov	r22,r9
81106730:	e00b883a 	mov	r5,fp
81106734:	003f8506 	br	8110654c <__reset+0xfb0e654c>
81106738:	a00ad43a 	srli	r5,r20,16
8110673c:	401ad43a 	srli	r13,r8,16
81106740:	a53fffcc 	andi	r20,r20,65535
81106744:	423fffcc 	andi	r8,r8,65535
81106748:	4519383a 	mul	r12,r8,r20
8110674c:	4147383a 	mul	r3,r8,r5
81106750:	6d09383a 	mul	r4,r13,r20
81106754:	600cd43a 	srli	r6,r12,16
81106758:	2b5d383a 	mul	r14,r5,r13
8110675c:	20c9883a 	add	r4,r4,r3
81106760:	310d883a 	add	r6,r6,r4
81106764:	30c0022e 	bgeu	r6,r3,81106770 <__muldf3+0x378>
81106768:	00c00074 	movhi	r3,1
8110676c:	70dd883a 	add	r14,r14,r3
81106770:	8826d43a 	srli	r19,r17,16
81106774:	8bffffcc 	andi	r15,r17,65535
81106778:	7d23383a 	mul	r17,r15,r20
8110677c:	7949383a 	mul	r4,r15,r5
81106780:	9d29383a 	mul	r20,r19,r20
81106784:	8814d43a 	srli	r10,r17,16
81106788:	3012943a 	slli	r9,r6,16
8110678c:	a129883a 	add	r20,r20,r4
81106790:	633fffcc 	andi	r12,r12,65535
81106794:	5515883a 	add	r10,r10,r20
81106798:	3006d43a 	srli	r3,r6,16
8110679c:	4b13883a 	add	r9,r9,r12
811067a0:	2ccb383a 	mul	r5,r5,r19
811067a4:	5100022e 	bgeu	r10,r4,811067b0 <__muldf3+0x3b8>
811067a8:	01000074 	movhi	r4,1
811067ac:	290b883a 	add	r5,r5,r4
811067b0:	802ad43a 	srli	r21,r16,16
811067b4:	843fffcc 	andi	r16,r16,65535
811067b8:	440d383a 	mul	r6,r8,r16
811067bc:	4565383a 	mul	r18,r8,r21
811067c0:	8349383a 	mul	r4,r16,r13
811067c4:	500e943a 	slli	r7,r10,16
811067c8:	3010d43a 	srli	r8,r6,16
811067cc:	5028d43a 	srli	r20,r10,16
811067d0:	2489883a 	add	r4,r4,r18
811067d4:	8abfffcc 	andi	r10,r17,65535
811067d8:	3a95883a 	add	r10,r7,r10
811067dc:	4119883a 	add	r12,r8,r4
811067e0:	a169883a 	add	r20,r20,r5
811067e4:	1a87883a 	add	r3,r3,r10
811067e8:	6d5b383a 	mul	r13,r13,r21
811067ec:	6480022e 	bgeu	r12,r18,811067f8 <__muldf3+0x400>
811067f0:	01000074 	movhi	r4,1
811067f4:	691b883a 	add	r13,r13,r4
811067f8:	7c25383a 	mul	r18,r15,r16
811067fc:	7d4b383a 	mul	r5,r15,r21
81106800:	84cf383a 	mul	r7,r16,r19
81106804:	901ed43a 	srli	r15,r18,16
81106808:	6008d43a 	srli	r4,r12,16
8110680c:	6010943a 	slli	r8,r12,16
81106810:	394f883a 	add	r7,r7,r5
81106814:	333fffcc 	andi	r12,r6,65535
81106818:	79df883a 	add	r15,r15,r7
8110681c:	235b883a 	add	r13,r4,r13
81106820:	9d63383a 	mul	r17,r19,r21
81106824:	4309883a 	add	r4,r8,r12
81106828:	7940022e 	bgeu	r15,r5,81106834 <__muldf3+0x43c>
8110682c:	01400074 	movhi	r5,1
81106830:	8963883a 	add	r17,r17,r5
81106834:	780a943a 	slli	r5,r15,16
81106838:	91bfffcc 	andi	r6,r18,65535
8110683c:	70c7883a 	add	r3,r14,r3
81106840:	298d883a 	add	r6,r5,r6
81106844:	1a8f803a 	cmpltu	r7,r3,r10
81106848:	350b883a 	add	r5,r6,r20
8110684c:	20c7883a 	add	r3,r4,r3
81106850:	3955883a 	add	r10,r7,r5
81106854:	1909803a 	cmpltu	r4,r3,r4
81106858:	6a91883a 	add	r8,r13,r10
8110685c:	780cd43a 	srli	r6,r15,16
81106860:	2219883a 	add	r12,r4,r8
81106864:	2d0b803a 	cmpltu	r5,r5,r20
81106868:	51cf803a 	cmpltu	r7,r10,r7
8110686c:	29ceb03a 	or	r7,r5,r7
81106870:	4351803a 	cmpltu	r8,r8,r13
81106874:	610b803a 	cmpltu	r5,r12,r4
81106878:	4148b03a 	or	r4,r8,r5
8110687c:	398f883a 	add	r7,r7,r6
81106880:	3909883a 	add	r4,r7,r4
81106884:	1810927a 	slli	r8,r3,9
81106888:	2449883a 	add	r4,r4,r17
8110688c:	2008927a 	slli	r4,r4,9
81106890:	6022d5fa 	srli	r17,r12,23
81106894:	1806d5fa 	srli	r3,r3,23
81106898:	4252b03a 	or	r9,r8,r9
8110689c:	600a927a 	slli	r5,r12,9
811068a0:	4810c03a 	cmpne	r8,r9,zero
811068a4:	2462b03a 	or	r17,r4,r17
811068a8:	40c6b03a 	or	r3,r8,r3
811068ac:	8900402c 	andhi	r4,r17,256
811068b0:	1950b03a 	or	r8,r3,r5
811068b4:	20000726 	beq	r4,zero,811068d4 <__muldf3+0x4dc>
811068b8:	4006d07a 	srli	r3,r8,1
811068bc:	880497fa 	slli	r2,r17,31
811068c0:	4200004c 	andi	r8,r8,1
811068c4:	8822d07a 	srli	r17,r17,1
811068c8:	1a10b03a 	or	r8,r3,r8
811068cc:	1210b03a 	or	r8,r2,r8
811068d0:	5805883a 	mov	r2,r11
811068d4:	1140ffc4 	addi	r5,r2,1023
811068d8:	0140440e 	bge	zero,r5,811069ec <__muldf3+0x5f4>
811068dc:	40c001cc 	andi	r3,r8,7
811068e0:	18000726 	beq	r3,zero,81106900 <__muldf3+0x508>
811068e4:	40c003cc 	andi	r3,r8,15
811068e8:	01000104 	movi	r4,4
811068ec:	19000426 	beq	r3,r4,81106900 <__muldf3+0x508>
811068f0:	4107883a 	add	r3,r8,r4
811068f4:	1a11803a 	cmpltu	r8,r3,r8
811068f8:	8a23883a 	add	r17,r17,r8
811068fc:	1811883a 	mov	r8,r3
81106900:	88c0402c 	andhi	r3,r17,256
81106904:	18000426 	beq	r3,zero,81106918 <__muldf3+0x520>
81106908:	11410004 	addi	r5,r2,1024
8110690c:	00bfc034 	movhi	r2,65280
81106910:	10bfffc4 	addi	r2,r2,-1
81106914:	88a2703a 	and	r17,r17,r2
81106918:	0081ff84 	movi	r2,2046
8110691c:	117f6416 	blt	r2,r5,811066b0 <__reset+0xfb0e66b0>
81106920:	8828977a 	slli	r20,r17,29
81106924:	4010d0fa 	srli	r8,r8,3
81106928:	8822927a 	slli	r17,r17,9
8110692c:	2881ffcc 	andi	r2,r5,2047
81106930:	a228b03a 	or	r20,r20,r8
81106934:	880ad33a 	srli	r5,r17,12
81106938:	b02b883a 	mov	r21,r22
8110693c:	003f0d06 	br	81106574 <__reset+0xfb0e6574>
81106940:	8080022c 	andhi	r2,r16,8
81106944:	10000926 	beq	r2,zero,8110696c <__muldf3+0x574>
81106948:	8880022c 	andhi	r2,r17,8
8110694c:	1000071e 	bne	r2,zero,8110696c <__muldf3+0x574>
81106950:	00800434 	movhi	r2,16
81106954:	89400234 	orhi	r5,r17,8
81106958:	10bfffc4 	addi	r2,r2,-1
8110695c:	b82b883a 	mov	r21,r23
81106960:	288a703a 	and	r5,r5,r2
81106964:	4029883a 	mov	r20,r8
81106968:	003f6806 	br	8110670c <__reset+0xfb0e670c>
8110696c:	00800434 	movhi	r2,16
81106970:	81400234 	orhi	r5,r16,8
81106974:	10bfffc4 	addi	r2,r2,-1
81106978:	288a703a 	and	r5,r5,r2
8110697c:	003f6306 	br	8110670c <__reset+0xfb0e670c>
81106980:	147ff604 	addi	r17,r2,-40
81106984:	3462983a 	sll	r17,r6,r17
81106988:	0011883a 	mov	r8,zero
8110698c:	003f4406 	br	811066a0 <__reset+0xfb0e66a0>
81106990:	3009883a 	mov	r4,r6
81106994:	d9800215 	stw	r6,8(sp)
81106998:	da400115 	stw	r9,4(sp)
8110699c:	da800015 	stw	r10,0(sp)
811069a0:	1106c200 	call	81106c20 <__clzsi2>
811069a4:	10800804 	addi	r2,r2,32
811069a8:	da800017 	ldw	r10,0(sp)
811069ac:	da400117 	ldw	r9,4(sp)
811069b0:	d9800217 	ldw	r6,8(sp)
811069b4:	003f3006 	br	81106678 <__reset+0xfb0e6678>
811069b8:	143ff604 	addi	r16,r2,-40
811069bc:	9c20983a 	sll	r16,r19,r16
811069c0:	0029883a 	mov	r20,zero
811069c4:	003f1606 	br	81106620 <__reset+0xfb0e6620>
811069c8:	d9800215 	stw	r6,8(sp)
811069cc:	d9c00015 	stw	r7,0(sp)
811069d0:	da400115 	stw	r9,4(sp)
811069d4:	1106c200 	call	81106c20 <__clzsi2>
811069d8:	10800804 	addi	r2,r2,32
811069dc:	da400117 	ldw	r9,4(sp)
811069e0:	d9c00017 	ldw	r7,0(sp)
811069e4:	d9800217 	ldw	r6,8(sp)
811069e8:	003f0306 	br	811065f8 <__reset+0xfb0e65f8>
811069ec:	00c00044 	movi	r3,1
811069f0:	1947c83a 	sub	r3,r3,r5
811069f4:	00800e04 	movi	r2,56
811069f8:	10feda16 	blt	r2,r3,81106564 <__reset+0xfb0e6564>
811069fc:	008007c4 	movi	r2,31
81106a00:	10c01b16 	blt	r2,r3,81106a70 <__muldf3+0x678>
81106a04:	00800804 	movi	r2,32
81106a08:	10c5c83a 	sub	r2,r2,r3
81106a0c:	888a983a 	sll	r5,r17,r2
81106a10:	40c8d83a 	srl	r4,r8,r3
81106a14:	4084983a 	sll	r2,r8,r2
81106a18:	88e2d83a 	srl	r17,r17,r3
81106a1c:	2906b03a 	or	r3,r5,r4
81106a20:	1004c03a 	cmpne	r2,r2,zero
81106a24:	1886b03a 	or	r3,r3,r2
81106a28:	188001cc 	andi	r2,r3,7
81106a2c:	10000726 	beq	r2,zero,81106a4c <__muldf3+0x654>
81106a30:	188003cc 	andi	r2,r3,15
81106a34:	01000104 	movi	r4,4
81106a38:	11000426 	beq	r2,r4,81106a4c <__muldf3+0x654>
81106a3c:	1805883a 	mov	r2,r3
81106a40:	10c00104 	addi	r3,r2,4
81106a44:	1885803a 	cmpltu	r2,r3,r2
81106a48:	88a3883a 	add	r17,r17,r2
81106a4c:	8880202c 	andhi	r2,r17,128
81106a50:	10001c26 	beq	r2,zero,81106ac4 <__muldf3+0x6cc>
81106a54:	b02b883a 	mov	r21,r22
81106a58:	00800044 	movi	r2,1
81106a5c:	000b883a 	mov	r5,zero
81106a60:	0029883a 	mov	r20,zero
81106a64:	003ec306 	br	81106574 <__reset+0xfb0e6574>
81106a68:	5805883a 	mov	r2,r11
81106a6c:	003f9906 	br	811068d4 <__reset+0xfb0e68d4>
81106a70:	00bff844 	movi	r2,-31
81106a74:	1145c83a 	sub	r2,r2,r5
81106a78:	8888d83a 	srl	r4,r17,r2
81106a7c:	00800804 	movi	r2,32
81106a80:	18801a26 	beq	r3,r2,81106aec <__muldf3+0x6f4>
81106a84:	00801004 	movi	r2,64
81106a88:	10c5c83a 	sub	r2,r2,r3
81106a8c:	8884983a 	sll	r2,r17,r2
81106a90:	1204b03a 	or	r2,r2,r8
81106a94:	1004c03a 	cmpne	r2,r2,zero
81106a98:	2084b03a 	or	r2,r4,r2
81106a9c:	144001cc 	andi	r17,r2,7
81106aa0:	88000d1e 	bne	r17,zero,81106ad8 <__muldf3+0x6e0>
81106aa4:	000b883a 	mov	r5,zero
81106aa8:	1028d0fa 	srli	r20,r2,3
81106aac:	b02b883a 	mov	r21,r22
81106ab0:	0005883a 	mov	r2,zero
81106ab4:	a468b03a 	or	r20,r20,r17
81106ab8:	003eae06 	br	81106574 <__reset+0xfb0e6574>
81106abc:	1007883a 	mov	r3,r2
81106ac0:	0023883a 	mov	r17,zero
81106ac4:	880a927a 	slli	r5,r17,9
81106ac8:	1805883a 	mov	r2,r3
81106acc:	8822977a 	slli	r17,r17,29
81106ad0:	280ad33a 	srli	r5,r5,12
81106ad4:	003ff406 	br	81106aa8 <__reset+0xfb0e6aa8>
81106ad8:	10c003cc 	andi	r3,r2,15
81106adc:	01000104 	movi	r4,4
81106ae0:	193ff626 	beq	r3,r4,81106abc <__reset+0xfb0e6abc>
81106ae4:	0023883a 	mov	r17,zero
81106ae8:	003fd506 	br	81106a40 <__reset+0xfb0e6a40>
81106aec:	0005883a 	mov	r2,zero
81106af0:	003fe706 	br	81106a90 <__reset+0xfb0e6a90>
81106af4:	00800434 	movhi	r2,16
81106af8:	89400234 	orhi	r5,r17,8
81106afc:	10bfffc4 	addi	r2,r2,-1
81106b00:	b02b883a 	mov	r21,r22
81106b04:	288a703a 	and	r5,r5,r2
81106b08:	4029883a 	mov	r20,r8
81106b0c:	003eff06 	br	8110670c <__reset+0xfb0e670c>

81106b10 <__extendsfdf2>:
81106b10:	200ad5fa 	srli	r5,r4,23
81106b14:	defffd04 	addi	sp,sp,-12
81106b18:	dc400115 	stw	r17,4(sp)
81106b1c:	29403fcc 	andi	r5,r5,255
81106b20:	29800044 	addi	r6,r5,1
81106b24:	04402034 	movhi	r17,128
81106b28:	dc000015 	stw	r16,0(sp)
81106b2c:	8c7fffc4 	addi	r17,r17,-1
81106b30:	dfc00215 	stw	ra,8(sp)
81106b34:	31803fcc 	andi	r6,r6,255
81106b38:	00800044 	movi	r2,1
81106b3c:	8922703a 	and	r17,r17,r4
81106b40:	2020d7fa 	srli	r16,r4,31
81106b44:	1180110e 	bge	r2,r6,81106b8c <__extendsfdf2+0x7c>
81106b48:	880cd0fa 	srli	r6,r17,3
81106b4c:	8822977a 	slli	r17,r17,29
81106b50:	2940e004 	addi	r5,r5,896
81106b54:	2941ffcc 	andi	r5,r5,2047
81106b58:	2804953a 	slli	r2,r5,20
81106b5c:	01400434 	movhi	r5,16
81106b60:	800697fa 	slli	r3,r16,31
81106b64:	297fffc4 	addi	r5,r5,-1
81106b68:	314a703a 	and	r5,r6,r5
81106b6c:	288ab03a 	or	r5,r5,r2
81106b70:	28c6b03a 	or	r3,r5,r3
81106b74:	8805883a 	mov	r2,r17
81106b78:	dfc00217 	ldw	ra,8(sp)
81106b7c:	dc400117 	ldw	r17,4(sp)
81106b80:	dc000017 	ldw	r16,0(sp)
81106b84:	dec00304 	addi	sp,sp,12
81106b88:	f800283a 	ret
81106b8c:	2800111e 	bne	r5,zero,81106bd4 <__extendsfdf2+0xc4>
81106b90:	88001c26 	beq	r17,zero,81106c04 <__extendsfdf2+0xf4>
81106b94:	8809883a 	mov	r4,r17
81106b98:	1106c200 	call	81106c20 <__clzsi2>
81106b9c:	00c00284 	movi	r3,10
81106ba0:	18801b16 	blt	r3,r2,81106c10 <__extendsfdf2+0x100>
81106ba4:	018002c4 	movi	r6,11
81106ba8:	308dc83a 	sub	r6,r6,r2
81106bac:	11000544 	addi	r4,r2,21
81106bb0:	8986d83a 	srl	r3,r17,r6
81106bb4:	8922983a 	sll	r17,r17,r4
81106bb8:	0180e244 	movi	r6,905
81106bbc:	01400434 	movhi	r5,16
81106bc0:	3085c83a 	sub	r2,r6,r2
81106bc4:	297fffc4 	addi	r5,r5,-1
81106bc8:	194c703a 	and	r6,r3,r5
81106bcc:	1141ffcc 	andi	r5,r2,2047
81106bd0:	003fe006 	br	81106b54 <__reset+0xfb0e6b54>
81106bd4:	88000826 	beq	r17,zero,81106bf8 <__extendsfdf2+0xe8>
81106bd8:	880cd0fa 	srli	r6,r17,3
81106bdc:	00800434 	movhi	r2,16
81106be0:	10bfffc4 	addi	r2,r2,-1
81106be4:	31800234 	orhi	r6,r6,8
81106be8:	8822977a 	slli	r17,r17,29
81106bec:	308c703a 	and	r6,r6,r2
81106bf0:	0141ffc4 	movi	r5,2047
81106bf4:	003fd706 	br	81106b54 <__reset+0xfb0e6b54>
81106bf8:	0141ffc4 	movi	r5,2047
81106bfc:	000d883a 	mov	r6,zero
81106c00:	003fd406 	br	81106b54 <__reset+0xfb0e6b54>
81106c04:	000b883a 	mov	r5,zero
81106c08:	000d883a 	mov	r6,zero
81106c0c:	003fd106 	br	81106b54 <__reset+0xfb0e6b54>
81106c10:	11bffd44 	addi	r6,r2,-11
81106c14:	8986983a 	sll	r3,r17,r6
81106c18:	0023883a 	mov	r17,zero
81106c1c:	003fe606 	br	81106bb8 <__reset+0xfb0e6bb8>

81106c20 <__clzsi2>:
81106c20:	00bfffd4 	movui	r2,65535
81106c24:	11000536 	bltu	r2,r4,81106c3c <__clzsi2+0x1c>
81106c28:	00803fc4 	movi	r2,255
81106c2c:	11000f36 	bltu	r2,r4,81106c6c <__clzsi2+0x4c>
81106c30:	00800804 	movi	r2,32
81106c34:	0007883a 	mov	r3,zero
81106c38:	00000506 	br	81106c50 <__clzsi2+0x30>
81106c3c:	00804034 	movhi	r2,256
81106c40:	10bfffc4 	addi	r2,r2,-1
81106c44:	11000c2e 	bgeu	r2,r4,81106c78 <__clzsi2+0x58>
81106c48:	00800204 	movi	r2,8
81106c4c:	00c00604 	movi	r3,24
81106c50:	20c8d83a 	srl	r4,r4,r3
81106c54:	00e044b4 	movhi	r3,33042
81106c58:	18e66284 	addi	r3,r3,-26230
81106c5c:	1909883a 	add	r4,r3,r4
81106c60:	20c00003 	ldbu	r3,0(r4)
81106c64:	10c5c83a 	sub	r2,r2,r3
81106c68:	f800283a 	ret
81106c6c:	00800604 	movi	r2,24
81106c70:	00c00204 	movi	r3,8
81106c74:	003ff606 	br	81106c50 <__reset+0xfb0e6c50>
81106c78:	00800404 	movi	r2,16
81106c7c:	1007883a 	mov	r3,r2
81106c80:	003ff306 	br	81106c50 <__reset+0xfb0e6c50>

81106c84 <memcpy>:
81106c84:	defffd04 	addi	sp,sp,-12
81106c88:	dfc00215 	stw	ra,8(sp)
81106c8c:	dc400115 	stw	r17,4(sp)
81106c90:	dc000015 	stw	r16,0(sp)
81106c94:	00c003c4 	movi	r3,15
81106c98:	2005883a 	mov	r2,r4
81106c9c:	1980452e 	bgeu	r3,r6,81106db4 <memcpy+0x130>
81106ca0:	2906b03a 	or	r3,r5,r4
81106ca4:	18c000cc 	andi	r3,r3,3
81106ca8:	1800441e 	bne	r3,zero,81106dbc <memcpy+0x138>
81106cac:	347ffc04 	addi	r17,r6,-16
81106cb0:	8822d13a 	srli	r17,r17,4
81106cb4:	28c00104 	addi	r3,r5,4
81106cb8:	23400104 	addi	r13,r4,4
81106cbc:	8820913a 	slli	r16,r17,4
81106cc0:	2b000204 	addi	r12,r5,8
81106cc4:	22c00204 	addi	r11,r4,8
81106cc8:	84000504 	addi	r16,r16,20
81106ccc:	2a800304 	addi	r10,r5,12
81106cd0:	22400304 	addi	r9,r4,12
81106cd4:	2c21883a 	add	r16,r5,r16
81106cd8:	2811883a 	mov	r8,r5
81106cdc:	200f883a 	mov	r7,r4
81106ce0:	41000017 	ldw	r4,0(r8)
81106ce4:	1fc00017 	ldw	ra,0(r3)
81106ce8:	63c00017 	ldw	r15,0(r12)
81106cec:	39000015 	stw	r4,0(r7)
81106cf0:	53800017 	ldw	r14,0(r10)
81106cf4:	6fc00015 	stw	ra,0(r13)
81106cf8:	5bc00015 	stw	r15,0(r11)
81106cfc:	4b800015 	stw	r14,0(r9)
81106d00:	18c00404 	addi	r3,r3,16
81106d04:	39c00404 	addi	r7,r7,16
81106d08:	42000404 	addi	r8,r8,16
81106d0c:	6b400404 	addi	r13,r13,16
81106d10:	63000404 	addi	r12,r12,16
81106d14:	5ac00404 	addi	r11,r11,16
81106d18:	52800404 	addi	r10,r10,16
81106d1c:	4a400404 	addi	r9,r9,16
81106d20:	1c3fef1e 	bne	r3,r16,81106ce0 <__reset+0xfb0e6ce0>
81106d24:	89c00044 	addi	r7,r17,1
81106d28:	380e913a 	slli	r7,r7,4
81106d2c:	310003cc 	andi	r4,r6,15
81106d30:	02c000c4 	movi	r11,3
81106d34:	11c7883a 	add	r3,r2,r7
81106d38:	29cb883a 	add	r5,r5,r7
81106d3c:	5900212e 	bgeu	r11,r4,81106dc4 <memcpy+0x140>
81106d40:	1813883a 	mov	r9,r3
81106d44:	2811883a 	mov	r8,r5
81106d48:	200f883a 	mov	r7,r4
81106d4c:	42800017 	ldw	r10,0(r8)
81106d50:	4a400104 	addi	r9,r9,4
81106d54:	39ffff04 	addi	r7,r7,-4
81106d58:	4abfff15 	stw	r10,-4(r9)
81106d5c:	42000104 	addi	r8,r8,4
81106d60:	59fffa36 	bltu	r11,r7,81106d4c <__reset+0xfb0e6d4c>
81106d64:	213fff04 	addi	r4,r4,-4
81106d68:	2008d0ba 	srli	r4,r4,2
81106d6c:	318000cc 	andi	r6,r6,3
81106d70:	21000044 	addi	r4,r4,1
81106d74:	2109883a 	add	r4,r4,r4
81106d78:	2109883a 	add	r4,r4,r4
81106d7c:	1907883a 	add	r3,r3,r4
81106d80:	290b883a 	add	r5,r5,r4
81106d84:	30000626 	beq	r6,zero,81106da0 <memcpy+0x11c>
81106d88:	198d883a 	add	r6,r3,r6
81106d8c:	29c00003 	ldbu	r7,0(r5)
81106d90:	18c00044 	addi	r3,r3,1
81106d94:	29400044 	addi	r5,r5,1
81106d98:	19ffffc5 	stb	r7,-1(r3)
81106d9c:	19bffb1e 	bne	r3,r6,81106d8c <__reset+0xfb0e6d8c>
81106da0:	dfc00217 	ldw	ra,8(sp)
81106da4:	dc400117 	ldw	r17,4(sp)
81106da8:	dc000017 	ldw	r16,0(sp)
81106dac:	dec00304 	addi	sp,sp,12
81106db0:	f800283a 	ret
81106db4:	2007883a 	mov	r3,r4
81106db8:	003ff206 	br	81106d84 <__reset+0xfb0e6d84>
81106dbc:	2007883a 	mov	r3,r4
81106dc0:	003ff106 	br	81106d88 <__reset+0xfb0e6d88>
81106dc4:	200d883a 	mov	r6,r4
81106dc8:	003fee06 	br	81106d84 <__reset+0xfb0e6d84>

81106dcc <_printf_r>:
81106dcc:	defffd04 	addi	sp,sp,-12
81106dd0:	2805883a 	mov	r2,r5
81106dd4:	dfc00015 	stw	ra,0(sp)
81106dd8:	d9800115 	stw	r6,4(sp)
81106ddc:	d9c00215 	stw	r7,8(sp)
81106de0:	21400217 	ldw	r5,8(r4)
81106de4:	d9c00104 	addi	r7,sp,4
81106de8:	100d883a 	mov	r6,r2
81106dec:	1106fc40 	call	81106fc4 <___vfprintf_internal_r>
81106df0:	dfc00017 	ldw	ra,0(sp)
81106df4:	dec00304 	addi	sp,sp,12
81106df8:	f800283a 	ret

81106dfc <printf>:
81106dfc:	defffc04 	addi	sp,sp,-16
81106e00:	dfc00015 	stw	ra,0(sp)
81106e04:	d9400115 	stw	r5,4(sp)
81106e08:	d9800215 	stw	r6,8(sp)
81106e0c:	d9c00315 	stw	r7,12(sp)
81106e10:	00a044b4 	movhi	r2,33042
81106e14:	10afa704 	addi	r2,r2,-16740
81106e18:	10800017 	ldw	r2,0(r2)
81106e1c:	200b883a 	mov	r5,r4
81106e20:	d9800104 	addi	r6,sp,4
81106e24:	11000217 	ldw	r4,8(r2)
81106e28:	11091bc0 	call	811091bc <__vfprintf_internal>
81106e2c:	dfc00017 	ldw	ra,0(sp)
81106e30:	dec00404 	addi	sp,sp,16
81106e34:	f800283a 	ret

81106e38 <_putchar_r>:
81106e38:	21800217 	ldw	r6,8(r4)
81106e3c:	110db381 	jmpi	8110db38 <_putc_r>

81106e40 <putchar>:
81106e40:	00a044b4 	movhi	r2,33042
81106e44:	10afa704 	addi	r2,r2,-16740
81106e48:	200b883a 	mov	r5,r4
81106e4c:	11000017 	ldw	r4,0(r2)
81106e50:	21800217 	ldw	r6,8(r4)
81106e54:	110db381 	jmpi	8110db38 <_putc_r>

81106e58 <_puts_r>:
81106e58:	defff604 	addi	sp,sp,-40
81106e5c:	dc000715 	stw	r16,28(sp)
81106e60:	2021883a 	mov	r16,r4
81106e64:	2809883a 	mov	r4,r5
81106e68:	dc400815 	stw	r17,32(sp)
81106e6c:	dfc00915 	stw	ra,36(sp)
81106e70:	2823883a 	mov	r17,r5
81106e74:	1106f2c0 	call	81106f2c <strlen>
81106e78:	10c00044 	addi	r3,r2,1
81106e7c:	d8800115 	stw	r2,4(sp)
81106e80:	00a044b4 	movhi	r2,33042
81106e84:	10a85404 	addi	r2,r2,-24240
81106e88:	d8800215 	stw	r2,8(sp)
81106e8c:	00800044 	movi	r2,1
81106e90:	d8800315 	stw	r2,12(sp)
81106e94:	00800084 	movi	r2,2
81106e98:	dc400015 	stw	r17,0(sp)
81106e9c:	d8c00615 	stw	r3,24(sp)
81106ea0:	dec00415 	stw	sp,16(sp)
81106ea4:	d8800515 	stw	r2,20(sp)
81106ea8:	80000226 	beq	r16,zero,81106eb4 <_puts_r+0x5c>
81106eac:	80800e17 	ldw	r2,56(r16)
81106eb0:	10001426 	beq	r2,zero,81106f04 <_puts_r+0xac>
81106eb4:	81400217 	ldw	r5,8(r16)
81106eb8:	2880030b 	ldhu	r2,12(r5)
81106ebc:	10c8000c 	andi	r3,r2,8192
81106ec0:	1800061e 	bne	r3,zero,81106edc <_puts_r+0x84>
81106ec4:	29001917 	ldw	r4,100(r5)
81106ec8:	00f7ffc4 	movi	r3,-8193
81106ecc:	10880014 	ori	r2,r2,8192
81106ed0:	20c6703a 	and	r3,r4,r3
81106ed4:	2880030d 	sth	r2,12(r5)
81106ed8:	28c01915 	stw	r3,100(r5)
81106edc:	d9800404 	addi	r6,sp,16
81106ee0:	8009883a 	mov	r4,r16
81106ee4:	110b6ec0 	call	8110b6ec <__sfvwrite_r>
81106ee8:	1000091e 	bne	r2,zero,81106f10 <_puts_r+0xb8>
81106eec:	00800284 	movi	r2,10
81106ef0:	dfc00917 	ldw	ra,36(sp)
81106ef4:	dc400817 	ldw	r17,32(sp)
81106ef8:	dc000717 	ldw	r16,28(sp)
81106efc:	dec00a04 	addi	sp,sp,40
81106f00:	f800283a 	ret
81106f04:	8009883a 	mov	r4,r16
81106f08:	110b2680 	call	8110b268 <__sinit>
81106f0c:	003fe906 	br	81106eb4 <__reset+0xfb0e6eb4>
81106f10:	00bfffc4 	movi	r2,-1
81106f14:	003ff606 	br	81106ef0 <__reset+0xfb0e6ef0>

81106f18 <puts>:
81106f18:	00a044b4 	movhi	r2,33042
81106f1c:	10afa704 	addi	r2,r2,-16740
81106f20:	200b883a 	mov	r5,r4
81106f24:	11000017 	ldw	r4,0(r2)
81106f28:	1106e581 	jmpi	81106e58 <_puts_r>

81106f2c <strlen>:
81106f2c:	208000cc 	andi	r2,r4,3
81106f30:	10002026 	beq	r2,zero,81106fb4 <strlen+0x88>
81106f34:	20800007 	ldb	r2,0(r4)
81106f38:	10002026 	beq	r2,zero,81106fbc <strlen+0x90>
81106f3c:	2005883a 	mov	r2,r4
81106f40:	00000206 	br	81106f4c <strlen+0x20>
81106f44:	10c00007 	ldb	r3,0(r2)
81106f48:	18001826 	beq	r3,zero,81106fac <strlen+0x80>
81106f4c:	10800044 	addi	r2,r2,1
81106f50:	10c000cc 	andi	r3,r2,3
81106f54:	183ffb1e 	bne	r3,zero,81106f44 <__reset+0xfb0e6f44>
81106f58:	10c00017 	ldw	r3,0(r2)
81106f5c:	01ffbff4 	movhi	r7,65279
81106f60:	39ffbfc4 	addi	r7,r7,-257
81106f64:	00ca303a 	nor	r5,zero,r3
81106f68:	01a02074 	movhi	r6,32897
81106f6c:	19c7883a 	add	r3,r3,r7
81106f70:	31a02004 	addi	r6,r6,-32640
81106f74:	1946703a 	and	r3,r3,r5
81106f78:	1986703a 	and	r3,r3,r6
81106f7c:	1800091e 	bne	r3,zero,81106fa4 <strlen+0x78>
81106f80:	10800104 	addi	r2,r2,4
81106f84:	10c00017 	ldw	r3,0(r2)
81106f88:	19cb883a 	add	r5,r3,r7
81106f8c:	00c6303a 	nor	r3,zero,r3
81106f90:	28c6703a 	and	r3,r5,r3
81106f94:	1986703a 	and	r3,r3,r6
81106f98:	183ff926 	beq	r3,zero,81106f80 <__reset+0xfb0e6f80>
81106f9c:	00000106 	br	81106fa4 <strlen+0x78>
81106fa0:	10800044 	addi	r2,r2,1
81106fa4:	10c00007 	ldb	r3,0(r2)
81106fa8:	183ffd1e 	bne	r3,zero,81106fa0 <__reset+0xfb0e6fa0>
81106fac:	1105c83a 	sub	r2,r2,r4
81106fb0:	f800283a 	ret
81106fb4:	2005883a 	mov	r2,r4
81106fb8:	003fe706 	br	81106f58 <__reset+0xfb0e6f58>
81106fbc:	0005883a 	mov	r2,zero
81106fc0:	f800283a 	ret

81106fc4 <___vfprintf_internal_r>:
81106fc4:	deffb804 	addi	sp,sp,-288
81106fc8:	dfc04715 	stw	ra,284(sp)
81106fcc:	ddc04515 	stw	r23,276(sp)
81106fd0:	dd404315 	stw	r21,268(sp)
81106fd4:	d9002c15 	stw	r4,176(sp)
81106fd8:	282f883a 	mov	r23,r5
81106fdc:	302b883a 	mov	r21,r6
81106fe0:	d9c02d15 	stw	r7,180(sp)
81106fe4:	df004615 	stw	fp,280(sp)
81106fe8:	dd804415 	stw	r22,272(sp)
81106fec:	dd004215 	stw	r20,264(sp)
81106ff0:	dcc04115 	stw	r19,260(sp)
81106ff4:	dc804015 	stw	r18,256(sp)
81106ff8:	dc403f15 	stw	r17,252(sp)
81106ffc:	dc003e15 	stw	r16,248(sp)
81107000:	110bddc0 	call	8110bddc <_localeconv_r>
81107004:	10800017 	ldw	r2,0(r2)
81107008:	1009883a 	mov	r4,r2
8110700c:	d8803415 	stw	r2,208(sp)
81107010:	1106f2c0 	call	81106f2c <strlen>
81107014:	d8803715 	stw	r2,220(sp)
81107018:	d8802c17 	ldw	r2,176(sp)
8110701c:	10000226 	beq	r2,zero,81107028 <___vfprintf_internal_r+0x64>
81107020:	10800e17 	ldw	r2,56(r2)
81107024:	1000f926 	beq	r2,zero,8110740c <___vfprintf_internal_r+0x448>
81107028:	b880030b 	ldhu	r2,12(r23)
8110702c:	10c8000c 	andi	r3,r2,8192
81107030:	1800061e 	bne	r3,zero,8110704c <___vfprintf_internal_r+0x88>
81107034:	b9001917 	ldw	r4,100(r23)
81107038:	00f7ffc4 	movi	r3,-8193
8110703c:	10880014 	ori	r2,r2,8192
81107040:	20c6703a 	and	r3,r4,r3
81107044:	b880030d 	sth	r2,12(r23)
81107048:	b8c01915 	stw	r3,100(r23)
8110704c:	10c0020c 	andi	r3,r2,8
81107050:	1800c126 	beq	r3,zero,81107358 <___vfprintf_internal_r+0x394>
81107054:	b8c00417 	ldw	r3,16(r23)
81107058:	1800bf26 	beq	r3,zero,81107358 <___vfprintf_internal_r+0x394>
8110705c:	1080068c 	andi	r2,r2,26
81107060:	00c00284 	movi	r3,10
81107064:	10c0c426 	beq	r2,r3,81107378 <___vfprintf_internal_r+0x3b4>
81107068:	d8c00404 	addi	r3,sp,16
8110706c:	052044b4 	movhi	r20,33042
81107070:	d9001e04 	addi	r4,sp,120
81107074:	a526b2c4 	addi	r20,r20,-25909
81107078:	d8c01e15 	stw	r3,120(sp)
8110707c:	d8002015 	stw	zero,128(sp)
81107080:	d8001f15 	stw	zero,124(sp)
81107084:	d8003315 	stw	zero,204(sp)
81107088:	d8003615 	stw	zero,216(sp)
8110708c:	d8003815 	stw	zero,224(sp)
81107090:	1811883a 	mov	r8,r3
81107094:	d8003915 	stw	zero,228(sp)
81107098:	d8003a15 	stw	zero,232(sp)
8110709c:	d8002f15 	stw	zero,188(sp)
811070a0:	d9002815 	stw	r4,160(sp)
811070a4:	a8800007 	ldb	r2,0(r21)
811070a8:	10027b26 	beq	r2,zero,81107a98 <___vfprintf_internal_r+0xad4>
811070ac:	00c00944 	movi	r3,37
811070b0:	a821883a 	mov	r16,r21
811070b4:	10c0021e 	bne	r2,r3,811070c0 <___vfprintf_internal_r+0xfc>
811070b8:	00001406 	br	8110710c <___vfprintf_internal_r+0x148>
811070bc:	10c00326 	beq	r2,r3,811070cc <___vfprintf_internal_r+0x108>
811070c0:	84000044 	addi	r16,r16,1
811070c4:	80800007 	ldb	r2,0(r16)
811070c8:	103ffc1e 	bne	r2,zero,811070bc <__reset+0xfb0e70bc>
811070cc:	8563c83a 	sub	r17,r16,r21
811070d0:	88000e26 	beq	r17,zero,8110710c <___vfprintf_internal_r+0x148>
811070d4:	d8c02017 	ldw	r3,128(sp)
811070d8:	d8801f17 	ldw	r2,124(sp)
811070dc:	45400015 	stw	r21,0(r8)
811070e0:	1c47883a 	add	r3,r3,r17
811070e4:	10800044 	addi	r2,r2,1
811070e8:	d8c02015 	stw	r3,128(sp)
811070ec:	44400115 	stw	r17,4(r8)
811070f0:	d8801f15 	stw	r2,124(sp)
811070f4:	00c001c4 	movi	r3,7
811070f8:	1880a716 	blt	r3,r2,81107398 <___vfprintf_internal_r+0x3d4>
811070fc:	42000204 	addi	r8,r8,8
81107100:	d9402f17 	ldw	r5,188(sp)
81107104:	2c4b883a 	add	r5,r5,r17
81107108:	d9402f15 	stw	r5,188(sp)
8110710c:	80800007 	ldb	r2,0(r16)
81107110:	1000a826 	beq	r2,zero,811073b4 <___vfprintf_internal_r+0x3f0>
81107114:	84400047 	ldb	r17,1(r16)
81107118:	00bfffc4 	movi	r2,-1
8110711c:	85400044 	addi	r21,r16,1
81107120:	d8002785 	stb	zero,158(sp)
81107124:	0007883a 	mov	r3,zero
81107128:	000f883a 	mov	r7,zero
8110712c:	d8802915 	stw	r2,164(sp)
81107130:	d8003115 	stw	zero,196(sp)
81107134:	0025883a 	mov	r18,zero
81107138:	01401604 	movi	r5,88
8110713c:	01800244 	movi	r6,9
81107140:	02800a84 	movi	r10,42
81107144:	02401b04 	movi	r9,108
81107148:	ad400044 	addi	r21,r21,1
8110714c:	88bff804 	addi	r2,r17,-32
81107150:	28830436 	bltu	r5,r2,81107d64 <___vfprintf_internal_r+0xda0>
81107154:	100490ba 	slli	r2,r2,2
81107158:	01204434 	movhi	r4,33040
8110715c:	211c5b04 	addi	r4,r4,29036
81107160:	1105883a 	add	r2,r2,r4
81107164:	10800017 	ldw	r2,0(r2)
81107168:	1000683a 	jmp	r2
8110716c:	81107c84 	addi	r4,r16,16882
81107170:	81107d64 	muli	r4,r16,16885
81107174:	81107d64 	muli	r4,r16,16885
81107178:	81107ca4 	muli	r4,r16,16882
8110717c:	81107d64 	muli	r4,r16,16885
81107180:	81107d64 	muli	r4,r16,16885
81107184:	81107d64 	muli	r4,r16,16885
81107188:	81107d64 	muli	r4,r16,16885
8110718c:	81107d64 	muli	r4,r16,16885
81107190:	81107d64 	muli	r4,r16,16885
81107194:	81107418 	cmpnei	r4,r16,16848
81107198:	81107bc0 	call	881107bc <__reset+0x20f07bc>
8110719c:	81107d64 	muli	r4,r16,16885
811071a0:	811072e0 	cmpeqi	r4,r16,16843
811071a4:	81107440 	call	88110744 <__reset+0x20f0744>
811071a8:	81107d64 	muli	r4,r16,16885
811071ac:	81107480 	call	88110748 <__reset+0x20f0748>
811071b0:	8110748c 	andi	r4,r16,16850
811071b4:	8110748c 	andi	r4,r16,16850
811071b8:	8110748c 	andi	r4,r16,16850
811071bc:	8110748c 	andi	r4,r16,16850
811071c0:	8110748c 	andi	r4,r16,16850
811071c4:	8110748c 	andi	r4,r16,16850
811071c8:	8110748c 	andi	r4,r16,16850
811071cc:	8110748c 	andi	r4,r16,16850
811071d0:	8110748c 	andi	r4,r16,16850
811071d4:	81107d64 	muli	r4,r16,16885
811071d8:	81107d64 	muli	r4,r16,16885
811071dc:	81107d64 	muli	r4,r16,16885
811071e0:	81107d64 	muli	r4,r16,16885
811071e4:	81107d64 	muli	r4,r16,16885
811071e8:	81107d64 	muli	r4,r16,16885
811071ec:	81107d64 	muli	r4,r16,16885
811071f0:	81107d64 	muli	r4,r16,16885
811071f4:	81107d64 	muli	r4,r16,16885
811071f8:	81107d64 	muli	r4,r16,16885
811071fc:	811074c0 	call	8811074c <__reset+0x20f074c>
81107200:	8110757c 	xorhi	r4,r16,16853
81107204:	81107d64 	muli	r4,r16,16885
81107208:	8110757c 	xorhi	r4,r16,16853
8110720c:	81107d64 	muli	r4,r16,16885
81107210:	81107d64 	muli	r4,r16,16885
81107214:	81107d64 	muli	r4,r16,16885
81107218:	81107d64 	muli	r4,r16,16885
8110721c:	8110761c 	xori	r4,r16,16856
81107220:	81107d64 	muli	r4,r16,16885
81107224:	81107d64 	muli	r4,r16,16885
81107228:	81107628 	cmpgeui	r4,r16,16856
8110722c:	81107d64 	muli	r4,r16,16885
81107230:	81107d64 	muli	r4,r16,16885
81107234:	81107d64 	muli	r4,r16,16885
81107238:	81107d64 	muli	r4,r16,16885
8110723c:	81107d64 	muli	r4,r16,16885
81107240:	81107aa0 	cmpeqi	r4,r16,16874
81107244:	81107d64 	muli	r4,r16,16885
81107248:	81107d64 	muli	r4,r16,16885
8110724c:	81107b00 	call	881107b0 <__reset+0x20f07b0>
81107250:	81107d64 	muli	r4,r16,16885
81107254:	81107d64 	muli	r4,r16,16885
81107258:	81107d64 	muli	r4,r16,16885
8110725c:	81107d64 	muli	r4,r16,16885
81107260:	81107d64 	muli	r4,r16,16885
81107264:	81107d64 	muli	r4,r16,16885
81107268:	81107d64 	muli	r4,r16,16885
8110726c:	81107d64 	muli	r4,r16,16885
81107270:	81107d64 	muli	r4,r16,16885
81107274:	81107d64 	muli	r4,r16,16885
81107278:	81107d10 	cmplti	r4,r16,16884
8110727c:	81107cb0 	cmpltui	r4,r16,16882
81107280:	8110757c 	xorhi	r4,r16,16853
81107284:	8110757c 	xorhi	r4,r16,16853
81107288:	8110757c 	xorhi	r4,r16,16853
8110728c:	81107cc0 	call	881107cc <__reset+0x20f07cc>
81107290:	81107cb0 	cmpltui	r4,r16,16882
81107294:	81107d64 	muli	r4,r16,16885
81107298:	81107d64 	muli	r4,r16,16885
8110729c:	81107ccc 	andi	r4,r16,16883
811072a0:	81107d64 	muli	r4,r16,16885
811072a4:	81107cdc 	xori	r4,r16,16883
811072a8:	81107bb0 	cmpltui	r4,r16,16878
811072ac:	811072ec 	andhi	r4,r16,16843
811072b0:	81107bd0 	cmplti	r4,r16,16879
811072b4:	81107d64 	muli	r4,r16,16885
811072b8:	81107bdc 	xori	r4,r16,16879
811072bc:	81107d64 	muli	r4,r16,16885
811072c0:	81107c38 	rdprs	r4,r16,16880
811072c4:	81107d64 	muli	r4,r16,16885
811072c8:	81107d64 	muli	r4,r16,16885
811072cc:	81107c48 	cmpgei	r4,r16,16881
811072d0:	d9003117 	ldw	r4,196(sp)
811072d4:	d8802d15 	stw	r2,180(sp)
811072d8:	0109c83a 	sub	r4,zero,r4
811072dc:	d9003115 	stw	r4,196(sp)
811072e0:	94800114 	ori	r18,r18,4
811072e4:	ac400007 	ldb	r17,0(r21)
811072e8:	003f9706 	br	81107148 <__reset+0xfb0e7148>
811072ec:	00800c04 	movi	r2,48
811072f0:	d9002d17 	ldw	r4,180(sp)
811072f4:	d9402917 	ldw	r5,164(sp)
811072f8:	d8802705 	stb	r2,156(sp)
811072fc:	00801e04 	movi	r2,120
81107300:	d8802745 	stb	r2,157(sp)
81107304:	d8002785 	stb	zero,158(sp)
81107308:	20c00104 	addi	r3,r4,4
8110730c:	24c00017 	ldw	r19,0(r4)
81107310:	002d883a 	mov	r22,zero
81107314:	90800094 	ori	r2,r18,2
81107318:	28029a16 	blt	r5,zero,81107d84 <___vfprintf_internal_r+0xdc0>
8110731c:	00bfdfc4 	movi	r2,-129
81107320:	90a4703a 	and	r18,r18,r2
81107324:	d8c02d15 	stw	r3,180(sp)
81107328:	94800094 	ori	r18,r18,2
8110732c:	9802871e 	bne	r19,zero,81107d4c <___vfprintf_internal_r+0xd88>
81107330:	00a044b4 	movhi	r2,33042
81107334:	10a6ac04 	addi	r2,r2,-25936
81107338:	d8803915 	stw	r2,228(sp)
8110733c:	04401e04 	movi	r17,120
81107340:	d8802917 	ldw	r2,164(sp)
81107344:	0039883a 	mov	fp,zero
81107348:	1001e926 	beq	r2,zero,81107af0 <___vfprintf_internal_r+0xb2c>
8110734c:	0027883a 	mov	r19,zero
81107350:	002d883a 	mov	r22,zero
81107354:	00020506 	br	81107b6c <___vfprintf_internal_r+0xba8>
81107358:	d9002c17 	ldw	r4,176(sp)
8110735c:	b80b883a 	mov	r5,r23
81107360:	11092940 	call	81109294 <__swsetup_r>
81107364:	1005ac1e 	bne	r2,zero,81108a18 <___vfprintf_internal_r+0x1a54>
81107368:	b880030b 	ldhu	r2,12(r23)
8110736c:	00c00284 	movi	r3,10
81107370:	1080068c 	andi	r2,r2,26
81107374:	10ff3c1e 	bne	r2,r3,81107068 <__reset+0xfb0e7068>
81107378:	b880038f 	ldh	r2,14(r23)
8110737c:	103f3a16 	blt	r2,zero,81107068 <__reset+0xfb0e7068>
81107380:	d9c02d17 	ldw	r7,180(sp)
81107384:	d9002c17 	ldw	r4,176(sp)
81107388:	a80d883a 	mov	r6,r21
8110738c:	b80b883a 	mov	r5,r23
81107390:	11091d80 	call	811091d8 <__sbprintf>
81107394:	00001106 	br	811073dc <___vfprintf_internal_r+0x418>
81107398:	d9002c17 	ldw	r4,176(sp)
8110739c:	d9801e04 	addi	r6,sp,120
811073a0:	b80b883a 	mov	r5,r23
811073a4:	110e5e00 	call	8110e5e0 <__sprint_r>
811073a8:	1000081e 	bne	r2,zero,811073cc <___vfprintf_internal_r+0x408>
811073ac:	da000404 	addi	r8,sp,16
811073b0:	003f5306 	br	81107100 <__reset+0xfb0e7100>
811073b4:	d8802017 	ldw	r2,128(sp)
811073b8:	10000426 	beq	r2,zero,811073cc <___vfprintf_internal_r+0x408>
811073bc:	d9002c17 	ldw	r4,176(sp)
811073c0:	d9801e04 	addi	r6,sp,120
811073c4:	b80b883a 	mov	r5,r23
811073c8:	110e5e00 	call	8110e5e0 <__sprint_r>
811073cc:	b880030b 	ldhu	r2,12(r23)
811073d0:	1080100c 	andi	r2,r2,64
811073d4:	1005901e 	bne	r2,zero,81108a18 <___vfprintf_internal_r+0x1a54>
811073d8:	d8802f17 	ldw	r2,188(sp)
811073dc:	dfc04717 	ldw	ra,284(sp)
811073e0:	df004617 	ldw	fp,280(sp)
811073e4:	ddc04517 	ldw	r23,276(sp)
811073e8:	dd804417 	ldw	r22,272(sp)
811073ec:	dd404317 	ldw	r21,268(sp)
811073f0:	dd004217 	ldw	r20,264(sp)
811073f4:	dcc04117 	ldw	r19,260(sp)
811073f8:	dc804017 	ldw	r18,256(sp)
811073fc:	dc403f17 	ldw	r17,252(sp)
81107400:	dc003e17 	ldw	r16,248(sp)
81107404:	dec04804 	addi	sp,sp,288
81107408:	f800283a 	ret
8110740c:	d9002c17 	ldw	r4,176(sp)
81107410:	110b2680 	call	8110b268 <__sinit>
81107414:	003f0406 	br	81107028 <__reset+0xfb0e7028>
81107418:	d8802d17 	ldw	r2,180(sp)
8110741c:	d9002d17 	ldw	r4,180(sp)
81107420:	10800017 	ldw	r2,0(r2)
81107424:	d8803115 	stw	r2,196(sp)
81107428:	20800104 	addi	r2,r4,4
8110742c:	d9003117 	ldw	r4,196(sp)
81107430:	203fa716 	blt	r4,zero,811072d0 <__reset+0xfb0e72d0>
81107434:	d8802d15 	stw	r2,180(sp)
81107438:	ac400007 	ldb	r17,0(r21)
8110743c:	003f4206 	br	81107148 <__reset+0xfb0e7148>
81107440:	ac400007 	ldb	r17,0(r21)
81107444:	aac00044 	addi	r11,r21,1
81107448:	8a872826 	beq	r17,r10,811090ec <___vfprintf_internal_r+0x2128>
8110744c:	88bff404 	addi	r2,r17,-48
81107450:	0009883a 	mov	r4,zero
81107454:	30867d36 	bltu	r6,r2,81108e4c <___vfprintf_internal_r+0x1e88>
81107458:	5c400007 	ldb	r17,0(r11)
8110745c:	210002a4 	muli	r4,r4,10
81107460:	5d400044 	addi	r21,r11,1
81107464:	a817883a 	mov	r11,r21
81107468:	2089883a 	add	r4,r4,r2
8110746c:	88bff404 	addi	r2,r17,-48
81107470:	30bff92e 	bgeu	r6,r2,81107458 <__reset+0xfb0e7458>
81107474:	2005c916 	blt	r4,zero,81108b9c <___vfprintf_internal_r+0x1bd8>
81107478:	d9002915 	stw	r4,164(sp)
8110747c:	003f3306 	br	8110714c <__reset+0xfb0e714c>
81107480:	94802014 	ori	r18,r18,128
81107484:	ac400007 	ldb	r17,0(r21)
81107488:	003f2f06 	br	81107148 <__reset+0xfb0e7148>
8110748c:	a809883a 	mov	r4,r21
81107490:	d8003115 	stw	zero,196(sp)
81107494:	88bff404 	addi	r2,r17,-48
81107498:	0017883a 	mov	r11,zero
8110749c:	24400007 	ldb	r17,0(r4)
811074a0:	5ac002a4 	muli	r11,r11,10
811074a4:	ad400044 	addi	r21,r21,1
811074a8:	a809883a 	mov	r4,r21
811074ac:	12d7883a 	add	r11,r2,r11
811074b0:	88bff404 	addi	r2,r17,-48
811074b4:	30bff92e 	bgeu	r6,r2,8110749c <__reset+0xfb0e749c>
811074b8:	dac03115 	stw	r11,196(sp)
811074bc:	003f2306 	br	8110714c <__reset+0xfb0e714c>
811074c0:	18c03fcc 	andi	r3,r3,255
811074c4:	18072b1e 	bne	r3,zero,81109174 <___vfprintf_internal_r+0x21b0>
811074c8:	94800414 	ori	r18,r18,16
811074cc:	9080080c 	andi	r2,r18,32
811074d0:	10037b26 	beq	r2,zero,811082c0 <___vfprintf_internal_r+0x12fc>
811074d4:	d9402d17 	ldw	r5,180(sp)
811074d8:	28800117 	ldw	r2,4(r5)
811074dc:	2cc00017 	ldw	r19,0(r5)
811074e0:	29400204 	addi	r5,r5,8
811074e4:	d9402d15 	stw	r5,180(sp)
811074e8:	102d883a 	mov	r22,r2
811074ec:	10044b16 	blt	r2,zero,8110861c <___vfprintf_internal_r+0x1658>
811074f0:	d9402917 	ldw	r5,164(sp)
811074f4:	df002783 	ldbu	fp,158(sp)
811074f8:	2803bc16 	blt	r5,zero,811083ec <___vfprintf_internal_r+0x1428>
811074fc:	00ffdfc4 	movi	r3,-129
81107500:	9d84b03a 	or	r2,r19,r22
81107504:	90e4703a 	and	r18,r18,r3
81107508:	10017726 	beq	r2,zero,81107ae8 <___vfprintf_internal_r+0xb24>
8110750c:	b0038326 	beq	r22,zero,8110831c <___vfprintf_internal_r+0x1358>
81107510:	dc402a15 	stw	r17,168(sp)
81107514:	dc001e04 	addi	r16,sp,120
81107518:	b023883a 	mov	r17,r22
8110751c:	402d883a 	mov	r22,r8
81107520:	9809883a 	mov	r4,r19
81107524:	880b883a 	mov	r5,r17
81107528:	01800284 	movi	r6,10
8110752c:	000f883a 	mov	r7,zero
81107530:	11109d80 	call	811109d8 <__umoddi3>
81107534:	10800c04 	addi	r2,r2,48
81107538:	843fffc4 	addi	r16,r16,-1
8110753c:	9809883a 	mov	r4,r19
81107540:	880b883a 	mov	r5,r17
81107544:	80800005 	stb	r2,0(r16)
81107548:	01800284 	movi	r6,10
8110754c:	000f883a 	mov	r7,zero
81107550:	11104600 	call	81110460 <__udivdi3>
81107554:	1027883a 	mov	r19,r2
81107558:	10c4b03a 	or	r2,r2,r3
8110755c:	1823883a 	mov	r17,r3
81107560:	103fef1e 	bne	r2,zero,81107520 <__reset+0xfb0e7520>
81107564:	d8c02817 	ldw	r3,160(sp)
81107568:	dc402a17 	ldw	r17,168(sp)
8110756c:	b011883a 	mov	r8,r22
81107570:	1c07c83a 	sub	r3,r3,r16
81107574:	d8c02e15 	stw	r3,184(sp)
81107578:	00005906 	br	811076e0 <___vfprintf_internal_r+0x71c>
8110757c:	18c03fcc 	andi	r3,r3,255
81107580:	1806fa1e 	bne	r3,zero,8110916c <___vfprintf_internal_r+0x21a8>
81107584:	9080020c 	andi	r2,r18,8
81107588:	10048a26 	beq	r2,zero,811087b4 <___vfprintf_internal_r+0x17f0>
8110758c:	d8c02d17 	ldw	r3,180(sp)
81107590:	d9002d17 	ldw	r4,180(sp)
81107594:	d9402d17 	ldw	r5,180(sp)
81107598:	18c00017 	ldw	r3,0(r3)
8110759c:	21000117 	ldw	r4,4(r4)
811075a0:	29400204 	addi	r5,r5,8
811075a4:	d8c03615 	stw	r3,216(sp)
811075a8:	d9003815 	stw	r4,224(sp)
811075ac:	d9402d15 	stw	r5,180(sp)
811075b0:	d9003617 	ldw	r4,216(sp)
811075b4:	d9403817 	ldw	r5,224(sp)
811075b8:	da003d15 	stw	r8,244(sp)
811075bc:	04000044 	movi	r16,1
811075c0:	110e2040 	call	8110e204 <__fpclassifyd>
811075c4:	da003d17 	ldw	r8,244(sp)
811075c8:	14041f1e 	bne	r2,r16,81108648 <___vfprintf_internal_r+0x1684>
811075cc:	d9003617 	ldw	r4,216(sp)
811075d0:	d9403817 	ldw	r5,224(sp)
811075d4:	000d883a 	mov	r6,zero
811075d8:	000f883a 	mov	r7,zero
811075dc:	11123bc0 	call	811123bc <__ledf2>
811075e0:	da003d17 	ldw	r8,244(sp)
811075e4:	1005be16 	blt	r2,zero,81108ce0 <___vfprintf_internal_r+0x1d1c>
811075e8:	df002783 	ldbu	fp,158(sp)
811075ec:	008011c4 	movi	r2,71
811075f0:	1445330e 	bge	r2,r17,81108ac0 <___vfprintf_internal_r+0x1afc>
811075f4:	042044b4 	movhi	r16,33042
811075f8:	8426a404 	addi	r16,r16,-25968
811075fc:	00c000c4 	movi	r3,3
81107600:	00bfdfc4 	movi	r2,-129
81107604:	d8c02a15 	stw	r3,168(sp)
81107608:	90a4703a 	and	r18,r18,r2
8110760c:	d8c02e15 	stw	r3,184(sp)
81107610:	d8002915 	stw	zero,164(sp)
81107614:	d8003215 	stw	zero,200(sp)
81107618:	00003706 	br	811076f8 <___vfprintf_internal_r+0x734>
8110761c:	94800214 	ori	r18,r18,8
81107620:	ac400007 	ldb	r17,0(r21)
81107624:	003ec806 	br	81107148 <__reset+0xfb0e7148>
81107628:	18c03fcc 	andi	r3,r3,255
8110762c:	1806db1e 	bne	r3,zero,8110919c <___vfprintf_internal_r+0x21d8>
81107630:	94800414 	ori	r18,r18,16
81107634:	9080080c 	andi	r2,r18,32
81107638:	1002d826 	beq	r2,zero,8110819c <___vfprintf_internal_r+0x11d8>
8110763c:	d9402d17 	ldw	r5,180(sp)
81107640:	d8c02917 	ldw	r3,164(sp)
81107644:	d8002785 	stb	zero,158(sp)
81107648:	28800204 	addi	r2,r5,8
8110764c:	2cc00017 	ldw	r19,0(r5)
81107650:	2d800117 	ldw	r22,4(r5)
81107654:	18048f16 	blt	r3,zero,81108894 <___vfprintf_internal_r+0x18d0>
81107658:	013fdfc4 	movi	r4,-129
8110765c:	9d86b03a 	or	r3,r19,r22
81107660:	d8802d15 	stw	r2,180(sp)
81107664:	9124703a 	and	r18,r18,r4
81107668:	1802d91e 	bne	r3,zero,811081d0 <___vfprintf_internal_r+0x120c>
8110766c:	d8c02917 	ldw	r3,164(sp)
81107670:	0039883a 	mov	fp,zero
81107674:	1805c326 	beq	r3,zero,81108d84 <___vfprintf_internal_r+0x1dc0>
81107678:	0027883a 	mov	r19,zero
8110767c:	002d883a 	mov	r22,zero
81107680:	dc001e04 	addi	r16,sp,120
81107684:	9806d0fa 	srli	r3,r19,3
81107688:	b008977a 	slli	r4,r22,29
8110768c:	b02cd0fa 	srli	r22,r22,3
81107690:	9cc001cc 	andi	r19,r19,7
81107694:	98800c04 	addi	r2,r19,48
81107698:	843fffc4 	addi	r16,r16,-1
8110769c:	20e6b03a 	or	r19,r4,r3
811076a0:	80800005 	stb	r2,0(r16)
811076a4:	9d86b03a 	or	r3,r19,r22
811076a8:	183ff61e 	bne	r3,zero,81107684 <__reset+0xfb0e7684>
811076ac:	90c0004c 	andi	r3,r18,1
811076b0:	18013b26 	beq	r3,zero,81107ba0 <___vfprintf_internal_r+0xbdc>
811076b4:	10803fcc 	andi	r2,r2,255
811076b8:	1080201c 	xori	r2,r2,128
811076bc:	10bfe004 	addi	r2,r2,-128
811076c0:	00c00c04 	movi	r3,48
811076c4:	10c13626 	beq	r2,r3,81107ba0 <___vfprintf_internal_r+0xbdc>
811076c8:	80ffffc5 	stb	r3,-1(r16)
811076cc:	d8c02817 	ldw	r3,160(sp)
811076d0:	80bfffc4 	addi	r2,r16,-1
811076d4:	1021883a 	mov	r16,r2
811076d8:	1887c83a 	sub	r3,r3,r2
811076dc:	d8c02e15 	stw	r3,184(sp)
811076e0:	d8802e17 	ldw	r2,184(sp)
811076e4:	d9002917 	ldw	r4,164(sp)
811076e8:	1100010e 	bge	r2,r4,811076f0 <___vfprintf_internal_r+0x72c>
811076ec:	2005883a 	mov	r2,r4
811076f0:	d8802a15 	stw	r2,168(sp)
811076f4:	d8003215 	stw	zero,200(sp)
811076f8:	e7003fcc 	andi	fp,fp,255
811076fc:	e700201c 	xori	fp,fp,128
81107700:	e73fe004 	addi	fp,fp,-128
81107704:	e0000326 	beq	fp,zero,81107714 <___vfprintf_internal_r+0x750>
81107708:	d8c02a17 	ldw	r3,168(sp)
8110770c:	18c00044 	addi	r3,r3,1
81107710:	d8c02a15 	stw	r3,168(sp)
81107714:	90c0008c 	andi	r3,r18,2
81107718:	d8c02b15 	stw	r3,172(sp)
8110771c:	18000326 	beq	r3,zero,8110772c <___vfprintf_internal_r+0x768>
81107720:	d8c02a17 	ldw	r3,168(sp)
81107724:	18c00084 	addi	r3,r3,2
81107728:	d8c02a15 	stw	r3,168(sp)
8110772c:	90c0210c 	andi	r3,r18,132
81107730:	d8c03015 	stw	r3,192(sp)
81107734:	1801a31e 	bne	r3,zero,81107dc4 <___vfprintf_internal_r+0xe00>
81107738:	d9003117 	ldw	r4,196(sp)
8110773c:	d8c02a17 	ldw	r3,168(sp)
81107740:	20e7c83a 	sub	r19,r4,r3
81107744:	04c19f0e 	bge	zero,r19,81107dc4 <___vfprintf_internal_r+0xe00>
81107748:	02400404 	movi	r9,16
8110774c:	d8c02017 	ldw	r3,128(sp)
81107750:	d8801f17 	ldw	r2,124(sp)
81107754:	4cc50d0e 	bge	r9,r19,81108b8c <___vfprintf_internal_r+0x1bc8>
81107758:	016044b4 	movhi	r5,33042
8110775c:	2966b6c4 	addi	r5,r5,-25893
81107760:	dc403b15 	stw	r17,236(sp)
81107764:	d9403515 	stw	r5,212(sp)
81107768:	9823883a 	mov	r17,r19
8110776c:	482d883a 	mov	r22,r9
81107770:	9027883a 	mov	r19,r18
81107774:	070001c4 	movi	fp,7
81107778:	8025883a 	mov	r18,r16
8110777c:	dc002c17 	ldw	r16,176(sp)
81107780:	00000306 	br	81107790 <___vfprintf_internal_r+0x7cc>
81107784:	8c7ffc04 	addi	r17,r17,-16
81107788:	42000204 	addi	r8,r8,8
8110778c:	b440130e 	bge	r22,r17,811077dc <___vfprintf_internal_r+0x818>
81107790:	012044b4 	movhi	r4,33042
81107794:	18c00404 	addi	r3,r3,16
81107798:	10800044 	addi	r2,r2,1
8110779c:	2126b6c4 	addi	r4,r4,-25893
811077a0:	41000015 	stw	r4,0(r8)
811077a4:	45800115 	stw	r22,4(r8)
811077a8:	d8c02015 	stw	r3,128(sp)
811077ac:	d8801f15 	stw	r2,124(sp)
811077b0:	e0bff40e 	bge	fp,r2,81107784 <__reset+0xfb0e7784>
811077b4:	d9801e04 	addi	r6,sp,120
811077b8:	b80b883a 	mov	r5,r23
811077bc:	8009883a 	mov	r4,r16
811077c0:	110e5e00 	call	8110e5e0 <__sprint_r>
811077c4:	103f011e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
811077c8:	8c7ffc04 	addi	r17,r17,-16
811077cc:	d8c02017 	ldw	r3,128(sp)
811077d0:	d8801f17 	ldw	r2,124(sp)
811077d4:	da000404 	addi	r8,sp,16
811077d8:	b47fed16 	blt	r22,r17,81107790 <__reset+0xfb0e7790>
811077dc:	9021883a 	mov	r16,r18
811077e0:	9825883a 	mov	r18,r19
811077e4:	8827883a 	mov	r19,r17
811077e8:	dc403b17 	ldw	r17,236(sp)
811077ec:	d9403517 	ldw	r5,212(sp)
811077f0:	98c7883a 	add	r3,r19,r3
811077f4:	10800044 	addi	r2,r2,1
811077f8:	41400015 	stw	r5,0(r8)
811077fc:	44c00115 	stw	r19,4(r8)
81107800:	d8c02015 	stw	r3,128(sp)
81107804:	d8801f15 	stw	r2,124(sp)
81107808:	010001c4 	movi	r4,7
8110780c:	2082a316 	blt	r4,r2,8110829c <___vfprintf_internal_r+0x12d8>
81107810:	df002787 	ldb	fp,158(sp)
81107814:	42000204 	addi	r8,r8,8
81107818:	e0000c26 	beq	fp,zero,8110784c <___vfprintf_internal_r+0x888>
8110781c:	d8801f17 	ldw	r2,124(sp)
81107820:	d9002784 	addi	r4,sp,158
81107824:	18c00044 	addi	r3,r3,1
81107828:	10800044 	addi	r2,r2,1
8110782c:	41000015 	stw	r4,0(r8)
81107830:	01000044 	movi	r4,1
81107834:	41000115 	stw	r4,4(r8)
81107838:	d8c02015 	stw	r3,128(sp)
8110783c:	d8801f15 	stw	r2,124(sp)
81107840:	010001c4 	movi	r4,7
81107844:	20823c16 	blt	r4,r2,81108138 <___vfprintf_internal_r+0x1174>
81107848:	42000204 	addi	r8,r8,8
8110784c:	d8802b17 	ldw	r2,172(sp)
81107850:	10000c26 	beq	r2,zero,81107884 <___vfprintf_internal_r+0x8c0>
81107854:	d8801f17 	ldw	r2,124(sp)
81107858:	d9002704 	addi	r4,sp,156
8110785c:	18c00084 	addi	r3,r3,2
81107860:	10800044 	addi	r2,r2,1
81107864:	41000015 	stw	r4,0(r8)
81107868:	01000084 	movi	r4,2
8110786c:	41000115 	stw	r4,4(r8)
81107870:	d8c02015 	stw	r3,128(sp)
81107874:	d8801f15 	stw	r2,124(sp)
81107878:	010001c4 	movi	r4,7
8110787c:	20823616 	blt	r4,r2,81108158 <___vfprintf_internal_r+0x1194>
81107880:	42000204 	addi	r8,r8,8
81107884:	d9003017 	ldw	r4,192(sp)
81107888:	00802004 	movi	r2,128
8110788c:	20819926 	beq	r4,r2,81107ef4 <___vfprintf_internal_r+0xf30>
81107890:	d9402917 	ldw	r5,164(sp)
81107894:	d8802e17 	ldw	r2,184(sp)
81107898:	28adc83a 	sub	r22,r5,r2
8110789c:	0580310e 	bge	zero,r22,81107964 <___vfprintf_internal_r+0x9a0>
811078a0:	07000404 	movi	fp,16
811078a4:	d8801f17 	ldw	r2,124(sp)
811078a8:	e584140e 	bge	fp,r22,811088fc <___vfprintf_internal_r+0x1938>
811078ac:	016044b4 	movhi	r5,33042
811078b0:	2966b2c4 	addi	r5,r5,-25909
811078b4:	dc402915 	stw	r17,164(sp)
811078b8:	d9402b15 	stw	r5,172(sp)
811078bc:	b023883a 	mov	r17,r22
811078c0:	04c001c4 	movi	r19,7
811078c4:	a82d883a 	mov	r22,r21
811078c8:	902b883a 	mov	r21,r18
811078cc:	8025883a 	mov	r18,r16
811078d0:	dc002c17 	ldw	r16,176(sp)
811078d4:	00000306 	br	811078e4 <___vfprintf_internal_r+0x920>
811078d8:	8c7ffc04 	addi	r17,r17,-16
811078dc:	42000204 	addi	r8,r8,8
811078e0:	e440110e 	bge	fp,r17,81107928 <___vfprintf_internal_r+0x964>
811078e4:	18c00404 	addi	r3,r3,16
811078e8:	10800044 	addi	r2,r2,1
811078ec:	45000015 	stw	r20,0(r8)
811078f0:	47000115 	stw	fp,4(r8)
811078f4:	d8c02015 	stw	r3,128(sp)
811078f8:	d8801f15 	stw	r2,124(sp)
811078fc:	98bff60e 	bge	r19,r2,811078d8 <__reset+0xfb0e78d8>
81107900:	d9801e04 	addi	r6,sp,120
81107904:	b80b883a 	mov	r5,r23
81107908:	8009883a 	mov	r4,r16
8110790c:	110e5e00 	call	8110e5e0 <__sprint_r>
81107910:	103eae1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81107914:	8c7ffc04 	addi	r17,r17,-16
81107918:	d8c02017 	ldw	r3,128(sp)
8110791c:	d8801f17 	ldw	r2,124(sp)
81107920:	da000404 	addi	r8,sp,16
81107924:	e47fef16 	blt	fp,r17,811078e4 <__reset+0xfb0e78e4>
81107928:	9021883a 	mov	r16,r18
8110792c:	a825883a 	mov	r18,r21
81107930:	b02b883a 	mov	r21,r22
81107934:	882d883a 	mov	r22,r17
81107938:	dc402917 	ldw	r17,164(sp)
8110793c:	d9002b17 	ldw	r4,172(sp)
81107940:	1d87883a 	add	r3,r3,r22
81107944:	10800044 	addi	r2,r2,1
81107948:	41000015 	stw	r4,0(r8)
8110794c:	45800115 	stw	r22,4(r8)
81107950:	d8c02015 	stw	r3,128(sp)
81107954:	d8801f15 	stw	r2,124(sp)
81107958:	010001c4 	movi	r4,7
8110795c:	2081ee16 	blt	r4,r2,81108118 <___vfprintf_internal_r+0x1154>
81107960:	42000204 	addi	r8,r8,8
81107964:	9080400c 	andi	r2,r18,256
81107968:	1001181e 	bne	r2,zero,81107dcc <___vfprintf_internal_r+0xe08>
8110796c:	d9402e17 	ldw	r5,184(sp)
81107970:	d8801f17 	ldw	r2,124(sp)
81107974:	44000015 	stw	r16,0(r8)
81107978:	1947883a 	add	r3,r3,r5
8110797c:	10800044 	addi	r2,r2,1
81107980:	41400115 	stw	r5,4(r8)
81107984:	d8c02015 	stw	r3,128(sp)
81107988:	d8801f15 	stw	r2,124(sp)
8110798c:	010001c4 	movi	r4,7
81107990:	2081d316 	blt	r4,r2,811080e0 <___vfprintf_internal_r+0x111c>
81107994:	42000204 	addi	r8,r8,8
81107998:	9480010c 	andi	r18,r18,4
8110799c:	90003226 	beq	r18,zero,81107a68 <___vfprintf_internal_r+0xaa4>
811079a0:	d9403117 	ldw	r5,196(sp)
811079a4:	d8802a17 	ldw	r2,168(sp)
811079a8:	28a1c83a 	sub	r16,r5,r2
811079ac:	04002e0e 	bge	zero,r16,81107a68 <___vfprintf_internal_r+0xaa4>
811079b0:	04400404 	movi	r17,16
811079b4:	d8801f17 	ldw	r2,124(sp)
811079b8:	8c04a20e 	bge	r17,r16,81108c44 <___vfprintf_internal_r+0x1c80>
811079bc:	016044b4 	movhi	r5,33042
811079c0:	2966b6c4 	addi	r5,r5,-25893
811079c4:	d9403515 	stw	r5,212(sp)
811079c8:	048001c4 	movi	r18,7
811079cc:	dcc02c17 	ldw	r19,176(sp)
811079d0:	00000306 	br	811079e0 <___vfprintf_internal_r+0xa1c>
811079d4:	843ffc04 	addi	r16,r16,-16
811079d8:	42000204 	addi	r8,r8,8
811079dc:	8c00130e 	bge	r17,r16,81107a2c <___vfprintf_internal_r+0xa68>
811079e0:	012044b4 	movhi	r4,33042
811079e4:	18c00404 	addi	r3,r3,16
811079e8:	10800044 	addi	r2,r2,1
811079ec:	2126b6c4 	addi	r4,r4,-25893
811079f0:	41000015 	stw	r4,0(r8)
811079f4:	44400115 	stw	r17,4(r8)
811079f8:	d8c02015 	stw	r3,128(sp)
811079fc:	d8801f15 	stw	r2,124(sp)
81107a00:	90bff40e 	bge	r18,r2,811079d4 <__reset+0xfb0e79d4>
81107a04:	d9801e04 	addi	r6,sp,120
81107a08:	b80b883a 	mov	r5,r23
81107a0c:	9809883a 	mov	r4,r19
81107a10:	110e5e00 	call	8110e5e0 <__sprint_r>
81107a14:	103e6d1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81107a18:	843ffc04 	addi	r16,r16,-16
81107a1c:	d8c02017 	ldw	r3,128(sp)
81107a20:	d8801f17 	ldw	r2,124(sp)
81107a24:	da000404 	addi	r8,sp,16
81107a28:	8c3fed16 	blt	r17,r16,811079e0 <__reset+0xfb0e79e0>
81107a2c:	d9403517 	ldw	r5,212(sp)
81107a30:	1c07883a 	add	r3,r3,r16
81107a34:	10800044 	addi	r2,r2,1
81107a38:	41400015 	stw	r5,0(r8)
81107a3c:	44000115 	stw	r16,4(r8)
81107a40:	d8c02015 	stw	r3,128(sp)
81107a44:	d8801f15 	stw	r2,124(sp)
81107a48:	010001c4 	movi	r4,7
81107a4c:	2080060e 	bge	r4,r2,81107a68 <___vfprintf_internal_r+0xaa4>
81107a50:	d9002c17 	ldw	r4,176(sp)
81107a54:	d9801e04 	addi	r6,sp,120
81107a58:	b80b883a 	mov	r5,r23
81107a5c:	110e5e00 	call	8110e5e0 <__sprint_r>
81107a60:	103e5a1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81107a64:	d8c02017 	ldw	r3,128(sp)
81107a68:	d8803117 	ldw	r2,196(sp)
81107a6c:	d9002a17 	ldw	r4,168(sp)
81107a70:	1100010e 	bge	r2,r4,81107a78 <___vfprintf_internal_r+0xab4>
81107a74:	2005883a 	mov	r2,r4
81107a78:	d9402f17 	ldw	r5,188(sp)
81107a7c:	288b883a 	add	r5,r5,r2
81107a80:	d9402f15 	stw	r5,188(sp)
81107a84:	18019e1e 	bne	r3,zero,81108100 <___vfprintf_internal_r+0x113c>
81107a88:	a8800007 	ldb	r2,0(r21)
81107a8c:	d8001f15 	stw	zero,124(sp)
81107a90:	da000404 	addi	r8,sp,16
81107a94:	103d851e 	bne	r2,zero,811070ac <__reset+0xfb0e70ac>
81107a98:	a821883a 	mov	r16,r21
81107a9c:	003d9b06 	br	8110710c <__reset+0xfb0e710c>
81107aa0:	18c03fcc 	andi	r3,r3,255
81107aa4:	1805c11e 	bne	r3,zero,811091ac <___vfprintf_internal_r+0x21e8>
81107aa8:	94800414 	ori	r18,r18,16
81107aac:	9080080c 	andi	r2,r18,32
81107ab0:	10020c26 	beq	r2,zero,811082e4 <___vfprintf_internal_r+0x1320>
81107ab4:	d8802d17 	ldw	r2,180(sp)
81107ab8:	d9002917 	ldw	r4,164(sp)
81107abc:	d8002785 	stb	zero,158(sp)
81107ac0:	10c00204 	addi	r3,r2,8
81107ac4:	14c00017 	ldw	r19,0(r2)
81107ac8:	15800117 	ldw	r22,4(r2)
81107acc:	20040f16 	blt	r4,zero,81108b0c <___vfprintf_internal_r+0x1b48>
81107ad0:	013fdfc4 	movi	r4,-129
81107ad4:	9d84b03a 	or	r2,r19,r22
81107ad8:	d8c02d15 	stw	r3,180(sp)
81107adc:	9124703a 	and	r18,r18,r4
81107ae0:	0039883a 	mov	fp,zero
81107ae4:	103e891e 	bne	r2,zero,8110750c <__reset+0xfb0e750c>
81107ae8:	d9002917 	ldw	r4,164(sp)
81107aec:	2002c11e 	bne	r4,zero,811085f4 <___vfprintf_internal_r+0x1630>
81107af0:	d8002915 	stw	zero,164(sp)
81107af4:	d8002e15 	stw	zero,184(sp)
81107af8:	dc001e04 	addi	r16,sp,120
81107afc:	003ef806 	br	811076e0 <__reset+0xfb0e76e0>
81107b00:	18c03fcc 	andi	r3,r3,255
81107b04:	18059d1e 	bne	r3,zero,8110917c <___vfprintf_internal_r+0x21b8>
81107b08:	016044b4 	movhi	r5,33042
81107b0c:	2966a704 	addi	r5,r5,-25956
81107b10:	d9403915 	stw	r5,228(sp)
81107b14:	9080080c 	andi	r2,r18,32
81107b18:	10005226 	beq	r2,zero,81107c64 <___vfprintf_internal_r+0xca0>
81107b1c:	d8802d17 	ldw	r2,180(sp)
81107b20:	14c00017 	ldw	r19,0(r2)
81107b24:	15800117 	ldw	r22,4(r2)
81107b28:	10800204 	addi	r2,r2,8
81107b2c:	d8802d15 	stw	r2,180(sp)
81107b30:	9080004c 	andi	r2,r18,1
81107b34:	10019026 	beq	r2,zero,81108178 <___vfprintf_internal_r+0x11b4>
81107b38:	9d84b03a 	or	r2,r19,r22
81107b3c:	10036926 	beq	r2,zero,811088e4 <___vfprintf_internal_r+0x1920>
81107b40:	d8c02917 	ldw	r3,164(sp)
81107b44:	00800c04 	movi	r2,48
81107b48:	d8802705 	stb	r2,156(sp)
81107b4c:	dc402745 	stb	r17,157(sp)
81107b50:	d8002785 	stb	zero,158(sp)
81107b54:	90800094 	ori	r2,r18,2
81107b58:	18045d16 	blt	r3,zero,81108cd0 <___vfprintf_internal_r+0x1d0c>
81107b5c:	00bfdfc4 	movi	r2,-129
81107b60:	90a4703a 	and	r18,r18,r2
81107b64:	94800094 	ori	r18,r18,2
81107b68:	0039883a 	mov	fp,zero
81107b6c:	d9003917 	ldw	r4,228(sp)
81107b70:	dc001e04 	addi	r16,sp,120
81107b74:	988003cc 	andi	r2,r19,15
81107b78:	b006973a 	slli	r3,r22,28
81107b7c:	2085883a 	add	r2,r4,r2
81107b80:	9826d13a 	srli	r19,r19,4
81107b84:	10800003 	ldbu	r2,0(r2)
81107b88:	b02cd13a 	srli	r22,r22,4
81107b8c:	843fffc4 	addi	r16,r16,-1
81107b90:	1ce6b03a 	or	r19,r3,r19
81107b94:	80800005 	stb	r2,0(r16)
81107b98:	9d84b03a 	or	r2,r19,r22
81107b9c:	103ff51e 	bne	r2,zero,81107b74 <__reset+0xfb0e7b74>
81107ba0:	d8c02817 	ldw	r3,160(sp)
81107ba4:	1c07c83a 	sub	r3,r3,r16
81107ba8:	d8c02e15 	stw	r3,184(sp)
81107bac:	003ecc06 	br	811076e0 <__reset+0xfb0e76e0>
81107bb0:	18c03fcc 	andi	r3,r3,255
81107bb4:	183e9f26 	beq	r3,zero,81107634 <__reset+0xfb0e7634>
81107bb8:	d9c02785 	stb	r7,158(sp)
81107bbc:	003e9d06 	br	81107634 <__reset+0xfb0e7634>
81107bc0:	00c00044 	movi	r3,1
81107bc4:	01c00ac4 	movi	r7,43
81107bc8:	ac400007 	ldb	r17,0(r21)
81107bcc:	003d5e06 	br	81107148 <__reset+0xfb0e7148>
81107bd0:	94800814 	ori	r18,r18,32
81107bd4:	ac400007 	ldb	r17,0(r21)
81107bd8:	003d5b06 	br	81107148 <__reset+0xfb0e7148>
81107bdc:	d8c02d17 	ldw	r3,180(sp)
81107be0:	d8002785 	stb	zero,158(sp)
81107be4:	1c000017 	ldw	r16,0(r3)
81107be8:	1cc00104 	addi	r19,r3,4
81107bec:	80041926 	beq	r16,zero,81108c54 <___vfprintf_internal_r+0x1c90>
81107bf0:	d9002917 	ldw	r4,164(sp)
81107bf4:	2003d016 	blt	r4,zero,81108b38 <___vfprintf_internal_r+0x1b74>
81107bf8:	200d883a 	mov	r6,r4
81107bfc:	000b883a 	mov	r5,zero
81107c00:	8009883a 	mov	r4,r16
81107c04:	da003d15 	stw	r8,244(sp)
81107c08:	110c7d40 	call	8110c7d4 <memchr>
81107c0c:	da003d17 	ldw	r8,244(sp)
81107c10:	10045426 	beq	r2,zero,81108d64 <___vfprintf_internal_r+0x1da0>
81107c14:	1405c83a 	sub	r2,r2,r16
81107c18:	d8802e15 	stw	r2,184(sp)
81107c1c:	1003cc16 	blt	r2,zero,81108b50 <___vfprintf_internal_r+0x1b8c>
81107c20:	df002783 	ldbu	fp,158(sp)
81107c24:	d8802a15 	stw	r2,168(sp)
81107c28:	dcc02d15 	stw	r19,180(sp)
81107c2c:	d8002915 	stw	zero,164(sp)
81107c30:	d8003215 	stw	zero,200(sp)
81107c34:	003eb006 	br	811076f8 <__reset+0xfb0e76f8>
81107c38:	18c03fcc 	andi	r3,r3,255
81107c3c:	183f9b26 	beq	r3,zero,81107aac <__reset+0xfb0e7aac>
81107c40:	d9c02785 	stb	r7,158(sp)
81107c44:	003f9906 	br	81107aac <__reset+0xfb0e7aac>
81107c48:	18c03fcc 	andi	r3,r3,255
81107c4c:	1805551e 	bne	r3,zero,811091a4 <___vfprintf_internal_r+0x21e0>
81107c50:	016044b4 	movhi	r5,33042
81107c54:	2966ac04 	addi	r5,r5,-25936
81107c58:	d9403915 	stw	r5,228(sp)
81107c5c:	9080080c 	andi	r2,r18,32
81107c60:	103fae1e 	bne	r2,zero,81107b1c <__reset+0xfb0e7b1c>
81107c64:	9080040c 	andi	r2,r18,16
81107c68:	1002de26 	beq	r2,zero,811087e4 <___vfprintf_internal_r+0x1820>
81107c6c:	d8c02d17 	ldw	r3,180(sp)
81107c70:	002d883a 	mov	r22,zero
81107c74:	1cc00017 	ldw	r19,0(r3)
81107c78:	18c00104 	addi	r3,r3,4
81107c7c:	d8c02d15 	stw	r3,180(sp)
81107c80:	003fab06 	br	81107b30 <__reset+0xfb0e7b30>
81107c84:	38803fcc 	andi	r2,r7,255
81107c88:	1080201c 	xori	r2,r2,128
81107c8c:	10bfe004 	addi	r2,r2,-128
81107c90:	1002d21e 	bne	r2,zero,811087dc <___vfprintf_internal_r+0x1818>
81107c94:	00c00044 	movi	r3,1
81107c98:	01c00804 	movi	r7,32
81107c9c:	ac400007 	ldb	r17,0(r21)
81107ca0:	003d2906 	br	81107148 <__reset+0xfb0e7148>
81107ca4:	94800054 	ori	r18,r18,1
81107ca8:	ac400007 	ldb	r17,0(r21)
81107cac:	003d2606 	br	81107148 <__reset+0xfb0e7148>
81107cb0:	18c03fcc 	andi	r3,r3,255
81107cb4:	183e0526 	beq	r3,zero,811074cc <__reset+0xfb0e74cc>
81107cb8:	d9c02785 	stb	r7,158(sp)
81107cbc:	003e0306 	br	811074cc <__reset+0xfb0e74cc>
81107cc0:	94801014 	ori	r18,r18,64
81107cc4:	ac400007 	ldb	r17,0(r21)
81107cc8:	003d1f06 	br	81107148 <__reset+0xfb0e7148>
81107ccc:	ac400007 	ldb	r17,0(r21)
81107cd0:	8a438726 	beq	r17,r9,81108af0 <___vfprintf_internal_r+0x1b2c>
81107cd4:	94800414 	ori	r18,r18,16
81107cd8:	003d1b06 	br	81107148 <__reset+0xfb0e7148>
81107cdc:	18c03fcc 	andi	r3,r3,255
81107ce0:	1805341e 	bne	r3,zero,811091b4 <___vfprintf_internal_r+0x21f0>
81107ce4:	9080080c 	andi	r2,r18,32
81107ce8:	1002cd26 	beq	r2,zero,81108820 <___vfprintf_internal_r+0x185c>
81107cec:	d9402d17 	ldw	r5,180(sp)
81107cf0:	d9002f17 	ldw	r4,188(sp)
81107cf4:	28800017 	ldw	r2,0(r5)
81107cf8:	2007d7fa 	srai	r3,r4,31
81107cfc:	29400104 	addi	r5,r5,4
81107d00:	d9402d15 	stw	r5,180(sp)
81107d04:	11000015 	stw	r4,0(r2)
81107d08:	10c00115 	stw	r3,4(r2)
81107d0c:	003ce506 	br	811070a4 <__reset+0xfb0e70a4>
81107d10:	d8c02d17 	ldw	r3,180(sp)
81107d14:	d9002d17 	ldw	r4,180(sp)
81107d18:	d8002785 	stb	zero,158(sp)
81107d1c:	18800017 	ldw	r2,0(r3)
81107d20:	21000104 	addi	r4,r4,4
81107d24:	00c00044 	movi	r3,1
81107d28:	d8c02a15 	stw	r3,168(sp)
81107d2c:	d8801405 	stb	r2,80(sp)
81107d30:	d9002d15 	stw	r4,180(sp)
81107d34:	d8c02e15 	stw	r3,184(sp)
81107d38:	d8002915 	stw	zero,164(sp)
81107d3c:	d8003215 	stw	zero,200(sp)
81107d40:	dc001404 	addi	r16,sp,80
81107d44:	0039883a 	mov	fp,zero
81107d48:	003e7206 	br	81107714 <__reset+0xfb0e7714>
81107d4c:	012044b4 	movhi	r4,33042
81107d50:	2126ac04 	addi	r4,r4,-25936
81107d54:	0039883a 	mov	fp,zero
81107d58:	d9003915 	stw	r4,228(sp)
81107d5c:	04401e04 	movi	r17,120
81107d60:	003f8206 	br	81107b6c <__reset+0xfb0e7b6c>
81107d64:	18c03fcc 	andi	r3,r3,255
81107d68:	1805061e 	bne	r3,zero,81109184 <___vfprintf_internal_r+0x21c0>
81107d6c:	883d9126 	beq	r17,zero,811073b4 <__reset+0xfb0e73b4>
81107d70:	00c00044 	movi	r3,1
81107d74:	d8c02a15 	stw	r3,168(sp)
81107d78:	dc401405 	stb	r17,80(sp)
81107d7c:	d8002785 	stb	zero,158(sp)
81107d80:	003fec06 	br	81107d34 <__reset+0xfb0e7d34>
81107d84:	016044b4 	movhi	r5,33042
81107d88:	2966ac04 	addi	r5,r5,-25936
81107d8c:	d9403915 	stw	r5,228(sp)
81107d90:	d8c02d15 	stw	r3,180(sp)
81107d94:	1025883a 	mov	r18,r2
81107d98:	04401e04 	movi	r17,120
81107d9c:	9d84b03a 	or	r2,r19,r22
81107da0:	1000fc1e 	bne	r2,zero,81108194 <___vfprintf_internal_r+0x11d0>
81107da4:	0039883a 	mov	fp,zero
81107da8:	00800084 	movi	r2,2
81107dac:	10803fcc 	andi	r2,r2,255
81107db0:	00c00044 	movi	r3,1
81107db4:	10c20f26 	beq	r2,r3,811085f4 <___vfprintf_internal_r+0x1630>
81107db8:	00c00084 	movi	r3,2
81107dbc:	10fd6326 	beq	r2,r3,8110734c <__reset+0xfb0e734c>
81107dc0:	003e2d06 	br	81107678 <__reset+0xfb0e7678>
81107dc4:	d8c02017 	ldw	r3,128(sp)
81107dc8:	003e9306 	br	81107818 <__reset+0xfb0e7818>
81107dcc:	00801944 	movi	r2,101
81107dd0:	14407e0e 	bge	r2,r17,81107fcc <___vfprintf_internal_r+0x1008>
81107dd4:	d9003617 	ldw	r4,216(sp)
81107dd8:	d9403817 	ldw	r5,224(sp)
81107ddc:	000d883a 	mov	r6,zero
81107de0:	000f883a 	mov	r7,zero
81107de4:	d8c03c15 	stw	r3,240(sp)
81107de8:	da003d15 	stw	r8,244(sp)
81107dec:	11122580 	call	81112258 <__eqdf2>
81107df0:	d8c03c17 	ldw	r3,240(sp)
81107df4:	da003d17 	ldw	r8,244(sp)
81107df8:	1000f71e 	bne	r2,zero,811081d8 <___vfprintf_internal_r+0x1214>
81107dfc:	d8801f17 	ldw	r2,124(sp)
81107e00:	01204474 	movhi	r4,33041
81107e04:	211f7f04 	addi	r4,r4,32252
81107e08:	18c00044 	addi	r3,r3,1
81107e0c:	10800044 	addi	r2,r2,1
81107e10:	41000015 	stw	r4,0(r8)
81107e14:	01000044 	movi	r4,1
81107e18:	41000115 	stw	r4,4(r8)
81107e1c:	d8c02015 	stw	r3,128(sp)
81107e20:	d8801f15 	stw	r2,124(sp)
81107e24:	010001c4 	movi	r4,7
81107e28:	2082b816 	blt	r4,r2,8110890c <___vfprintf_internal_r+0x1948>
81107e2c:	42000204 	addi	r8,r8,8
81107e30:	d8802617 	ldw	r2,152(sp)
81107e34:	d9403317 	ldw	r5,204(sp)
81107e38:	11400216 	blt	r2,r5,81107e44 <___vfprintf_internal_r+0xe80>
81107e3c:	9080004c 	andi	r2,r18,1
81107e40:	103ed526 	beq	r2,zero,81107998 <__reset+0xfb0e7998>
81107e44:	d8803717 	ldw	r2,220(sp)
81107e48:	d9003417 	ldw	r4,208(sp)
81107e4c:	d9403717 	ldw	r5,220(sp)
81107e50:	1887883a 	add	r3,r3,r2
81107e54:	d8801f17 	ldw	r2,124(sp)
81107e58:	41000015 	stw	r4,0(r8)
81107e5c:	41400115 	stw	r5,4(r8)
81107e60:	10800044 	addi	r2,r2,1
81107e64:	d8c02015 	stw	r3,128(sp)
81107e68:	d8801f15 	stw	r2,124(sp)
81107e6c:	010001c4 	movi	r4,7
81107e70:	20832916 	blt	r4,r2,81108b18 <___vfprintf_internal_r+0x1b54>
81107e74:	42000204 	addi	r8,r8,8
81107e78:	d8803317 	ldw	r2,204(sp)
81107e7c:	143fffc4 	addi	r16,r2,-1
81107e80:	043ec50e 	bge	zero,r16,81107998 <__reset+0xfb0e7998>
81107e84:	04400404 	movi	r17,16
81107e88:	d8801f17 	ldw	r2,124(sp)
81107e8c:	8c00880e 	bge	r17,r16,811080b0 <___vfprintf_internal_r+0x10ec>
81107e90:	016044b4 	movhi	r5,33042
81107e94:	2966b2c4 	addi	r5,r5,-25909
81107e98:	d9402b15 	stw	r5,172(sp)
81107e9c:	058001c4 	movi	r22,7
81107ea0:	dcc02c17 	ldw	r19,176(sp)
81107ea4:	00000306 	br	81107eb4 <___vfprintf_internal_r+0xef0>
81107ea8:	42000204 	addi	r8,r8,8
81107eac:	843ffc04 	addi	r16,r16,-16
81107eb0:	8c00820e 	bge	r17,r16,811080bc <___vfprintf_internal_r+0x10f8>
81107eb4:	18c00404 	addi	r3,r3,16
81107eb8:	10800044 	addi	r2,r2,1
81107ebc:	45000015 	stw	r20,0(r8)
81107ec0:	44400115 	stw	r17,4(r8)
81107ec4:	d8c02015 	stw	r3,128(sp)
81107ec8:	d8801f15 	stw	r2,124(sp)
81107ecc:	b0bff60e 	bge	r22,r2,81107ea8 <__reset+0xfb0e7ea8>
81107ed0:	d9801e04 	addi	r6,sp,120
81107ed4:	b80b883a 	mov	r5,r23
81107ed8:	9809883a 	mov	r4,r19
81107edc:	110e5e00 	call	8110e5e0 <__sprint_r>
81107ee0:	103d3a1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81107ee4:	d8c02017 	ldw	r3,128(sp)
81107ee8:	d8801f17 	ldw	r2,124(sp)
81107eec:	da000404 	addi	r8,sp,16
81107ef0:	003fee06 	br	81107eac <__reset+0xfb0e7eac>
81107ef4:	d9403117 	ldw	r5,196(sp)
81107ef8:	d8802a17 	ldw	r2,168(sp)
81107efc:	28adc83a 	sub	r22,r5,r2
81107f00:	05be630e 	bge	zero,r22,81107890 <__reset+0xfb0e7890>
81107f04:	07000404 	movi	fp,16
81107f08:	d8801f17 	ldw	r2,124(sp)
81107f0c:	e5838f0e 	bge	fp,r22,81108d4c <___vfprintf_internal_r+0x1d88>
81107f10:	016044b4 	movhi	r5,33042
81107f14:	2966b2c4 	addi	r5,r5,-25909
81107f18:	dc403015 	stw	r17,192(sp)
81107f1c:	d9402b15 	stw	r5,172(sp)
81107f20:	b023883a 	mov	r17,r22
81107f24:	04c001c4 	movi	r19,7
81107f28:	a82d883a 	mov	r22,r21
81107f2c:	902b883a 	mov	r21,r18
81107f30:	8025883a 	mov	r18,r16
81107f34:	dc002c17 	ldw	r16,176(sp)
81107f38:	00000306 	br	81107f48 <___vfprintf_internal_r+0xf84>
81107f3c:	8c7ffc04 	addi	r17,r17,-16
81107f40:	42000204 	addi	r8,r8,8
81107f44:	e440110e 	bge	fp,r17,81107f8c <___vfprintf_internal_r+0xfc8>
81107f48:	18c00404 	addi	r3,r3,16
81107f4c:	10800044 	addi	r2,r2,1
81107f50:	45000015 	stw	r20,0(r8)
81107f54:	47000115 	stw	fp,4(r8)
81107f58:	d8c02015 	stw	r3,128(sp)
81107f5c:	d8801f15 	stw	r2,124(sp)
81107f60:	98bff60e 	bge	r19,r2,81107f3c <__reset+0xfb0e7f3c>
81107f64:	d9801e04 	addi	r6,sp,120
81107f68:	b80b883a 	mov	r5,r23
81107f6c:	8009883a 	mov	r4,r16
81107f70:	110e5e00 	call	8110e5e0 <__sprint_r>
81107f74:	103d151e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81107f78:	8c7ffc04 	addi	r17,r17,-16
81107f7c:	d8c02017 	ldw	r3,128(sp)
81107f80:	d8801f17 	ldw	r2,124(sp)
81107f84:	da000404 	addi	r8,sp,16
81107f88:	e47fef16 	blt	fp,r17,81107f48 <__reset+0xfb0e7f48>
81107f8c:	9021883a 	mov	r16,r18
81107f90:	a825883a 	mov	r18,r21
81107f94:	b02b883a 	mov	r21,r22
81107f98:	882d883a 	mov	r22,r17
81107f9c:	dc403017 	ldw	r17,192(sp)
81107fa0:	d9002b17 	ldw	r4,172(sp)
81107fa4:	1d87883a 	add	r3,r3,r22
81107fa8:	10800044 	addi	r2,r2,1
81107fac:	41000015 	stw	r4,0(r8)
81107fb0:	45800115 	stw	r22,4(r8)
81107fb4:	d8c02015 	stw	r3,128(sp)
81107fb8:	d8801f15 	stw	r2,124(sp)
81107fbc:	010001c4 	movi	r4,7
81107fc0:	20818e16 	blt	r4,r2,811085fc <___vfprintf_internal_r+0x1638>
81107fc4:	42000204 	addi	r8,r8,8
81107fc8:	003e3106 	br	81107890 <__reset+0xfb0e7890>
81107fcc:	d9403317 	ldw	r5,204(sp)
81107fd0:	00800044 	movi	r2,1
81107fd4:	18c00044 	addi	r3,r3,1
81107fd8:	1141530e 	bge	r2,r5,81108528 <___vfprintf_internal_r+0x1564>
81107fdc:	dc401f17 	ldw	r17,124(sp)
81107fe0:	00800044 	movi	r2,1
81107fe4:	40800115 	stw	r2,4(r8)
81107fe8:	8c400044 	addi	r17,r17,1
81107fec:	44000015 	stw	r16,0(r8)
81107ff0:	d8c02015 	stw	r3,128(sp)
81107ff4:	dc401f15 	stw	r17,124(sp)
81107ff8:	008001c4 	movi	r2,7
81107ffc:	14416b16 	blt	r2,r17,811085ac <___vfprintf_internal_r+0x15e8>
81108000:	42000204 	addi	r8,r8,8
81108004:	d8803717 	ldw	r2,220(sp)
81108008:	d9003417 	ldw	r4,208(sp)
8110800c:	8c400044 	addi	r17,r17,1
81108010:	10c7883a 	add	r3,r2,r3
81108014:	40800115 	stw	r2,4(r8)
81108018:	41000015 	stw	r4,0(r8)
8110801c:	d8c02015 	stw	r3,128(sp)
81108020:	dc401f15 	stw	r17,124(sp)
81108024:	008001c4 	movi	r2,7
81108028:	14416916 	blt	r2,r17,811085d0 <___vfprintf_internal_r+0x160c>
8110802c:	45800204 	addi	r22,r8,8
81108030:	d9003617 	ldw	r4,216(sp)
81108034:	d9403817 	ldw	r5,224(sp)
81108038:	000d883a 	mov	r6,zero
8110803c:	000f883a 	mov	r7,zero
81108040:	d8c03c15 	stw	r3,240(sp)
81108044:	11122580 	call	81112258 <__eqdf2>
81108048:	d8c03c17 	ldw	r3,240(sp)
8110804c:	1000bc26 	beq	r2,zero,81108340 <___vfprintf_internal_r+0x137c>
81108050:	d9403317 	ldw	r5,204(sp)
81108054:	84000044 	addi	r16,r16,1
81108058:	8c400044 	addi	r17,r17,1
8110805c:	28bfffc4 	addi	r2,r5,-1
81108060:	1887883a 	add	r3,r3,r2
81108064:	b0800115 	stw	r2,4(r22)
81108068:	b4000015 	stw	r16,0(r22)
8110806c:	d8c02015 	stw	r3,128(sp)
81108070:	dc401f15 	stw	r17,124(sp)
81108074:	008001c4 	movi	r2,7
81108078:	14414316 	blt	r2,r17,81108588 <___vfprintf_internal_r+0x15c4>
8110807c:	b5800204 	addi	r22,r22,8
81108080:	d9003a17 	ldw	r4,232(sp)
81108084:	df0022c4 	addi	fp,sp,139
81108088:	8c400044 	addi	r17,r17,1
8110808c:	20c7883a 	add	r3,r4,r3
81108090:	b7000015 	stw	fp,0(r22)
81108094:	b1000115 	stw	r4,4(r22)
81108098:	d8c02015 	stw	r3,128(sp)
8110809c:	dc401f15 	stw	r17,124(sp)
811080a0:	008001c4 	movi	r2,7
811080a4:	14400e16 	blt	r2,r17,811080e0 <___vfprintf_internal_r+0x111c>
811080a8:	b2000204 	addi	r8,r22,8
811080ac:	003e3a06 	br	81107998 <__reset+0xfb0e7998>
811080b0:	012044b4 	movhi	r4,33042
811080b4:	2126b2c4 	addi	r4,r4,-25909
811080b8:	d9002b15 	stw	r4,172(sp)
811080bc:	d9002b17 	ldw	r4,172(sp)
811080c0:	1c07883a 	add	r3,r3,r16
811080c4:	44000115 	stw	r16,4(r8)
811080c8:	41000015 	stw	r4,0(r8)
811080cc:	10800044 	addi	r2,r2,1
811080d0:	d8c02015 	stw	r3,128(sp)
811080d4:	d8801f15 	stw	r2,124(sp)
811080d8:	010001c4 	movi	r4,7
811080dc:	20be2d0e 	bge	r4,r2,81107994 <__reset+0xfb0e7994>
811080e0:	d9002c17 	ldw	r4,176(sp)
811080e4:	d9801e04 	addi	r6,sp,120
811080e8:	b80b883a 	mov	r5,r23
811080ec:	110e5e00 	call	8110e5e0 <__sprint_r>
811080f0:	103cb61e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
811080f4:	d8c02017 	ldw	r3,128(sp)
811080f8:	da000404 	addi	r8,sp,16
811080fc:	003e2606 	br	81107998 <__reset+0xfb0e7998>
81108100:	d9002c17 	ldw	r4,176(sp)
81108104:	d9801e04 	addi	r6,sp,120
81108108:	b80b883a 	mov	r5,r23
8110810c:	110e5e00 	call	8110e5e0 <__sprint_r>
81108110:	103e5d26 	beq	r2,zero,81107a88 <__reset+0xfb0e7a88>
81108114:	003cad06 	br	811073cc <__reset+0xfb0e73cc>
81108118:	d9002c17 	ldw	r4,176(sp)
8110811c:	d9801e04 	addi	r6,sp,120
81108120:	b80b883a 	mov	r5,r23
81108124:	110e5e00 	call	8110e5e0 <__sprint_r>
81108128:	103ca81e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
8110812c:	d8c02017 	ldw	r3,128(sp)
81108130:	da000404 	addi	r8,sp,16
81108134:	003e0b06 	br	81107964 <__reset+0xfb0e7964>
81108138:	d9002c17 	ldw	r4,176(sp)
8110813c:	d9801e04 	addi	r6,sp,120
81108140:	b80b883a 	mov	r5,r23
81108144:	110e5e00 	call	8110e5e0 <__sprint_r>
81108148:	103ca01e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
8110814c:	d8c02017 	ldw	r3,128(sp)
81108150:	da000404 	addi	r8,sp,16
81108154:	003dbd06 	br	8110784c <__reset+0xfb0e784c>
81108158:	d9002c17 	ldw	r4,176(sp)
8110815c:	d9801e04 	addi	r6,sp,120
81108160:	b80b883a 	mov	r5,r23
81108164:	110e5e00 	call	8110e5e0 <__sprint_r>
81108168:	103c981e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
8110816c:	d8c02017 	ldw	r3,128(sp)
81108170:	da000404 	addi	r8,sp,16
81108174:	003dc306 	br	81107884 <__reset+0xfb0e7884>
81108178:	d8802917 	ldw	r2,164(sp)
8110817c:	d8002785 	stb	zero,158(sp)
81108180:	103f0616 	blt	r2,zero,81107d9c <__reset+0xfb0e7d9c>
81108184:	00ffdfc4 	movi	r3,-129
81108188:	9d84b03a 	or	r2,r19,r22
8110818c:	90e4703a 	and	r18,r18,r3
81108190:	103c6b26 	beq	r2,zero,81107340 <__reset+0xfb0e7340>
81108194:	0039883a 	mov	fp,zero
81108198:	003e7406 	br	81107b6c <__reset+0xfb0e7b6c>
8110819c:	9080040c 	andi	r2,r18,16
811081a0:	1001b326 	beq	r2,zero,81108870 <___vfprintf_internal_r+0x18ac>
811081a4:	d9002d17 	ldw	r4,180(sp)
811081a8:	d9402917 	ldw	r5,164(sp)
811081ac:	d8002785 	stb	zero,158(sp)
811081b0:	20800104 	addi	r2,r4,4
811081b4:	24c00017 	ldw	r19,0(r4)
811081b8:	002d883a 	mov	r22,zero
811081bc:	2801b516 	blt	r5,zero,81108894 <___vfprintf_internal_r+0x18d0>
811081c0:	00ffdfc4 	movi	r3,-129
811081c4:	d8802d15 	stw	r2,180(sp)
811081c8:	90e4703a 	and	r18,r18,r3
811081cc:	983d2726 	beq	r19,zero,8110766c <__reset+0xfb0e766c>
811081d0:	0039883a 	mov	fp,zero
811081d4:	003d2a06 	br	81107680 <__reset+0xfb0e7680>
811081d8:	dc402617 	ldw	r17,152(sp)
811081dc:	0441d30e 	bge	zero,r17,8110892c <___vfprintf_internal_r+0x1968>
811081e0:	dc403217 	ldw	r17,200(sp)
811081e4:	d8803317 	ldw	r2,204(sp)
811081e8:	1440010e 	bge	r2,r17,811081f0 <___vfprintf_internal_r+0x122c>
811081ec:	1023883a 	mov	r17,r2
811081f0:	04400a0e 	bge	zero,r17,8110821c <___vfprintf_internal_r+0x1258>
811081f4:	d8801f17 	ldw	r2,124(sp)
811081f8:	1c47883a 	add	r3,r3,r17
811081fc:	44000015 	stw	r16,0(r8)
81108200:	10800044 	addi	r2,r2,1
81108204:	44400115 	stw	r17,4(r8)
81108208:	d8c02015 	stw	r3,128(sp)
8110820c:	d8801f15 	stw	r2,124(sp)
81108210:	010001c4 	movi	r4,7
81108214:	20826516 	blt	r4,r2,81108bac <___vfprintf_internal_r+0x1be8>
81108218:	42000204 	addi	r8,r8,8
8110821c:	88026116 	blt	r17,zero,81108ba4 <___vfprintf_internal_r+0x1be0>
81108220:	d9003217 	ldw	r4,200(sp)
81108224:	2463c83a 	sub	r17,r4,r17
81108228:	04407b0e 	bge	zero,r17,81108418 <___vfprintf_internal_r+0x1454>
8110822c:	05800404 	movi	r22,16
81108230:	d8801f17 	ldw	r2,124(sp)
81108234:	b4419d0e 	bge	r22,r17,811088ac <___vfprintf_internal_r+0x18e8>
81108238:	012044b4 	movhi	r4,33042
8110823c:	2126b2c4 	addi	r4,r4,-25909
81108240:	d9002b15 	stw	r4,172(sp)
81108244:	070001c4 	movi	fp,7
81108248:	dcc02c17 	ldw	r19,176(sp)
8110824c:	00000306 	br	8110825c <___vfprintf_internal_r+0x1298>
81108250:	42000204 	addi	r8,r8,8
81108254:	8c7ffc04 	addi	r17,r17,-16
81108258:	b441970e 	bge	r22,r17,811088b8 <___vfprintf_internal_r+0x18f4>
8110825c:	18c00404 	addi	r3,r3,16
81108260:	10800044 	addi	r2,r2,1
81108264:	45000015 	stw	r20,0(r8)
81108268:	45800115 	stw	r22,4(r8)
8110826c:	d8c02015 	stw	r3,128(sp)
81108270:	d8801f15 	stw	r2,124(sp)
81108274:	e0bff60e 	bge	fp,r2,81108250 <__reset+0xfb0e8250>
81108278:	d9801e04 	addi	r6,sp,120
8110827c:	b80b883a 	mov	r5,r23
81108280:	9809883a 	mov	r4,r19
81108284:	110e5e00 	call	8110e5e0 <__sprint_r>
81108288:	103c501e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
8110828c:	d8c02017 	ldw	r3,128(sp)
81108290:	d8801f17 	ldw	r2,124(sp)
81108294:	da000404 	addi	r8,sp,16
81108298:	003fee06 	br	81108254 <__reset+0xfb0e8254>
8110829c:	d9002c17 	ldw	r4,176(sp)
811082a0:	d9801e04 	addi	r6,sp,120
811082a4:	b80b883a 	mov	r5,r23
811082a8:	110e5e00 	call	8110e5e0 <__sprint_r>
811082ac:	103c471e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
811082b0:	d8c02017 	ldw	r3,128(sp)
811082b4:	df002787 	ldb	fp,158(sp)
811082b8:	da000404 	addi	r8,sp,16
811082bc:	003d5606 	br	81107818 <__reset+0xfb0e7818>
811082c0:	9080040c 	andi	r2,r18,16
811082c4:	10016126 	beq	r2,zero,8110884c <___vfprintf_internal_r+0x1888>
811082c8:	d8802d17 	ldw	r2,180(sp)
811082cc:	14c00017 	ldw	r19,0(r2)
811082d0:	10800104 	addi	r2,r2,4
811082d4:	d8802d15 	stw	r2,180(sp)
811082d8:	982dd7fa 	srai	r22,r19,31
811082dc:	b005883a 	mov	r2,r22
811082e0:	003c8206 	br	811074ec <__reset+0xfb0e74ec>
811082e4:	9080040c 	andi	r2,r18,16
811082e8:	10003526 	beq	r2,zero,811083c0 <___vfprintf_internal_r+0x13fc>
811082ec:	d9402d17 	ldw	r5,180(sp)
811082f0:	d8c02917 	ldw	r3,164(sp)
811082f4:	d8002785 	stb	zero,158(sp)
811082f8:	28800104 	addi	r2,r5,4
811082fc:	2cc00017 	ldw	r19,0(r5)
81108300:	002d883a 	mov	r22,zero
81108304:	18003716 	blt	r3,zero,811083e4 <___vfprintf_internal_r+0x1420>
81108308:	00ffdfc4 	movi	r3,-129
8110830c:	d8802d15 	stw	r2,180(sp)
81108310:	90e4703a 	and	r18,r18,r3
81108314:	0039883a 	mov	fp,zero
81108318:	983df326 	beq	r19,zero,81107ae8 <__reset+0xfb0e7ae8>
8110831c:	00800244 	movi	r2,9
81108320:	14fc7b36 	bltu	r2,r19,81107510 <__reset+0xfb0e7510>
81108324:	d8c02817 	ldw	r3,160(sp)
81108328:	dc001dc4 	addi	r16,sp,119
8110832c:	9cc00c04 	addi	r19,r19,48
81108330:	1c07c83a 	sub	r3,r3,r16
81108334:	dcc01dc5 	stb	r19,119(sp)
81108338:	d8c02e15 	stw	r3,184(sp)
8110833c:	003ce806 	br	811076e0 <__reset+0xfb0e76e0>
81108340:	d8803317 	ldw	r2,204(sp)
81108344:	143fffc4 	addi	r16,r2,-1
81108348:	043f4d0e 	bge	zero,r16,81108080 <__reset+0xfb0e8080>
8110834c:	07000404 	movi	fp,16
81108350:	e400810e 	bge	fp,r16,81108558 <___vfprintf_internal_r+0x1594>
81108354:	016044b4 	movhi	r5,33042
81108358:	2966b2c4 	addi	r5,r5,-25909
8110835c:	d9402b15 	stw	r5,172(sp)
81108360:	01c001c4 	movi	r7,7
81108364:	dcc02c17 	ldw	r19,176(sp)
81108368:	00000306 	br	81108378 <___vfprintf_internal_r+0x13b4>
8110836c:	b5800204 	addi	r22,r22,8
81108370:	843ffc04 	addi	r16,r16,-16
81108374:	e4007b0e 	bge	fp,r16,81108564 <___vfprintf_internal_r+0x15a0>
81108378:	18c00404 	addi	r3,r3,16
8110837c:	8c400044 	addi	r17,r17,1
81108380:	b5000015 	stw	r20,0(r22)
81108384:	b7000115 	stw	fp,4(r22)
81108388:	d8c02015 	stw	r3,128(sp)
8110838c:	dc401f15 	stw	r17,124(sp)
81108390:	3c7ff60e 	bge	r7,r17,8110836c <__reset+0xfb0e836c>
81108394:	d9801e04 	addi	r6,sp,120
81108398:	b80b883a 	mov	r5,r23
8110839c:	9809883a 	mov	r4,r19
811083a0:	d9c03c15 	stw	r7,240(sp)
811083a4:	110e5e00 	call	8110e5e0 <__sprint_r>
811083a8:	d9c03c17 	ldw	r7,240(sp)
811083ac:	103c071e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
811083b0:	d8c02017 	ldw	r3,128(sp)
811083b4:	dc401f17 	ldw	r17,124(sp)
811083b8:	dd800404 	addi	r22,sp,16
811083bc:	003fec06 	br	81108370 <__reset+0xfb0e8370>
811083c0:	9080100c 	andi	r2,r18,64
811083c4:	d8002785 	stb	zero,158(sp)
811083c8:	10010e26 	beq	r2,zero,81108804 <___vfprintf_internal_r+0x1840>
811083cc:	d9002d17 	ldw	r4,180(sp)
811083d0:	d9402917 	ldw	r5,164(sp)
811083d4:	002d883a 	mov	r22,zero
811083d8:	20800104 	addi	r2,r4,4
811083dc:	24c0000b 	ldhu	r19,0(r4)
811083e0:	283fc90e 	bge	r5,zero,81108308 <__reset+0xfb0e8308>
811083e4:	d8802d15 	stw	r2,180(sp)
811083e8:	0039883a 	mov	fp,zero
811083ec:	9d84b03a 	or	r2,r19,r22
811083f0:	103c461e 	bne	r2,zero,8110750c <__reset+0xfb0e750c>
811083f4:	00800044 	movi	r2,1
811083f8:	003e6c06 	br	81107dac <__reset+0xfb0e7dac>
811083fc:	d9002c17 	ldw	r4,176(sp)
81108400:	d9801e04 	addi	r6,sp,120
81108404:	b80b883a 	mov	r5,r23
81108408:	110e5e00 	call	8110e5e0 <__sprint_r>
8110840c:	103bef1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108410:	d8c02017 	ldw	r3,128(sp)
81108414:	da000404 	addi	r8,sp,16
81108418:	d9003217 	ldw	r4,200(sp)
8110841c:	d8802617 	ldw	r2,152(sp)
81108420:	d9403317 	ldw	r5,204(sp)
81108424:	8123883a 	add	r17,r16,r4
81108428:	11400216 	blt	r2,r5,81108434 <___vfprintf_internal_r+0x1470>
8110842c:	9100004c 	andi	r4,r18,1
81108430:	20000d26 	beq	r4,zero,81108468 <___vfprintf_internal_r+0x14a4>
81108434:	d9003717 	ldw	r4,220(sp)
81108438:	d9403417 	ldw	r5,208(sp)
8110843c:	1907883a 	add	r3,r3,r4
81108440:	d9001f17 	ldw	r4,124(sp)
81108444:	41400015 	stw	r5,0(r8)
81108448:	d9403717 	ldw	r5,220(sp)
8110844c:	21000044 	addi	r4,r4,1
81108450:	d8c02015 	stw	r3,128(sp)
81108454:	41400115 	stw	r5,4(r8)
81108458:	d9001f15 	stw	r4,124(sp)
8110845c:	014001c4 	movi	r5,7
81108460:	2901e816 	blt	r5,r4,81108c04 <___vfprintf_internal_r+0x1c40>
81108464:	42000204 	addi	r8,r8,8
81108468:	d9003317 	ldw	r4,204(sp)
8110846c:	8121883a 	add	r16,r16,r4
81108470:	2085c83a 	sub	r2,r4,r2
81108474:	8461c83a 	sub	r16,r16,r17
81108478:	1400010e 	bge	r2,r16,81108480 <___vfprintf_internal_r+0x14bc>
8110847c:	1021883a 	mov	r16,r2
81108480:	04000a0e 	bge	zero,r16,811084ac <___vfprintf_internal_r+0x14e8>
81108484:	d9001f17 	ldw	r4,124(sp)
81108488:	1c07883a 	add	r3,r3,r16
8110848c:	44400015 	stw	r17,0(r8)
81108490:	21000044 	addi	r4,r4,1
81108494:	44000115 	stw	r16,4(r8)
81108498:	d8c02015 	stw	r3,128(sp)
8110849c:	d9001f15 	stw	r4,124(sp)
811084a0:	014001c4 	movi	r5,7
811084a4:	2901fb16 	blt	r5,r4,81108c94 <___vfprintf_internal_r+0x1cd0>
811084a8:	42000204 	addi	r8,r8,8
811084ac:	8001f716 	blt	r16,zero,81108c8c <___vfprintf_internal_r+0x1cc8>
811084b0:	1421c83a 	sub	r16,r2,r16
811084b4:	043d380e 	bge	zero,r16,81107998 <__reset+0xfb0e7998>
811084b8:	04400404 	movi	r17,16
811084bc:	d8801f17 	ldw	r2,124(sp)
811084c0:	8c3efb0e 	bge	r17,r16,811080b0 <__reset+0xfb0e80b0>
811084c4:	016044b4 	movhi	r5,33042
811084c8:	2966b2c4 	addi	r5,r5,-25909
811084cc:	d9402b15 	stw	r5,172(sp)
811084d0:	058001c4 	movi	r22,7
811084d4:	dcc02c17 	ldw	r19,176(sp)
811084d8:	00000306 	br	811084e8 <___vfprintf_internal_r+0x1524>
811084dc:	42000204 	addi	r8,r8,8
811084e0:	843ffc04 	addi	r16,r16,-16
811084e4:	8c3ef50e 	bge	r17,r16,811080bc <__reset+0xfb0e80bc>
811084e8:	18c00404 	addi	r3,r3,16
811084ec:	10800044 	addi	r2,r2,1
811084f0:	45000015 	stw	r20,0(r8)
811084f4:	44400115 	stw	r17,4(r8)
811084f8:	d8c02015 	stw	r3,128(sp)
811084fc:	d8801f15 	stw	r2,124(sp)
81108500:	b0bff60e 	bge	r22,r2,811084dc <__reset+0xfb0e84dc>
81108504:	d9801e04 	addi	r6,sp,120
81108508:	b80b883a 	mov	r5,r23
8110850c:	9809883a 	mov	r4,r19
81108510:	110e5e00 	call	8110e5e0 <__sprint_r>
81108514:	103bad1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108518:	d8c02017 	ldw	r3,128(sp)
8110851c:	d8801f17 	ldw	r2,124(sp)
81108520:	da000404 	addi	r8,sp,16
81108524:	003fee06 	br	811084e0 <__reset+0xfb0e84e0>
81108528:	9088703a 	and	r4,r18,r2
8110852c:	203eab1e 	bne	r4,zero,81107fdc <__reset+0xfb0e7fdc>
81108530:	dc401f17 	ldw	r17,124(sp)
81108534:	40800115 	stw	r2,4(r8)
81108538:	44000015 	stw	r16,0(r8)
8110853c:	8c400044 	addi	r17,r17,1
81108540:	d8c02015 	stw	r3,128(sp)
81108544:	dc401f15 	stw	r17,124(sp)
81108548:	008001c4 	movi	r2,7
8110854c:	14400e16 	blt	r2,r17,81108588 <___vfprintf_internal_r+0x15c4>
81108550:	45800204 	addi	r22,r8,8
81108554:	003eca06 	br	81108080 <__reset+0xfb0e8080>
81108558:	012044b4 	movhi	r4,33042
8110855c:	2126b2c4 	addi	r4,r4,-25909
81108560:	d9002b15 	stw	r4,172(sp)
81108564:	d8802b17 	ldw	r2,172(sp)
81108568:	1c07883a 	add	r3,r3,r16
8110856c:	8c400044 	addi	r17,r17,1
81108570:	b0800015 	stw	r2,0(r22)
81108574:	b4000115 	stw	r16,4(r22)
81108578:	d8c02015 	stw	r3,128(sp)
8110857c:	dc401f15 	stw	r17,124(sp)
81108580:	008001c4 	movi	r2,7
81108584:	147ebd0e 	bge	r2,r17,8110807c <__reset+0xfb0e807c>
81108588:	d9002c17 	ldw	r4,176(sp)
8110858c:	d9801e04 	addi	r6,sp,120
81108590:	b80b883a 	mov	r5,r23
81108594:	110e5e00 	call	8110e5e0 <__sprint_r>
81108598:	103b8c1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
8110859c:	d8c02017 	ldw	r3,128(sp)
811085a0:	dc401f17 	ldw	r17,124(sp)
811085a4:	dd800404 	addi	r22,sp,16
811085a8:	003eb506 	br	81108080 <__reset+0xfb0e8080>
811085ac:	d9002c17 	ldw	r4,176(sp)
811085b0:	d9801e04 	addi	r6,sp,120
811085b4:	b80b883a 	mov	r5,r23
811085b8:	110e5e00 	call	8110e5e0 <__sprint_r>
811085bc:	103b831e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
811085c0:	d8c02017 	ldw	r3,128(sp)
811085c4:	dc401f17 	ldw	r17,124(sp)
811085c8:	da000404 	addi	r8,sp,16
811085cc:	003e8d06 	br	81108004 <__reset+0xfb0e8004>
811085d0:	d9002c17 	ldw	r4,176(sp)
811085d4:	d9801e04 	addi	r6,sp,120
811085d8:	b80b883a 	mov	r5,r23
811085dc:	110e5e00 	call	8110e5e0 <__sprint_r>
811085e0:	103b7a1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
811085e4:	d8c02017 	ldw	r3,128(sp)
811085e8:	dc401f17 	ldw	r17,124(sp)
811085ec:	dd800404 	addi	r22,sp,16
811085f0:	003e8f06 	br	81108030 <__reset+0xfb0e8030>
811085f4:	0027883a 	mov	r19,zero
811085f8:	003f4a06 	br	81108324 <__reset+0xfb0e8324>
811085fc:	d9002c17 	ldw	r4,176(sp)
81108600:	d9801e04 	addi	r6,sp,120
81108604:	b80b883a 	mov	r5,r23
81108608:	110e5e00 	call	8110e5e0 <__sprint_r>
8110860c:	103b6f1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108610:	d8c02017 	ldw	r3,128(sp)
81108614:	da000404 	addi	r8,sp,16
81108618:	003c9d06 	br	81107890 <__reset+0xfb0e7890>
8110861c:	04e7c83a 	sub	r19,zero,r19
81108620:	9804c03a 	cmpne	r2,r19,zero
81108624:	05adc83a 	sub	r22,zero,r22
81108628:	b0adc83a 	sub	r22,r22,r2
8110862c:	d8802917 	ldw	r2,164(sp)
81108630:	07000b44 	movi	fp,45
81108634:	df002785 	stb	fp,158(sp)
81108638:	10017b16 	blt	r2,zero,81108c28 <___vfprintf_internal_r+0x1c64>
8110863c:	00bfdfc4 	movi	r2,-129
81108640:	90a4703a 	and	r18,r18,r2
81108644:	003bb106 	br	8110750c <__reset+0xfb0e750c>
81108648:	d9003617 	ldw	r4,216(sp)
8110864c:	d9403817 	ldw	r5,224(sp)
81108650:	da003d15 	stw	r8,244(sp)
81108654:	110e2040 	call	8110e204 <__fpclassifyd>
81108658:	da003d17 	ldw	r8,244(sp)
8110865c:	1000f026 	beq	r2,zero,81108a20 <___vfprintf_internal_r+0x1a5c>
81108660:	d9002917 	ldw	r4,164(sp)
81108664:	05bff7c4 	movi	r22,-33
81108668:	00bfffc4 	movi	r2,-1
8110866c:	8dac703a 	and	r22,r17,r22
81108670:	20820026 	beq	r4,r2,81108e74 <___vfprintf_internal_r+0x1eb0>
81108674:	008011c4 	movi	r2,71
81108678:	b081f726 	beq	r22,r2,81108e58 <___vfprintf_internal_r+0x1e94>
8110867c:	d9003817 	ldw	r4,224(sp)
81108680:	90c04014 	ori	r3,r18,256
81108684:	d8c02b15 	stw	r3,172(sp)
81108688:	20021516 	blt	r4,zero,81108ee0 <___vfprintf_internal_r+0x1f1c>
8110868c:	dcc03817 	ldw	r19,224(sp)
81108690:	d8002a05 	stb	zero,168(sp)
81108694:	00801984 	movi	r2,102
81108698:	8881f926 	beq	r17,r2,81108e80 <___vfprintf_internal_r+0x1ebc>
8110869c:	00801184 	movi	r2,70
811086a0:	88821c26 	beq	r17,r2,81108f14 <___vfprintf_internal_r+0x1f50>
811086a4:	00801144 	movi	r2,69
811086a8:	b081ef26 	beq	r22,r2,81108e68 <___vfprintf_internal_r+0x1ea4>
811086ac:	d8c02917 	ldw	r3,164(sp)
811086b0:	d8802104 	addi	r2,sp,132
811086b4:	d8800315 	stw	r2,12(sp)
811086b8:	d9403617 	ldw	r5,216(sp)
811086bc:	d8802504 	addi	r2,sp,148
811086c0:	d9002c17 	ldw	r4,176(sp)
811086c4:	d8800215 	stw	r2,8(sp)
811086c8:	d8802604 	addi	r2,sp,152
811086cc:	d8c00015 	stw	r3,0(sp)
811086d0:	d8800115 	stw	r2,4(sp)
811086d4:	01c00084 	movi	r7,2
811086d8:	980d883a 	mov	r6,r19
811086dc:	d8c03c15 	stw	r3,240(sp)
811086e0:	da003d15 	stw	r8,244(sp)
811086e4:	11095e80 	call	811095e8 <_dtoa_r>
811086e8:	1021883a 	mov	r16,r2
811086ec:	008019c4 	movi	r2,103
811086f0:	d8c03c17 	ldw	r3,240(sp)
811086f4:	da003d17 	ldw	r8,244(sp)
811086f8:	88817126 	beq	r17,r2,81108cc0 <___vfprintf_internal_r+0x1cfc>
811086fc:	008011c4 	movi	r2,71
81108700:	88829226 	beq	r17,r2,8110914c <___vfprintf_internal_r+0x2188>
81108704:	80f9883a 	add	fp,r16,r3
81108708:	d9003617 	ldw	r4,216(sp)
8110870c:	000d883a 	mov	r6,zero
81108710:	000f883a 	mov	r7,zero
81108714:	980b883a 	mov	r5,r19
81108718:	da003d15 	stw	r8,244(sp)
8110871c:	11122580 	call	81112258 <__eqdf2>
81108720:	da003d17 	ldw	r8,244(sp)
81108724:	10018d26 	beq	r2,zero,81108d5c <___vfprintf_internal_r+0x1d98>
81108728:	d8802117 	ldw	r2,132(sp)
8110872c:	1700062e 	bgeu	r2,fp,81108748 <___vfprintf_internal_r+0x1784>
81108730:	01000c04 	movi	r4,48
81108734:	10c00044 	addi	r3,r2,1
81108738:	d8c02115 	stw	r3,132(sp)
8110873c:	11000005 	stb	r4,0(r2)
81108740:	d8802117 	ldw	r2,132(sp)
81108744:	173ffb36 	bltu	r2,fp,81108734 <__reset+0xfb0e8734>
81108748:	1405c83a 	sub	r2,r2,r16
8110874c:	d8803315 	stw	r2,204(sp)
81108750:	008011c4 	movi	r2,71
81108754:	b0817626 	beq	r22,r2,81108d30 <___vfprintf_internal_r+0x1d6c>
81108758:	00801944 	movi	r2,101
8110875c:	1442810e 	bge	r2,r17,81109164 <___vfprintf_internal_r+0x21a0>
81108760:	d8c02617 	ldw	r3,152(sp)
81108764:	00801984 	movi	r2,102
81108768:	d8c03215 	stw	r3,200(sp)
8110876c:	8881fe26 	beq	r17,r2,81108f68 <___vfprintf_internal_r+0x1fa4>
81108770:	d8c03217 	ldw	r3,200(sp)
81108774:	d9003317 	ldw	r4,204(sp)
81108778:	1901dd16 	blt	r3,r4,81108ef0 <___vfprintf_internal_r+0x1f2c>
8110877c:	9480004c 	andi	r18,r18,1
81108780:	90022b1e 	bne	r18,zero,81109030 <___vfprintf_internal_r+0x206c>
81108784:	1805883a 	mov	r2,r3
81108788:	18028016 	blt	r3,zero,8110918c <___vfprintf_internal_r+0x21c8>
8110878c:	d8c03217 	ldw	r3,200(sp)
81108790:	044019c4 	movi	r17,103
81108794:	d8c02e15 	stw	r3,184(sp)
81108798:	df002a07 	ldb	fp,168(sp)
8110879c:	e001531e 	bne	fp,zero,81108cec <___vfprintf_internal_r+0x1d28>
811087a0:	df002783 	ldbu	fp,158(sp)
811087a4:	d8802a15 	stw	r2,168(sp)
811087a8:	dc802b17 	ldw	r18,172(sp)
811087ac:	d8002915 	stw	zero,164(sp)
811087b0:	003bd106 	br	811076f8 <__reset+0xfb0e76f8>
811087b4:	d8802d17 	ldw	r2,180(sp)
811087b8:	d8c02d17 	ldw	r3,180(sp)
811087bc:	d9002d17 	ldw	r4,180(sp)
811087c0:	10800017 	ldw	r2,0(r2)
811087c4:	18c00117 	ldw	r3,4(r3)
811087c8:	21000204 	addi	r4,r4,8
811087cc:	d8803615 	stw	r2,216(sp)
811087d0:	d8c03815 	stw	r3,224(sp)
811087d4:	d9002d15 	stw	r4,180(sp)
811087d8:	003b7506 	br	811075b0 <__reset+0xfb0e75b0>
811087dc:	ac400007 	ldb	r17,0(r21)
811087e0:	003a5906 	br	81107148 <__reset+0xfb0e7148>
811087e4:	9080100c 	andi	r2,r18,64
811087e8:	1000a826 	beq	r2,zero,81108a8c <___vfprintf_internal_r+0x1ac8>
811087ec:	d9002d17 	ldw	r4,180(sp)
811087f0:	002d883a 	mov	r22,zero
811087f4:	24c0000b 	ldhu	r19,0(r4)
811087f8:	21000104 	addi	r4,r4,4
811087fc:	d9002d15 	stw	r4,180(sp)
81108800:	003ccb06 	br	81107b30 <__reset+0xfb0e7b30>
81108804:	d8c02d17 	ldw	r3,180(sp)
81108808:	d9002917 	ldw	r4,164(sp)
8110880c:	002d883a 	mov	r22,zero
81108810:	18800104 	addi	r2,r3,4
81108814:	1cc00017 	ldw	r19,0(r3)
81108818:	203ebb0e 	bge	r4,zero,81108308 <__reset+0xfb0e8308>
8110881c:	003ef106 	br	811083e4 <__reset+0xfb0e83e4>
81108820:	9080040c 	andi	r2,r18,16
81108824:	1000921e 	bne	r2,zero,81108a70 <___vfprintf_internal_r+0x1aac>
81108828:	9480100c 	andi	r18,r18,64
8110882c:	90013926 	beq	r18,zero,81108d14 <___vfprintf_internal_r+0x1d50>
81108830:	d9002d17 	ldw	r4,180(sp)
81108834:	d9402f17 	ldw	r5,188(sp)
81108838:	20800017 	ldw	r2,0(r4)
8110883c:	21000104 	addi	r4,r4,4
81108840:	d9002d15 	stw	r4,180(sp)
81108844:	1140000d 	sth	r5,0(r2)
81108848:	003a1606 	br	811070a4 <__reset+0xfb0e70a4>
8110884c:	9080100c 	andi	r2,r18,64
81108850:	10008026 	beq	r2,zero,81108a54 <___vfprintf_internal_r+0x1a90>
81108854:	d8c02d17 	ldw	r3,180(sp)
81108858:	1cc0000f 	ldh	r19,0(r3)
8110885c:	18c00104 	addi	r3,r3,4
81108860:	d8c02d15 	stw	r3,180(sp)
81108864:	982dd7fa 	srai	r22,r19,31
81108868:	b005883a 	mov	r2,r22
8110886c:	003b1f06 	br	811074ec <__reset+0xfb0e74ec>
81108870:	9080100c 	andi	r2,r18,64
81108874:	d8002785 	stb	zero,158(sp)
81108878:	10008a1e 	bne	r2,zero,81108aa4 <___vfprintf_internal_r+0x1ae0>
8110887c:	d9402d17 	ldw	r5,180(sp)
81108880:	d8c02917 	ldw	r3,164(sp)
81108884:	002d883a 	mov	r22,zero
81108888:	28800104 	addi	r2,r5,4
8110888c:	2cc00017 	ldw	r19,0(r5)
81108890:	183e4b0e 	bge	r3,zero,811081c0 <__reset+0xfb0e81c0>
81108894:	9d86b03a 	or	r3,r19,r22
81108898:	d8802d15 	stw	r2,180(sp)
8110889c:	183e4c1e 	bne	r3,zero,811081d0 <__reset+0xfb0e81d0>
811088a0:	0039883a 	mov	fp,zero
811088a4:	0005883a 	mov	r2,zero
811088a8:	003d4006 	br	81107dac <__reset+0xfb0e7dac>
811088ac:	016044b4 	movhi	r5,33042
811088b0:	2966b2c4 	addi	r5,r5,-25909
811088b4:	d9402b15 	stw	r5,172(sp)
811088b8:	d9402b17 	ldw	r5,172(sp)
811088bc:	1c47883a 	add	r3,r3,r17
811088c0:	10800044 	addi	r2,r2,1
811088c4:	41400015 	stw	r5,0(r8)
811088c8:	44400115 	stw	r17,4(r8)
811088cc:	d8c02015 	stw	r3,128(sp)
811088d0:	d8801f15 	stw	r2,124(sp)
811088d4:	010001c4 	movi	r4,7
811088d8:	20bec816 	blt	r4,r2,811083fc <__reset+0xfb0e83fc>
811088dc:	42000204 	addi	r8,r8,8
811088e0:	003ecd06 	br	81108418 <__reset+0xfb0e8418>
811088e4:	d9002917 	ldw	r4,164(sp)
811088e8:	d8002785 	stb	zero,158(sp)
811088ec:	203d2d16 	blt	r4,zero,81107da4 <__reset+0xfb0e7da4>
811088f0:	00bfdfc4 	movi	r2,-129
811088f4:	90a4703a 	and	r18,r18,r2
811088f8:	003a9106 	br	81107340 <__reset+0xfb0e7340>
811088fc:	012044b4 	movhi	r4,33042
81108900:	2126b2c4 	addi	r4,r4,-25909
81108904:	d9002b15 	stw	r4,172(sp)
81108908:	003c0c06 	br	8110793c <__reset+0xfb0e793c>
8110890c:	d9002c17 	ldw	r4,176(sp)
81108910:	d9801e04 	addi	r6,sp,120
81108914:	b80b883a 	mov	r5,r23
81108918:	110e5e00 	call	8110e5e0 <__sprint_r>
8110891c:	103aab1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108920:	d8c02017 	ldw	r3,128(sp)
81108924:	da000404 	addi	r8,sp,16
81108928:	003d4106 	br	81107e30 <__reset+0xfb0e7e30>
8110892c:	d8801f17 	ldw	r2,124(sp)
81108930:	01604474 	movhi	r5,33041
81108934:	01000044 	movi	r4,1
81108938:	18c00044 	addi	r3,r3,1
8110893c:	10800044 	addi	r2,r2,1
81108940:	295f7f04 	addi	r5,r5,32252
81108944:	41000115 	stw	r4,4(r8)
81108948:	41400015 	stw	r5,0(r8)
8110894c:	d8c02015 	stw	r3,128(sp)
81108950:	d8801f15 	stw	r2,124(sp)
81108954:	010001c4 	movi	r4,7
81108958:	20805c16 	blt	r4,r2,81108acc <___vfprintf_internal_r+0x1b08>
8110895c:	42000204 	addi	r8,r8,8
81108960:	8800041e 	bne	r17,zero,81108974 <___vfprintf_internal_r+0x19b0>
81108964:	d8803317 	ldw	r2,204(sp)
81108968:	1000021e 	bne	r2,zero,81108974 <___vfprintf_internal_r+0x19b0>
8110896c:	9080004c 	andi	r2,r18,1
81108970:	103c0926 	beq	r2,zero,81107998 <__reset+0xfb0e7998>
81108974:	d9003717 	ldw	r4,220(sp)
81108978:	d8801f17 	ldw	r2,124(sp)
8110897c:	d9403417 	ldw	r5,208(sp)
81108980:	20c7883a 	add	r3,r4,r3
81108984:	10800044 	addi	r2,r2,1
81108988:	41000115 	stw	r4,4(r8)
8110898c:	41400015 	stw	r5,0(r8)
81108990:	d8c02015 	stw	r3,128(sp)
81108994:	d8801f15 	stw	r2,124(sp)
81108998:	010001c4 	movi	r4,7
8110899c:	20812116 	blt	r4,r2,81108e24 <___vfprintf_internal_r+0x1e60>
811089a0:	42000204 	addi	r8,r8,8
811089a4:	0463c83a 	sub	r17,zero,r17
811089a8:	0440730e 	bge	zero,r17,81108b78 <___vfprintf_internal_r+0x1bb4>
811089ac:	05800404 	movi	r22,16
811089b0:	b440860e 	bge	r22,r17,81108bcc <___vfprintf_internal_r+0x1c08>
811089b4:	016044b4 	movhi	r5,33042
811089b8:	2966b2c4 	addi	r5,r5,-25909
811089bc:	d9402b15 	stw	r5,172(sp)
811089c0:	070001c4 	movi	fp,7
811089c4:	dcc02c17 	ldw	r19,176(sp)
811089c8:	00000306 	br	811089d8 <___vfprintf_internal_r+0x1a14>
811089cc:	42000204 	addi	r8,r8,8
811089d0:	8c7ffc04 	addi	r17,r17,-16
811089d4:	b440800e 	bge	r22,r17,81108bd8 <___vfprintf_internal_r+0x1c14>
811089d8:	18c00404 	addi	r3,r3,16
811089dc:	10800044 	addi	r2,r2,1
811089e0:	45000015 	stw	r20,0(r8)
811089e4:	45800115 	stw	r22,4(r8)
811089e8:	d8c02015 	stw	r3,128(sp)
811089ec:	d8801f15 	stw	r2,124(sp)
811089f0:	e0bff60e 	bge	fp,r2,811089cc <__reset+0xfb0e89cc>
811089f4:	d9801e04 	addi	r6,sp,120
811089f8:	b80b883a 	mov	r5,r23
811089fc:	9809883a 	mov	r4,r19
81108a00:	110e5e00 	call	8110e5e0 <__sprint_r>
81108a04:	103a711e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108a08:	d8c02017 	ldw	r3,128(sp)
81108a0c:	d8801f17 	ldw	r2,124(sp)
81108a10:	da000404 	addi	r8,sp,16
81108a14:	003fee06 	br	811089d0 <__reset+0xfb0e89d0>
81108a18:	00bfffc4 	movi	r2,-1
81108a1c:	003a6f06 	br	811073dc <__reset+0xfb0e73dc>
81108a20:	008011c4 	movi	r2,71
81108a24:	1440b816 	blt	r2,r17,81108d08 <___vfprintf_internal_r+0x1d44>
81108a28:	042044b4 	movhi	r16,33042
81108a2c:	8426a504 	addi	r16,r16,-25964
81108a30:	00c000c4 	movi	r3,3
81108a34:	00bfdfc4 	movi	r2,-129
81108a38:	d8c02a15 	stw	r3,168(sp)
81108a3c:	90a4703a 	and	r18,r18,r2
81108a40:	df002783 	ldbu	fp,158(sp)
81108a44:	d8c02e15 	stw	r3,184(sp)
81108a48:	d8002915 	stw	zero,164(sp)
81108a4c:	d8003215 	stw	zero,200(sp)
81108a50:	003b2906 	br	811076f8 <__reset+0xfb0e76f8>
81108a54:	d9002d17 	ldw	r4,180(sp)
81108a58:	24c00017 	ldw	r19,0(r4)
81108a5c:	21000104 	addi	r4,r4,4
81108a60:	d9002d15 	stw	r4,180(sp)
81108a64:	982dd7fa 	srai	r22,r19,31
81108a68:	b005883a 	mov	r2,r22
81108a6c:	003a9f06 	br	811074ec <__reset+0xfb0e74ec>
81108a70:	d9402d17 	ldw	r5,180(sp)
81108a74:	d8c02f17 	ldw	r3,188(sp)
81108a78:	28800017 	ldw	r2,0(r5)
81108a7c:	29400104 	addi	r5,r5,4
81108a80:	d9402d15 	stw	r5,180(sp)
81108a84:	10c00015 	stw	r3,0(r2)
81108a88:	00398606 	br	811070a4 <__reset+0xfb0e70a4>
81108a8c:	d9402d17 	ldw	r5,180(sp)
81108a90:	002d883a 	mov	r22,zero
81108a94:	2cc00017 	ldw	r19,0(r5)
81108a98:	29400104 	addi	r5,r5,4
81108a9c:	d9402d15 	stw	r5,180(sp)
81108aa0:	003c2306 	br	81107b30 <__reset+0xfb0e7b30>
81108aa4:	d8c02d17 	ldw	r3,180(sp)
81108aa8:	d9002917 	ldw	r4,164(sp)
81108aac:	002d883a 	mov	r22,zero
81108ab0:	18800104 	addi	r2,r3,4
81108ab4:	1cc0000b 	ldhu	r19,0(r3)
81108ab8:	203dc10e 	bge	r4,zero,811081c0 <__reset+0xfb0e81c0>
81108abc:	003f7506 	br	81108894 <__reset+0xfb0e8894>
81108ac0:	042044b4 	movhi	r16,33042
81108ac4:	8426a304 	addi	r16,r16,-25972
81108ac8:	003acc06 	br	811075fc <__reset+0xfb0e75fc>
81108acc:	d9002c17 	ldw	r4,176(sp)
81108ad0:	d9801e04 	addi	r6,sp,120
81108ad4:	b80b883a 	mov	r5,r23
81108ad8:	110e5e00 	call	8110e5e0 <__sprint_r>
81108adc:	103a3b1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108ae0:	dc402617 	ldw	r17,152(sp)
81108ae4:	d8c02017 	ldw	r3,128(sp)
81108ae8:	da000404 	addi	r8,sp,16
81108aec:	003f9c06 	br	81108960 <__reset+0xfb0e8960>
81108af0:	ac400043 	ldbu	r17,1(r21)
81108af4:	94800814 	ori	r18,r18,32
81108af8:	ad400044 	addi	r21,r21,1
81108afc:	8c403fcc 	andi	r17,r17,255
81108b00:	8c40201c 	xori	r17,r17,128
81108b04:	8c7fe004 	addi	r17,r17,-128
81108b08:	00398f06 	br	81107148 <__reset+0xfb0e7148>
81108b0c:	d8c02d15 	stw	r3,180(sp)
81108b10:	0039883a 	mov	fp,zero
81108b14:	003e3506 	br	811083ec <__reset+0xfb0e83ec>
81108b18:	d9002c17 	ldw	r4,176(sp)
81108b1c:	d9801e04 	addi	r6,sp,120
81108b20:	b80b883a 	mov	r5,r23
81108b24:	110e5e00 	call	8110e5e0 <__sprint_r>
81108b28:	103a281e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108b2c:	d8c02017 	ldw	r3,128(sp)
81108b30:	da000404 	addi	r8,sp,16
81108b34:	003cd006 	br	81107e78 <__reset+0xfb0e7e78>
81108b38:	8009883a 	mov	r4,r16
81108b3c:	da003d15 	stw	r8,244(sp)
81108b40:	1106f2c0 	call	81106f2c <strlen>
81108b44:	d8802e15 	stw	r2,184(sp)
81108b48:	da003d17 	ldw	r8,244(sp)
81108b4c:	103c340e 	bge	r2,zero,81107c20 <__reset+0xfb0e7c20>
81108b50:	0005883a 	mov	r2,zero
81108b54:	003c3206 	br	81107c20 <__reset+0xfb0e7c20>
81108b58:	d9002c17 	ldw	r4,176(sp)
81108b5c:	d9801e04 	addi	r6,sp,120
81108b60:	b80b883a 	mov	r5,r23
81108b64:	110e5e00 	call	8110e5e0 <__sprint_r>
81108b68:	103a181e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108b6c:	d8c02017 	ldw	r3,128(sp)
81108b70:	d8801f17 	ldw	r2,124(sp)
81108b74:	da000404 	addi	r8,sp,16
81108b78:	d9403317 	ldw	r5,204(sp)
81108b7c:	10800044 	addi	r2,r2,1
81108b80:	44000015 	stw	r16,0(r8)
81108b84:	28c7883a 	add	r3,r5,r3
81108b88:	003b7d06 	br	81107980 <__reset+0xfb0e7980>
81108b8c:	012044b4 	movhi	r4,33042
81108b90:	2126b6c4 	addi	r4,r4,-25893
81108b94:	d9003515 	stw	r4,212(sp)
81108b98:	003b1406 	br	811077ec <__reset+0xfb0e77ec>
81108b9c:	013fffc4 	movi	r4,-1
81108ba0:	003a3506 	br	81107478 <__reset+0xfb0e7478>
81108ba4:	0023883a 	mov	r17,zero
81108ba8:	003d9d06 	br	81108220 <__reset+0xfb0e8220>
81108bac:	d9002c17 	ldw	r4,176(sp)
81108bb0:	d9801e04 	addi	r6,sp,120
81108bb4:	b80b883a 	mov	r5,r23
81108bb8:	110e5e00 	call	8110e5e0 <__sprint_r>
81108bbc:	103a031e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108bc0:	d8c02017 	ldw	r3,128(sp)
81108bc4:	da000404 	addi	r8,sp,16
81108bc8:	003d9406 	br	8110821c <__reset+0xfb0e821c>
81108bcc:	012044b4 	movhi	r4,33042
81108bd0:	2126b2c4 	addi	r4,r4,-25909
81108bd4:	d9002b15 	stw	r4,172(sp)
81108bd8:	d9002b17 	ldw	r4,172(sp)
81108bdc:	1c47883a 	add	r3,r3,r17
81108be0:	10800044 	addi	r2,r2,1
81108be4:	41000015 	stw	r4,0(r8)
81108be8:	44400115 	stw	r17,4(r8)
81108bec:	d8c02015 	stw	r3,128(sp)
81108bf0:	d8801f15 	stw	r2,124(sp)
81108bf4:	010001c4 	movi	r4,7
81108bf8:	20bfd716 	blt	r4,r2,81108b58 <__reset+0xfb0e8b58>
81108bfc:	42000204 	addi	r8,r8,8
81108c00:	003fdd06 	br	81108b78 <__reset+0xfb0e8b78>
81108c04:	d9002c17 	ldw	r4,176(sp)
81108c08:	d9801e04 	addi	r6,sp,120
81108c0c:	b80b883a 	mov	r5,r23
81108c10:	110e5e00 	call	8110e5e0 <__sprint_r>
81108c14:	1039ed1e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108c18:	d8802617 	ldw	r2,152(sp)
81108c1c:	d8c02017 	ldw	r3,128(sp)
81108c20:	da000404 	addi	r8,sp,16
81108c24:	003e1006 	br	81108468 <__reset+0xfb0e8468>
81108c28:	00800044 	movi	r2,1
81108c2c:	10803fcc 	andi	r2,r2,255
81108c30:	00c00044 	movi	r3,1
81108c34:	10fa3526 	beq	r2,r3,8110750c <__reset+0xfb0e750c>
81108c38:	00c00084 	movi	r3,2
81108c3c:	10fbcb26 	beq	r2,r3,81107b6c <__reset+0xfb0e7b6c>
81108c40:	003a8f06 	br	81107680 <__reset+0xfb0e7680>
81108c44:	012044b4 	movhi	r4,33042
81108c48:	2126b6c4 	addi	r4,r4,-25893
81108c4c:	d9003515 	stw	r4,212(sp)
81108c50:	003b7606 	br	81107a2c <__reset+0xfb0e7a2c>
81108c54:	d8802917 	ldw	r2,164(sp)
81108c58:	00c00184 	movi	r3,6
81108c5c:	1880012e 	bgeu	r3,r2,81108c64 <___vfprintf_internal_r+0x1ca0>
81108c60:	1805883a 	mov	r2,r3
81108c64:	d8802e15 	stw	r2,184(sp)
81108c68:	1000ef16 	blt	r2,zero,81109028 <___vfprintf_internal_r+0x2064>
81108c6c:	042044b4 	movhi	r16,33042
81108c70:	d8802a15 	stw	r2,168(sp)
81108c74:	dcc02d15 	stw	r19,180(sp)
81108c78:	d8002915 	stw	zero,164(sp)
81108c7c:	d8003215 	stw	zero,200(sp)
81108c80:	8426b104 	addi	r16,r16,-25916
81108c84:	0039883a 	mov	fp,zero
81108c88:	003aa206 	br	81107714 <__reset+0xfb0e7714>
81108c8c:	0021883a 	mov	r16,zero
81108c90:	003e0706 	br	811084b0 <__reset+0xfb0e84b0>
81108c94:	d9002c17 	ldw	r4,176(sp)
81108c98:	d9801e04 	addi	r6,sp,120
81108c9c:	b80b883a 	mov	r5,r23
81108ca0:	110e5e00 	call	8110e5e0 <__sprint_r>
81108ca4:	1039c91e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108ca8:	d8802617 	ldw	r2,152(sp)
81108cac:	d9403317 	ldw	r5,204(sp)
81108cb0:	d8c02017 	ldw	r3,128(sp)
81108cb4:	da000404 	addi	r8,sp,16
81108cb8:	2885c83a 	sub	r2,r5,r2
81108cbc:	003dfb06 	br	811084ac <__reset+0xfb0e84ac>
81108cc0:	9080004c 	andi	r2,r18,1
81108cc4:	103e8f1e 	bne	r2,zero,81108704 <__reset+0xfb0e8704>
81108cc8:	d8802117 	ldw	r2,132(sp)
81108ccc:	003e9e06 	br	81108748 <__reset+0xfb0e8748>
81108cd0:	1025883a 	mov	r18,r2
81108cd4:	0039883a 	mov	fp,zero
81108cd8:	00800084 	movi	r2,2
81108cdc:	003fd306 	br	81108c2c <__reset+0xfb0e8c2c>
81108ce0:	07000b44 	movi	fp,45
81108ce4:	df002785 	stb	fp,158(sp)
81108ce8:	003a4006 	br	811075ec <__reset+0xfb0e75ec>
81108cec:	00c00b44 	movi	r3,45
81108cf0:	d8c02785 	stb	r3,158(sp)
81108cf4:	d8802a15 	stw	r2,168(sp)
81108cf8:	dc802b17 	ldw	r18,172(sp)
81108cfc:	d8002915 	stw	zero,164(sp)
81108d00:	07000b44 	movi	fp,45
81108d04:	003a8006 	br	81107708 <__reset+0xfb0e7708>
81108d08:	042044b4 	movhi	r16,33042
81108d0c:	8426a604 	addi	r16,r16,-25960
81108d10:	003f4706 	br	81108a30 <__reset+0xfb0e8a30>
81108d14:	d8c02d17 	ldw	r3,180(sp)
81108d18:	d9002f17 	ldw	r4,188(sp)
81108d1c:	18800017 	ldw	r2,0(r3)
81108d20:	18c00104 	addi	r3,r3,4
81108d24:	d8c02d15 	stw	r3,180(sp)
81108d28:	11000015 	stw	r4,0(r2)
81108d2c:	0038dd06 	br	811070a4 <__reset+0xfb0e70a4>
81108d30:	dd802617 	ldw	r22,152(sp)
81108d34:	00bfff44 	movi	r2,-3
81108d38:	b0801c16 	blt	r22,r2,81108dac <___vfprintf_internal_r+0x1de8>
81108d3c:	d9402917 	ldw	r5,164(sp)
81108d40:	2d801a16 	blt	r5,r22,81108dac <___vfprintf_internal_r+0x1de8>
81108d44:	dd803215 	stw	r22,200(sp)
81108d48:	003e8906 	br	81108770 <__reset+0xfb0e8770>
81108d4c:	012044b4 	movhi	r4,33042
81108d50:	2126b2c4 	addi	r4,r4,-25909
81108d54:	d9002b15 	stw	r4,172(sp)
81108d58:	003c9106 	br	81107fa0 <__reset+0xfb0e7fa0>
81108d5c:	e005883a 	mov	r2,fp
81108d60:	003e7906 	br	81108748 <__reset+0xfb0e8748>
81108d64:	d9402917 	ldw	r5,164(sp)
81108d68:	df002783 	ldbu	fp,158(sp)
81108d6c:	dcc02d15 	stw	r19,180(sp)
81108d70:	d9402a15 	stw	r5,168(sp)
81108d74:	d9402e15 	stw	r5,184(sp)
81108d78:	d8002915 	stw	zero,164(sp)
81108d7c:	d8003215 	stw	zero,200(sp)
81108d80:	003a5d06 	br	811076f8 <__reset+0xfb0e76f8>
81108d84:	9080004c 	andi	r2,r18,1
81108d88:	0039883a 	mov	fp,zero
81108d8c:	10000426 	beq	r2,zero,81108da0 <___vfprintf_internal_r+0x1ddc>
81108d90:	00800c04 	movi	r2,48
81108d94:	dc001dc4 	addi	r16,sp,119
81108d98:	d8801dc5 	stb	r2,119(sp)
81108d9c:	003b8006 	br	81107ba0 <__reset+0xfb0e7ba0>
81108da0:	d8002e15 	stw	zero,184(sp)
81108da4:	dc001e04 	addi	r16,sp,120
81108da8:	003a4d06 	br	811076e0 <__reset+0xfb0e76e0>
81108dac:	8c7fff84 	addi	r17,r17,-2
81108db0:	b5bfffc4 	addi	r22,r22,-1
81108db4:	dd802615 	stw	r22,152(sp)
81108db8:	dc4022c5 	stb	r17,139(sp)
81108dbc:	b000bf16 	blt	r22,zero,811090bc <___vfprintf_internal_r+0x20f8>
81108dc0:	00800ac4 	movi	r2,43
81108dc4:	d8802305 	stb	r2,140(sp)
81108dc8:	00800244 	movi	r2,9
81108dcc:	15807016 	blt	r2,r22,81108f90 <___vfprintf_internal_r+0x1fcc>
81108dd0:	00800c04 	movi	r2,48
81108dd4:	b5800c04 	addi	r22,r22,48
81108dd8:	d8802345 	stb	r2,141(sp)
81108ddc:	dd802385 	stb	r22,142(sp)
81108de0:	d88023c4 	addi	r2,sp,143
81108de4:	df0022c4 	addi	fp,sp,139
81108de8:	d8c03317 	ldw	r3,204(sp)
81108dec:	1739c83a 	sub	fp,r2,fp
81108df0:	d9003317 	ldw	r4,204(sp)
81108df4:	e0c7883a 	add	r3,fp,r3
81108df8:	df003a15 	stw	fp,232(sp)
81108dfc:	d8c02e15 	stw	r3,184(sp)
81108e00:	00800044 	movi	r2,1
81108e04:	1100b30e 	bge	r2,r4,811090d4 <___vfprintf_internal_r+0x2110>
81108e08:	d8c02e17 	ldw	r3,184(sp)
81108e0c:	18c00044 	addi	r3,r3,1
81108e10:	d8c02e15 	stw	r3,184(sp)
81108e14:	1805883a 	mov	r2,r3
81108e18:	1800ac16 	blt	r3,zero,811090cc <___vfprintf_internal_r+0x2108>
81108e1c:	d8003215 	stw	zero,200(sp)
81108e20:	003e5d06 	br	81108798 <__reset+0xfb0e8798>
81108e24:	d9002c17 	ldw	r4,176(sp)
81108e28:	d9801e04 	addi	r6,sp,120
81108e2c:	b80b883a 	mov	r5,r23
81108e30:	110e5e00 	call	8110e5e0 <__sprint_r>
81108e34:	1039651e 	bne	r2,zero,811073cc <__reset+0xfb0e73cc>
81108e38:	dc402617 	ldw	r17,152(sp)
81108e3c:	d8c02017 	ldw	r3,128(sp)
81108e40:	d8801f17 	ldw	r2,124(sp)
81108e44:	da000404 	addi	r8,sp,16
81108e48:	003ed606 	br	811089a4 <__reset+0xfb0e89a4>
81108e4c:	582b883a 	mov	r21,r11
81108e50:	d8002915 	stw	zero,164(sp)
81108e54:	0038bd06 	br	8110714c <__reset+0xfb0e714c>
81108e58:	d8802917 	ldw	r2,164(sp)
81108e5c:	103e071e 	bne	r2,zero,8110867c <__reset+0xfb0e867c>
81108e60:	dc002915 	stw	r16,164(sp)
81108e64:	003e0506 	br	8110867c <__reset+0xfb0e867c>
81108e68:	d9002917 	ldw	r4,164(sp)
81108e6c:	20c00044 	addi	r3,r4,1
81108e70:	003e0f06 	br	811086b0 <__reset+0xfb0e86b0>
81108e74:	01400184 	movi	r5,6
81108e78:	d9402915 	stw	r5,164(sp)
81108e7c:	003dff06 	br	8110867c <__reset+0xfb0e867c>
81108e80:	d8802104 	addi	r2,sp,132
81108e84:	d8800315 	stw	r2,12(sp)
81108e88:	d8802504 	addi	r2,sp,148
81108e8c:	d8800215 	stw	r2,8(sp)
81108e90:	d8802604 	addi	r2,sp,152
81108e94:	d8800115 	stw	r2,4(sp)
81108e98:	d8802917 	ldw	r2,164(sp)
81108e9c:	d9403617 	ldw	r5,216(sp)
81108ea0:	d9002c17 	ldw	r4,176(sp)
81108ea4:	d8800015 	stw	r2,0(sp)
81108ea8:	01c000c4 	movi	r7,3
81108eac:	980d883a 	mov	r6,r19
81108eb0:	da003d15 	stw	r8,244(sp)
81108eb4:	11095e80 	call	811095e8 <_dtoa_r>
81108eb8:	d8c02917 	ldw	r3,164(sp)
81108ebc:	da003d17 	ldw	r8,244(sp)
81108ec0:	1021883a 	mov	r16,r2
81108ec4:	10f9883a 	add	fp,r2,r3
81108ec8:	81000007 	ldb	r4,0(r16)
81108ecc:	00800c04 	movi	r2,48
81108ed0:	20805e26 	beq	r4,r2,8110904c <___vfprintf_internal_r+0x2088>
81108ed4:	d8c02617 	ldw	r3,152(sp)
81108ed8:	e0f9883a 	add	fp,fp,r3
81108edc:	003e0a06 	br	81108708 <__reset+0xfb0e8708>
81108ee0:	00c00b44 	movi	r3,45
81108ee4:	24e0003c 	xorhi	r19,r4,32768
81108ee8:	d8c02a05 	stb	r3,168(sp)
81108eec:	003de906 	br	81108694 <__reset+0xfb0e8694>
81108ef0:	d8c03217 	ldw	r3,200(sp)
81108ef4:	00c07a0e 	bge	zero,r3,811090e0 <___vfprintf_internal_r+0x211c>
81108ef8:	00800044 	movi	r2,1
81108efc:	d9003317 	ldw	r4,204(sp)
81108f00:	1105883a 	add	r2,r2,r4
81108f04:	d8802e15 	stw	r2,184(sp)
81108f08:	10004e16 	blt	r2,zero,81109044 <___vfprintf_internal_r+0x2080>
81108f0c:	044019c4 	movi	r17,103
81108f10:	003e2106 	br	81108798 <__reset+0xfb0e8798>
81108f14:	d9002917 	ldw	r4,164(sp)
81108f18:	d8802104 	addi	r2,sp,132
81108f1c:	d8800315 	stw	r2,12(sp)
81108f20:	d9000015 	stw	r4,0(sp)
81108f24:	d8802504 	addi	r2,sp,148
81108f28:	d9403617 	ldw	r5,216(sp)
81108f2c:	d9002c17 	ldw	r4,176(sp)
81108f30:	d8800215 	stw	r2,8(sp)
81108f34:	d8802604 	addi	r2,sp,152
81108f38:	d8800115 	stw	r2,4(sp)
81108f3c:	01c000c4 	movi	r7,3
81108f40:	980d883a 	mov	r6,r19
81108f44:	da003d15 	stw	r8,244(sp)
81108f48:	11095e80 	call	811095e8 <_dtoa_r>
81108f4c:	d8c02917 	ldw	r3,164(sp)
81108f50:	da003d17 	ldw	r8,244(sp)
81108f54:	1021883a 	mov	r16,r2
81108f58:	00801184 	movi	r2,70
81108f5c:	80f9883a 	add	fp,r16,r3
81108f60:	88bfd926 	beq	r17,r2,81108ec8 <__reset+0xfb0e8ec8>
81108f64:	003de806 	br	81108708 <__reset+0xfb0e8708>
81108f68:	d9002917 	ldw	r4,164(sp)
81108f6c:	00c04d0e 	bge	zero,r3,811090a4 <___vfprintf_internal_r+0x20e0>
81108f70:	2000441e 	bne	r4,zero,81109084 <___vfprintf_internal_r+0x20c0>
81108f74:	9480004c 	andi	r18,r18,1
81108f78:	9000421e 	bne	r18,zero,81109084 <___vfprintf_internal_r+0x20c0>
81108f7c:	1805883a 	mov	r2,r3
81108f80:	18007016 	blt	r3,zero,81109144 <___vfprintf_internal_r+0x2180>
81108f84:	d8c03217 	ldw	r3,200(sp)
81108f88:	d8c02e15 	stw	r3,184(sp)
81108f8c:	003e0206 	br	81108798 <__reset+0xfb0e8798>
81108f90:	df0022c4 	addi	fp,sp,139
81108f94:	dc002915 	stw	r16,164(sp)
81108f98:	4027883a 	mov	r19,r8
81108f9c:	e021883a 	mov	r16,fp
81108fa0:	b009883a 	mov	r4,r22
81108fa4:	01400284 	movi	r5,10
81108fa8:	1110f940 	call	81110f94 <__modsi3>
81108fac:	10800c04 	addi	r2,r2,48
81108fb0:	843fffc4 	addi	r16,r16,-1
81108fb4:	b009883a 	mov	r4,r22
81108fb8:	01400284 	movi	r5,10
81108fbc:	80800005 	stb	r2,0(r16)
81108fc0:	1110f100 	call	81110f10 <__divsi3>
81108fc4:	102d883a 	mov	r22,r2
81108fc8:	00800244 	movi	r2,9
81108fcc:	15bff416 	blt	r2,r22,81108fa0 <__reset+0xfb0e8fa0>
81108fd0:	9811883a 	mov	r8,r19
81108fd4:	b0800c04 	addi	r2,r22,48
81108fd8:	8027883a 	mov	r19,r16
81108fdc:	997fffc4 	addi	r5,r19,-1
81108fe0:	98bfffc5 	stb	r2,-1(r19)
81108fe4:	dc002917 	ldw	r16,164(sp)
81108fe8:	2f006a2e 	bgeu	r5,fp,81109194 <___vfprintf_internal_r+0x21d0>
81108fec:	d9c02384 	addi	r7,sp,142
81108ff0:	3ccfc83a 	sub	r7,r7,r19
81108ff4:	d9002344 	addi	r4,sp,141
81108ff8:	e1cf883a 	add	r7,fp,r7
81108ffc:	00000106 	br	81109004 <___vfprintf_internal_r+0x2040>
81109000:	28800003 	ldbu	r2,0(r5)
81109004:	20800005 	stb	r2,0(r4)
81109008:	21000044 	addi	r4,r4,1
8110900c:	29400044 	addi	r5,r5,1
81109010:	393ffb1e 	bne	r7,r4,81109000 <__reset+0xfb0e9000>
81109014:	d8802304 	addi	r2,sp,140
81109018:	14c5c83a 	sub	r2,r2,r19
8110901c:	d8c02344 	addi	r3,sp,141
81109020:	1885883a 	add	r2,r3,r2
81109024:	003f7006 	br	81108de8 <__reset+0xfb0e8de8>
81109028:	0005883a 	mov	r2,zero
8110902c:	003f0f06 	br	81108c6c <__reset+0xfb0e8c6c>
81109030:	d8c03217 	ldw	r3,200(sp)
81109034:	18c00044 	addi	r3,r3,1
81109038:	d8c02e15 	stw	r3,184(sp)
8110903c:	1805883a 	mov	r2,r3
81109040:	183fb20e 	bge	r3,zero,81108f0c <__reset+0xfb0e8f0c>
81109044:	0005883a 	mov	r2,zero
81109048:	003fb006 	br	81108f0c <__reset+0xfb0e8f0c>
8110904c:	d9003617 	ldw	r4,216(sp)
81109050:	000d883a 	mov	r6,zero
81109054:	000f883a 	mov	r7,zero
81109058:	980b883a 	mov	r5,r19
8110905c:	d8c03c15 	stw	r3,240(sp)
81109060:	da003d15 	stw	r8,244(sp)
81109064:	11122580 	call	81112258 <__eqdf2>
81109068:	d8c03c17 	ldw	r3,240(sp)
8110906c:	da003d17 	ldw	r8,244(sp)
81109070:	103f9826 	beq	r2,zero,81108ed4 <__reset+0xfb0e8ed4>
81109074:	00800044 	movi	r2,1
81109078:	10c7c83a 	sub	r3,r2,r3
8110907c:	d8c02615 	stw	r3,152(sp)
81109080:	003f9506 	br	81108ed8 <__reset+0xfb0e8ed8>
81109084:	d9002917 	ldw	r4,164(sp)
81109088:	d8c03217 	ldw	r3,200(sp)
8110908c:	20800044 	addi	r2,r4,1
81109090:	1885883a 	add	r2,r3,r2
81109094:	d8802e15 	stw	r2,184(sp)
81109098:	103dbf0e 	bge	r2,zero,81108798 <__reset+0xfb0e8798>
8110909c:	0005883a 	mov	r2,zero
811090a0:	003dbd06 	br	81108798 <__reset+0xfb0e8798>
811090a4:	2000211e 	bne	r4,zero,8110912c <___vfprintf_internal_r+0x2168>
811090a8:	9480004c 	andi	r18,r18,1
811090ac:	90001f1e 	bne	r18,zero,8110912c <___vfprintf_internal_r+0x2168>
811090b0:	00800044 	movi	r2,1
811090b4:	d8802e15 	stw	r2,184(sp)
811090b8:	003db706 	br	81108798 <__reset+0xfb0e8798>
811090bc:	00800b44 	movi	r2,45
811090c0:	05adc83a 	sub	r22,zero,r22
811090c4:	d8802305 	stb	r2,140(sp)
811090c8:	003f3f06 	br	81108dc8 <__reset+0xfb0e8dc8>
811090cc:	0005883a 	mov	r2,zero
811090d0:	003f5206 	br	81108e1c <__reset+0xfb0e8e1c>
811090d4:	90a4703a 	and	r18,r18,r2
811090d8:	903f4e26 	beq	r18,zero,81108e14 <__reset+0xfb0e8e14>
811090dc:	003f4a06 	br	81108e08 <__reset+0xfb0e8e08>
811090e0:	00800084 	movi	r2,2
811090e4:	10c5c83a 	sub	r2,r2,r3
811090e8:	003f8406 	br	81108efc <__reset+0xfb0e8efc>
811090ec:	d8802d17 	ldw	r2,180(sp)
811090f0:	d9002d17 	ldw	r4,180(sp)
811090f4:	ac400043 	ldbu	r17,1(r21)
811090f8:	10800017 	ldw	r2,0(r2)
811090fc:	582b883a 	mov	r21,r11
81109100:	d8802915 	stw	r2,164(sp)
81109104:	20800104 	addi	r2,r4,4
81109108:	d9002917 	ldw	r4,164(sp)
8110910c:	d8802d15 	stw	r2,180(sp)
81109110:	203e7a0e 	bge	r4,zero,81108afc <__reset+0xfb0e8afc>
81109114:	8c403fcc 	andi	r17,r17,255
81109118:	00bfffc4 	movi	r2,-1
8110911c:	8c40201c 	xori	r17,r17,128
81109120:	d8802915 	stw	r2,164(sp)
81109124:	8c7fe004 	addi	r17,r17,-128
81109128:	00380706 	br	81107148 <__reset+0xfb0e7148>
8110912c:	d8c02917 	ldw	r3,164(sp)
81109130:	18c00084 	addi	r3,r3,2
81109134:	d8c02e15 	stw	r3,184(sp)
81109138:	1805883a 	mov	r2,r3
8110913c:	183d960e 	bge	r3,zero,81108798 <__reset+0xfb0e8798>
81109140:	003fd606 	br	8110909c <__reset+0xfb0e909c>
81109144:	0005883a 	mov	r2,zero
81109148:	003f8e06 	br	81108f84 <__reset+0xfb0e8f84>
8110914c:	9080004c 	andi	r2,r18,1
81109150:	103f811e 	bne	r2,zero,81108f58 <__reset+0xfb0e8f58>
81109154:	d8802117 	ldw	r2,132(sp)
81109158:	1405c83a 	sub	r2,r2,r16
8110915c:	d8803315 	stw	r2,204(sp)
81109160:	b47ef326 	beq	r22,r17,81108d30 <__reset+0xfb0e8d30>
81109164:	dd802617 	ldw	r22,152(sp)
81109168:	003f1106 	br	81108db0 <__reset+0xfb0e8db0>
8110916c:	d9c02785 	stb	r7,158(sp)
81109170:	00390406 	br	81107584 <__reset+0xfb0e7584>
81109174:	d9c02785 	stb	r7,158(sp)
81109178:	0038d306 	br	811074c8 <__reset+0xfb0e74c8>
8110917c:	d9c02785 	stb	r7,158(sp)
81109180:	003a6106 	br	81107b08 <__reset+0xfb0e7b08>
81109184:	d9c02785 	stb	r7,158(sp)
81109188:	003af806 	br	81107d6c <__reset+0xfb0e7d6c>
8110918c:	0005883a 	mov	r2,zero
81109190:	003d7e06 	br	8110878c <__reset+0xfb0e878c>
81109194:	d8802344 	addi	r2,sp,141
81109198:	003f1306 	br	81108de8 <__reset+0xfb0e8de8>
8110919c:	d9c02785 	stb	r7,158(sp)
811091a0:	00392306 	br	81107630 <__reset+0xfb0e7630>
811091a4:	d9c02785 	stb	r7,158(sp)
811091a8:	003aa906 	br	81107c50 <__reset+0xfb0e7c50>
811091ac:	d9c02785 	stb	r7,158(sp)
811091b0:	003a3d06 	br	81107aa8 <__reset+0xfb0e7aa8>
811091b4:	d9c02785 	stb	r7,158(sp)
811091b8:	003aca06 	br	81107ce4 <__reset+0xfb0e7ce4>

811091bc <__vfprintf_internal>:
811091bc:	00a044b4 	movhi	r2,33042
811091c0:	10afa704 	addi	r2,r2,-16740
811091c4:	300f883a 	mov	r7,r6
811091c8:	280d883a 	mov	r6,r5
811091cc:	200b883a 	mov	r5,r4
811091d0:	11000017 	ldw	r4,0(r2)
811091d4:	1106fc41 	jmpi	81106fc4 <___vfprintf_internal_r>

811091d8 <__sbprintf>:
811091d8:	2880030b 	ldhu	r2,12(r5)
811091dc:	2ac01917 	ldw	r11,100(r5)
811091e0:	2a80038b 	ldhu	r10,14(r5)
811091e4:	2a400717 	ldw	r9,28(r5)
811091e8:	2a000917 	ldw	r8,36(r5)
811091ec:	defee204 	addi	sp,sp,-1144
811091f0:	00c10004 	movi	r3,1024
811091f4:	dc011a15 	stw	r16,1128(sp)
811091f8:	10bfff4c 	andi	r2,r2,65533
811091fc:	2821883a 	mov	r16,r5
81109200:	d8cb883a 	add	r5,sp,r3
81109204:	dc811c15 	stw	r18,1136(sp)
81109208:	dc411b15 	stw	r17,1132(sp)
8110920c:	dfc11d15 	stw	ra,1140(sp)
81109210:	2025883a 	mov	r18,r4
81109214:	d881030d 	sth	r2,1036(sp)
81109218:	dac11915 	stw	r11,1124(sp)
8110921c:	da81038d 	sth	r10,1038(sp)
81109220:	da410715 	stw	r9,1052(sp)
81109224:	da010915 	stw	r8,1060(sp)
81109228:	dec10015 	stw	sp,1024(sp)
8110922c:	dec10415 	stw	sp,1040(sp)
81109230:	d8c10215 	stw	r3,1032(sp)
81109234:	d8c10515 	stw	r3,1044(sp)
81109238:	d8010615 	stw	zero,1048(sp)
8110923c:	1106fc40 	call	81106fc4 <___vfprintf_internal_r>
81109240:	1023883a 	mov	r17,r2
81109244:	10000416 	blt	r2,zero,81109258 <__sbprintf+0x80>
81109248:	d9410004 	addi	r5,sp,1024
8110924c:	9009883a 	mov	r4,r18
81109250:	110ae8c0 	call	8110ae8c <_fflush_r>
81109254:	10000d1e 	bne	r2,zero,8110928c <__sbprintf+0xb4>
81109258:	d881030b 	ldhu	r2,1036(sp)
8110925c:	1080100c 	andi	r2,r2,64
81109260:	10000326 	beq	r2,zero,81109270 <__sbprintf+0x98>
81109264:	8080030b 	ldhu	r2,12(r16)
81109268:	10801014 	ori	r2,r2,64
8110926c:	8080030d 	sth	r2,12(r16)
81109270:	8805883a 	mov	r2,r17
81109274:	dfc11d17 	ldw	ra,1140(sp)
81109278:	dc811c17 	ldw	r18,1136(sp)
8110927c:	dc411b17 	ldw	r17,1132(sp)
81109280:	dc011a17 	ldw	r16,1128(sp)
81109284:	dec11e04 	addi	sp,sp,1144
81109288:	f800283a 	ret
8110928c:	047fffc4 	movi	r17,-1
81109290:	003ff106 	br	81109258 <__reset+0xfb0e9258>

81109294 <__swsetup_r>:
81109294:	00a044b4 	movhi	r2,33042
81109298:	defffd04 	addi	sp,sp,-12
8110929c:	10afa704 	addi	r2,r2,-16740
811092a0:	dc400115 	stw	r17,4(sp)
811092a4:	2023883a 	mov	r17,r4
811092a8:	11000017 	ldw	r4,0(r2)
811092ac:	dc000015 	stw	r16,0(sp)
811092b0:	dfc00215 	stw	ra,8(sp)
811092b4:	2821883a 	mov	r16,r5
811092b8:	20000226 	beq	r4,zero,811092c4 <__swsetup_r+0x30>
811092bc:	20800e17 	ldw	r2,56(r4)
811092c0:	10003126 	beq	r2,zero,81109388 <__swsetup_r+0xf4>
811092c4:	8080030b 	ldhu	r2,12(r16)
811092c8:	10c0020c 	andi	r3,r2,8
811092cc:	1009883a 	mov	r4,r2
811092d0:	18000f26 	beq	r3,zero,81109310 <__swsetup_r+0x7c>
811092d4:	80c00417 	ldw	r3,16(r16)
811092d8:	18001526 	beq	r3,zero,81109330 <__swsetup_r+0x9c>
811092dc:	1100004c 	andi	r4,r2,1
811092e0:	20001c1e 	bne	r4,zero,81109354 <__swsetup_r+0xc0>
811092e4:	1080008c 	andi	r2,r2,2
811092e8:	1000291e 	bne	r2,zero,81109390 <__swsetup_r+0xfc>
811092ec:	80800517 	ldw	r2,20(r16)
811092f0:	80800215 	stw	r2,8(r16)
811092f4:	18001c26 	beq	r3,zero,81109368 <__swsetup_r+0xd4>
811092f8:	0005883a 	mov	r2,zero
811092fc:	dfc00217 	ldw	ra,8(sp)
81109300:	dc400117 	ldw	r17,4(sp)
81109304:	dc000017 	ldw	r16,0(sp)
81109308:	dec00304 	addi	sp,sp,12
8110930c:	f800283a 	ret
81109310:	2080040c 	andi	r2,r4,16
81109314:	10002e26 	beq	r2,zero,811093d0 <__swsetup_r+0x13c>
81109318:	2080010c 	andi	r2,r4,4
8110931c:	10001e1e 	bne	r2,zero,81109398 <__swsetup_r+0x104>
81109320:	80c00417 	ldw	r3,16(r16)
81109324:	20800214 	ori	r2,r4,8
81109328:	8080030d 	sth	r2,12(r16)
8110932c:	183feb1e 	bne	r3,zero,811092dc <__reset+0xfb0e92dc>
81109330:	1100a00c 	andi	r4,r2,640
81109334:	01408004 	movi	r5,512
81109338:	217fe826 	beq	r4,r5,811092dc <__reset+0xfb0e92dc>
8110933c:	800b883a 	mov	r5,r16
81109340:	8809883a 	mov	r4,r17
81109344:	110be0c0 	call	8110be0c <__smakebuf_r>
81109348:	8080030b 	ldhu	r2,12(r16)
8110934c:	80c00417 	ldw	r3,16(r16)
81109350:	003fe206 	br	811092dc <__reset+0xfb0e92dc>
81109354:	80800517 	ldw	r2,20(r16)
81109358:	80000215 	stw	zero,8(r16)
8110935c:	0085c83a 	sub	r2,zero,r2
81109360:	80800615 	stw	r2,24(r16)
81109364:	183fe41e 	bne	r3,zero,811092f8 <__reset+0xfb0e92f8>
81109368:	80c0030b 	ldhu	r3,12(r16)
8110936c:	0005883a 	mov	r2,zero
81109370:	1900200c 	andi	r4,r3,128
81109374:	203fe126 	beq	r4,zero,811092fc <__reset+0xfb0e92fc>
81109378:	18c01014 	ori	r3,r3,64
8110937c:	80c0030d 	sth	r3,12(r16)
81109380:	00bfffc4 	movi	r2,-1
81109384:	003fdd06 	br	811092fc <__reset+0xfb0e92fc>
81109388:	110b2680 	call	8110b268 <__sinit>
8110938c:	003fcd06 	br	811092c4 <__reset+0xfb0e92c4>
81109390:	0005883a 	mov	r2,zero
81109394:	003fd606 	br	811092f0 <__reset+0xfb0e92f0>
81109398:	81400c17 	ldw	r5,48(r16)
8110939c:	28000626 	beq	r5,zero,811093b8 <__swsetup_r+0x124>
811093a0:	80801004 	addi	r2,r16,64
811093a4:	28800326 	beq	r5,r2,811093b4 <__swsetup_r+0x120>
811093a8:	8809883a 	mov	r4,r17
811093ac:	110b3dc0 	call	8110b3dc <_free_r>
811093b0:	8100030b 	ldhu	r4,12(r16)
811093b4:	80000c15 	stw	zero,48(r16)
811093b8:	80c00417 	ldw	r3,16(r16)
811093bc:	00bff6c4 	movi	r2,-37
811093c0:	1108703a 	and	r4,r2,r4
811093c4:	80000115 	stw	zero,4(r16)
811093c8:	80c00015 	stw	r3,0(r16)
811093cc:	003fd506 	br	81109324 <__reset+0xfb0e9324>
811093d0:	00800244 	movi	r2,9
811093d4:	88800015 	stw	r2,0(r17)
811093d8:	20801014 	ori	r2,r4,64
811093dc:	8080030d 	sth	r2,12(r16)
811093e0:	00bfffc4 	movi	r2,-1
811093e4:	003fc506 	br	811092fc <__reset+0xfb0e92fc>

811093e8 <quorem>:
811093e8:	defff704 	addi	sp,sp,-36
811093ec:	dc800215 	stw	r18,8(sp)
811093f0:	20800417 	ldw	r2,16(r4)
811093f4:	2c800417 	ldw	r18,16(r5)
811093f8:	dfc00815 	stw	ra,32(sp)
811093fc:	ddc00715 	stw	r23,28(sp)
81109400:	dd800615 	stw	r22,24(sp)
81109404:	dd400515 	stw	r21,20(sp)
81109408:	dd000415 	stw	r20,16(sp)
8110940c:	dcc00315 	stw	r19,12(sp)
81109410:	dc400115 	stw	r17,4(sp)
81109414:	dc000015 	stw	r16,0(sp)
81109418:	14807116 	blt	r2,r18,811095e0 <quorem+0x1f8>
8110941c:	94bfffc4 	addi	r18,r18,-1
81109420:	94ad883a 	add	r22,r18,r18
81109424:	b5ad883a 	add	r22,r22,r22
81109428:	2c400504 	addi	r17,r5,20
8110942c:	8da9883a 	add	r20,r17,r22
81109430:	25400504 	addi	r21,r4,20
81109434:	282f883a 	mov	r23,r5
81109438:	adad883a 	add	r22,r21,r22
8110943c:	a1400017 	ldw	r5,0(r20)
81109440:	2021883a 	mov	r16,r4
81109444:	b1000017 	ldw	r4,0(r22)
81109448:	29400044 	addi	r5,r5,1
8110944c:	11110080 	call	81111008 <__udivsi3>
81109450:	1027883a 	mov	r19,r2
81109454:	10002c26 	beq	r2,zero,81109508 <quorem+0x120>
81109458:	a813883a 	mov	r9,r21
8110945c:	880b883a 	mov	r5,r17
81109460:	0009883a 	mov	r4,zero
81109464:	000d883a 	mov	r6,zero
81109468:	2a000017 	ldw	r8,0(r5)
8110946c:	49c00017 	ldw	r7,0(r9)
81109470:	29400104 	addi	r5,r5,4
81109474:	40bfffcc 	andi	r2,r8,65535
81109478:	14c5383a 	mul	r2,r2,r19
8110947c:	4010d43a 	srli	r8,r8,16
81109480:	38ffffcc 	andi	r3,r7,65535
81109484:	1105883a 	add	r2,r2,r4
81109488:	1008d43a 	srli	r4,r2,16
8110948c:	44d1383a 	mul	r8,r8,r19
81109490:	198d883a 	add	r6,r3,r6
81109494:	10ffffcc 	andi	r3,r2,65535
81109498:	30c7c83a 	sub	r3,r6,r3
8110949c:	380ed43a 	srli	r7,r7,16
811094a0:	4105883a 	add	r2,r8,r4
811094a4:	180dd43a 	srai	r6,r3,16
811094a8:	113fffcc 	andi	r4,r2,65535
811094ac:	390fc83a 	sub	r7,r7,r4
811094b0:	398d883a 	add	r6,r7,r6
811094b4:	300e943a 	slli	r7,r6,16
811094b8:	18ffffcc 	andi	r3,r3,65535
811094bc:	1008d43a 	srli	r4,r2,16
811094c0:	38ceb03a 	or	r7,r7,r3
811094c4:	49c00015 	stw	r7,0(r9)
811094c8:	300dd43a 	srai	r6,r6,16
811094cc:	4a400104 	addi	r9,r9,4
811094d0:	a17fe52e 	bgeu	r20,r5,81109468 <__reset+0xfb0e9468>
811094d4:	b0800017 	ldw	r2,0(r22)
811094d8:	10000b1e 	bne	r2,zero,81109508 <quorem+0x120>
811094dc:	b0bfff04 	addi	r2,r22,-4
811094e0:	a880082e 	bgeu	r21,r2,81109504 <quorem+0x11c>
811094e4:	b0ffff17 	ldw	r3,-4(r22)
811094e8:	18000326 	beq	r3,zero,811094f8 <quorem+0x110>
811094ec:	00000506 	br	81109504 <quorem+0x11c>
811094f0:	10c00017 	ldw	r3,0(r2)
811094f4:	1800031e 	bne	r3,zero,81109504 <quorem+0x11c>
811094f8:	10bfff04 	addi	r2,r2,-4
811094fc:	94bfffc4 	addi	r18,r18,-1
81109500:	a8bffb36 	bltu	r21,r2,811094f0 <__reset+0xfb0e94f0>
81109504:	84800415 	stw	r18,16(r16)
81109508:	b80b883a 	mov	r5,r23
8110950c:	8009883a 	mov	r4,r16
81109510:	110d4040 	call	8110d404 <__mcmp>
81109514:	10002616 	blt	r2,zero,811095b0 <quorem+0x1c8>
81109518:	9cc00044 	addi	r19,r19,1
8110951c:	a805883a 	mov	r2,r21
81109520:	000b883a 	mov	r5,zero
81109524:	11000017 	ldw	r4,0(r2)
81109528:	89800017 	ldw	r6,0(r17)
8110952c:	10800104 	addi	r2,r2,4
81109530:	20ffffcc 	andi	r3,r4,65535
81109534:	194b883a 	add	r5,r3,r5
81109538:	30ffffcc 	andi	r3,r6,65535
8110953c:	28c7c83a 	sub	r3,r5,r3
81109540:	300cd43a 	srli	r6,r6,16
81109544:	2008d43a 	srli	r4,r4,16
81109548:	180bd43a 	srai	r5,r3,16
8110954c:	18ffffcc 	andi	r3,r3,65535
81109550:	2189c83a 	sub	r4,r4,r6
81109554:	2149883a 	add	r4,r4,r5
81109558:	200c943a 	slli	r6,r4,16
8110955c:	8c400104 	addi	r17,r17,4
81109560:	200bd43a 	srai	r5,r4,16
81109564:	30c6b03a 	or	r3,r6,r3
81109568:	10ffff15 	stw	r3,-4(r2)
8110956c:	a47fed2e 	bgeu	r20,r17,81109524 <__reset+0xfb0e9524>
81109570:	9485883a 	add	r2,r18,r18
81109574:	1085883a 	add	r2,r2,r2
81109578:	a887883a 	add	r3,r21,r2
8110957c:	18800017 	ldw	r2,0(r3)
81109580:	10000b1e 	bne	r2,zero,811095b0 <quorem+0x1c8>
81109584:	18bfff04 	addi	r2,r3,-4
81109588:	a880082e 	bgeu	r21,r2,811095ac <quorem+0x1c4>
8110958c:	18ffff17 	ldw	r3,-4(r3)
81109590:	18000326 	beq	r3,zero,811095a0 <quorem+0x1b8>
81109594:	00000506 	br	811095ac <quorem+0x1c4>
81109598:	10c00017 	ldw	r3,0(r2)
8110959c:	1800031e 	bne	r3,zero,811095ac <quorem+0x1c4>
811095a0:	10bfff04 	addi	r2,r2,-4
811095a4:	94bfffc4 	addi	r18,r18,-1
811095a8:	a8bffb36 	bltu	r21,r2,81109598 <__reset+0xfb0e9598>
811095ac:	84800415 	stw	r18,16(r16)
811095b0:	9805883a 	mov	r2,r19
811095b4:	dfc00817 	ldw	ra,32(sp)
811095b8:	ddc00717 	ldw	r23,28(sp)
811095bc:	dd800617 	ldw	r22,24(sp)
811095c0:	dd400517 	ldw	r21,20(sp)
811095c4:	dd000417 	ldw	r20,16(sp)
811095c8:	dcc00317 	ldw	r19,12(sp)
811095cc:	dc800217 	ldw	r18,8(sp)
811095d0:	dc400117 	ldw	r17,4(sp)
811095d4:	dc000017 	ldw	r16,0(sp)
811095d8:	dec00904 	addi	sp,sp,36
811095dc:	f800283a 	ret
811095e0:	0005883a 	mov	r2,zero
811095e4:	003ff306 	br	811095b4 <__reset+0xfb0e95b4>

811095e8 <_dtoa_r>:
811095e8:	20801017 	ldw	r2,64(r4)
811095ec:	deffde04 	addi	sp,sp,-136
811095f0:	df002015 	stw	fp,128(sp)
811095f4:	dcc01b15 	stw	r19,108(sp)
811095f8:	dc801a15 	stw	r18,104(sp)
811095fc:	dc401915 	stw	r17,100(sp)
81109600:	dc001815 	stw	r16,96(sp)
81109604:	dfc02115 	stw	ra,132(sp)
81109608:	ddc01f15 	stw	r23,124(sp)
8110960c:	dd801e15 	stw	r22,120(sp)
81109610:	dd401d15 	stw	r21,116(sp)
81109614:	dd001c15 	stw	r20,112(sp)
81109618:	d9c00315 	stw	r7,12(sp)
8110961c:	2039883a 	mov	fp,r4
81109620:	3023883a 	mov	r17,r6
81109624:	2825883a 	mov	r18,r5
81109628:	dc002417 	ldw	r16,144(sp)
8110962c:	3027883a 	mov	r19,r6
81109630:	10000826 	beq	r2,zero,81109654 <_dtoa_r+0x6c>
81109634:	21801117 	ldw	r6,68(r4)
81109638:	00c00044 	movi	r3,1
8110963c:	100b883a 	mov	r5,r2
81109640:	1986983a 	sll	r3,r3,r6
81109644:	11800115 	stw	r6,4(r2)
81109648:	10c00215 	stw	r3,8(r2)
8110964c:	110cbe40 	call	8110cbe4 <_Bfree>
81109650:	e0001015 	stw	zero,64(fp)
81109654:	88002e16 	blt	r17,zero,81109710 <_dtoa_r+0x128>
81109658:	80000015 	stw	zero,0(r16)
8110965c:	889ffc2c 	andhi	r2,r17,32752
81109660:	00dffc34 	movhi	r3,32752
81109664:	10c01c26 	beq	r2,r3,811096d8 <_dtoa_r+0xf0>
81109668:	000d883a 	mov	r6,zero
8110966c:	000f883a 	mov	r7,zero
81109670:	9009883a 	mov	r4,r18
81109674:	980b883a 	mov	r5,r19
81109678:	11122580 	call	81112258 <__eqdf2>
8110967c:	10002b1e 	bne	r2,zero,8110972c <_dtoa_r+0x144>
81109680:	d9c02317 	ldw	r7,140(sp)
81109684:	00800044 	movi	r2,1
81109688:	38800015 	stw	r2,0(r7)
8110968c:	d8802517 	ldw	r2,148(sp)
81109690:	10019e26 	beq	r2,zero,81109d0c <_dtoa_r+0x724>
81109694:	d8c02517 	ldw	r3,148(sp)
81109698:	00a04474 	movhi	r2,33041
8110969c:	109f7f44 	addi	r2,r2,32253
811096a0:	18800015 	stw	r2,0(r3)
811096a4:	10bfffc4 	addi	r2,r2,-1
811096a8:	dfc02117 	ldw	ra,132(sp)
811096ac:	df002017 	ldw	fp,128(sp)
811096b0:	ddc01f17 	ldw	r23,124(sp)
811096b4:	dd801e17 	ldw	r22,120(sp)
811096b8:	dd401d17 	ldw	r21,116(sp)
811096bc:	dd001c17 	ldw	r20,112(sp)
811096c0:	dcc01b17 	ldw	r19,108(sp)
811096c4:	dc801a17 	ldw	r18,104(sp)
811096c8:	dc401917 	ldw	r17,100(sp)
811096cc:	dc001817 	ldw	r16,96(sp)
811096d0:	dec02204 	addi	sp,sp,136
811096d4:	f800283a 	ret
811096d8:	d8c02317 	ldw	r3,140(sp)
811096dc:	0089c3c4 	movi	r2,9999
811096e0:	18800015 	stw	r2,0(r3)
811096e4:	90017726 	beq	r18,zero,81109cc4 <_dtoa_r+0x6dc>
811096e8:	00a044b4 	movhi	r2,33042
811096ec:	10a6be04 	addi	r2,r2,-25864
811096f0:	d9002517 	ldw	r4,148(sp)
811096f4:	203fec26 	beq	r4,zero,811096a8 <__reset+0xfb0e96a8>
811096f8:	10c000c7 	ldb	r3,3(r2)
811096fc:	1801781e 	bne	r3,zero,81109ce0 <_dtoa_r+0x6f8>
81109700:	10c000c4 	addi	r3,r2,3
81109704:	d9802517 	ldw	r6,148(sp)
81109708:	30c00015 	stw	r3,0(r6)
8110970c:	003fe606 	br	811096a8 <__reset+0xfb0e96a8>
81109710:	04e00034 	movhi	r19,32768
81109714:	9cffffc4 	addi	r19,r19,-1
81109718:	00800044 	movi	r2,1
8110971c:	8ce6703a 	and	r19,r17,r19
81109720:	80800015 	stw	r2,0(r16)
81109724:	9823883a 	mov	r17,r19
81109728:	003fcc06 	br	8110965c <__reset+0xfb0e965c>
8110972c:	d8800204 	addi	r2,sp,8
81109730:	d8800015 	stw	r2,0(sp)
81109734:	d9c00104 	addi	r7,sp,4
81109738:	900b883a 	mov	r5,r18
8110973c:	980d883a 	mov	r6,r19
81109740:	e009883a 	mov	r4,fp
81109744:	8820d53a 	srli	r16,r17,20
81109748:	110d7d00 	call	8110d7d0 <__d2b>
8110974c:	d8800915 	stw	r2,36(sp)
81109750:	8001651e 	bne	r16,zero,81109ce8 <_dtoa_r+0x700>
81109754:	dd800217 	ldw	r22,8(sp)
81109758:	dc000117 	ldw	r16,4(sp)
8110975c:	00800804 	movi	r2,32
81109760:	b421883a 	add	r16,r22,r16
81109764:	80c10c84 	addi	r3,r16,1074
81109768:	10c2d10e 	bge	r2,r3,8110a2b0 <_dtoa_r+0xcc8>
8110976c:	00801004 	movi	r2,64
81109770:	81010484 	addi	r4,r16,1042
81109774:	10c7c83a 	sub	r3,r2,r3
81109778:	9108d83a 	srl	r4,r18,r4
8110977c:	88e2983a 	sll	r17,r17,r3
81109780:	2448b03a 	or	r4,r4,r17
81109784:	1112f080 	call	81112f08 <__floatunsidf>
81109788:	017f8434 	movhi	r5,65040
8110978c:	01800044 	movi	r6,1
81109790:	1009883a 	mov	r4,r2
81109794:	194b883a 	add	r5,r3,r5
81109798:	843fffc4 	addi	r16,r16,-1
8110979c:	d9801115 	stw	r6,68(sp)
811097a0:	000d883a 	mov	r6,zero
811097a4:	01cffe34 	movhi	r7,16376
811097a8:	11124b00 	call	811124b0 <__subdf3>
811097ac:	0198dbf4 	movhi	r6,25455
811097b0:	01cff4f4 	movhi	r7,16339
811097b4:	3190d844 	addi	r6,r6,17249
811097b8:	39e1e9c4 	addi	r7,r7,-30809
811097bc:	1009883a 	mov	r4,r2
811097c0:	180b883a 	mov	r5,r3
811097c4:	11063f80 	call	811063f8 <__muldf3>
811097c8:	01a2d874 	movhi	r6,35681
811097cc:	01cff1f4 	movhi	r7,16327
811097d0:	31b22cc4 	addi	r6,r6,-14157
811097d4:	39e28a04 	addi	r7,r7,-30168
811097d8:	180b883a 	mov	r5,r3
811097dc:	1009883a 	mov	r4,r2
811097e0:	11110c40 	call	811110c4 <__adddf3>
811097e4:	8009883a 	mov	r4,r16
811097e8:	1029883a 	mov	r20,r2
811097ec:	1823883a 	mov	r17,r3
811097f0:	1112e2c0 	call	81112e2c <__floatsidf>
811097f4:	019427f4 	movhi	r6,20639
811097f8:	01cff4f4 	movhi	r7,16339
811097fc:	319e7ec4 	addi	r6,r6,31227
81109800:	39d104c4 	addi	r7,r7,17427
81109804:	1009883a 	mov	r4,r2
81109808:	180b883a 	mov	r5,r3
8110980c:	11063f80 	call	811063f8 <__muldf3>
81109810:	100d883a 	mov	r6,r2
81109814:	180f883a 	mov	r7,r3
81109818:	a009883a 	mov	r4,r20
8110981c:	880b883a 	mov	r5,r17
81109820:	11110c40 	call	811110c4 <__adddf3>
81109824:	1009883a 	mov	r4,r2
81109828:	180b883a 	mov	r5,r3
8110982c:	1029883a 	mov	r20,r2
81109830:	1823883a 	mov	r17,r3
81109834:	1112dac0 	call	81112dac <__fixdfsi>
81109838:	000d883a 	mov	r6,zero
8110983c:	000f883a 	mov	r7,zero
81109840:	a009883a 	mov	r4,r20
81109844:	880b883a 	mov	r5,r17
81109848:	d8800515 	stw	r2,20(sp)
8110984c:	11123bc0 	call	811123bc <__ledf2>
81109850:	10028716 	blt	r2,zero,8110a270 <_dtoa_r+0xc88>
81109854:	d8c00517 	ldw	r3,20(sp)
81109858:	00800584 	movi	r2,22
8110985c:	10c27536 	bltu	r2,r3,8110a234 <_dtoa_r+0xc4c>
81109860:	180490fa 	slli	r2,r3,3
81109864:	00e044b4 	movhi	r3,33042
81109868:	18e6d904 	addi	r3,r3,-25756
8110986c:	1885883a 	add	r2,r3,r2
81109870:	11000017 	ldw	r4,0(r2)
81109874:	11400117 	ldw	r5,4(r2)
81109878:	900d883a 	mov	r6,r18
8110987c:	980f883a 	mov	r7,r19
81109880:	11122e00 	call	811122e0 <__gedf2>
81109884:	00828d0e 	bge	zero,r2,8110a2bc <_dtoa_r+0xcd4>
81109888:	d9000517 	ldw	r4,20(sp)
8110988c:	d8000e15 	stw	zero,56(sp)
81109890:	213fffc4 	addi	r4,r4,-1
81109894:	d9000515 	stw	r4,20(sp)
81109898:	b42dc83a 	sub	r22,r22,r16
8110989c:	b5bfffc4 	addi	r22,r22,-1
811098a0:	b0026f16 	blt	r22,zero,8110a260 <_dtoa_r+0xc78>
811098a4:	d8000815 	stw	zero,32(sp)
811098a8:	d9c00517 	ldw	r7,20(sp)
811098ac:	38026416 	blt	r7,zero,8110a240 <_dtoa_r+0xc58>
811098b0:	b1ed883a 	add	r22,r22,r7
811098b4:	d9c00d15 	stw	r7,52(sp)
811098b8:	d8000a15 	stw	zero,40(sp)
811098bc:	d9800317 	ldw	r6,12(sp)
811098c0:	00800244 	movi	r2,9
811098c4:	11811436 	bltu	r2,r6,81109d18 <_dtoa_r+0x730>
811098c8:	00800144 	movi	r2,5
811098cc:	1184e10e 	bge	r2,r6,8110ac54 <_dtoa_r+0x166c>
811098d0:	31bfff04 	addi	r6,r6,-4
811098d4:	d9800315 	stw	r6,12(sp)
811098d8:	0023883a 	mov	r17,zero
811098dc:	d9800317 	ldw	r6,12(sp)
811098e0:	008000c4 	movi	r2,3
811098e4:	30836726 	beq	r6,r2,8110a684 <_dtoa_r+0x109c>
811098e8:	1183410e 	bge	r2,r6,8110a5f0 <_dtoa_r+0x1008>
811098ec:	d9c00317 	ldw	r7,12(sp)
811098f0:	00800104 	movi	r2,4
811098f4:	38827c26 	beq	r7,r2,8110a2e8 <_dtoa_r+0xd00>
811098f8:	00800144 	movi	r2,5
811098fc:	3884c41e 	bne	r7,r2,8110ac10 <_dtoa_r+0x1628>
81109900:	00800044 	movi	r2,1
81109904:	d8800b15 	stw	r2,44(sp)
81109908:	d8c00517 	ldw	r3,20(sp)
8110990c:	d9002217 	ldw	r4,136(sp)
81109910:	1907883a 	add	r3,r3,r4
81109914:	19800044 	addi	r6,r3,1
81109918:	d8c00c15 	stw	r3,48(sp)
8110991c:	d9800615 	stw	r6,24(sp)
81109920:	0183a40e 	bge	zero,r6,8110a7b4 <_dtoa_r+0x11cc>
81109924:	d9800617 	ldw	r6,24(sp)
81109928:	3021883a 	mov	r16,r6
8110992c:	e0001115 	stw	zero,68(fp)
81109930:	008005c4 	movi	r2,23
81109934:	1184c92e 	bgeu	r2,r6,8110ac5c <_dtoa_r+0x1674>
81109938:	00c00044 	movi	r3,1
8110993c:	00800104 	movi	r2,4
81109940:	1085883a 	add	r2,r2,r2
81109944:	11000504 	addi	r4,r2,20
81109948:	180b883a 	mov	r5,r3
8110994c:	18c00044 	addi	r3,r3,1
81109950:	313ffb2e 	bgeu	r6,r4,81109940 <__reset+0xfb0e9940>
81109954:	e1401115 	stw	r5,68(fp)
81109958:	e009883a 	mov	r4,fp
8110995c:	110cb3c0 	call	8110cb3c <_Balloc>
81109960:	d8800715 	stw	r2,28(sp)
81109964:	e0801015 	stw	r2,64(fp)
81109968:	00800384 	movi	r2,14
8110996c:	1400f736 	bltu	r2,r16,81109d4c <_dtoa_r+0x764>
81109970:	8800f626 	beq	r17,zero,81109d4c <_dtoa_r+0x764>
81109974:	d9c00517 	ldw	r7,20(sp)
81109978:	01c39a0e 	bge	zero,r7,8110a7e4 <_dtoa_r+0x11fc>
8110997c:	388003cc 	andi	r2,r7,15
81109980:	100490fa 	slli	r2,r2,3
81109984:	382bd13a 	srai	r21,r7,4
81109988:	00e044b4 	movhi	r3,33042
8110998c:	18e6d904 	addi	r3,r3,-25756
81109990:	1885883a 	add	r2,r3,r2
81109994:	a8c0040c 	andi	r3,r21,16
81109998:	12400017 	ldw	r9,0(r2)
8110999c:	12000117 	ldw	r8,4(r2)
811099a0:	18037926 	beq	r3,zero,8110a788 <_dtoa_r+0x11a0>
811099a4:	00a044b4 	movhi	r2,33042
811099a8:	10a6cf04 	addi	r2,r2,-25796
811099ac:	11800817 	ldw	r6,32(r2)
811099b0:	11c00917 	ldw	r7,36(r2)
811099b4:	9009883a 	mov	r4,r18
811099b8:	980b883a 	mov	r5,r19
811099bc:	da001715 	stw	r8,92(sp)
811099c0:	da401615 	stw	r9,88(sp)
811099c4:	11119700 	call	81111970 <__divdf3>
811099c8:	da001717 	ldw	r8,92(sp)
811099cc:	da401617 	ldw	r9,88(sp)
811099d0:	ad4003cc 	andi	r21,r21,15
811099d4:	040000c4 	movi	r16,3
811099d8:	1023883a 	mov	r17,r2
811099dc:	1829883a 	mov	r20,r3
811099e0:	a8001126 	beq	r21,zero,81109a28 <_dtoa_r+0x440>
811099e4:	05e044b4 	movhi	r23,33042
811099e8:	bde6cf04 	addi	r23,r23,-25796
811099ec:	4805883a 	mov	r2,r9
811099f0:	4007883a 	mov	r3,r8
811099f4:	a980004c 	andi	r6,r21,1
811099f8:	1009883a 	mov	r4,r2
811099fc:	a82bd07a 	srai	r21,r21,1
81109a00:	180b883a 	mov	r5,r3
81109a04:	30000426 	beq	r6,zero,81109a18 <_dtoa_r+0x430>
81109a08:	b9800017 	ldw	r6,0(r23)
81109a0c:	b9c00117 	ldw	r7,4(r23)
81109a10:	84000044 	addi	r16,r16,1
81109a14:	11063f80 	call	811063f8 <__muldf3>
81109a18:	bdc00204 	addi	r23,r23,8
81109a1c:	a83ff51e 	bne	r21,zero,811099f4 <__reset+0xfb0e99f4>
81109a20:	1013883a 	mov	r9,r2
81109a24:	1811883a 	mov	r8,r3
81109a28:	480d883a 	mov	r6,r9
81109a2c:	400f883a 	mov	r7,r8
81109a30:	8809883a 	mov	r4,r17
81109a34:	a00b883a 	mov	r5,r20
81109a38:	11119700 	call	81111970 <__divdf3>
81109a3c:	d8800f15 	stw	r2,60(sp)
81109a40:	d8c01015 	stw	r3,64(sp)
81109a44:	d8c00e17 	ldw	r3,56(sp)
81109a48:	18000626 	beq	r3,zero,81109a64 <_dtoa_r+0x47c>
81109a4c:	d9000f17 	ldw	r4,60(sp)
81109a50:	d9401017 	ldw	r5,64(sp)
81109a54:	000d883a 	mov	r6,zero
81109a58:	01cffc34 	movhi	r7,16368
81109a5c:	11123bc0 	call	811123bc <__ledf2>
81109a60:	10040b16 	blt	r2,zero,8110aa90 <_dtoa_r+0x14a8>
81109a64:	8009883a 	mov	r4,r16
81109a68:	1112e2c0 	call	81112e2c <__floatsidf>
81109a6c:	d9800f17 	ldw	r6,60(sp)
81109a70:	d9c01017 	ldw	r7,64(sp)
81109a74:	1009883a 	mov	r4,r2
81109a78:	180b883a 	mov	r5,r3
81109a7c:	11063f80 	call	811063f8 <__muldf3>
81109a80:	000d883a 	mov	r6,zero
81109a84:	01d00734 	movhi	r7,16412
81109a88:	1009883a 	mov	r4,r2
81109a8c:	180b883a 	mov	r5,r3
81109a90:	11110c40 	call	811110c4 <__adddf3>
81109a94:	1021883a 	mov	r16,r2
81109a98:	d8800617 	ldw	r2,24(sp)
81109a9c:	047f3034 	movhi	r17,64704
81109aa0:	1c63883a 	add	r17,r3,r17
81109aa4:	10031826 	beq	r2,zero,8110a708 <_dtoa_r+0x1120>
81109aa8:	d8c00517 	ldw	r3,20(sp)
81109aac:	db000617 	ldw	r12,24(sp)
81109ab0:	d8c01315 	stw	r3,76(sp)
81109ab4:	d9000b17 	ldw	r4,44(sp)
81109ab8:	20038f26 	beq	r4,zero,8110a8f8 <_dtoa_r+0x1310>
81109abc:	60bfffc4 	addi	r2,r12,-1
81109ac0:	100490fa 	slli	r2,r2,3
81109ac4:	00e044b4 	movhi	r3,33042
81109ac8:	18e6d904 	addi	r3,r3,-25756
81109acc:	1885883a 	add	r2,r3,r2
81109ad0:	11800017 	ldw	r6,0(r2)
81109ad4:	11c00117 	ldw	r7,4(r2)
81109ad8:	d8800717 	ldw	r2,28(sp)
81109adc:	0009883a 	mov	r4,zero
81109ae0:	014ff834 	movhi	r5,16352
81109ae4:	db001615 	stw	r12,88(sp)
81109ae8:	15c00044 	addi	r23,r2,1
81109aec:	11119700 	call	81111970 <__divdf3>
81109af0:	800d883a 	mov	r6,r16
81109af4:	880f883a 	mov	r7,r17
81109af8:	1009883a 	mov	r4,r2
81109afc:	180b883a 	mov	r5,r3
81109b00:	11124b00 	call	811124b0 <__subdf3>
81109b04:	d9401017 	ldw	r5,64(sp)
81109b08:	d9000f17 	ldw	r4,60(sp)
81109b0c:	102b883a 	mov	r21,r2
81109b10:	d8c01215 	stw	r3,72(sp)
81109b14:	1112dac0 	call	81112dac <__fixdfsi>
81109b18:	1009883a 	mov	r4,r2
81109b1c:	1029883a 	mov	r20,r2
81109b20:	1112e2c0 	call	81112e2c <__floatsidf>
81109b24:	d9000f17 	ldw	r4,60(sp)
81109b28:	d9401017 	ldw	r5,64(sp)
81109b2c:	100d883a 	mov	r6,r2
81109b30:	180f883a 	mov	r7,r3
81109b34:	11124b00 	call	811124b0 <__subdf3>
81109b38:	1823883a 	mov	r17,r3
81109b3c:	d8c00717 	ldw	r3,28(sp)
81109b40:	d9401217 	ldw	r5,72(sp)
81109b44:	a2000c04 	addi	r8,r20,48
81109b48:	1021883a 	mov	r16,r2
81109b4c:	1a000005 	stb	r8,0(r3)
81109b50:	800d883a 	mov	r6,r16
81109b54:	880f883a 	mov	r7,r17
81109b58:	a809883a 	mov	r4,r21
81109b5c:	4029883a 	mov	r20,r8
81109b60:	11122e00 	call	811122e0 <__gedf2>
81109b64:	00841d16 	blt	zero,r2,8110abdc <_dtoa_r+0x15f4>
81109b68:	800d883a 	mov	r6,r16
81109b6c:	880f883a 	mov	r7,r17
81109b70:	0009883a 	mov	r4,zero
81109b74:	014ffc34 	movhi	r5,16368
81109b78:	11124b00 	call	811124b0 <__subdf3>
81109b7c:	d9401217 	ldw	r5,72(sp)
81109b80:	100d883a 	mov	r6,r2
81109b84:	180f883a 	mov	r7,r3
81109b88:	a809883a 	mov	r4,r21
81109b8c:	11122e00 	call	811122e0 <__gedf2>
81109b90:	db001617 	ldw	r12,88(sp)
81109b94:	00840e16 	blt	zero,r2,8110abd0 <_dtoa_r+0x15e8>
81109b98:	00800044 	movi	r2,1
81109b9c:	13006b0e 	bge	r2,r12,81109d4c <_dtoa_r+0x764>
81109ba0:	d9000717 	ldw	r4,28(sp)
81109ba4:	dd800f15 	stw	r22,60(sp)
81109ba8:	dcc01015 	stw	r19,64(sp)
81109bac:	2319883a 	add	r12,r4,r12
81109bb0:	dcc01217 	ldw	r19,72(sp)
81109bb4:	602d883a 	mov	r22,r12
81109bb8:	dc801215 	stw	r18,72(sp)
81109bbc:	b825883a 	mov	r18,r23
81109bc0:	00000906 	br	81109be8 <_dtoa_r+0x600>
81109bc4:	11124b00 	call	811124b0 <__subdf3>
81109bc8:	a80d883a 	mov	r6,r21
81109bcc:	980f883a 	mov	r7,r19
81109bd0:	1009883a 	mov	r4,r2
81109bd4:	180b883a 	mov	r5,r3
81109bd8:	11123bc0 	call	811123bc <__ledf2>
81109bdc:	1003e816 	blt	r2,zero,8110ab80 <_dtoa_r+0x1598>
81109be0:	b825883a 	mov	r18,r23
81109be4:	bd83e926 	beq	r23,r22,8110ab8c <_dtoa_r+0x15a4>
81109be8:	a809883a 	mov	r4,r21
81109bec:	980b883a 	mov	r5,r19
81109bf0:	000d883a 	mov	r6,zero
81109bf4:	01d00934 	movhi	r7,16420
81109bf8:	11063f80 	call	811063f8 <__muldf3>
81109bfc:	000d883a 	mov	r6,zero
81109c00:	01d00934 	movhi	r7,16420
81109c04:	8009883a 	mov	r4,r16
81109c08:	880b883a 	mov	r5,r17
81109c0c:	102b883a 	mov	r21,r2
81109c10:	1827883a 	mov	r19,r3
81109c14:	11063f80 	call	811063f8 <__muldf3>
81109c18:	180b883a 	mov	r5,r3
81109c1c:	1009883a 	mov	r4,r2
81109c20:	1821883a 	mov	r16,r3
81109c24:	1023883a 	mov	r17,r2
81109c28:	1112dac0 	call	81112dac <__fixdfsi>
81109c2c:	1009883a 	mov	r4,r2
81109c30:	1029883a 	mov	r20,r2
81109c34:	1112e2c0 	call	81112e2c <__floatsidf>
81109c38:	8809883a 	mov	r4,r17
81109c3c:	800b883a 	mov	r5,r16
81109c40:	100d883a 	mov	r6,r2
81109c44:	180f883a 	mov	r7,r3
81109c48:	11124b00 	call	811124b0 <__subdf3>
81109c4c:	a5000c04 	addi	r20,r20,48
81109c50:	a80d883a 	mov	r6,r21
81109c54:	980f883a 	mov	r7,r19
81109c58:	1009883a 	mov	r4,r2
81109c5c:	180b883a 	mov	r5,r3
81109c60:	95000005 	stb	r20,0(r18)
81109c64:	1021883a 	mov	r16,r2
81109c68:	1823883a 	mov	r17,r3
81109c6c:	11123bc0 	call	811123bc <__ledf2>
81109c70:	bdc00044 	addi	r23,r23,1
81109c74:	800d883a 	mov	r6,r16
81109c78:	880f883a 	mov	r7,r17
81109c7c:	0009883a 	mov	r4,zero
81109c80:	014ffc34 	movhi	r5,16368
81109c84:	103fcf0e 	bge	r2,zero,81109bc4 <__reset+0xfb0e9bc4>
81109c88:	d8c01317 	ldw	r3,76(sp)
81109c8c:	d8c00515 	stw	r3,20(sp)
81109c90:	d9400917 	ldw	r5,36(sp)
81109c94:	e009883a 	mov	r4,fp
81109c98:	110cbe40 	call	8110cbe4 <_Bfree>
81109c9c:	d9000517 	ldw	r4,20(sp)
81109ca0:	d9802317 	ldw	r6,140(sp)
81109ca4:	d9c02517 	ldw	r7,148(sp)
81109ca8:	b8000005 	stb	zero,0(r23)
81109cac:	20800044 	addi	r2,r4,1
81109cb0:	30800015 	stw	r2,0(r6)
81109cb4:	3802aa26 	beq	r7,zero,8110a760 <_dtoa_r+0x1178>
81109cb8:	3dc00015 	stw	r23,0(r7)
81109cbc:	d8800717 	ldw	r2,28(sp)
81109cc0:	003e7906 	br	811096a8 <__reset+0xfb0e96a8>
81109cc4:	00800434 	movhi	r2,16
81109cc8:	10bfffc4 	addi	r2,r2,-1
81109ccc:	88a2703a 	and	r17,r17,r2
81109cd0:	883e851e 	bne	r17,zero,811096e8 <__reset+0xfb0e96e8>
81109cd4:	00a044b4 	movhi	r2,33042
81109cd8:	10a6bb04 	addi	r2,r2,-25876
81109cdc:	003e8406 	br	811096f0 <__reset+0xfb0e96f0>
81109ce0:	10c00204 	addi	r3,r2,8
81109ce4:	003e8706 	br	81109704 <__reset+0xfb0e9704>
81109ce8:	01400434 	movhi	r5,16
81109cec:	297fffc4 	addi	r5,r5,-1
81109cf0:	994a703a 	and	r5,r19,r5
81109cf4:	9009883a 	mov	r4,r18
81109cf8:	843f0044 	addi	r16,r16,-1023
81109cfc:	294ffc34 	orhi	r5,r5,16368
81109d00:	dd800217 	ldw	r22,8(sp)
81109d04:	d8001115 	stw	zero,68(sp)
81109d08:	003ea506 	br	811097a0 <__reset+0xfb0e97a0>
81109d0c:	00a04474 	movhi	r2,33041
81109d10:	109f7f04 	addi	r2,r2,32252
81109d14:	003e6406 	br	811096a8 <__reset+0xfb0e96a8>
81109d18:	e0001115 	stw	zero,68(fp)
81109d1c:	000b883a 	mov	r5,zero
81109d20:	e009883a 	mov	r4,fp
81109d24:	110cb3c0 	call	8110cb3c <_Balloc>
81109d28:	01bfffc4 	movi	r6,-1
81109d2c:	01c00044 	movi	r7,1
81109d30:	d8800715 	stw	r2,28(sp)
81109d34:	d9800c15 	stw	r6,48(sp)
81109d38:	e0801015 	stw	r2,64(fp)
81109d3c:	d8000315 	stw	zero,12(sp)
81109d40:	d9c00b15 	stw	r7,44(sp)
81109d44:	d9800615 	stw	r6,24(sp)
81109d48:	d8002215 	stw	zero,136(sp)
81109d4c:	d8800117 	ldw	r2,4(sp)
81109d50:	10008916 	blt	r2,zero,81109f78 <_dtoa_r+0x990>
81109d54:	d9000517 	ldw	r4,20(sp)
81109d58:	00c00384 	movi	r3,14
81109d5c:	19008616 	blt	r3,r4,81109f78 <_dtoa_r+0x990>
81109d60:	200490fa 	slli	r2,r4,3
81109d64:	00e044b4 	movhi	r3,33042
81109d68:	d9802217 	ldw	r6,136(sp)
81109d6c:	18e6d904 	addi	r3,r3,-25756
81109d70:	1885883a 	add	r2,r3,r2
81109d74:	14000017 	ldw	r16,0(r2)
81109d78:	14400117 	ldw	r17,4(r2)
81109d7c:	30016316 	blt	r6,zero,8110a30c <_dtoa_r+0xd24>
81109d80:	800d883a 	mov	r6,r16
81109d84:	880f883a 	mov	r7,r17
81109d88:	9009883a 	mov	r4,r18
81109d8c:	980b883a 	mov	r5,r19
81109d90:	11119700 	call	81111970 <__divdf3>
81109d94:	180b883a 	mov	r5,r3
81109d98:	1009883a 	mov	r4,r2
81109d9c:	1112dac0 	call	81112dac <__fixdfsi>
81109da0:	1009883a 	mov	r4,r2
81109da4:	102b883a 	mov	r21,r2
81109da8:	1112e2c0 	call	81112e2c <__floatsidf>
81109dac:	800d883a 	mov	r6,r16
81109db0:	880f883a 	mov	r7,r17
81109db4:	1009883a 	mov	r4,r2
81109db8:	180b883a 	mov	r5,r3
81109dbc:	11063f80 	call	811063f8 <__muldf3>
81109dc0:	100d883a 	mov	r6,r2
81109dc4:	180f883a 	mov	r7,r3
81109dc8:	9009883a 	mov	r4,r18
81109dcc:	980b883a 	mov	r5,r19
81109dd0:	11124b00 	call	811124b0 <__subdf3>
81109dd4:	d9c00717 	ldw	r7,28(sp)
81109dd8:	1009883a 	mov	r4,r2
81109ddc:	a8800c04 	addi	r2,r21,48
81109de0:	38800005 	stb	r2,0(r7)
81109de4:	3dc00044 	addi	r23,r7,1
81109de8:	d9c00617 	ldw	r7,24(sp)
81109dec:	01800044 	movi	r6,1
81109df0:	180b883a 	mov	r5,r3
81109df4:	2005883a 	mov	r2,r4
81109df8:	39803826 	beq	r7,r6,81109edc <_dtoa_r+0x8f4>
81109dfc:	000d883a 	mov	r6,zero
81109e00:	01d00934 	movhi	r7,16420
81109e04:	11063f80 	call	811063f8 <__muldf3>
81109e08:	000d883a 	mov	r6,zero
81109e0c:	000f883a 	mov	r7,zero
81109e10:	1009883a 	mov	r4,r2
81109e14:	180b883a 	mov	r5,r3
81109e18:	1025883a 	mov	r18,r2
81109e1c:	1827883a 	mov	r19,r3
81109e20:	11122580 	call	81112258 <__eqdf2>
81109e24:	103f9a26 	beq	r2,zero,81109c90 <__reset+0xfb0e9c90>
81109e28:	d9c00617 	ldw	r7,24(sp)
81109e2c:	d8c00717 	ldw	r3,28(sp)
81109e30:	b829883a 	mov	r20,r23
81109e34:	38bfffc4 	addi	r2,r7,-1
81109e38:	18ad883a 	add	r22,r3,r2
81109e3c:	00000a06 	br	81109e68 <_dtoa_r+0x880>
81109e40:	11063f80 	call	811063f8 <__muldf3>
81109e44:	000d883a 	mov	r6,zero
81109e48:	000f883a 	mov	r7,zero
81109e4c:	1009883a 	mov	r4,r2
81109e50:	180b883a 	mov	r5,r3
81109e54:	1025883a 	mov	r18,r2
81109e58:	1827883a 	mov	r19,r3
81109e5c:	b829883a 	mov	r20,r23
81109e60:	11122580 	call	81112258 <__eqdf2>
81109e64:	103f8a26 	beq	r2,zero,81109c90 <__reset+0xfb0e9c90>
81109e68:	800d883a 	mov	r6,r16
81109e6c:	880f883a 	mov	r7,r17
81109e70:	9009883a 	mov	r4,r18
81109e74:	980b883a 	mov	r5,r19
81109e78:	11119700 	call	81111970 <__divdf3>
81109e7c:	180b883a 	mov	r5,r3
81109e80:	1009883a 	mov	r4,r2
81109e84:	1112dac0 	call	81112dac <__fixdfsi>
81109e88:	1009883a 	mov	r4,r2
81109e8c:	102b883a 	mov	r21,r2
81109e90:	1112e2c0 	call	81112e2c <__floatsidf>
81109e94:	800d883a 	mov	r6,r16
81109e98:	880f883a 	mov	r7,r17
81109e9c:	1009883a 	mov	r4,r2
81109ea0:	180b883a 	mov	r5,r3
81109ea4:	11063f80 	call	811063f8 <__muldf3>
81109ea8:	100d883a 	mov	r6,r2
81109eac:	180f883a 	mov	r7,r3
81109eb0:	9009883a 	mov	r4,r18
81109eb4:	980b883a 	mov	r5,r19
81109eb8:	11124b00 	call	811124b0 <__subdf3>
81109ebc:	aa000c04 	addi	r8,r21,48
81109ec0:	a2000005 	stb	r8,0(r20)
81109ec4:	000d883a 	mov	r6,zero
81109ec8:	01d00934 	movhi	r7,16420
81109ecc:	1009883a 	mov	r4,r2
81109ed0:	180b883a 	mov	r5,r3
81109ed4:	a5c00044 	addi	r23,r20,1
81109ed8:	b53fd91e 	bne	r22,r20,81109e40 <__reset+0xfb0e9e40>
81109edc:	100d883a 	mov	r6,r2
81109ee0:	180f883a 	mov	r7,r3
81109ee4:	1009883a 	mov	r4,r2
81109ee8:	180b883a 	mov	r5,r3
81109eec:	11110c40 	call	811110c4 <__adddf3>
81109ef0:	100d883a 	mov	r6,r2
81109ef4:	180f883a 	mov	r7,r3
81109ef8:	8009883a 	mov	r4,r16
81109efc:	880b883a 	mov	r5,r17
81109f00:	1027883a 	mov	r19,r2
81109f04:	1825883a 	mov	r18,r3
81109f08:	11123bc0 	call	811123bc <__ledf2>
81109f0c:	10000816 	blt	r2,zero,81109f30 <_dtoa_r+0x948>
81109f10:	980d883a 	mov	r6,r19
81109f14:	900f883a 	mov	r7,r18
81109f18:	8009883a 	mov	r4,r16
81109f1c:	880b883a 	mov	r5,r17
81109f20:	11122580 	call	81112258 <__eqdf2>
81109f24:	103f5a1e 	bne	r2,zero,81109c90 <__reset+0xfb0e9c90>
81109f28:	ad40004c 	andi	r21,r21,1
81109f2c:	a83f5826 	beq	r21,zero,81109c90 <__reset+0xfb0e9c90>
81109f30:	bd3fffc3 	ldbu	r20,-1(r23)
81109f34:	b8bfffc4 	addi	r2,r23,-1
81109f38:	1007883a 	mov	r3,r2
81109f3c:	01400e44 	movi	r5,57
81109f40:	d9800717 	ldw	r6,28(sp)
81109f44:	00000506 	br	81109f5c <_dtoa_r+0x974>
81109f48:	18ffffc4 	addi	r3,r3,-1
81109f4c:	11824726 	beq	r2,r6,8110a86c <_dtoa_r+0x1284>
81109f50:	1d000003 	ldbu	r20,0(r3)
81109f54:	102f883a 	mov	r23,r2
81109f58:	10bfffc4 	addi	r2,r2,-1
81109f5c:	a1003fcc 	andi	r4,r20,255
81109f60:	2100201c 	xori	r4,r4,128
81109f64:	213fe004 	addi	r4,r4,-128
81109f68:	217ff726 	beq	r4,r5,81109f48 <__reset+0xfb0e9f48>
81109f6c:	a2000044 	addi	r8,r20,1
81109f70:	12000005 	stb	r8,0(r2)
81109f74:	003f4606 	br	81109c90 <__reset+0xfb0e9c90>
81109f78:	d9000b17 	ldw	r4,44(sp)
81109f7c:	2000c826 	beq	r4,zero,8110a2a0 <_dtoa_r+0xcb8>
81109f80:	d9800317 	ldw	r6,12(sp)
81109f84:	00c00044 	movi	r3,1
81109f88:	1980f90e 	bge	r3,r6,8110a370 <_dtoa_r+0xd88>
81109f8c:	d8800617 	ldw	r2,24(sp)
81109f90:	d8c00a17 	ldw	r3,40(sp)
81109f94:	157fffc4 	addi	r21,r2,-1
81109f98:	1d41f316 	blt	r3,r21,8110a768 <_dtoa_r+0x1180>
81109f9c:	1d6bc83a 	sub	r21,r3,r21
81109fa0:	d9c00617 	ldw	r7,24(sp)
81109fa4:	3802aa16 	blt	r7,zero,8110aa50 <_dtoa_r+0x1468>
81109fa8:	dd000817 	ldw	r20,32(sp)
81109fac:	d8800617 	ldw	r2,24(sp)
81109fb0:	d8c00817 	ldw	r3,32(sp)
81109fb4:	01400044 	movi	r5,1
81109fb8:	e009883a 	mov	r4,fp
81109fbc:	1887883a 	add	r3,r3,r2
81109fc0:	d8c00815 	stw	r3,32(sp)
81109fc4:	b0ad883a 	add	r22,r22,r2
81109fc8:	110cf480 	call	8110cf48 <__i2b>
81109fcc:	1023883a 	mov	r17,r2
81109fd0:	a0000826 	beq	r20,zero,81109ff4 <_dtoa_r+0xa0c>
81109fd4:	0580070e 	bge	zero,r22,81109ff4 <_dtoa_r+0xa0c>
81109fd8:	a005883a 	mov	r2,r20
81109fdc:	b500b916 	blt	r22,r20,8110a2c4 <_dtoa_r+0xcdc>
81109fe0:	d9000817 	ldw	r4,32(sp)
81109fe4:	a0a9c83a 	sub	r20,r20,r2
81109fe8:	b0adc83a 	sub	r22,r22,r2
81109fec:	2089c83a 	sub	r4,r4,r2
81109ff0:	d9000815 	stw	r4,32(sp)
81109ff4:	d9800a17 	ldw	r6,40(sp)
81109ff8:	0181810e 	bge	zero,r6,8110a600 <_dtoa_r+0x1018>
81109ffc:	d9c00b17 	ldw	r7,44(sp)
8110a000:	3800b326 	beq	r7,zero,8110a2d0 <_dtoa_r+0xce8>
8110a004:	a800b226 	beq	r21,zero,8110a2d0 <_dtoa_r+0xce8>
8110a008:	880b883a 	mov	r5,r17
8110a00c:	a80d883a 	mov	r6,r21
8110a010:	e009883a 	mov	r4,fp
8110a014:	110d17c0 	call	8110d17c <__pow5mult>
8110a018:	d9800917 	ldw	r6,36(sp)
8110a01c:	100b883a 	mov	r5,r2
8110a020:	e009883a 	mov	r4,fp
8110a024:	1023883a 	mov	r17,r2
8110a028:	110cf840 	call	8110cf84 <__multiply>
8110a02c:	1021883a 	mov	r16,r2
8110a030:	d8800a17 	ldw	r2,40(sp)
8110a034:	d9400917 	ldw	r5,36(sp)
8110a038:	e009883a 	mov	r4,fp
8110a03c:	1545c83a 	sub	r2,r2,r21
8110a040:	d8800a15 	stw	r2,40(sp)
8110a044:	110cbe40 	call	8110cbe4 <_Bfree>
8110a048:	d8c00a17 	ldw	r3,40(sp)
8110a04c:	18009f1e 	bne	r3,zero,8110a2cc <_dtoa_r+0xce4>
8110a050:	05c00044 	movi	r23,1
8110a054:	e009883a 	mov	r4,fp
8110a058:	b80b883a 	mov	r5,r23
8110a05c:	110cf480 	call	8110cf48 <__i2b>
8110a060:	d9000d17 	ldw	r4,52(sp)
8110a064:	102b883a 	mov	r21,r2
8110a068:	2000ce26 	beq	r4,zero,8110a3a4 <_dtoa_r+0xdbc>
8110a06c:	200d883a 	mov	r6,r4
8110a070:	100b883a 	mov	r5,r2
8110a074:	e009883a 	mov	r4,fp
8110a078:	110d17c0 	call	8110d17c <__pow5mult>
8110a07c:	d9800317 	ldw	r6,12(sp)
8110a080:	102b883a 	mov	r21,r2
8110a084:	b981810e 	bge	r23,r6,8110a68c <_dtoa_r+0x10a4>
8110a088:	0027883a 	mov	r19,zero
8110a08c:	a8800417 	ldw	r2,16(r21)
8110a090:	05c00804 	movi	r23,32
8110a094:	10800104 	addi	r2,r2,4
8110a098:	1085883a 	add	r2,r2,r2
8110a09c:	1085883a 	add	r2,r2,r2
8110a0a0:	a885883a 	add	r2,r21,r2
8110a0a4:	11000017 	ldw	r4,0(r2)
8110a0a8:	110ce300 	call	8110ce30 <__hi0bits>
8110a0ac:	b885c83a 	sub	r2,r23,r2
8110a0b0:	1585883a 	add	r2,r2,r22
8110a0b4:	108007cc 	andi	r2,r2,31
8110a0b8:	1000b326 	beq	r2,zero,8110a388 <_dtoa_r+0xda0>
8110a0bc:	00c00804 	movi	r3,32
8110a0c0:	1887c83a 	sub	r3,r3,r2
8110a0c4:	01000104 	movi	r4,4
8110a0c8:	20c2cd0e 	bge	r4,r3,8110ac00 <_dtoa_r+0x1618>
8110a0cc:	00c00704 	movi	r3,28
8110a0d0:	1885c83a 	sub	r2,r3,r2
8110a0d4:	d8c00817 	ldw	r3,32(sp)
8110a0d8:	a0a9883a 	add	r20,r20,r2
8110a0dc:	b0ad883a 	add	r22,r22,r2
8110a0e0:	1887883a 	add	r3,r3,r2
8110a0e4:	d8c00815 	stw	r3,32(sp)
8110a0e8:	d9800817 	ldw	r6,32(sp)
8110a0ec:	0180040e 	bge	zero,r6,8110a100 <_dtoa_r+0xb18>
8110a0f0:	800b883a 	mov	r5,r16
8110a0f4:	e009883a 	mov	r4,fp
8110a0f8:	110d2bc0 	call	8110d2bc <__lshift>
8110a0fc:	1021883a 	mov	r16,r2
8110a100:	0580050e 	bge	zero,r22,8110a118 <_dtoa_r+0xb30>
8110a104:	a80b883a 	mov	r5,r21
8110a108:	b00d883a 	mov	r6,r22
8110a10c:	e009883a 	mov	r4,fp
8110a110:	110d2bc0 	call	8110d2bc <__lshift>
8110a114:	102b883a 	mov	r21,r2
8110a118:	d9c00e17 	ldw	r7,56(sp)
8110a11c:	3801211e 	bne	r7,zero,8110a5a4 <_dtoa_r+0xfbc>
8110a120:	d9800617 	ldw	r6,24(sp)
8110a124:	0181380e 	bge	zero,r6,8110a608 <_dtoa_r+0x1020>
8110a128:	d8c00b17 	ldw	r3,44(sp)
8110a12c:	1800ab1e 	bne	r3,zero,8110a3dc <_dtoa_r+0xdf4>
8110a130:	dc800717 	ldw	r18,28(sp)
8110a134:	dcc00617 	ldw	r19,24(sp)
8110a138:	9029883a 	mov	r20,r18
8110a13c:	00000206 	br	8110a148 <_dtoa_r+0xb60>
8110a140:	110cc0c0 	call	8110cc0c <__multadd>
8110a144:	1021883a 	mov	r16,r2
8110a148:	a80b883a 	mov	r5,r21
8110a14c:	8009883a 	mov	r4,r16
8110a150:	11093e80 	call	811093e8 <quorem>
8110a154:	10800c04 	addi	r2,r2,48
8110a158:	90800005 	stb	r2,0(r18)
8110a15c:	94800044 	addi	r18,r18,1
8110a160:	9507c83a 	sub	r3,r18,r20
8110a164:	000f883a 	mov	r7,zero
8110a168:	01800284 	movi	r6,10
8110a16c:	800b883a 	mov	r5,r16
8110a170:	e009883a 	mov	r4,fp
8110a174:	1cfff216 	blt	r3,r19,8110a140 <__reset+0xfb0ea140>
8110a178:	1011883a 	mov	r8,r2
8110a17c:	d8800617 	ldw	r2,24(sp)
8110a180:	0082370e 	bge	zero,r2,8110aa60 <_dtoa_r+0x1478>
8110a184:	d9000717 	ldw	r4,28(sp)
8110a188:	0025883a 	mov	r18,zero
8110a18c:	20af883a 	add	r23,r4,r2
8110a190:	01800044 	movi	r6,1
8110a194:	800b883a 	mov	r5,r16
8110a198:	e009883a 	mov	r4,fp
8110a19c:	da001715 	stw	r8,92(sp)
8110a1a0:	110d2bc0 	call	8110d2bc <__lshift>
8110a1a4:	a80b883a 	mov	r5,r21
8110a1a8:	1009883a 	mov	r4,r2
8110a1ac:	d8800915 	stw	r2,36(sp)
8110a1b0:	110d4040 	call	8110d404 <__mcmp>
8110a1b4:	da001717 	ldw	r8,92(sp)
8110a1b8:	0081800e 	bge	zero,r2,8110a7bc <_dtoa_r+0x11d4>
8110a1bc:	b93fffc3 	ldbu	r4,-1(r23)
8110a1c0:	b8bfffc4 	addi	r2,r23,-1
8110a1c4:	1007883a 	mov	r3,r2
8110a1c8:	01800e44 	movi	r6,57
8110a1cc:	d9c00717 	ldw	r7,28(sp)
8110a1d0:	00000506 	br	8110a1e8 <_dtoa_r+0xc00>
8110a1d4:	18ffffc4 	addi	r3,r3,-1
8110a1d8:	11c12326 	beq	r2,r7,8110a668 <_dtoa_r+0x1080>
8110a1dc:	19000003 	ldbu	r4,0(r3)
8110a1e0:	102f883a 	mov	r23,r2
8110a1e4:	10bfffc4 	addi	r2,r2,-1
8110a1e8:	21403fcc 	andi	r5,r4,255
8110a1ec:	2940201c 	xori	r5,r5,128
8110a1f0:	297fe004 	addi	r5,r5,-128
8110a1f4:	29bff726 	beq	r5,r6,8110a1d4 <__reset+0xfb0ea1d4>
8110a1f8:	21000044 	addi	r4,r4,1
8110a1fc:	11000005 	stb	r4,0(r2)
8110a200:	a80b883a 	mov	r5,r21
8110a204:	e009883a 	mov	r4,fp
8110a208:	110cbe40 	call	8110cbe4 <_Bfree>
8110a20c:	883ea026 	beq	r17,zero,81109c90 <__reset+0xfb0e9c90>
8110a210:	90000426 	beq	r18,zero,8110a224 <_dtoa_r+0xc3c>
8110a214:	94400326 	beq	r18,r17,8110a224 <_dtoa_r+0xc3c>
8110a218:	900b883a 	mov	r5,r18
8110a21c:	e009883a 	mov	r4,fp
8110a220:	110cbe40 	call	8110cbe4 <_Bfree>
8110a224:	880b883a 	mov	r5,r17
8110a228:	e009883a 	mov	r4,fp
8110a22c:	110cbe40 	call	8110cbe4 <_Bfree>
8110a230:	003e9706 	br	81109c90 <__reset+0xfb0e9c90>
8110a234:	01800044 	movi	r6,1
8110a238:	d9800e15 	stw	r6,56(sp)
8110a23c:	003d9606 	br	81109898 <__reset+0xfb0e9898>
8110a240:	d8800817 	ldw	r2,32(sp)
8110a244:	d8c00517 	ldw	r3,20(sp)
8110a248:	d8000d15 	stw	zero,52(sp)
8110a24c:	10c5c83a 	sub	r2,r2,r3
8110a250:	00c9c83a 	sub	r4,zero,r3
8110a254:	d8800815 	stw	r2,32(sp)
8110a258:	d9000a15 	stw	r4,40(sp)
8110a25c:	003d9706 	br	811098bc <__reset+0xfb0e98bc>
8110a260:	05adc83a 	sub	r22,zero,r22
8110a264:	dd800815 	stw	r22,32(sp)
8110a268:	002d883a 	mov	r22,zero
8110a26c:	003d8e06 	br	811098a8 <__reset+0xfb0e98a8>
8110a270:	d9000517 	ldw	r4,20(sp)
8110a274:	1112e2c0 	call	81112e2c <__floatsidf>
8110a278:	100d883a 	mov	r6,r2
8110a27c:	180f883a 	mov	r7,r3
8110a280:	a009883a 	mov	r4,r20
8110a284:	880b883a 	mov	r5,r17
8110a288:	11122580 	call	81112258 <__eqdf2>
8110a28c:	103d7126 	beq	r2,zero,81109854 <__reset+0xfb0e9854>
8110a290:	d9c00517 	ldw	r7,20(sp)
8110a294:	39ffffc4 	addi	r7,r7,-1
8110a298:	d9c00515 	stw	r7,20(sp)
8110a29c:	003d6d06 	br	81109854 <__reset+0xfb0e9854>
8110a2a0:	dd400a17 	ldw	r21,40(sp)
8110a2a4:	dd000817 	ldw	r20,32(sp)
8110a2a8:	0023883a 	mov	r17,zero
8110a2ac:	003f4806 	br	81109fd0 <__reset+0xfb0e9fd0>
8110a2b0:	10e3c83a 	sub	r17,r2,r3
8110a2b4:	9448983a 	sll	r4,r18,r17
8110a2b8:	003d3206 	br	81109784 <__reset+0xfb0e9784>
8110a2bc:	d8000e15 	stw	zero,56(sp)
8110a2c0:	003d7506 	br	81109898 <__reset+0xfb0e9898>
8110a2c4:	b005883a 	mov	r2,r22
8110a2c8:	003f4506 	br	81109fe0 <__reset+0xfb0e9fe0>
8110a2cc:	dc000915 	stw	r16,36(sp)
8110a2d0:	d9800a17 	ldw	r6,40(sp)
8110a2d4:	d9400917 	ldw	r5,36(sp)
8110a2d8:	e009883a 	mov	r4,fp
8110a2dc:	110d17c0 	call	8110d17c <__pow5mult>
8110a2e0:	1021883a 	mov	r16,r2
8110a2e4:	003f5a06 	br	8110a050 <__reset+0xfb0ea050>
8110a2e8:	01c00044 	movi	r7,1
8110a2ec:	d9c00b15 	stw	r7,44(sp)
8110a2f0:	d8802217 	ldw	r2,136(sp)
8110a2f4:	0081280e 	bge	zero,r2,8110a798 <_dtoa_r+0x11b0>
8110a2f8:	100d883a 	mov	r6,r2
8110a2fc:	1021883a 	mov	r16,r2
8110a300:	d8800c15 	stw	r2,48(sp)
8110a304:	d8800615 	stw	r2,24(sp)
8110a308:	003d8806 	br	8110992c <__reset+0xfb0e992c>
8110a30c:	d8800617 	ldw	r2,24(sp)
8110a310:	00be9b16 	blt	zero,r2,81109d80 <__reset+0xfb0e9d80>
8110a314:	10010f1e 	bne	r2,zero,8110a754 <_dtoa_r+0x116c>
8110a318:	880b883a 	mov	r5,r17
8110a31c:	000d883a 	mov	r6,zero
8110a320:	01d00534 	movhi	r7,16404
8110a324:	8009883a 	mov	r4,r16
8110a328:	11063f80 	call	811063f8 <__muldf3>
8110a32c:	900d883a 	mov	r6,r18
8110a330:	980f883a 	mov	r7,r19
8110a334:	1009883a 	mov	r4,r2
8110a338:	180b883a 	mov	r5,r3
8110a33c:	11122e00 	call	811122e0 <__gedf2>
8110a340:	002b883a 	mov	r21,zero
8110a344:	0023883a 	mov	r17,zero
8110a348:	1000bf16 	blt	r2,zero,8110a648 <_dtoa_r+0x1060>
8110a34c:	d9802217 	ldw	r6,136(sp)
8110a350:	ddc00717 	ldw	r23,28(sp)
8110a354:	018c303a 	nor	r6,zero,r6
8110a358:	d9800515 	stw	r6,20(sp)
8110a35c:	a80b883a 	mov	r5,r21
8110a360:	e009883a 	mov	r4,fp
8110a364:	110cbe40 	call	8110cbe4 <_Bfree>
8110a368:	883e4926 	beq	r17,zero,81109c90 <__reset+0xfb0e9c90>
8110a36c:	003fad06 	br	8110a224 <__reset+0xfb0ea224>
8110a370:	d9c01117 	ldw	r7,68(sp)
8110a374:	3801bc26 	beq	r7,zero,8110aa68 <_dtoa_r+0x1480>
8110a378:	10810cc4 	addi	r2,r2,1075
8110a37c:	dd400a17 	ldw	r21,40(sp)
8110a380:	dd000817 	ldw	r20,32(sp)
8110a384:	003f0a06 	br	81109fb0 <__reset+0xfb0e9fb0>
8110a388:	00800704 	movi	r2,28
8110a38c:	d9000817 	ldw	r4,32(sp)
8110a390:	a0a9883a 	add	r20,r20,r2
8110a394:	b0ad883a 	add	r22,r22,r2
8110a398:	2089883a 	add	r4,r4,r2
8110a39c:	d9000815 	stw	r4,32(sp)
8110a3a0:	003f5106 	br	8110a0e8 <__reset+0xfb0ea0e8>
8110a3a4:	d8c00317 	ldw	r3,12(sp)
8110a3a8:	b8c1fc0e 	bge	r23,r3,8110ab9c <_dtoa_r+0x15b4>
8110a3ac:	0027883a 	mov	r19,zero
8110a3b0:	b805883a 	mov	r2,r23
8110a3b4:	003f3e06 	br	8110a0b0 <__reset+0xfb0ea0b0>
8110a3b8:	880b883a 	mov	r5,r17
8110a3bc:	e009883a 	mov	r4,fp
8110a3c0:	000f883a 	mov	r7,zero
8110a3c4:	01800284 	movi	r6,10
8110a3c8:	110cc0c0 	call	8110cc0c <__multadd>
8110a3cc:	d9000c17 	ldw	r4,48(sp)
8110a3d0:	1023883a 	mov	r17,r2
8110a3d4:	0102040e 	bge	zero,r4,8110abe8 <_dtoa_r+0x1600>
8110a3d8:	d9000615 	stw	r4,24(sp)
8110a3dc:	0500050e 	bge	zero,r20,8110a3f4 <_dtoa_r+0xe0c>
8110a3e0:	880b883a 	mov	r5,r17
8110a3e4:	a00d883a 	mov	r6,r20
8110a3e8:	e009883a 	mov	r4,fp
8110a3ec:	110d2bc0 	call	8110d2bc <__lshift>
8110a3f0:	1023883a 	mov	r17,r2
8110a3f4:	9801241e 	bne	r19,zero,8110a888 <_dtoa_r+0x12a0>
8110a3f8:	8829883a 	mov	r20,r17
8110a3fc:	d9000617 	ldw	r4,24(sp)
8110a400:	dcc00717 	ldw	r19,28(sp)
8110a404:	9480004c 	andi	r18,r18,1
8110a408:	20bfffc4 	addi	r2,r4,-1
8110a40c:	9885883a 	add	r2,r19,r2
8110a410:	d8800415 	stw	r2,16(sp)
8110a414:	dc800615 	stw	r18,24(sp)
8110a418:	a80b883a 	mov	r5,r21
8110a41c:	8009883a 	mov	r4,r16
8110a420:	11093e80 	call	811093e8 <quorem>
8110a424:	880b883a 	mov	r5,r17
8110a428:	8009883a 	mov	r4,r16
8110a42c:	102f883a 	mov	r23,r2
8110a430:	110d4040 	call	8110d404 <__mcmp>
8110a434:	a80b883a 	mov	r5,r21
8110a438:	a00d883a 	mov	r6,r20
8110a43c:	e009883a 	mov	r4,fp
8110a440:	102d883a 	mov	r22,r2
8110a444:	110d4640 	call	8110d464 <__mdiff>
8110a448:	1007883a 	mov	r3,r2
8110a44c:	10800317 	ldw	r2,12(r2)
8110a450:	bc800c04 	addi	r18,r23,48
8110a454:	180b883a 	mov	r5,r3
8110a458:	10004e1e 	bne	r2,zero,8110a594 <_dtoa_r+0xfac>
8110a45c:	8009883a 	mov	r4,r16
8110a460:	d8c01615 	stw	r3,88(sp)
8110a464:	110d4040 	call	8110d404 <__mcmp>
8110a468:	d8c01617 	ldw	r3,88(sp)
8110a46c:	e009883a 	mov	r4,fp
8110a470:	d8801615 	stw	r2,88(sp)
8110a474:	180b883a 	mov	r5,r3
8110a478:	110cbe40 	call	8110cbe4 <_Bfree>
8110a47c:	d8801617 	ldw	r2,88(sp)
8110a480:	1000041e 	bne	r2,zero,8110a494 <_dtoa_r+0xeac>
8110a484:	d9800317 	ldw	r6,12(sp)
8110a488:	3000021e 	bne	r6,zero,8110a494 <_dtoa_r+0xeac>
8110a48c:	d8c00617 	ldw	r3,24(sp)
8110a490:	18003726 	beq	r3,zero,8110a570 <_dtoa_r+0xf88>
8110a494:	b0002016 	blt	r22,zero,8110a518 <_dtoa_r+0xf30>
8110a498:	b000041e 	bne	r22,zero,8110a4ac <_dtoa_r+0xec4>
8110a49c:	d9000317 	ldw	r4,12(sp)
8110a4a0:	2000021e 	bne	r4,zero,8110a4ac <_dtoa_r+0xec4>
8110a4a4:	d8c00617 	ldw	r3,24(sp)
8110a4a8:	18001b26 	beq	r3,zero,8110a518 <_dtoa_r+0xf30>
8110a4ac:	00810716 	blt	zero,r2,8110a8cc <_dtoa_r+0x12e4>
8110a4b0:	d8c00417 	ldw	r3,16(sp)
8110a4b4:	9d800044 	addi	r22,r19,1
8110a4b8:	9c800005 	stb	r18,0(r19)
8110a4bc:	b02f883a 	mov	r23,r22
8110a4c0:	98c10626 	beq	r19,r3,8110a8dc <_dtoa_r+0x12f4>
8110a4c4:	800b883a 	mov	r5,r16
8110a4c8:	000f883a 	mov	r7,zero
8110a4cc:	01800284 	movi	r6,10
8110a4d0:	e009883a 	mov	r4,fp
8110a4d4:	110cc0c0 	call	8110cc0c <__multadd>
8110a4d8:	1021883a 	mov	r16,r2
8110a4dc:	000f883a 	mov	r7,zero
8110a4e0:	01800284 	movi	r6,10
8110a4e4:	880b883a 	mov	r5,r17
8110a4e8:	e009883a 	mov	r4,fp
8110a4ec:	8d002526 	beq	r17,r20,8110a584 <_dtoa_r+0xf9c>
8110a4f0:	110cc0c0 	call	8110cc0c <__multadd>
8110a4f4:	a00b883a 	mov	r5,r20
8110a4f8:	000f883a 	mov	r7,zero
8110a4fc:	01800284 	movi	r6,10
8110a500:	e009883a 	mov	r4,fp
8110a504:	1023883a 	mov	r17,r2
8110a508:	110cc0c0 	call	8110cc0c <__multadd>
8110a50c:	1029883a 	mov	r20,r2
8110a510:	b027883a 	mov	r19,r22
8110a514:	003fc006 	br	8110a418 <__reset+0xfb0ea418>
8110a518:	9011883a 	mov	r8,r18
8110a51c:	00800e0e 	bge	zero,r2,8110a558 <_dtoa_r+0xf70>
8110a520:	800b883a 	mov	r5,r16
8110a524:	01800044 	movi	r6,1
8110a528:	e009883a 	mov	r4,fp
8110a52c:	da001715 	stw	r8,92(sp)
8110a530:	110d2bc0 	call	8110d2bc <__lshift>
8110a534:	a80b883a 	mov	r5,r21
8110a538:	1009883a 	mov	r4,r2
8110a53c:	1021883a 	mov	r16,r2
8110a540:	110d4040 	call	8110d404 <__mcmp>
8110a544:	da001717 	ldw	r8,92(sp)
8110a548:	0081960e 	bge	zero,r2,8110aba4 <_dtoa_r+0x15bc>
8110a54c:	00800e44 	movi	r2,57
8110a550:	40817026 	beq	r8,r2,8110ab14 <_dtoa_r+0x152c>
8110a554:	ba000c44 	addi	r8,r23,49
8110a558:	8825883a 	mov	r18,r17
8110a55c:	9dc00044 	addi	r23,r19,1
8110a560:	9a000005 	stb	r8,0(r19)
8110a564:	a023883a 	mov	r17,r20
8110a568:	dc000915 	stw	r16,36(sp)
8110a56c:	003f2406 	br	8110a200 <__reset+0xfb0ea200>
8110a570:	00800e44 	movi	r2,57
8110a574:	9011883a 	mov	r8,r18
8110a578:	90816626 	beq	r18,r2,8110ab14 <_dtoa_r+0x152c>
8110a57c:	05bff516 	blt	zero,r22,8110a554 <__reset+0xfb0ea554>
8110a580:	003ff506 	br	8110a558 <__reset+0xfb0ea558>
8110a584:	110cc0c0 	call	8110cc0c <__multadd>
8110a588:	1023883a 	mov	r17,r2
8110a58c:	1029883a 	mov	r20,r2
8110a590:	003fdf06 	br	8110a510 <__reset+0xfb0ea510>
8110a594:	e009883a 	mov	r4,fp
8110a598:	110cbe40 	call	8110cbe4 <_Bfree>
8110a59c:	00800044 	movi	r2,1
8110a5a0:	003fbc06 	br	8110a494 <__reset+0xfb0ea494>
8110a5a4:	a80b883a 	mov	r5,r21
8110a5a8:	8009883a 	mov	r4,r16
8110a5ac:	110d4040 	call	8110d404 <__mcmp>
8110a5b0:	103edb0e 	bge	r2,zero,8110a120 <__reset+0xfb0ea120>
8110a5b4:	800b883a 	mov	r5,r16
8110a5b8:	000f883a 	mov	r7,zero
8110a5bc:	01800284 	movi	r6,10
8110a5c0:	e009883a 	mov	r4,fp
8110a5c4:	110cc0c0 	call	8110cc0c <__multadd>
8110a5c8:	1021883a 	mov	r16,r2
8110a5cc:	d8800517 	ldw	r2,20(sp)
8110a5d0:	d8c00b17 	ldw	r3,44(sp)
8110a5d4:	10bfffc4 	addi	r2,r2,-1
8110a5d8:	d8800515 	stw	r2,20(sp)
8110a5dc:	183f761e 	bne	r3,zero,8110a3b8 <__reset+0xfb0ea3b8>
8110a5e0:	d9000c17 	ldw	r4,48(sp)
8110a5e4:	0101730e 	bge	zero,r4,8110abb4 <_dtoa_r+0x15cc>
8110a5e8:	d9000615 	stw	r4,24(sp)
8110a5ec:	003ed006 	br	8110a130 <__reset+0xfb0ea130>
8110a5f0:	00800084 	movi	r2,2
8110a5f4:	3081861e 	bne	r6,r2,8110ac10 <_dtoa_r+0x1628>
8110a5f8:	d8000b15 	stw	zero,44(sp)
8110a5fc:	003f3c06 	br	8110a2f0 <__reset+0xfb0ea2f0>
8110a600:	dc000917 	ldw	r16,36(sp)
8110a604:	003e9206 	br	8110a050 <__reset+0xfb0ea050>
8110a608:	d9c00317 	ldw	r7,12(sp)
8110a60c:	00800084 	movi	r2,2
8110a610:	11fec50e 	bge	r2,r7,8110a128 <__reset+0xfb0ea128>
8110a614:	d9000617 	ldw	r4,24(sp)
8110a618:	20013c1e 	bne	r4,zero,8110ab0c <_dtoa_r+0x1524>
8110a61c:	a80b883a 	mov	r5,r21
8110a620:	000f883a 	mov	r7,zero
8110a624:	01800144 	movi	r6,5
8110a628:	e009883a 	mov	r4,fp
8110a62c:	110cc0c0 	call	8110cc0c <__multadd>
8110a630:	100b883a 	mov	r5,r2
8110a634:	8009883a 	mov	r4,r16
8110a638:	102b883a 	mov	r21,r2
8110a63c:	110d4040 	call	8110d404 <__mcmp>
8110a640:	dc000915 	stw	r16,36(sp)
8110a644:	00bf410e 	bge	zero,r2,8110a34c <__reset+0xfb0ea34c>
8110a648:	d9c00717 	ldw	r7,28(sp)
8110a64c:	00800c44 	movi	r2,49
8110a650:	38800005 	stb	r2,0(r7)
8110a654:	d8800517 	ldw	r2,20(sp)
8110a658:	3dc00044 	addi	r23,r7,1
8110a65c:	10800044 	addi	r2,r2,1
8110a660:	d8800515 	stw	r2,20(sp)
8110a664:	003f3d06 	br	8110a35c <__reset+0xfb0ea35c>
8110a668:	d9800517 	ldw	r6,20(sp)
8110a66c:	d9c00717 	ldw	r7,28(sp)
8110a670:	00800c44 	movi	r2,49
8110a674:	31800044 	addi	r6,r6,1
8110a678:	d9800515 	stw	r6,20(sp)
8110a67c:	38800005 	stb	r2,0(r7)
8110a680:	003edf06 	br	8110a200 <__reset+0xfb0ea200>
8110a684:	d8000b15 	stw	zero,44(sp)
8110a688:	003c9f06 	br	81109908 <__reset+0xfb0e9908>
8110a68c:	903e7e1e 	bne	r18,zero,8110a088 <__reset+0xfb0ea088>
8110a690:	00800434 	movhi	r2,16
8110a694:	10bfffc4 	addi	r2,r2,-1
8110a698:	9884703a 	and	r2,r19,r2
8110a69c:	1000ea1e 	bne	r2,zero,8110aa48 <_dtoa_r+0x1460>
8110a6a0:	9cdffc2c 	andhi	r19,r19,32752
8110a6a4:	9800e826 	beq	r19,zero,8110aa48 <_dtoa_r+0x1460>
8110a6a8:	d9c00817 	ldw	r7,32(sp)
8110a6ac:	b5800044 	addi	r22,r22,1
8110a6b0:	04c00044 	movi	r19,1
8110a6b4:	39c00044 	addi	r7,r7,1
8110a6b8:	d9c00815 	stw	r7,32(sp)
8110a6bc:	d8800d17 	ldw	r2,52(sp)
8110a6c0:	103e721e 	bne	r2,zero,8110a08c <__reset+0xfb0ea08c>
8110a6c4:	00800044 	movi	r2,1
8110a6c8:	003e7906 	br	8110a0b0 <__reset+0xfb0ea0b0>
8110a6cc:	8009883a 	mov	r4,r16
8110a6d0:	1112e2c0 	call	81112e2c <__floatsidf>
8110a6d4:	d9800f17 	ldw	r6,60(sp)
8110a6d8:	d9c01017 	ldw	r7,64(sp)
8110a6dc:	1009883a 	mov	r4,r2
8110a6e0:	180b883a 	mov	r5,r3
8110a6e4:	11063f80 	call	811063f8 <__muldf3>
8110a6e8:	000d883a 	mov	r6,zero
8110a6ec:	01d00734 	movhi	r7,16412
8110a6f0:	1009883a 	mov	r4,r2
8110a6f4:	180b883a 	mov	r5,r3
8110a6f8:	11110c40 	call	811110c4 <__adddf3>
8110a6fc:	047f3034 	movhi	r17,64704
8110a700:	1021883a 	mov	r16,r2
8110a704:	1c63883a 	add	r17,r3,r17
8110a708:	d9000f17 	ldw	r4,60(sp)
8110a70c:	d9401017 	ldw	r5,64(sp)
8110a710:	000d883a 	mov	r6,zero
8110a714:	01d00534 	movhi	r7,16404
8110a718:	11124b00 	call	811124b0 <__subdf3>
8110a71c:	800d883a 	mov	r6,r16
8110a720:	880f883a 	mov	r7,r17
8110a724:	1009883a 	mov	r4,r2
8110a728:	180b883a 	mov	r5,r3
8110a72c:	102b883a 	mov	r21,r2
8110a730:	1829883a 	mov	r20,r3
8110a734:	11122e00 	call	811122e0 <__gedf2>
8110a738:	00806c16 	blt	zero,r2,8110a8ec <_dtoa_r+0x1304>
8110a73c:	89e0003c 	xorhi	r7,r17,32768
8110a740:	800d883a 	mov	r6,r16
8110a744:	a809883a 	mov	r4,r21
8110a748:	a00b883a 	mov	r5,r20
8110a74c:	11123bc0 	call	811123bc <__ledf2>
8110a750:	103d7e0e 	bge	r2,zero,81109d4c <__reset+0xfb0e9d4c>
8110a754:	002b883a 	mov	r21,zero
8110a758:	0023883a 	mov	r17,zero
8110a75c:	003efb06 	br	8110a34c <__reset+0xfb0ea34c>
8110a760:	d8800717 	ldw	r2,28(sp)
8110a764:	003bd006 	br	811096a8 <__reset+0xfb0e96a8>
8110a768:	d9000a17 	ldw	r4,40(sp)
8110a76c:	d9800d17 	ldw	r6,52(sp)
8110a770:	dd400a15 	stw	r21,40(sp)
8110a774:	a905c83a 	sub	r2,r21,r4
8110a778:	308d883a 	add	r6,r6,r2
8110a77c:	d9800d15 	stw	r6,52(sp)
8110a780:	002b883a 	mov	r21,zero
8110a784:	003e0606 	br	81109fa0 <__reset+0xfb0e9fa0>
8110a788:	9023883a 	mov	r17,r18
8110a78c:	9829883a 	mov	r20,r19
8110a790:	04000084 	movi	r16,2
8110a794:	003c9206 	br	811099e0 <__reset+0xfb0e99e0>
8110a798:	04000044 	movi	r16,1
8110a79c:	dc000c15 	stw	r16,48(sp)
8110a7a0:	dc000615 	stw	r16,24(sp)
8110a7a4:	dc002215 	stw	r16,136(sp)
8110a7a8:	e0001115 	stw	zero,68(fp)
8110a7ac:	000b883a 	mov	r5,zero
8110a7b0:	003c6906 	br	81109958 <__reset+0xfb0e9958>
8110a7b4:	3021883a 	mov	r16,r6
8110a7b8:	003ffb06 	br	8110a7a8 <__reset+0xfb0ea7a8>
8110a7bc:	1000021e 	bne	r2,zero,8110a7c8 <_dtoa_r+0x11e0>
8110a7c0:	4200004c 	andi	r8,r8,1
8110a7c4:	403e7d1e 	bne	r8,zero,8110a1bc <__reset+0xfb0ea1bc>
8110a7c8:	01000c04 	movi	r4,48
8110a7cc:	00000106 	br	8110a7d4 <_dtoa_r+0x11ec>
8110a7d0:	102f883a 	mov	r23,r2
8110a7d4:	b8bfffc4 	addi	r2,r23,-1
8110a7d8:	10c00007 	ldb	r3,0(r2)
8110a7dc:	193ffc26 	beq	r3,r4,8110a7d0 <__reset+0xfb0ea7d0>
8110a7e0:	003e8706 	br	8110a200 <__reset+0xfb0ea200>
8110a7e4:	d8800517 	ldw	r2,20(sp)
8110a7e8:	00a3c83a 	sub	r17,zero,r2
8110a7ec:	8800a426 	beq	r17,zero,8110aa80 <_dtoa_r+0x1498>
8110a7f0:	888003cc 	andi	r2,r17,15
8110a7f4:	100490fa 	slli	r2,r2,3
8110a7f8:	00e044b4 	movhi	r3,33042
8110a7fc:	18e6d904 	addi	r3,r3,-25756
8110a800:	1885883a 	add	r2,r3,r2
8110a804:	11800017 	ldw	r6,0(r2)
8110a808:	11c00117 	ldw	r7,4(r2)
8110a80c:	9009883a 	mov	r4,r18
8110a810:	980b883a 	mov	r5,r19
8110a814:	8823d13a 	srai	r17,r17,4
8110a818:	11063f80 	call	811063f8 <__muldf3>
8110a81c:	d8800f15 	stw	r2,60(sp)
8110a820:	d8c01015 	stw	r3,64(sp)
8110a824:	8800e826 	beq	r17,zero,8110abc8 <_dtoa_r+0x15e0>
8110a828:	052044b4 	movhi	r20,33042
8110a82c:	a526cf04 	addi	r20,r20,-25796
8110a830:	04000084 	movi	r16,2
8110a834:	8980004c 	andi	r6,r17,1
8110a838:	1009883a 	mov	r4,r2
8110a83c:	8823d07a 	srai	r17,r17,1
8110a840:	180b883a 	mov	r5,r3
8110a844:	30000426 	beq	r6,zero,8110a858 <_dtoa_r+0x1270>
8110a848:	a1800017 	ldw	r6,0(r20)
8110a84c:	a1c00117 	ldw	r7,4(r20)
8110a850:	84000044 	addi	r16,r16,1
8110a854:	11063f80 	call	811063f8 <__muldf3>
8110a858:	a5000204 	addi	r20,r20,8
8110a85c:	883ff51e 	bne	r17,zero,8110a834 <__reset+0xfb0ea834>
8110a860:	d8800f15 	stw	r2,60(sp)
8110a864:	d8c01015 	stw	r3,64(sp)
8110a868:	003c7606 	br	81109a44 <__reset+0xfb0e9a44>
8110a86c:	00c00c04 	movi	r3,48
8110a870:	10c00005 	stb	r3,0(r2)
8110a874:	d8c00517 	ldw	r3,20(sp)
8110a878:	bd3fffc3 	ldbu	r20,-1(r23)
8110a87c:	18c00044 	addi	r3,r3,1
8110a880:	d8c00515 	stw	r3,20(sp)
8110a884:	003db906 	br	81109f6c <__reset+0xfb0e9f6c>
8110a888:	89400117 	ldw	r5,4(r17)
8110a88c:	e009883a 	mov	r4,fp
8110a890:	110cb3c0 	call	8110cb3c <_Balloc>
8110a894:	89800417 	ldw	r6,16(r17)
8110a898:	89400304 	addi	r5,r17,12
8110a89c:	11000304 	addi	r4,r2,12
8110a8a0:	31800084 	addi	r6,r6,2
8110a8a4:	318d883a 	add	r6,r6,r6
8110a8a8:	318d883a 	add	r6,r6,r6
8110a8ac:	1027883a 	mov	r19,r2
8110a8b0:	1106c840 	call	81106c84 <memcpy>
8110a8b4:	01800044 	movi	r6,1
8110a8b8:	980b883a 	mov	r5,r19
8110a8bc:	e009883a 	mov	r4,fp
8110a8c0:	110d2bc0 	call	8110d2bc <__lshift>
8110a8c4:	1029883a 	mov	r20,r2
8110a8c8:	003ecc06 	br	8110a3fc <__reset+0xfb0ea3fc>
8110a8cc:	00800e44 	movi	r2,57
8110a8d0:	90809026 	beq	r18,r2,8110ab14 <_dtoa_r+0x152c>
8110a8d4:	92000044 	addi	r8,r18,1
8110a8d8:	003f1f06 	br	8110a558 <__reset+0xfb0ea558>
8110a8dc:	9011883a 	mov	r8,r18
8110a8e0:	8825883a 	mov	r18,r17
8110a8e4:	a023883a 	mov	r17,r20
8110a8e8:	003e2906 	br	8110a190 <__reset+0xfb0ea190>
8110a8ec:	002b883a 	mov	r21,zero
8110a8f0:	0023883a 	mov	r17,zero
8110a8f4:	003f5406 	br	8110a648 <__reset+0xfb0ea648>
8110a8f8:	61bfffc4 	addi	r6,r12,-1
8110a8fc:	300490fa 	slli	r2,r6,3
8110a900:	00e044b4 	movhi	r3,33042
8110a904:	18e6d904 	addi	r3,r3,-25756
8110a908:	1885883a 	add	r2,r3,r2
8110a90c:	11000017 	ldw	r4,0(r2)
8110a910:	11400117 	ldw	r5,4(r2)
8110a914:	d8800717 	ldw	r2,28(sp)
8110a918:	880f883a 	mov	r7,r17
8110a91c:	d9801215 	stw	r6,72(sp)
8110a920:	800d883a 	mov	r6,r16
8110a924:	db001615 	stw	r12,88(sp)
8110a928:	15c00044 	addi	r23,r2,1
8110a92c:	11063f80 	call	811063f8 <__muldf3>
8110a930:	d9401017 	ldw	r5,64(sp)
8110a934:	d9000f17 	ldw	r4,60(sp)
8110a938:	d8c01515 	stw	r3,84(sp)
8110a93c:	d8801415 	stw	r2,80(sp)
8110a940:	1112dac0 	call	81112dac <__fixdfsi>
8110a944:	1009883a 	mov	r4,r2
8110a948:	1021883a 	mov	r16,r2
8110a94c:	1112e2c0 	call	81112e2c <__floatsidf>
8110a950:	d9000f17 	ldw	r4,60(sp)
8110a954:	d9401017 	ldw	r5,64(sp)
8110a958:	100d883a 	mov	r6,r2
8110a95c:	180f883a 	mov	r7,r3
8110a960:	11124b00 	call	811124b0 <__subdf3>
8110a964:	1829883a 	mov	r20,r3
8110a968:	d8c00717 	ldw	r3,28(sp)
8110a96c:	84000c04 	addi	r16,r16,48
8110a970:	1023883a 	mov	r17,r2
8110a974:	1c000005 	stb	r16,0(r3)
8110a978:	db001617 	ldw	r12,88(sp)
8110a97c:	00800044 	movi	r2,1
8110a980:	60802226 	beq	r12,r2,8110aa0c <_dtoa_r+0x1424>
8110a984:	d9c00717 	ldw	r7,28(sp)
8110a988:	8805883a 	mov	r2,r17
8110a98c:	b82b883a 	mov	r21,r23
8110a990:	3b19883a 	add	r12,r7,r12
8110a994:	6023883a 	mov	r17,r12
8110a998:	a007883a 	mov	r3,r20
8110a99c:	dc800f15 	stw	r18,60(sp)
8110a9a0:	000d883a 	mov	r6,zero
8110a9a4:	01d00934 	movhi	r7,16420
8110a9a8:	1009883a 	mov	r4,r2
8110a9ac:	180b883a 	mov	r5,r3
8110a9b0:	11063f80 	call	811063f8 <__muldf3>
8110a9b4:	180b883a 	mov	r5,r3
8110a9b8:	1009883a 	mov	r4,r2
8110a9bc:	1829883a 	mov	r20,r3
8110a9c0:	1025883a 	mov	r18,r2
8110a9c4:	1112dac0 	call	81112dac <__fixdfsi>
8110a9c8:	1009883a 	mov	r4,r2
8110a9cc:	1021883a 	mov	r16,r2
8110a9d0:	1112e2c0 	call	81112e2c <__floatsidf>
8110a9d4:	100d883a 	mov	r6,r2
8110a9d8:	180f883a 	mov	r7,r3
8110a9dc:	9009883a 	mov	r4,r18
8110a9e0:	a00b883a 	mov	r5,r20
8110a9e4:	84000c04 	addi	r16,r16,48
8110a9e8:	11124b00 	call	811124b0 <__subdf3>
8110a9ec:	ad400044 	addi	r21,r21,1
8110a9f0:	ac3fffc5 	stb	r16,-1(r21)
8110a9f4:	ac7fea1e 	bne	r21,r17,8110a9a0 <__reset+0xfb0ea9a0>
8110a9f8:	1023883a 	mov	r17,r2
8110a9fc:	d8801217 	ldw	r2,72(sp)
8110aa00:	dc800f17 	ldw	r18,60(sp)
8110aa04:	1829883a 	mov	r20,r3
8110aa08:	b8af883a 	add	r23,r23,r2
8110aa0c:	d9001417 	ldw	r4,80(sp)
8110aa10:	d9401517 	ldw	r5,84(sp)
8110aa14:	000d883a 	mov	r6,zero
8110aa18:	01cff834 	movhi	r7,16352
8110aa1c:	11110c40 	call	811110c4 <__adddf3>
8110aa20:	880d883a 	mov	r6,r17
8110aa24:	a00f883a 	mov	r7,r20
8110aa28:	1009883a 	mov	r4,r2
8110aa2c:	180b883a 	mov	r5,r3
8110aa30:	11123bc0 	call	811123bc <__ledf2>
8110aa34:	10003e0e 	bge	r2,zero,8110ab30 <_dtoa_r+0x1548>
8110aa38:	d9001317 	ldw	r4,76(sp)
8110aa3c:	bd3fffc3 	ldbu	r20,-1(r23)
8110aa40:	d9000515 	stw	r4,20(sp)
8110aa44:	003d3b06 	br	81109f34 <__reset+0xfb0e9f34>
8110aa48:	0027883a 	mov	r19,zero
8110aa4c:	003f1b06 	br	8110a6bc <__reset+0xfb0ea6bc>
8110aa50:	d8800817 	ldw	r2,32(sp)
8110aa54:	11e9c83a 	sub	r20,r2,r7
8110aa58:	0005883a 	mov	r2,zero
8110aa5c:	003d5406 	br	81109fb0 <__reset+0xfb0e9fb0>
8110aa60:	00800044 	movi	r2,1
8110aa64:	003dc706 	br	8110a184 <__reset+0xfb0ea184>
8110aa68:	d8c00217 	ldw	r3,8(sp)
8110aa6c:	00800d84 	movi	r2,54
8110aa70:	dd400a17 	ldw	r21,40(sp)
8110aa74:	10c5c83a 	sub	r2,r2,r3
8110aa78:	dd000817 	ldw	r20,32(sp)
8110aa7c:	003d4c06 	br	81109fb0 <__reset+0xfb0e9fb0>
8110aa80:	dc800f15 	stw	r18,60(sp)
8110aa84:	dcc01015 	stw	r19,64(sp)
8110aa88:	04000084 	movi	r16,2
8110aa8c:	003bed06 	br	81109a44 <__reset+0xfb0e9a44>
8110aa90:	d9000617 	ldw	r4,24(sp)
8110aa94:	203f0d26 	beq	r4,zero,8110a6cc <__reset+0xfb0ea6cc>
8110aa98:	d9800c17 	ldw	r6,48(sp)
8110aa9c:	01bcab0e 	bge	zero,r6,81109d4c <__reset+0xfb0e9d4c>
8110aaa0:	d9401017 	ldw	r5,64(sp)
8110aaa4:	d9000f17 	ldw	r4,60(sp)
8110aaa8:	000d883a 	mov	r6,zero
8110aaac:	01d00934 	movhi	r7,16420
8110aab0:	11063f80 	call	811063f8 <__muldf3>
8110aab4:	81000044 	addi	r4,r16,1
8110aab8:	d8800f15 	stw	r2,60(sp)
8110aabc:	d8c01015 	stw	r3,64(sp)
8110aac0:	1112e2c0 	call	81112e2c <__floatsidf>
8110aac4:	d9800f17 	ldw	r6,60(sp)
8110aac8:	d9c01017 	ldw	r7,64(sp)
8110aacc:	1009883a 	mov	r4,r2
8110aad0:	180b883a 	mov	r5,r3
8110aad4:	11063f80 	call	811063f8 <__muldf3>
8110aad8:	01d00734 	movhi	r7,16412
8110aadc:	000d883a 	mov	r6,zero
8110aae0:	1009883a 	mov	r4,r2
8110aae4:	180b883a 	mov	r5,r3
8110aae8:	11110c40 	call	811110c4 <__adddf3>
8110aaec:	d9c00517 	ldw	r7,20(sp)
8110aaf0:	047f3034 	movhi	r17,64704
8110aaf4:	1021883a 	mov	r16,r2
8110aaf8:	39ffffc4 	addi	r7,r7,-1
8110aafc:	d9c01315 	stw	r7,76(sp)
8110ab00:	1c63883a 	add	r17,r3,r17
8110ab04:	db000c17 	ldw	r12,48(sp)
8110ab08:	003bea06 	br	81109ab4 <__reset+0xfb0e9ab4>
8110ab0c:	dc000915 	stw	r16,36(sp)
8110ab10:	003e0e06 	br	8110a34c <__reset+0xfb0ea34c>
8110ab14:	01000e44 	movi	r4,57
8110ab18:	8825883a 	mov	r18,r17
8110ab1c:	9dc00044 	addi	r23,r19,1
8110ab20:	99000005 	stb	r4,0(r19)
8110ab24:	a023883a 	mov	r17,r20
8110ab28:	dc000915 	stw	r16,36(sp)
8110ab2c:	003da406 	br	8110a1c0 <__reset+0xfb0ea1c0>
8110ab30:	d9801417 	ldw	r6,80(sp)
8110ab34:	d9c01517 	ldw	r7,84(sp)
8110ab38:	0009883a 	mov	r4,zero
8110ab3c:	014ff834 	movhi	r5,16352
8110ab40:	11124b00 	call	811124b0 <__subdf3>
8110ab44:	880d883a 	mov	r6,r17
8110ab48:	a00f883a 	mov	r7,r20
8110ab4c:	1009883a 	mov	r4,r2
8110ab50:	180b883a 	mov	r5,r3
8110ab54:	11122e00 	call	811122e0 <__gedf2>
8110ab58:	00bc7c0e 	bge	zero,r2,81109d4c <__reset+0xfb0e9d4c>
8110ab5c:	01000c04 	movi	r4,48
8110ab60:	00000106 	br	8110ab68 <_dtoa_r+0x1580>
8110ab64:	102f883a 	mov	r23,r2
8110ab68:	b8bfffc4 	addi	r2,r23,-1
8110ab6c:	10c00007 	ldb	r3,0(r2)
8110ab70:	193ffc26 	beq	r3,r4,8110ab64 <__reset+0xfb0eab64>
8110ab74:	d9801317 	ldw	r6,76(sp)
8110ab78:	d9800515 	stw	r6,20(sp)
8110ab7c:	003c4406 	br	81109c90 <__reset+0xfb0e9c90>
8110ab80:	d9801317 	ldw	r6,76(sp)
8110ab84:	d9800515 	stw	r6,20(sp)
8110ab88:	003cea06 	br	81109f34 <__reset+0xfb0e9f34>
8110ab8c:	dd800f17 	ldw	r22,60(sp)
8110ab90:	dcc01017 	ldw	r19,64(sp)
8110ab94:	dc801217 	ldw	r18,72(sp)
8110ab98:	003c6c06 	br	81109d4c <__reset+0xfb0e9d4c>
8110ab9c:	903e031e 	bne	r18,zero,8110a3ac <__reset+0xfb0ea3ac>
8110aba0:	003ebb06 	br	8110a690 <__reset+0xfb0ea690>
8110aba4:	103e6c1e 	bne	r2,zero,8110a558 <__reset+0xfb0ea558>
8110aba8:	4080004c 	andi	r2,r8,1
8110abac:	103e6a26 	beq	r2,zero,8110a558 <__reset+0xfb0ea558>
8110abb0:	003e6606 	br	8110a54c <__reset+0xfb0ea54c>
8110abb4:	d8c00317 	ldw	r3,12(sp)
8110abb8:	00800084 	movi	r2,2
8110abbc:	10c02916 	blt	r2,r3,8110ac64 <_dtoa_r+0x167c>
8110abc0:	d9000c17 	ldw	r4,48(sp)
8110abc4:	003e8806 	br	8110a5e8 <__reset+0xfb0ea5e8>
8110abc8:	04000084 	movi	r16,2
8110abcc:	003b9d06 	br	81109a44 <__reset+0xfb0e9a44>
8110abd0:	d9001317 	ldw	r4,76(sp)
8110abd4:	d9000515 	stw	r4,20(sp)
8110abd8:	003cd606 	br	81109f34 <__reset+0xfb0e9f34>
8110abdc:	d8801317 	ldw	r2,76(sp)
8110abe0:	d8800515 	stw	r2,20(sp)
8110abe4:	003c2a06 	br	81109c90 <__reset+0xfb0e9c90>
8110abe8:	d9800317 	ldw	r6,12(sp)
8110abec:	00800084 	movi	r2,2
8110abf0:	11801516 	blt	r2,r6,8110ac48 <_dtoa_r+0x1660>
8110abf4:	d9c00c17 	ldw	r7,48(sp)
8110abf8:	d9c00615 	stw	r7,24(sp)
8110abfc:	003df706 	br	8110a3dc <__reset+0xfb0ea3dc>
8110ac00:	193d3926 	beq	r3,r4,8110a0e8 <__reset+0xfb0ea0e8>
8110ac04:	00c00f04 	movi	r3,60
8110ac08:	1885c83a 	sub	r2,r3,r2
8110ac0c:	003ddf06 	br	8110a38c <__reset+0xfb0ea38c>
8110ac10:	e009883a 	mov	r4,fp
8110ac14:	e0001115 	stw	zero,68(fp)
8110ac18:	000b883a 	mov	r5,zero
8110ac1c:	110cb3c0 	call	8110cb3c <_Balloc>
8110ac20:	d8800715 	stw	r2,28(sp)
8110ac24:	d8c00717 	ldw	r3,28(sp)
8110ac28:	00bfffc4 	movi	r2,-1
8110ac2c:	01000044 	movi	r4,1
8110ac30:	d8800c15 	stw	r2,48(sp)
8110ac34:	e0c01015 	stw	r3,64(fp)
8110ac38:	d9000b15 	stw	r4,44(sp)
8110ac3c:	d8800615 	stw	r2,24(sp)
8110ac40:	d8002215 	stw	zero,136(sp)
8110ac44:	003c4106 	br	81109d4c <__reset+0xfb0e9d4c>
8110ac48:	d8c00c17 	ldw	r3,48(sp)
8110ac4c:	d8c00615 	stw	r3,24(sp)
8110ac50:	003e7006 	br	8110a614 <__reset+0xfb0ea614>
8110ac54:	04400044 	movi	r17,1
8110ac58:	003b2006 	br	811098dc <__reset+0xfb0e98dc>
8110ac5c:	000b883a 	mov	r5,zero
8110ac60:	003b3d06 	br	81109958 <__reset+0xfb0e9958>
8110ac64:	d8800c17 	ldw	r2,48(sp)
8110ac68:	d8800615 	stw	r2,24(sp)
8110ac6c:	003e6906 	br	8110a614 <__reset+0xfb0ea614>

8110ac70 <__sflush_r>:
8110ac70:	2880030b 	ldhu	r2,12(r5)
8110ac74:	defffb04 	addi	sp,sp,-20
8110ac78:	dcc00315 	stw	r19,12(sp)
8110ac7c:	dc400115 	stw	r17,4(sp)
8110ac80:	dfc00415 	stw	ra,16(sp)
8110ac84:	dc800215 	stw	r18,8(sp)
8110ac88:	dc000015 	stw	r16,0(sp)
8110ac8c:	10c0020c 	andi	r3,r2,8
8110ac90:	2823883a 	mov	r17,r5
8110ac94:	2027883a 	mov	r19,r4
8110ac98:	1800311e 	bne	r3,zero,8110ad60 <__sflush_r+0xf0>
8110ac9c:	28c00117 	ldw	r3,4(r5)
8110aca0:	10820014 	ori	r2,r2,2048
8110aca4:	2880030d 	sth	r2,12(r5)
8110aca8:	00c04b0e 	bge	zero,r3,8110add8 <__sflush_r+0x168>
8110acac:	8a000a17 	ldw	r8,40(r17)
8110acb0:	40002326 	beq	r8,zero,8110ad40 <__sflush_r+0xd0>
8110acb4:	9c000017 	ldw	r16,0(r19)
8110acb8:	10c4000c 	andi	r3,r2,4096
8110acbc:	98000015 	stw	zero,0(r19)
8110acc0:	18004826 	beq	r3,zero,8110ade4 <__sflush_r+0x174>
8110acc4:	89801417 	ldw	r6,80(r17)
8110acc8:	10c0010c 	andi	r3,r2,4
8110accc:	18000626 	beq	r3,zero,8110ace8 <__sflush_r+0x78>
8110acd0:	88c00117 	ldw	r3,4(r17)
8110acd4:	88800c17 	ldw	r2,48(r17)
8110acd8:	30cdc83a 	sub	r6,r6,r3
8110acdc:	10000226 	beq	r2,zero,8110ace8 <__sflush_r+0x78>
8110ace0:	88800f17 	ldw	r2,60(r17)
8110ace4:	308dc83a 	sub	r6,r6,r2
8110ace8:	89400717 	ldw	r5,28(r17)
8110acec:	000f883a 	mov	r7,zero
8110acf0:	9809883a 	mov	r4,r19
8110acf4:	403ee83a 	callr	r8
8110acf8:	00ffffc4 	movi	r3,-1
8110acfc:	10c04426 	beq	r2,r3,8110ae10 <__sflush_r+0x1a0>
8110ad00:	88c0030b 	ldhu	r3,12(r17)
8110ad04:	89000417 	ldw	r4,16(r17)
8110ad08:	88000115 	stw	zero,4(r17)
8110ad0c:	197dffcc 	andi	r5,r3,63487
8110ad10:	8940030d 	sth	r5,12(r17)
8110ad14:	89000015 	stw	r4,0(r17)
8110ad18:	18c4000c 	andi	r3,r3,4096
8110ad1c:	18002c1e 	bne	r3,zero,8110add0 <__sflush_r+0x160>
8110ad20:	89400c17 	ldw	r5,48(r17)
8110ad24:	9c000015 	stw	r16,0(r19)
8110ad28:	28000526 	beq	r5,zero,8110ad40 <__sflush_r+0xd0>
8110ad2c:	88801004 	addi	r2,r17,64
8110ad30:	28800226 	beq	r5,r2,8110ad3c <__sflush_r+0xcc>
8110ad34:	9809883a 	mov	r4,r19
8110ad38:	110b3dc0 	call	8110b3dc <_free_r>
8110ad3c:	88000c15 	stw	zero,48(r17)
8110ad40:	0005883a 	mov	r2,zero
8110ad44:	dfc00417 	ldw	ra,16(sp)
8110ad48:	dcc00317 	ldw	r19,12(sp)
8110ad4c:	dc800217 	ldw	r18,8(sp)
8110ad50:	dc400117 	ldw	r17,4(sp)
8110ad54:	dc000017 	ldw	r16,0(sp)
8110ad58:	dec00504 	addi	sp,sp,20
8110ad5c:	f800283a 	ret
8110ad60:	2c800417 	ldw	r18,16(r5)
8110ad64:	903ff626 	beq	r18,zero,8110ad40 <__reset+0xfb0ead40>
8110ad68:	2c000017 	ldw	r16,0(r5)
8110ad6c:	108000cc 	andi	r2,r2,3
8110ad70:	2c800015 	stw	r18,0(r5)
8110ad74:	84a1c83a 	sub	r16,r16,r18
8110ad78:	1000131e 	bne	r2,zero,8110adc8 <__sflush_r+0x158>
8110ad7c:	28800517 	ldw	r2,20(r5)
8110ad80:	88800215 	stw	r2,8(r17)
8110ad84:	04000316 	blt	zero,r16,8110ad94 <__sflush_r+0x124>
8110ad88:	003fed06 	br	8110ad40 <__reset+0xfb0ead40>
8110ad8c:	90a5883a 	add	r18,r18,r2
8110ad90:	043feb0e 	bge	zero,r16,8110ad40 <__reset+0xfb0ead40>
8110ad94:	88800917 	ldw	r2,36(r17)
8110ad98:	89400717 	ldw	r5,28(r17)
8110ad9c:	800f883a 	mov	r7,r16
8110ada0:	900d883a 	mov	r6,r18
8110ada4:	9809883a 	mov	r4,r19
8110ada8:	103ee83a 	callr	r2
8110adac:	80a1c83a 	sub	r16,r16,r2
8110adb0:	00bff616 	blt	zero,r2,8110ad8c <__reset+0xfb0ead8c>
8110adb4:	88c0030b 	ldhu	r3,12(r17)
8110adb8:	00bfffc4 	movi	r2,-1
8110adbc:	18c01014 	ori	r3,r3,64
8110adc0:	88c0030d 	sth	r3,12(r17)
8110adc4:	003fdf06 	br	8110ad44 <__reset+0xfb0ead44>
8110adc8:	0005883a 	mov	r2,zero
8110adcc:	003fec06 	br	8110ad80 <__reset+0xfb0ead80>
8110add0:	88801415 	stw	r2,80(r17)
8110add4:	003fd206 	br	8110ad20 <__reset+0xfb0ead20>
8110add8:	28c00f17 	ldw	r3,60(r5)
8110addc:	00ffb316 	blt	zero,r3,8110acac <__reset+0xfb0eacac>
8110ade0:	003fd706 	br	8110ad40 <__reset+0xfb0ead40>
8110ade4:	89400717 	ldw	r5,28(r17)
8110ade8:	000d883a 	mov	r6,zero
8110adec:	01c00044 	movi	r7,1
8110adf0:	9809883a 	mov	r4,r19
8110adf4:	403ee83a 	callr	r8
8110adf8:	100d883a 	mov	r6,r2
8110adfc:	00bfffc4 	movi	r2,-1
8110ae00:	30801426 	beq	r6,r2,8110ae54 <__sflush_r+0x1e4>
8110ae04:	8880030b 	ldhu	r2,12(r17)
8110ae08:	8a000a17 	ldw	r8,40(r17)
8110ae0c:	003fae06 	br	8110acc8 <__reset+0xfb0eacc8>
8110ae10:	98c00017 	ldw	r3,0(r19)
8110ae14:	183fba26 	beq	r3,zero,8110ad00 <__reset+0xfb0ead00>
8110ae18:	01000744 	movi	r4,29
8110ae1c:	19000626 	beq	r3,r4,8110ae38 <__sflush_r+0x1c8>
8110ae20:	01000584 	movi	r4,22
8110ae24:	19000426 	beq	r3,r4,8110ae38 <__sflush_r+0x1c8>
8110ae28:	88c0030b 	ldhu	r3,12(r17)
8110ae2c:	18c01014 	ori	r3,r3,64
8110ae30:	88c0030d 	sth	r3,12(r17)
8110ae34:	003fc306 	br	8110ad44 <__reset+0xfb0ead44>
8110ae38:	8880030b 	ldhu	r2,12(r17)
8110ae3c:	88c00417 	ldw	r3,16(r17)
8110ae40:	88000115 	stw	zero,4(r17)
8110ae44:	10bdffcc 	andi	r2,r2,63487
8110ae48:	8880030d 	sth	r2,12(r17)
8110ae4c:	88c00015 	stw	r3,0(r17)
8110ae50:	003fb306 	br	8110ad20 <__reset+0xfb0ead20>
8110ae54:	98800017 	ldw	r2,0(r19)
8110ae58:	103fea26 	beq	r2,zero,8110ae04 <__reset+0xfb0eae04>
8110ae5c:	00c00744 	movi	r3,29
8110ae60:	10c00226 	beq	r2,r3,8110ae6c <__sflush_r+0x1fc>
8110ae64:	00c00584 	movi	r3,22
8110ae68:	10c0031e 	bne	r2,r3,8110ae78 <__sflush_r+0x208>
8110ae6c:	9c000015 	stw	r16,0(r19)
8110ae70:	0005883a 	mov	r2,zero
8110ae74:	003fb306 	br	8110ad44 <__reset+0xfb0ead44>
8110ae78:	88c0030b 	ldhu	r3,12(r17)
8110ae7c:	3005883a 	mov	r2,r6
8110ae80:	18c01014 	ori	r3,r3,64
8110ae84:	88c0030d 	sth	r3,12(r17)
8110ae88:	003fae06 	br	8110ad44 <__reset+0xfb0ead44>

8110ae8c <_fflush_r>:
8110ae8c:	defffd04 	addi	sp,sp,-12
8110ae90:	dc000115 	stw	r16,4(sp)
8110ae94:	dfc00215 	stw	ra,8(sp)
8110ae98:	2021883a 	mov	r16,r4
8110ae9c:	20000226 	beq	r4,zero,8110aea8 <_fflush_r+0x1c>
8110aea0:	20800e17 	ldw	r2,56(r4)
8110aea4:	10000c26 	beq	r2,zero,8110aed8 <_fflush_r+0x4c>
8110aea8:	2880030f 	ldh	r2,12(r5)
8110aeac:	1000051e 	bne	r2,zero,8110aec4 <_fflush_r+0x38>
8110aeb0:	0005883a 	mov	r2,zero
8110aeb4:	dfc00217 	ldw	ra,8(sp)
8110aeb8:	dc000117 	ldw	r16,4(sp)
8110aebc:	dec00304 	addi	sp,sp,12
8110aec0:	f800283a 	ret
8110aec4:	8009883a 	mov	r4,r16
8110aec8:	dfc00217 	ldw	ra,8(sp)
8110aecc:	dc000117 	ldw	r16,4(sp)
8110aed0:	dec00304 	addi	sp,sp,12
8110aed4:	110ac701 	jmpi	8110ac70 <__sflush_r>
8110aed8:	d9400015 	stw	r5,0(sp)
8110aedc:	110b2680 	call	8110b268 <__sinit>
8110aee0:	d9400017 	ldw	r5,0(sp)
8110aee4:	003ff006 	br	8110aea8 <__reset+0xfb0eaea8>

8110aee8 <fflush>:
8110aee8:	20000526 	beq	r4,zero,8110af00 <fflush+0x18>
8110aeec:	00a044b4 	movhi	r2,33042
8110aef0:	10afa704 	addi	r2,r2,-16740
8110aef4:	200b883a 	mov	r5,r4
8110aef8:	11000017 	ldw	r4,0(r2)
8110aefc:	110ae8c1 	jmpi	8110ae8c <_fflush_r>
8110af00:	00a044b4 	movhi	r2,33042
8110af04:	10afa604 	addi	r2,r2,-16744
8110af08:	11000017 	ldw	r4,0(r2)
8110af0c:	01604474 	movhi	r5,33041
8110af10:	296ba304 	addi	r5,r5,-20852
8110af14:	110bc6c1 	jmpi	8110bc6c <_fwalk_reent>

8110af18 <__fp_unlock>:
8110af18:	0005883a 	mov	r2,zero
8110af1c:	f800283a 	ret

8110af20 <_cleanup_r>:
8110af20:	01604474 	movhi	r5,33041
8110af24:	297f7f04 	addi	r5,r5,-516
8110af28:	110bc6c1 	jmpi	8110bc6c <_fwalk_reent>

8110af2c <__sinit.part.1>:
8110af2c:	defff704 	addi	sp,sp,-36
8110af30:	00e04474 	movhi	r3,33041
8110af34:	dfc00815 	stw	ra,32(sp)
8110af38:	ddc00715 	stw	r23,28(sp)
8110af3c:	dd800615 	stw	r22,24(sp)
8110af40:	dd400515 	stw	r21,20(sp)
8110af44:	dd000415 	stw	r20,16(sp)
8110af48:	dcc00315 	stw	r19,12(sp)
8110af4c:	dc800215 	stw	r18,8(sp)
8110af50:	dc400115 	stw	r17,4(sp)
8110af54:	dc000015 	stw	r16,0(sp)
8110af58:	18ebc804 	addi	r3,r3,-20704
8110af5c:	24000117 	ldw	r16,4(r4)
8110af60:	20c00f15 	stw	r3,60(r4)
8110af64:	2080bb04 	addi	r2,r4,748
8110af68:	00c000c4 	movi	r3,3
8110af6c:	20c0b915 	stw	r3,740(r4)
8110af70:	2080ba15 	stw	r2,744(r4)
8110af74:	2000b815 	stw	zero,736(r4)
8110af78:	05c00204 	movi	r23,8
8110af7c:	00800104 	movi	r2,4
8110af80:	2025883a 	mov	r18,r4
8110af84:	b80d883a 	mov	r6,r23
8110af88:	81001704 	addi	r4,r16,92
8110af8c:	000b883a 	mov	r5,zero
8110af90:	80000015 	stw	zero,0(r16)
8110af94:	80000115 	stw	zero,4(r16)
8110af98:	80000215 	stw	zero,8(r16)
8110af9c:	8080030d 	sth	r2,12(r16)
8110afa0:	80001915 	stw	zero,100(r16)
8110afa4:	8000038d 	sth	zero,14(r16)
8110afa8:	80000415 	stw	zero,16(r16)
8110afac:	80000515 	stw	zero,20(r16)
8110afb0:	80000615 	stw	zero,24(r16)
8110afb4:	110ca140 	call	8110ca14 <memset>
8110afb8:	05a04474 	movhi	r22,33041
8110afbc:	94400217 	ldw	r17,8(r18)
8110afc0:	05604474 	movhi	r21,33041
8110afc4:	05204474 	movhi	r20,33041
8110afc8:	04e04474 	movhi	r19,33041
8110afcc:	b5b8b304 	addi	r22,r22,-7476
8110afd0:	ad78ca04 	addi	r21,r21,-7384
8110afd4:	a538e904 	addi	r20,r20,-7260
8110afd8:	9cf90004 	addi	r19,r19,-7168
8110afdc:	85800815 	stw	r22,32(r16)
8110afe0:	85400915 	stw	r21,36(r16)
8110afe4:	85000a15 	stw	r20,40(r16)
8110afe8:	84c00b15 	stw	r19,44(r16)
8110afec:	84000715 	stw	r16,28(r16)
8110aff0:	00800284 	movi	r2,10
8110aff4:	8880030d 	sth	r2,12(r17)
8110aff8:	00800044 	movi	r2,1
8110affc:	b80d883a 	mov	r6,r23
8110b000:	89001704 	addi	r4,r17,92
8110b004:	000b883a 	mov	r5,zero
8110b008:	88000015 	stw	zero,0(r17)
8110b00c:	88000115 	stw	zero,4(r17)
8110b010:	88000215 	stw	zero,8(r17)
8110b014:	88001915 	stw	zero,100(r17)
8110b018:	8880038d 	sth	r2,14(r17)
8110b01c:	88000415 	stw	zero,16(r17)
8110b020:	88000515 	stw	zero,20(r17)
8110b024:	88000615 	stw	zero,24(r17)
8110b028:	110ca140 	call	8110ca14 <memset>
8110b02c:	94000317 	ldw	r16,12(r18)
8110b030:	00800484 	movi	r2,18
8110b034:	8c400715 	stw	r17,28(r17)
8110b038:	8d800815 	stw	r22,32(r17)
8110b03c:	8d400915 	stw	r21,36(r17)
8110b040:	8d000a15 	stw	r20,40(r17)
8110b044:	8cc00b15 	stw	r19,44(r17)
8110b048:	8080030d 	sth	r2,12(r16)
8110b04c:	00800084 	movi	r2,2
8110b050:	80000015 	stw	zero,0(r16)
8110b054:	80000115 	stw	zero,4(r16)
8110b058:	80000215 	stw	zero,8(r16)
8110b05c:	80001915 	stw	zero,100(r16)
8110b060:	8080038d 	sth	r2,14(r16)
8110b064:	80000415 	stw	zero,16(r16)
8110b068:	80000515 	stw	zero,20(r16)
8110b06c:	80000615 	stw	zero,24(r16)
8110b070:	b80d883a 	mov	r6,r23
8110b074:	000b883a 	mov	r5,zero
8110b078:	81001704 	addi	r4,r16,92
8110b07c:	110ca140 	call	8110ca14 <memset>
8110b080:	00800044 	movi	r2,1
8110b084:	84000715 	stw	r16,28(r16)
8110b088:	85800815 	stw	r22,32(r16)
8110b08c:	85400915 	stw	r21,36(r16)
8110b090:	85000a15 	stw	r20,40(r16)
8110b094:	84c00b15 	stw	r19,44(r16)
8110b098:	90800e15 	stw	r2,56(r18)
8110b09c:	dfc00817 	ldw	ra,32(sp)
8110b0a0:	ddc00717 	ldw	r23,28(sp)
8110b0a4:	dd800617 	ldw	r22,24(sp)
8110b0a8:	dd400517 	ldw	r21,20(sp)
8110b0ac:	dd000417 	ldw	r20,16(sp)
8110b0b0:	dcc00317 	ldw	r19,12(sp)
8110b0b4:	dc800217 	ldw	r18,8(sp)
8110b0b8:	dc400117 	ldw	r17,4(sp)
8110b0bc:	dc000017 	ldw	r16,0(sp)
8110b0c0:	dec00904 	addi	sp,sp,36
8110b0c4:	f800283a 	ret

8110b0c8 <__fp_lock>:
8110b0c8:	0005883a 	mov	r2,zero
8110b0cc:	f800283a 	ret

8110b0d0 <__sfmoreglue>:
8110b0d0:	defffc04 	addi	sp,sp,-16
8110b0d4:	dc400115 	stw	r17,4(sp)
8110b0d8:	2c7fffc4 	addi	r17,r5,-1
8110b0dc:	8c401a24 	muli	r17,r17,104
8110b0e0:	dc800215 	stw	r18,8(sp)
8110b0e4:	2825883a 	mov	r18,r5
8110b0e8:	89401d04 	addi	r5,r17,116
8110b0ec:	dc000015 	stw	r16,0(sp)
8110b0f0:	dfc00315 	stw	ra,12(sp)
8110b0f4:	110bfc80 	call	8110bfc8 <_malloc_r>
8110b0f8:	1021883a 	mov	r16,r2
8110b0fc:	10000726 	beq	r2,zero,8110b11c <__sfmoreglue+0x4c>
8110b100:	11000304 	addi	r4,r2,12
8110b104:	10000015 	stw	zero,0(r2)
8110b108:	14800115 	stw	r18,4(r2)
8110b10c:	11000215 	stw	r4,8(r2)
8110b110:	89801a04 	addi	r6,r17,104
8110b114:	000b883a 	mov	r5,zero
8110b118:	110ca140 	call	8110ca14 <memset>
8110b11c:	8005883a 	mov	r2,r16
8110b120:	dfc00317 	ldw	ra,12(sp)
8110b124:	dc800217 	ldw	r18,8(sp)
8110b128:	dc400117 	ldw	r17,4(sp)
8110b12c:	dc000017 	ldw	r16,0(sp)
8110b130:	dec00404 	addi	sp,sp,16
8110b134:	f800283a 	ret

8110b138 <__sfp>:
8110b138:	defffb04 	addi	sp,sp,-20
8110b13c:	dc000015 	stw	r16,0(sp)
8110b140:	042044b4 	movhi	r16,33042
8110b144:	842fa604 	addi	r16,r16,-16744
8110b148:	dcc00315 	stw	r19,12(sp)
8110b14c:	2027883a 	mov	r19,r4
8110b150:	81000017 	ldw	r4,0(r16)
8110b154:	dfc00415 	stw	ra,16(sp)
8110b158:	dc800215 	stw	r18,8(sp)
8110b15c:	20800e17 	ldw	r2,56(r4)
8110b160:	dc400115 	stw	r17,4(sp)
8110b164:	1000021e 	bne	r2,zero,8110b170 <__sfp+0x38>
8110b168:	110af2c0 	call	8110af2c <__sinit.part.1>
8110b16c:	81000017 	ldw	r4,0(r16)
8110b170:	2480b804 	addi	r18,r4,736
8110b174:	047fffc4 	movi	r17,-1
8110b178:	91000117 	ldw	r4,4(r18)
8110b17c:	94000217 	ldw	r16,8(r18)
8110b180:	213fffc4 	addi	r4,r4,-1
8110b184:	20000a16 	blt	r4,zero,8110b1b0 <__sfp+0x78>
8110b188:	8080030f 	ldh	r2,12(r16)
8110b18c:	10000c26 	beq	r2,zero,8110b1c0 <__sfp+0x88>
8110b190:	80c01d04 	addi	r3,r16,116
8110b194:	00000206 	br	8110b1a0 <__sfp+0x68>
8110b198:	18bfe60f 	ldh	r2,-104(r3)
8110b19c:	10000826 	beq	r2,zero,8110b1c0 <__sfp+0x88>
8110b1a0:	213fffc4 	addi	r4,r4,-1
8110b1a4:	1c3ffd04 	addi	r16,r3,-12
8110b1a8:	18c01a04 	addi	r3,r3,104
8110b1ac:	247ffa1e 	bne	r4,r17,8110b198 <__reset+0xfb0eb198>
8110b1b0:	90800017 	ldw	r2,0(r18)
8110b1b4:	10001d26 	beq	r2,zero,8110b22c <__sfp+0xf4>
8110b1b8:	1025883a 	mov	r18,r2
8110b1bc:	003fee06 	br	8110b178 <__reset+0xfb0eb178>
8110b1c0:	00bfffc4 	movi	r2,-1
8110b1c4:	8080038d 	sth	r2,14(r16)
8110b1c8:	00800044 	movi	r2,1
8110b1cc:	8080030d 	sth	r2,12(r16)
8110b1d0:	80001915 	stw	zero,100(r16)
8110b1d4:	80000015 	stw	zero,0(r16)
8110b1d8:	80000215 	stw	zero,8(r16)
8110b1dc:	80000115 	stw	zero,4(r16)
8110b1e0:	80000415 	stw	zero,16(r16)
8110b1e4:	80000515 	stw	zero,20(r16)
8110b1e8:	80000615 	stw	zero,24(r16)
8110b1ec:	01800204 	movi	r6,8
8110b1f0:	000b883a 	mov	r5,zero
8110b1f4:	81001704 	addi	r4,r16,92
8110b1f8:	110ca140 	call	8110ca14 <memset>
8110b1fc:	8005883a 	mov	r2,r16
8110b200:	80000c15 	stw	zero,48(r16)
8110b204:	80000d15 	stw	zero,52(r16)
8110b208:	80001115 	stw	zero,68(r16)
8110b20c:	80001215 	stw	zero,72(r16)
8110b210:	dfc00417 	ldw	ra,16(sp)
8110b214:	dcc00317 	ldw	r19,12(sp)
8110b218:	dc800217 	ldw	r18,8(sp)
8110b21c:	dc400117 	ldw	r17,4(sp)
8110b220:	dc000017 	ldw	r16,0(sp)
8110b224:	dec00504 	addi	sp,sp,20
8110b228:	f800283a 	ret
8110b22c:	01400104 	movi	r5,4
8110b230:	9809883a 	mov	r4,r19
8110b234:	110b0d00 	call	8110b0d0 <__sfmoreglue>
8110b238:	90800015 	stw	r2,0(r18)
8110b23c:	103fde1e 	bne	r2,zero,8110b1b8 <__reset+0xfb0eb1b8>
8110b240:	00800304 	movi	r2,12
8110b244:	98800015 	stw	r2,0(r19)
8110b248:	0005883a 	mov	r2,zero
8110b24c:	003ff006 	br	8110b210 <__reset+0xfb0eb210>

8110b250 <_cleanup>:
8110b250:	00a044b4 	movhi	r2,33042
8110b254:	10afa604 	addi	r2,r2,-16744
8110b258:	11000017 	ldw	r4,0(r2)
8110b25c:	01604474 	movhi	r5,33041
8110b260:	297f7f04 	addi	r5,r5,-516
8110b264:	110bc6c1 	jmpi	8110bc6c <_fwalk_reent>

8110b268 <__sinit>:
8110b268:	20800e17 	ldw	r2,56(r4)
8110b26c:	10000126 	beq	r2,zero,8110b274 <__sinit+0xc>
8110b270:	f800283a 	ret
8110b274:	110af2c1 	jmpi	8110af2c <__sinit.part.1>

8110b278 <__sfp_lock_acquire>:
8110b278:	f800283a 	ret

8110b27c <__sfp_lock_release>:
8110b27c:	f800283a 	ret

8110b280 <__sinit_lock_acquire>:
8110b280:	f800283a 	ret

8110b284 <__sinit_lock_release>:
8110b284:	f800283a 	ret

8110b288 <__fp_lock_all>:
8110b288:	00a044b4 	movhi	r2,33042
8110b28c:	10afa704 	addi	r2,r2,-16740
8110b290:	11000017 	ldw	r4,0(r2)
8110b294:	01604474 	movhi	r5,33041
8110b298:	296c3204 	addi	r5,r5,-20280
8110b29c:	110bba81 	jmpi	8110bba8 <_fwalk>

8110b2a0 <__fp_unlock_all>:
8110b2a0:	00a044b4 	movhi	r2,33042
8110b2a4:	10afa704 	addi	r2,r2,-16740
8110b2a8:	11000017 	ldw	r4,0(r2)
8110b2ac:	01604474 	movhi	r5,33041
8110b2b0:	296bc604 	addi	r5,r5,-20712
8110b2b4:	110bba81 	jmpi	8110bba8 <_fwalk>

8110b2b8 <_malloc_trim_r>:
8110b2b8:	defffb04 	addi	sp,sp,-20
8110b2bc:	dcc00315 	stw	r19,12(sp)
8110b2c0:	04e044b4 	movhi	r19,33042
8110b2c4:	dc800215 	stw	r18,8(sp)
8110b2c8:	dc400115 	stw	r17,4(sp)
8110b2cc:	dc000015 	stw	r16,0(sp)
8110b2d0:	dfc00415 	stw	ra,16(sp)
8110b2d4:	2821883a 	mov	r16,r5
8110b2d8:	9ce98f04 	addi	r19,r19,-22980
8110b2dc:	2025883a 	mov	r18,r4
8110b2e0:	11142dc0 	call	811142dc <__malloc_lock>
8110b2e4:	98800217 	ldw	r2,8(r19)
8110b2e8:	14400117 	ldw	r17,4(r2)
8110b2ec:	00bfff04 	movi	r2,-4
8110b2f0:	88a2703a 	and	r17,r17,r2
8110b2f4:	8c21c83a 	sub	r16,r17,r16
8110b2f8:	8403fbc4 	addi	r16,r16,4079
8110b2fc:	8020d33a 	srli	r16,r16,12
8110b300:	0083ffc4 	movi	r2,4095
8110b304:	843fffc4 	addi	r16,r16,-1
8110b308:	8020933a 	slli	r16,r16,12
8110b30c:	1400060e 	bge	r2,r16,8110b328 <_malloc_trim_r+0x70>
8110b310:	000b883a 	mov	r5,zero
8110b314:	9009883a 	mov	r4,r18
8110b318:	110e2780 	call	8110e278 <_sbrk_r>
8110b31c:	98c00217 	ldw	r3,8(r19)
8110b320:	1c47883a 	add	r3,r3,r17
8110b324:	10c00a26 	beq	r2,r3,8110b350 <_malloc_trim_r+0x98>
8110b328:	9009883a 	mov	r4,r18
8110b32c:	11142e00 	call	811142e0 <__malloc_unlock>
8110b330:	0005883a 	mov	r2,zero
8110b334:	dfc00417 	ldw	ra,16(sp)
8110b338:	dcc00317 	ldw	r19,12(sp)
8110b33c:	dc800217 	ldw	r18,8(sp)
8110b340:	dc400117 	ldw	r17,4(sp)
8110b344:	dc000017 	ldw	r16,0(sp)
8110b348:	dec00504 	addi	sp,sp,20
8110b34c:	f800283a 	ret
8110b350:	040bc83a 	sub	r5,zero,r16
8110b354:	9009883a 	mov	r4,r18
8110b358:	110e2780 	call	8110e278 <_sbrk_r>
8110b35c:	00ffffc4 	movi	r3,-1
8110b360:	10c00d26 	beq	r2,r3,8110b398 <_malloc_trim_r+0xe0>
8110b364:	00e044b4 	movhi	r3,33042
8110b368:	18efcc04 	addi	r3,r3,-16592
8110b36c:	18800017 	ldw	r2,0(r3)
8110b370:	99000217 	ldw	r4,8(r19)
8110b374:	8c23c83a 	sub	r17,r17,r16
8110b378:	8c400054 	ori	r17,r17,1
8110b37c:	1421c83a 	sub	r16,r2,r16
8110b380:	24400115 	stw	r17,4(r4)
8110b384:	9009883a 	mov	r4,r18
8110b388:	1c000015 	stw	r16,0(r3)
8110b38c:	11142e00 	call	811142e0 <__malloc_unlock>
8110b390:	00800044 	movi	r2,1
8110b394:	003fe706 	br	8110b334 <__reset+0xfb0eb334>
8110b398:	000b883a 	mov	r5,zero
8110b39c:	9009883a 	mov	r4,r18
8110b3a0:	110e2780 	call	8110e278 <_sbrk_r>
8110b3a4:	99000217 	ldw	r4,8(r19)
8110b3a8:	014003c4 	movi	r5,15
8110b3ac:	1107c83a 	sub	r3,r2,r4
8110b3b0:	28ffdd0e 	bge	r5,r3,8110b328 <__reset+0xfb0eb328>
8110b3b4:	016044b4 	movhi	r5,33042
8110b3b8:	296fa904 	addi	r5,r5,-16732
8110b3bc:	29400017 	ldw	r5,0(r5)
8110b3c0:	18c00054 	ori	r3,r3,1
8110b3c4:	20c00115 	stw	r3,4(r4)
8110b3c8:	00e044b4 	movhi	r3,33042
8110b3cc:	1145c83a 	sub	r2,r2,r5
8110b3d0:	18efcc04 	addi	r3,r3,-16592
8110b3d4:	18800015 	stw	r2,0(r3)
8110b3d8:	003fd306 	br	8110b328 <__reset+0xfb0eb328>

8110b3dc <_free_r>:
8110b3dc:	28004126 	beq	r5,zero,8110b4e4 <_free_r+0x108>
8110b3e0:	defffd04 	addi	sp,sp,-12
8110b3e4:	dc400115 	stw	r17,4(sp)
8110b3e8:	dc000015 	stw	r16,0(sp)
8110b3ec:	2023883a 	mov	r17,r4
8110b3f0:	2821883a 	mov	r16,r5
8110b3f4:	dfc00215 	stw	ra,8(sp)
8110b3f8:	11142dc0 	call	811142dc <__malloc_lock>
8110b3fc:	81ffff17 	ldw	r7,-4(r16)
8110b400:	00bfff84 	movi	r2,-2
8110b404:	012044b4 	movhi	r4,33042
8110b408:	81bffe04 	addi	r6,r16,-8
8110b40c:	3884703a 	and	r2,r7,r2
8110b410:	21298f04 	addi	r4,r4,-22980
8110b414:	308b883a 	add	r5,r6,r2
8110b418:	2a400117 	ldw	r9,4(r5)
8110b41c:	22000217 	ldw	r8,8(r4)
8110b420:	00ffff04 	movi	r3,-4
8110b424:	48c6703a 	and	r3,r9,r3
8110b428:	2a005726 	beq	r5,r8,8110b588 <_free_r+0x1ac>
8110b42c:	28c00115 	stw	r3,4(r5)
8110b430:	39c0004c 	andi	r7,r7,1
8110b434:	3800091e 	bne	r7,zero,8110b45c <_free_r+0x80>
8110b438:	823ffe17 	ldw	r8,-8(r16)
8110b43c:	22400204 	addi	r9,r4,8
8110b440:	320dc83a 	sub	r6,r6,r8
8110b444:	31c00217 	ldw	r7,8(r6)
8110b448:	1205883a 	add	r2,r2,r8
8110b44c:	3a406526 	beq	r7,r9,8110b5e4 <_free_r+0x208>
8110b450:	32000317 	ldw	r8,12(r6)
8110b454:	3a000315 	stw	r8,12(r7)
8110b458:	41c00215 	stw	r7,8(r8)
8110b45c:	28cf883a 	add	r7,r5,r3
8110b460:	39c00117 	ldw	r7,4(r7)
8110b464:	39c0004c 	andi	r7,r7,1
8110b468:	38003a26 	beq	r7,zero,8110b554 <_free_r+0x178>
8110b46c:	10c00054 	ori	r3,r2,1
8110b470:	30c00115 	stw	r3,4(r6)
8110b474:	3087883a 	add	r3,r6,r2
8110b478:	18800015 	stw	r2,0(r3)
8110b47c:	00c07fc4 	movi	r3,511
8110b480:	18801936 	bltu	r3,r2,8110b4e8 <_free_r+0x10c>
8110b484:	1004d0fa 	srli	r2,r2,3
8110b488:	01c00044 	movi	r7,1
8110b48c:	21400117 	ldw	r5,4(r4)
8110b490:	10c00044 	addi	r3,r2,1
8110b494:	18c7883a 	add	r3,r3,r3
8110b498:	1005d0ba 	srai	r2,r2,2
8110b49c:	18c7883a 	add	r3,r3,r3
8110b4a0:	18c7883a 	add	r3,r3,r3
8110b4a4:	1907883a 	add	r3,r3,r4
8110b4a8:	3884983a 	sll	r2,r7,r2
8110b4ac:	19c00017 	ldw	r7,0(r3)
8110b4b0:	1a3ffe04 	addi	r8,r3,-8
8110b4b4:	1144b03a 	or	r2,r2,r5
8110b4b8:	32000315 	stw	r8,12(r6)
8110b4bc:	31c00215 	stw	r7,8(r6)
8110b4c0:	20800115 	stw	r2,4(r4)
8110b4c4:	19800015 	stw	r6,0(r3)
8110b4c8:	39800315 	stw	r6,12(r7)
8110b4cc:	8809883a 	mov	r4,r17
8110b4d0:	dfc00217 	ldw	ra,8(sp)
8110b4d4:	dc400117 	ldw	r17,4(sp)
8110b4d8:	dc000017 	ldw	r16,0(sp)
8110b4dc:	dec00304 	addi	sp,sp,12
8110b4e0:	11142e01 	jmpi	811142e0 <__malloc_unlock>
8110b4e4:	f800283a 	ret
8110b4e8:	100ad27a 	srli	r5,r2,9
8110b4ec:	00c00104 	movi	r3,4
8110b4f0:	19404a36 	bltu	r3,r5,8110b61c <_free_r+0x240>
8110b4f4:	100ad1ba 	srli	r5,r2,6
8110b4f8:	28c00e44 	addi	r3,r5,57
8110b4fc:	18c7883a 	add	r3,r3,r3
8110b500:	29400e04 	addi	r5,r5,56
8110b504:	18c7883a 	add	r3,r3,r3
8110b508:	18c7883a 	add	r3,r3,r3
8110b50c:	1909883a 	add	r4,r3,r4
8110b510:	20c00017 	ldw	r3,0(r4)
8110b514:	01e044b4 	movhi	r7,33042
8110b518:	213ffe04 	addi	r4,r4,-8
8110b51c:	39e98f04 	addi	r7,r7,-22980
8110b520:	20c04426 	beq	r4,r3,8110b634 <_free_r+0x258>
8110b524:	01ffff04 	movi	r7,-4
8110b528:	19400117 	ldw	r5,4(r3)
8110b52c:	29ca703a 	and	r5,r5,r7
8110b530:	1140022e 	bgeu	r2,r5,8110b53c <_free_r+0x160>
8110b534:	18c00217 	ldw	r3,8(r3)
8110b538:	20fffb1e 	bne	r4,r3,8110b528 <__reset+0xfb0eb528>
8110b53c:	19000317 	ldw	r4,12(r3)
8110b540:	31000315 	stw	r4,12(r6)
8110b544:	30c00215 	stw	r3,8(r6)
8110b548:	21800215 	stw	r6,8(r4)
8110b54c:	19800315 	stw	r6,12(r3)
8110b550:	003fde06 	br	8110b4cc <__reset+0xfb0eb4cc>
8110b554:	29c00217 	ldw	r7,8(r5)
8110b558:	10c5883a 	add	r2,r2,r3
8110b55c:	00e044b4 	movhi	r3,33042
8110b560:	18e99104 	addi	r3,r3,-22972
8110b564:	38c03b26 	beq	r7,r3,8110b654 <_free_r+0x278>
8110b568:	2a000317 	ldw	r8,12(r5)
8110b56c:	11400054 	ori	r5,r2,1
8110b570:	3087883a 	add	r3,r6,r2
8110b574:	3a000315 	stw	r8,12(r7)
8110b578:	41c00215 	stw	r7,8(r8)
8110b57c:	31400115 	stw	r5,4(r6)
8110b580:	18800015 	stw	r2,0(r3)
8110b584:	003fbd06 	br	8110b47c <__reset+0xfb0eb47c>
8110b588:	39c0004c 	andi	r7,r7,1
8110b58c:	10c5883a 	add	r2,r2,r3
8110b590:	3800071e 	bne	r7,zero,8110b5b0 <_free_r+0x1d4>
8110b594:	81fffe17 	ldw	r7,-8(r16)
8110b598:	31cdc83a 	sub	r6,r6,r7
8110b59c:	30c00317 	ldw	r3,12(r6)
8110b5a0:	31400217 	ldw	r5,8(r6)
8110b5a4:	11c5883a 	add	r2,r2,r7
8110b5a8:	28c00315 	stw	r3,12(r5)
8110b5ac:	19400215 	stw	r5,8(r3)
8110b5b0:	10c00054 	ori	r3,r2,1
8110b5b4:	30c00115 	stw	r3,4(r6)
8110b5b8:	00e044b4 	movhi	r3,33042
8110b5bc:	18efaa04 	addi	r3,r3,-16728
8110b5c0:	18c00017 	ldw	r3,0(r3)
8110b5c4:	21800215 	stw	r6,8(r4)
8110b5c8:	10ffc036 	bltu	r2,r3,8110b4cc <__reset+0xfb0eb4cc>
8110b5cc:	00a044b4 	movhi	r2,33042
8110b5d0:	10afbf04 	addi	r2,r2,-16644
8110b5d4:	11400017 	ldw	r5,0(r2)
8110b5d8:	8809883a 	mov	r4,r17
8110b5dc:	110b2b80 	call	8110b2b8 <_malloc_trim_r>
8110b5e0:	003fba06 	br	8110b4cc <__reset+0xfb0eb4cc>
8110b5e4:	28c9883a 	add	r4,r5,r3
8110b5e8:	21000117 	ldw	r4,4(r4)
8110b5ec:	2100004c 	andi	r4,r4,1
8110b5f0:	2000391e 	bne	r4,zero,8110b6d8 <_free_r+0x2fc>
8110b5f4:	29c00217 	ldw	r7,8(r5)
8110b5f8:	29000317 	ldw	r4,12(r5)
8110b5fc:	1885883a 	add	r2,r3,r2
8110b600:	10c00054 	ori	r3,r2,1
8110b604:	39000315 	stw	r4,12(r7)
8110b608:	21c00215 	stw	r7,8(r4)
8110b60c:	30c00115 	stw	r3,4(r6)
8110b610:	308d883a 	add	r6,r6,r2
8110b614:	30800015 	stw	r2,0(r6)
8110b618:	003fac06 	br	8110b4cc <__reset+0xfb0eb4cc>
8110b61c:	00c00504 	movi	r3,20
8110b620:	19401536 	bltu	r3,r5,8110b678 <_free_r+0x29c>
8110b624:	28c01704 	addi	r3,r5,92
8110b628:	18c7883a 	add	r3,r3,r3
8110b62c:	294016c4 	addi	r5,r5,91
8110b630:	003fb406 	br	8110b504 <__reset+0xfb0eb504>
8110b634:	280bd0ba 	srai	r5,r5,2
8110b638:	00c00044 	movi	r3,1
8110b63c:	38800117 	ldw	r2,4(r7)
8110b640:	194a983a 	sll	r5,r3,r5
8110b644:	2007883a 	mov	r3,r4
8110b648:	2884b03a 	or	r2,r5,r2
8110b64c:	38800115 	stw	r2,4(r7)
8110b650:	003fbb06 	br	8110b540 <__reset+0xfb0eb540>
8110b654:	21800515 	stw	r6,20(r4)
8110b658:	21800415 	stw	r6,16(r4)
8110b65c:	10c00054 	ori	r3,r2,1
8110b660:	31c00315 	stw	r7,12(r6)
8110b664:	31c00215 	stw	r7,8(r6)
8110b668:	30c00115 	stw	r3,4(r6)
8110b66c:	308d883a 	add	r6,r6,r2
8110b670:	30800015 	stw	r2,0(r6)
8110b674:	003f9506 	br	8110b4cc <__reset+0xfb0eb4cc>
8110b678:	00c01504 	movi	r3,84
8110b67c:	19400536 	bltu	r3,r5,8110b694 <_free_r+0x2b8>
8110b680:	100ad33a 	srli	r5,r2,12
8110b684:	28c01bc4 	addi	r3,r5,111
8110b688:	18c7883a 	add	r3,r3,r3
8110b68c:	29401b84 	addi	r5,r5,110
8110b690:	003f9c06 	br	8110b504 <__reset+0xfb0eb504>
8110b694:	00c05504 	movi	r3,340
8110b698:	19400536 	bltu	r3,r5,8110b6b0 <_free_r+0x2d4>
8110b69c:	100ad3fa 	srli	r5,r2,15
8110b6a0:	28c01e04 	addi	r3,r5,120
8110b6a4:	18c7883a 	add	r3,r3,r3
8110b6a8:	29401dc4 	addi	r5,r5,119
8110b6ac:	003f9506 	br	8110b504 <__reset+0xfb0eb504>
8110b6b0:	00c15504 	movi	r3,1364
8110b6b4:	19400536 	bltu	r3,r5,8110b6cc <_free_r+0x2f0>
8110b6b8:	100ad4ba 	srli	r5,r2,18
8110b6bc:	28c01f44 	addi	r3,r5,125
8110b6c0:	18c7883a 	add	r3,r3,r3
8110b6c4:	29401f04 	addi	r5,r5,124
8110b6c8:	003f8e06 	br	8110b504 <__reset+0xfb0eb504>
8110b6cc:	00c03f84 	movi	r3,254
8110b6d0:	01401f84 	movi	r5,126
8110b6d4:	003f8b06 	br	8110b504 <__reset+0xfb0eb504>
8110b6d8:	10c00054 	ori	r3,r2,1
8110b6dc:	30c00115 	stw	r3,4(r6)
8110b6e0:	308d883a 	add	r6,r6,r2
8110b6e4:	30800015 	stw	r2,0(r6)
8110b6e8:	003f7806 	br	8110b4cc <__reset+0xfb0eb4cc>

8110b6ec <__sfvwrite_r>:
8110b6ec:	30800217 	ldw	r2,8(r6)
8110b6f0:	10006726 	beq	r2,zero,8110b890 <__sfvwrite_r+0x1a4>
8110b6f4:	28c0030b 	ldhu	r3,12(r5)
8110b6f8:	defff404 	addi	sp,sp,-48
8110b6fc:	dd400715 	stw	r21,28(sp)
8110b700:	dd000615 	stw	r20,24(sp)
8110b704:	dc000215 	stw	r16,8(sp)
8110b708:	dfc00b15 	stw	ra,44(sp)
8110b70c:	df000a15 	stw	fp,40(sp)
8110b710:	ddc00915 	stw	r23,36(sp)
8110b714:	dd800815 	stw	r22,32(sp)
8110b718:	dcc00515 	stw	r19,20(sp)
8110b71c:	dc800415 	stw	r18,16(sp)
8110b720:	dc400315 	stw	r17,12(sp)
8110b724:	1880020c 	andi	r2,r3,8
8110b728:	2821883a 	mov	r16,r5
8110b72c:	202b883a 	mov	r21,r4
8110b730:	3029883a 	mov	r20,r6
8110b734:	10002726 	beq	r2,zero,8110b7d4 <__sfvwrite_r+0xe8>
8110b738:	28800417 	ldw	r2,16(r5)
8110b73c:	10002526 	beq	r2,zero,8110b7d4 <__sfvwrite_r+0xe8>
8110b740:	1880008c 	andi	r2,r3,2
8110b744:	a4400017 	ldw	r17,0(r20)
8110b748:	10002a26 	beq	r2,zero,8110b7f4 <__sfvwrite_r+0x108>
8110b74c:	05a00034 	movhi	r22,32768
8110b750:	0027883a 	mov	r19,zero
8110b754:	0025883a 	mov	r18,zero
8110b758:	b5bf0004 	addi	r22,r22,-1024
8110b75c:	980d883a 	mov	r6,r19
8110b760:	a809883a 	mov	r4,r21
8110b764:	90004626 	beq	r18,zero,8110b880 <__sfvwrite_r+0x194>
8110b768:	900f883a 	mov	r7,r18
8110b76c:	b480022e 	bgeu	r22,r18,8110b778 <__sfvwrite_r+0x8c>
8110b770:	01e00034 	movhi	r7,32768
8110b774:	39ff0004 	addi	r7,r7,-1024
8110b778:	80800917 	ldw	r2,36(r16)
8110b77c:	81400717 	ldw	r5,28(r16)
8110b780:	103ee83a 	callr	r2
8110b784:	0080570e 	bge	zero,r2,8110b8e4 <__sfvwrite_r+0x1f8>
8110b788:	a0c00217 	ldw	r3,8(r20)
8110b78c:	98a7883a 	add	r19,r19,r2
8110b790:	90a5c83a 	sub	r18,r18,r2
8110b794:	1885c83a 	sub	r2,r3,r2
8110b798:	a0800215 	stw	r2,8(r20)
8110b79c:	103fef1e 	bne	r2,zero,8110b75c <__reset+0xfb0eb75c>
8110b7a0:	0005883a 	mov	r2,zero
8110b7a4:	dfc00b17 	ldw	ra,44(sp)
8110b7a8:	df000a17 	ldw	fp,40(sp)
8110b7ac:	ddc00917 	ldw	r23,36(sp)
8110b7b0:	dd800817 	ldw	r22,32(sp)
8110b7b4:	dd400717 	ldw	r21,28(sp)
8110b7b8:	dd000617 	ldw	r20,24(sp)
8110b7bc:	dcc00517 	ldw	r19,20(sp)
8110b7c0:	dc800417 	ldw	r18,16(sp)
8110b7c4:	dc400317 	ldw	r17,12(sp)
8110b7c8:	dc000217 	ldw	r16,8(sp)
8110b7cc:	dec00c04 	addi	sp,sp,48
8110b7d0:	f800283a 	ret
8110b7d4:	800b883a 	mov	r5,r16
8110b7d8:	a809883a 	mov	r4,r21
8110b7dc:	11092940 	call	81109294 <__swsetup_r>
8110b7e0:	1000eb1e 	bne	r2,zero,8110bb90 <__sfvwrite_r+0x4a4>
8110b7e4:	80c0030b 	ldhu	r3,12(r16)
8110b7e8:	a4400017 	ldw	r17,0(r20)
8110b7ec:	1880008c 	andi	r2,r3,2
8110b7f0:	103fd61e 	bne	r2,zero,8110b74c <__reset+0xfb0eb74c>
8110b7f4:	1880004c 	andi	r2,r3,1
8110b7f8:	10003f1e 	bne	r2,zero,8110b8f8 <__sfvwrite_r+0x20c>
8110b7fc:	0039883a 	mov	fp,zero
8110b800:	0025883a 	mov	r18,zero
8110b804:	90001a26 	beq	r18,zero,8110b870 <__sfvwrite_r+0x184>
8110b808:	1880800c 	andi	r2,r3,512
8110b80c:	84c00217 	ldw	r19,8(r16)
8110b810:	10002126 	beq	r2,zero,8110b898 <__sfvwrite_r+0x1ac>
8110b814:	982f883a 	mov	r23,r19
8110b818:	94c09336 	bltu	r18,r19,8110ba68 <__sfvwrite_r+0x37c>
8110b81c:	1881200c 	andi	r2,r3,1152
8110b820:	10009e1e 	bne	r2,zero,8110ba9c <__sfvwrite_r+0x3b0>
8110b824:	81000017 	ldw	r4,0(r16)
8110b828:	b80d883a 	mov	r6,r23
8110b82c:	e00b883a 	mov	r5,fp
8110b830:	110c8b80 	call	8110c8b8 <memmove>
8110b834:	80c00217 	ldw	r3,8(r16)
8110b838:	81000017 	ldw	r4,0(r16)
8110b83c:	9005883a 	mov	r2,r18
8110b840:	1ce7c83a 	sub	r19,r3,r19
8110b844:	25cf883a 	add	r7,r4,r23
8110b848:	84c00215 	stw	r19,8(r16)
8110b84c:	81c00015 	stw	r7,0(r16)
8110b850:	a0c00217 	ldw	r3,8(r20)
8110b854:	e0b9883a 	add	fp,fp,r2
8110b858:	90a5c83a 	sub	r18,r18,r2
8110b85c:	18a7c83a 	sub	r19,r3,r2
8110b860:	a4c00215 	stw	r19,8(r20)
8110b864:	983fce26 	beq	r19,zero,8110b7a0 <__reset+0xfb0eb7a0>
8110b868:	80c0030b 	ldhu	r3,12(r16)
8110b86c:	903fe61e 	bne	r18,zero,8110b808 <__reset+0xfb0eb808>
8110b870:	8f000017 	ldw	fp,0(r17)
8110b874:	8c800117 	ldw	r18,4(r17)
8110b878:	8c400204 	addi	r17,r17,8
8110b87c:	003fe106 	br	8110b804 <__reset+0xfb0eb804>
8110b880:	8cc00017 	ldw	r19,0(r17)
8110b884:	8c800117 	ldw	r18,4(r17)
8110b888:	8c400204 	addi	r17,r17,8
8110b88c:	003fb306 	br	8110b75c <__reset+0xfb0eb75c>
8110b890:	0005883a 	mov	r2,zero
8110b894:	f800283a 	ret
8110b898:	81000017 	ldw	r4,0(r16)
8110b89c:	80800417 	ldw	r2,16(r16)
8110b8a0:	11005736 	bltu	r2,r4,8110ba00 <__sfvwrite_r+0x314>
8110b8a4:	85c00517 	ldw	r23,20(r16)
8110b8a8:	95c05536 	bltu	r18,r23,8110ba00 <__sfvwrite_r+0x314>
8110b8ac:	00a00034 	movhi	r2,32768
8110b8b0:	10bfffc4 	addi	r2,r2,-1
8110b8b4:	9009883a 	mov	r4,r18
8110b8b8:	1480012e 	bgeu	r2,r18,8110b8c0 <__sfvwrite_r+0x1d4>
8110b8bc:	1009883a 	mov	r4,r2
8110b8c0:	b80b883a 	mov	r5,r23
8110b8c4:	1110f100 	call	81110f10 <__divsi3>
8110b8c8:	15cf383a 	mul	r7,r2,r23
8110b8cc:	81400717 	ldw	r5,28(r16)
8110b8d0:	80800917 	ldw	r2,36(r16)
8110b8d4:	e00d883a 	mov	r6,fp
8110b8d8:	a809883a 	mov	r4,r21
8110b8dc:	103ee83a 	callr	r2
8110b8e0:	00bfdb16 	blt	zero,r2,8110b850 <__reset+0xfb0eb850>
8110b8e4:	8080030b 	ldhu	r2,12(r16)
8110b8e8:	10801014 	ori	r2,r2,64
8110b8ec:	8080030d 	sth	r2,12(r16)
8110b8f0:	00bfffc4 	movi	r2,-1
8110b8f4:	003fab06 	br	8110b7a4 <__reset+0xfb0eb7a4>
8110b8f8:	0027883a 	mov	r19,zero
8110b8fc:	0011883a 	mov	r8,zero
8110b900:	0039883a 	mov	fp,zero
8110b904:	0025883a 	mov	r18,zero
8110b908:	90001f26 	beq	r18,zero,8110b988 <__sfvwrite_r+0x29c>
8110b90c:	40005a26 	beq	r8,zero,8110ba78 <__sfvwrite_r+0x38c>
8110b910:	982d883a 	mov	r22,r19
8110b914:	94c0012e 	bgeu	r18,r19,8110b91c <__sfvwrite_r+0x230>
8110b918:	902d883a 	mov	r22,r18
8110b91c:	81000017 	ldw	r4,0(r16)
8110b920:	80800417 	ldw	r2,16(r16)
8110b924:	b02f883a 	mov	r23,r22
8110b928:	81c00517 	ldw	r7,20(r16)
8110b92c:	1100032e 	bgeu	r2,r4,8110b93c <__sfvwrite_r+0x250>
8110b930:	80c00217 	ldw	r3,8(r16)
8110b934:	38c7883a 	add	r3,r7,r3
8110b938:	1d801816 	blt	r3,r22,8110b99c <__sfvwrite_r+0x2b0>
8110b93c:	b1c03e16 	blt	r22,r7,8110ba38 <__sfvwrite_r+0x34c>
8110b940:	80800917 	ldw	r2,36(r16)
8110b944:	81400717 	ldw	r5,28(r16)
8110b948:	e00d883a 	mov	r6,fp
8110b94c:	da000115 	stw	r8,4(sp)
8110b950:	a809883a 	mov	r4,r21
8110b954:	103ee83a 	callr	r2
8110b958:	102f883a 	mov	r23,r2
8110b95c:	da000117 	ldw	r8,4(sp)
8110b960:	00bfe00e 	bge	zero,r2,8110b8e4 <__reset+0xfb0eb8e4>
8110b964:	9de7c83a 	sub	r19,r19,r23
8110b968:	98001f26 	beq	r19,zero,8110b9e8 <__sfvwrite_r+0x2fc>
8110b96c:	a0800217 	ldw	r2,8(r20)
8110b970:	e5f9883a 	add	fp,fp,r23
8110b974:	95e5c83a 	sub	r18,r18,r23
8110b978:	15efc83a 	sub	r23,r2,r23
8110b97c:	a5c00215 	stw	r23,8(r20)
8110b980:	b83f8726 	beq	r23,zero,8110b7a0 <__reset+0xfb0eb7a0>
8110b984:	903fe11e 	bne	r18,zero,8110b90c <__reset+0xfb0eb90c>
8110b988:	8f000017 	ldw	fp,0(r17)
8110b98c:	8c800117 	ldw	r18,4(r17)
8110b990:	0011883a 	mov	r8,zero
8110b994:	8c400204 	addi	r17,r17,8
8110b998:	003fdb06 	br	8110b908 <__reset+0xfb0eb908>
8110b99c:	180d883a 	mov	r6,r3
8110b9a0:	e00b883a 	mov	r5,fp
8110b9a4:	da000115 	stw	r8,4(sp)
8110b9a8:	d8c00015 	stw	r3,0(sp)
8110b9ac:	110c8b80 	call	8110c8b8 <memmove>
8110b9b0:	d8c00017 	ldw	r3,0(sp)
8110b9b4:	80800017 	ldw	r2,0(r16)
8110b9b8:	800b883a 	mov	r5,r16
8110b9bc:	a809883a 	mov	r4,r21
8110b9c0:	10c5883a 	add	r2,r2,r3
8110b9c4:	80800015 	stw	r2,0(r16)
8110b9c8:	d8c00015 	stw	r3,0(sp)
8110b9cc:	110ae8c0 	call	8110ae8c <_fflush_r>
8110b9d0:	d8c00017 	ldw	r3,0(sp)
8110b9d4:	da000117 	ldw	r8,4(sp)
8110b9d8:	103fc21e 	bne	r2,zero,8110b8e4 <__reset+0xfb0eb8e4>
8110b9dc:	182f883a 	mov	r23,r3
8110b9e0:	9de7c83a 	sub	r19,r19,r23
8110b9e4:	983fe11e 	bne	r19,zero,8110b96c <__reset+0xfb0eb96c>
8110b9e8:	800b883a 	mov	r5,r16
8110b9ec:	a809883a 	mov	r4,r21
8110b9f0:	110ae8c0 	call	8110ae8c <_fflush_r>
8110b9f4:	103fbb1e 	bne	r2,zero,8110b8e4 <__reset+0xfb0eb8e4>
8110b9f8:	0011883a 	mov	r8,zero
8110b9fc:	003fdb06 	br	8110b96c <__reset+0xfb0eb96c>
8110ba00:	94c0012e 	bgeu	r18,r19,8110ba08 <__sfvwrite_r+0x31c>
8110ba04:	9027883a 	mov	r19,r18
8110ba08:	980d883a 	mov	r6,r19
8110ba0c:	e00b883a 	mov	r5,fp
8110ba10:	110c8b80 	call	8110c8b8 <memmove>
8110ba14:	80800217 	ldw	r2,8(r16)
8110ba18:	80c00017 	ldw	r3,0(r16)
8110ba1c:	14c5c83a 	sub	r2,r2,r19
8110ba20:	1cc7883a 	add	r3,r3,r19
8110ba24:	80800215 	stw	r2,8(r16)
8110ba28:	80c00015 	stw	r3,0(r16)
8110ba2c:	10004326 	beq	r2,zero,8110bb3c <__sfvwrite_r+0x450>
8110ba30:	9805883a 	mov	r2,r19
8110ba34:	003f8606 	br	8110b850 <__reset+0xfb0eb850>
8110ba38:	b00d883a 	mov	r6,r22
8110ba3c:	e00b883a 	mov	r5,fp
8110ba40:	da000115 	stw	r8,4(sp)
8110ba44:	110c8b80 	call	8110c8b8 <memmove>
8110ba48:	80800217 	ldw	r2,8(r16)
8110ba4c:	80c00017 	ldw	r3,0(r16)
8110ba50:	da000117 	ldw	r8,4(sp)
8110ba54:	1585c83a 	sub	r2,r2,r22
8110ba58:	1dad883a 	add	r22,r3,r22
8110ba5c:	80800215 	stw	r2,8(r16)
8110ba60:	85800015 	stw	r22,0(r16)
8110ba64:	003fbf06 	br	8110b964 <__reset+0xfb0eb964>
8110ba68:	81000017 	ldw	r4,0(r16)
8110ba6c:	9027883a 	mov	r19,r18
8110ba70:	902f883a 	mov	r23,r18
8110ba74:	003f6c06 	br	8110b828 <__reset+0xfb0eb828>
8110ba78:	900d883a 	mov	r6,r18
8110ba7c:	01400284 	movi	r5,10
8110ba80:	e009883a 	mov	r4,fp
8110ba84:	110c7d40 	call	8110c7d4 <memchr>
8110ba88:	10003e26 	beq	r2,zero,8110bb84 <__sfvwrite_r+0x498>
8110ba8c:	10800044 	addi	r2,r2,1
8110ba90:	1727c83a 	sub	r19,r2,fp
8110ba94:	02000044 	movi	r8,1
8110ba98:	003f9d06 	br	8110b910 <__reset+0xfb0eb910>
8110ba9c:	80800517 	ldw	r2,20(r16)
8110baa0:	81400417 	ldw	r5,16(r16)
8110baa4:	81c00017 	ldw	r7,0(r16)
8110baa8:	10a7883a 	add	r19,r2,r2
8110baac:	9885883a 	add	r2,r19,r2
8110bab0:	1026d7fa 	srli	r19,r2,31
8110bab4:	396dc83a 	sub	r22,r7,r5
8110bab8:	b1000044 	addi	r4,r22,1
8110babc:	9885883a 	add	r2,r19,r2
8110bac0:	1027d07a 	srai	r19,r2,1
8110bac4:	2485883a 	add	r2,r4,r18
8110bac8:	980d883a 	mov	r6,r19
8110bacc:	9880022e 	bgeu	r19,r2,8110bad8 <__sfvwrite_r+0x3ec>
8110bad0:	1027883a 	mov	r19,r2
8110bad4:	100d883a 	mov	r6,r2
8110bad8:	18c1000c 	andi	r3,r3,1024
8110badc:	18001c26 	beq	r3,zero,8110bb50 <__sfvwrite_r+0x464>
8110bae0:	300b883a 	mov	r5,r6
8110bae4:	a809883a 	mov	r4,r21
8110bae8:	110bfc80 	call	8110bfc8 <_malloc_r>
8110baec:	102f883a 	mov	r23,r2
8110baf0:	10002926 	beq	r2,zero,8110bb98 <__sfvwrite_r+0x4ac>
8110baf4:	81400417 	ldw	r5,16(r16)
8110baf8:	b00d883a 	mov	r6,r22
8110bafc:	1009883a 	mov	r4,r2
8110bb00:	1106c840 	call	81106c84 <memcpy>
8110bb04:	8080030b 	ldhu	r2,12(r16)
8110bb08:	00fedfc4 	movi	r3,-1153
8110bb0c:	10c4703a 	and	r2,r2,r3
8110bb10:	10802014 	ori	r2,r2,128
8110bb14:	8080030d 	sth	r2,12(r16)
8110bb18:	bd89883a 	add	r4,r23,r22
8110bb1c:	9d8fc83a 	sub	r7,r19,r22
8110bb20:	85c00415 	stw	r23,16(r16)
8110bb24:	84c00515 	stw	r19,20(r16)
8110bb28:	81000015 	stw	r4,0(r16)
8110bb2c:	9027883a 	mov	r19,r18
8110bb30:	81c00215 	stw	r7,8(r16)
8110bb34:	902f883a 	mov	r23,r18
8110bb38:	003f3b06 	br	8110b828 <__reset+0xfb0eb828>
8110bb3c:	800b883a 	mov	r5,r16
8110bb40:	a809883a 	mov	r4,r21
8110bb44:	110ae8c0 	call	8110ae8c <_fflush_r>
8110bb48:	103fb926 	beq	r2,zero,8110ba30 <__reset+0xfb0eba30>
8110bb4c:	003f6506 	br	8110b8e4 <__reset+0xfb0eb8e4>
8110bb50:	a809883a 	mov	r4,r21
8110bb54:	110dca00 	call	8110dca0 <_realloc_r>
8110bb58:	102f883a 	mov	r23,r2
8110bb5c:	103fee1e 	bne	r2,zero,8110bb18 <__reset+0xfb0ebb18>
8110bb60:	81400417 	ldw	r5,16(r16)
8110bb64:	a809883a 	mov	r4,r21
8110bb68:	110b3dc0 	call	8110b3dc <_free_r>
8110bb6c:	8080030b 	ldhu	r2,12(r16)
8110bb70:	00ffdfc4 	movi	r3,-129
8110bb74:	1884703a 	and	r2,r3,r2
8110bb78:	00c00304 	movi	r3,12
8110bb7c:	a8c00015 	stw	r3,0(r21)
8110bb80:	003f5906 	br	8110b8e8 <__reset+0xfb0eb8e8>
8110bb84:	94c00044 	addi	r19,r18,1
8110bb88:	02000044 	movi	r8,1
8110bb8c:	003f6006 	br	8110b910 <__reset+0xfb0eb910>
8110bb90:	00bfffc4 	movi	r2,-1
8110bb94:	003f0306 	br	8110b7a4 <__reset+0xfb0eb7a4>
8110bb98:	00800304 	movi	r2,12
8110bb9c:	a8800015 	stw	r2,0(r21)
8110bba0:	8080030b 	ldhu	r2,12(r16)
8110bba4:	003f5006 	br	8110b8e8 <__reset+0xfb0eb8e8>

8110bba8 <_fwalk>:
8110bba8:	defff704 	addi	sp,sp,-36
8110bbac:	dd000415 	stw	r20,16(sp)
8110bbb0:	dfc00815 	stw	ra,32(sp)
8110bbb4:	ddc00715 	stw	r23,28(sp)
8110bbb8:	dd800615 	stw	r22,24(sp)
8110bbbc:	dd400515 	stw	r21,20(sp)
8110bbc0:	dcc00315 	stw	r19,12(sp)
8110bbc4:	dc800215 	stw	r18,8(sp)
8110bbc8:	dc400115 	stw	r17,4(sp)
8110bbcc:	dc000015 	stw	r16,0(sp)
8110bbd0:	2500b804 	addi	r20,r4,736
8110bbd4:	a0002326 	beq	r20,zero,8110bc64 <_fwalk+0xbc>
8110bbd8:	282b883a 	mov	r21,r5
8110bbdc:	002f883a 	mov	r23,zero
8110bbe0:	05800044 	movi	r22,1
8110bbe4:	04ffffc4 	movi	r19,-1
8110bbe8:	a4400117 	ldw	r17,4(r20)
8110bbec:	a4800217 	ldw	r18,8(r20)
8110bbf0:	8c7fffc4 	addi	r17,r17,-1
8110bbf4:	88000d16 	blt	r17,zero,8110bc2c <_fwalk+0x84>
8110bbf8:	94000304 	addi	r16,r18,12
8110bbfc:	94800384 	addi	r18,r18,14
8110bc00:	8080000b 	ldhu	r2,0(r16)
8110bc04:	8c7fffc4 	addi	r17,r17,-1
8110bc08:	813ffd04 	addi	r4,r16,-12
8110bc0c:	b080042e 	bgeu	r22,r2,8110bc20 <_fwalk+0x78>
8110bc10:	9080000f 	ldh	r2,0(r18)
8110bc14:	14c00226 	beq	r2,r19,8110bc20 <_fwalk+0x78>
8110bc18:	a83ee83a 	callr	r21
8110bc1c:	b8aeb03a 	or	r23,r23,r2
8110bc20:	84001a04 	addi	r16,r16,104
8110bc24:	94801a04 	addi	r18,r18,104
8110bc28:	8cfff51e 	bne	r17,r19,8110bc00 <__reset+0xfb0ebc00>
8110bc2c:	a5000017 	ldw	r20,0(r20)
8110bc30:	a03fed1e 	bne	r20,zero,8110bbe8 <__reset+0xfb0ebbe8>
8110bc34:	b805883a 	mov	r2,r23
8110bc38:	dfc00817 	ldw	ra,32(sp)
8110bc3c:	ddc00717 	ldw	r23,28(sp)
8110bc40:	dd800617 	ldw	r22,24(sp)
8110bc44:	dd400517 	ldw	r21,20(sp)
8110bc48:	dd000417 	ldw	r20,16(sp)
8110bc4c:	dcc00317 	ldw	r19,12(sp)
8110bc50:	dc800217 	ldw	r18,8(sp)
8110bc54:	dc400117 	ldw	r17,4(sp)
8110bc58:	dc000017 	ldw	r16,0(sp)
8110bc5c:	dec00904 	addi	sp,sp,36
8110bc60:	f800283a 	ret
8110bc64:	002f883a 	mov	r23,zero
8110bc68:	003ff206 	br	8110bc34 <__reset+0xfb0ebc34>

8110bc6c <_fwalk_reent>:
8110bc6c:	defff704 	addi	sp,sp,-36
8110bc70:	dd000415 	stw	r20,16(sp)
8110bc74:	dfc00815 	stw	ra,32(sp)
8110bc78:	ddc00715 	stw	r23,28(sp)
8110bc7c:	dd800615 	stw	r22,24(sp)
8110bc80:	dd400515 	stw	r21,20(sp)
8110bc84:	dcc00315 	stw	r19,12(sp)
8110bc88:	dc800215 	stw	r18,8(sp)
8110bc8c:	dc400115 	stw	r17,4(sp)
8110bc90:	dc000015 	stw	r16,0(sp)
8110bc94:	2500b804 	addi	r20,r4,736
8110bc98:	a0002326 	beq	r20,zero,8110bd28 <_fwalk_reent+0xbc>
8110bc9c:	282b883a 	mov	r21,r5
8110bca0:	2027883a 	mov	r19,r4
8110bca4:	002f883a 	mov	r23,zero
8110bca8:	05800044 	movi	r22,1
8110bcac:	04bfffc4 	movi	r18,-1
8110bcb0:	a4400117 	ldw	r17,4(r20)
8110bcb4:	a4000217 	ldw	r16,8(r20)
8110bcb8:	8c7fffc4 	addi	r17,r17,-1
8110bcbc:	88000c16 	blt	r17,zero,8110bcf0 <_fwalk_reent+0x84>
8110bcc0:	84000304 	addi	r16,r16,12
8110bcc4:	8080000b 	ldhu	r2,0(r16)
8110bcc8:	8c7fffc4 	addi	r17,r17,-1
8110bccc:	817ffd04 	addi	r5,r16,-12
8110bcd0:	b080052e 	bgeu	r22,r2,8110bce8 <_fwalk_reent+0x7c>
8110bcd4:	8080008f 	ldh	r2,2(r16)
8110bcd8:	9809883a 	mov	r4,r19
8110bcdc:	14800226 	beq	r2,r18,8110bce8 <_fwalk_reent+0x7c>
8110bce0:	a83ee83a 	callr	r21
8110bce4:	b8aeb03a 	or	r23,r23,r2
8110bce8:	84001a04 	addi	r16,r16,104
8110bcec:	8cbff51e 	bne	r17,r18,8110bcc4 <__reset+0xfb0ebcc4>
8110bcf0:	a5000017 	ldw	r20,0(r20)
8110bcf4:	a03fee1e 	bne	r20,zero,8110bcb0 <__reset+0xfb0ebcb0>
8110bcf8:	b805883a 	mov	r2,r23
8110bcfc:	dfc00817 	ldw	ra,32(sp)
8110bd00:	ddc00717 	ldw	r23,28(sp)
8110bd04:	dd800617 	ldw	r22,24(sp)
8110bd08:	dd400517 	ldw	r21,20(sp)
8110bd0c:	dd000417 	ldw	r20,16(sp)
8110bd10:	dcc00317 	ldw	r19,12(sp)
8110bd14:	dc800217 	ldw	r18,8(sp)
8110bd18:	dc400117 	ldw	r17,4(sp)
8110bd1c:	dc000017 	ldw	r16,0(sp)
8110bd20:	dec00904 	addi	sp,sp,36
8110bd24:	f800283a 	ret
8110bd28:	002f883a 	mov	r23,zero
8110bd2c:	003ff206 	br	8110bcf8 <__reset+0xfb0ebcf8>

8110bd30 <_setlocale_r>:
8110bd30:	30001b26 	beq	r6,zero,8110bda0 <_setlocale_r+0x70>
8110bd34:	016044b4 	movhi	r5,33042
8110bd38:	defffe04 	addi	sp,sp,-8
8110bd3c:	2966c004 	addi	r5,r5,-25856
8110bd40:	3009883a 	mov	r4,r6
8110bd44:	dc000015 	stw	r16,0(sp)
8110bd48:	dfc00115 	stw	ra,4(sp)
8110bd4c:	3021883a 	mov	r16,r6
8110bd50:	110e4080 	call	8110e408 <strcmp>
8110bd54:	1000061e 	bne	r2,zero,8110bd70 <_setlocale_r+0x40>
8110bd58:	00a044b4 	movhi	r2,33042
8110bd5c:	10a6bf04 	addi	r2,r2,-25860
8110bd60:	dfc00117 	ldw	ra,4(sp)
8110bd64:	dc000017 	ldw	r16,0(sp)
8110bd68:	dec00204 	addi	sp,sp,8
8110bd6c:	f800283a 	ret
8110bd70:	016044b4 	movhi	r5,33042
8110bd74:	2966bf04 	addi	r5,r5,-25860
8110bd78:	8009883a 	mov	r4,r16
8110bd7c:	110e4080 	call	8110e408 <strcmp>
8110bd80:	103ff526 	beq	r2,zero,8110bd58 <__reset+0xfb0ebd58>
8110bd84:	016044b4 	movhi	r5,33042
8110bd88:	29676604 	addi	r5,r5,-25192
8110bd8c:	8009883a 	mov	r4,r16
8110bd90:	110e4080 	call	8110e408 <strcmp>
8110bd94:	103ff026 	beq	r2,zero,8110bd58 <__reset+0xfb0ebd58>
8110bd98:	0005883a 	mov	r2,zero
8110bd9c:	003ff006 	br	8110bd60 <__reset+0xfb0ebd60>
8110bda0:	00a044b4 	movhi	r2,33042
8110bda4:	10a6bf04 	addi	r2,r2,-25860
8110bda8:	f800283a 	ret

8110bdac <__locale_charset>:
8110bdac:	00a044b4 	movhi	r2,33042
8110bdb0:	10a97904 	addi	r2,r2,-23068
8110bdb4:	f800283a 	ret

8110bdb8 <__locale_mb_cur_max>:
8110bdb8:	00a044b4 	movhi	r2,33042
8110bdbc:	10afa804 	addi	r2,r2,-16736
8110bdc0:	10800017 	ldw	r2,0(r2)
8110bdc4:	f800283a 	ret

8110bdc8 <__locale_msgcharset>:
8110bdc8:	00a044b4 	movhi	r2,33042
8110bdcc:	10a97104 	addi	r2,r2,-23100
8110bdd0:	f800283a 	ret

8110bdd4 <__locale_cjk_lang>:
8110bdd4:	0005883a 	mov	r2,zero
8110bdd8:	f800283a 	ret

8110bddc <_localeconv_r>:
8110bddc:	00a044b4 	movhi	r2,33042
8110bde0:	10a98104 	addi	r2,r2,-23036
8110bde4:	f800283a 	ret

8110bde8 <setlocale>:
8110bde8:	00a044b4 	movhi	r2,33042
8110bdec:	10afa704 	addi	r2,r2,-16740
8110bdf0:	280d883a 	mov	r6,r5
8110bdf4:	200b883a 	mov	r5,r4
8110bdf8:	11000017 	ldw	r4,0(r2)
8110bdfc:	110bd301 	jmpi	8110bd30 <_setlocale_r>

8110be00 <localeconv>:
8110be00:	00a044b4 	movhi	r2,33042
8110be04:	10a98104 	addi	r2,r2,-23036
8110be08:	f800283a 	ret

8110be0c <__smakebuf_r>:
8110be0c:	2880030b 	ldhu	r2,12(r5)
8110be10:	10c0008c 	andi	r3,r2,2
8110be14:	1800411e 	bne	r3,zero,8110bf1c <__smakebuf_r+0x110>
8110be18:	deffec04 	addi	sp,sp,-80
8110be1c:	dc000f15 	stw	r16,60(sp)
8110be20:	2821883a 	mov	r16,r5
8110be24:	2940038f 	ldh	r5,14(r5)
8110be28:	dc401015 	stw	r17,64(sp)
8110be2c:	dfc01315 	stw	ra,76(sp)
8110be30:	dcc01215 	stw	r19,72(sp)
8110be34:	dc801115 	stw	r18,68(sp)
8110be38:	2023883a 	mov	r17,r4
8110be3c:	28001c16 	blt	r5,zero,8110beb0 <__smakebuf_r+0xa4>
8110be40:	d80d883a 	mov	r6,sp
8110be44:	11101080 	call	81110108 <_fstat_r>
8110be48:	10001816 	blt	r2,zero,8110beac <__smakebuf_r+0xa0>
8110be4c:	d8800117 	ldw	r2,4(sp)
8110be50:	00e00014 	movui	r3,32768
8110be54:	10bc000c 	andi	r2,r2,61440
8110be58:	14c80020 	cmpeqi	r19,r2,8192
8110be5c:	10c03726 	beq	r2,r3,8110bf3c <__smakebuf_r+0x130>
8110be60:	80c0030b 	ldhu	r3,12(r16)
8110be64:	18c20014 	ori	r3,r3,2048
8110be68:	80c0030d 	sth	r3,12(r16)
8110be6c:	00c80004 	movi	r3,8192
8110be70:	10c0521e 	bne	r2,r3,8110bfbc <__smakebuf_r+0x1b0>
8110be74:	8140038f 	ldh	r5,14(r16)
8110be78:	8809883a 	mov	r4,r17
8110be7c:	11101640 	call	81110164 <_isatty_r>
8110be80:	10004c26 	beq	r2,zero,8110bfb4 <__smakebuf_r+0x1a8>
8110be84:	8080030b 	ldhu	r2,12(r16)
8110be88:	80c010c4 	addi	r3,r16,67
8110be8c:	80c00015 	stw	r3,0(r16)
8110be90:	10800054 	ori	r2,r2,1
8110be94:	8080030d 	sth	r2,12(r16)
8110be98:	00800044 	movi	r2,1
8110be9c:	80c00415 	stw	r3,16(r16)
8110bea0:	80800515 	stw	r2,20(r16)
8110bea4:	04810004 	movi	r18,1024
8110bea8:	00000706 	br	8110bec8 <__smakebuf_r+0xbc>
8110beac:	8080030b 	ldhu	r2,12(r16)
8110beb0:	10c0200c 	andi	r3,r2,128
8110beb4:	18001f1e 	bne	r3,zero,8110bf34 <__smakebuf_r+0x128>
8110beb8:	04810004 	movi	r18,1024
8110bebc:	10820014 	ori	r2,r2,2048
8110bec0:	8080030d 	sth	r2,12(r16)
8110bec4:	0027883a 	mov	r19,zero
8110bec8:	900b883a 	mov	r5,r18
8110becc:	8809883a 	mov	r4,r17
8110bed0:	110bfc80 	call	8110bfc8 <_malloc_r>
8110bed4:	10002c26 	beq	r2,zero,8110bf88 <__smakebuf_r+0x17c>
8110bed8:	80c0030b 	ldhu	r3,12(r16)
8110bedc:	01204474 	movhi	r4,33041
8110bee0:	212bc804 	addi	r4,r4,-20704
8110bee4:	89000f15 	stw	r4,60(r17)
8110bee8:	18c02014 	ori	r3,r3,128
8110beec:	80c0030d 	sth	r3,12(r16)
8110bef0:	80800015 	stw	r2,0(r16)
8110bef4:	80800415 	stw	r2,16(r16)
8110bef8:	84800515 	stw	r18,20(r16)
8110befc:	98001a1e 	bne	r19,zero,8110bf68 <__smakebuf_r+0x15c>
8110bf00:	dfc01317 	ldw	ra,76(sp)
8110bf04:	dcc01217 	ldw	r19,72(sp)
8110bf08:	dc801117 	ldw	r18,68(sp)
8110bf0c:	dc401017 	ldw	r17,64(sp)
8110bf10:	dc000f17 	ldw	r16,60(sp)
8110bf14:	dec01404 	addi	sp,sp,80
8110bf18:	f800283a 	ret
8110bf1c:	288010c4 	addi	r2,r5,67
8110bf20:	28800015 	stw	r2,0(r5)
8110bf24:	28800415 	stw	r2,16(r5)
8110bf28:	00800044 	movi	r2,1
8110bf2c:	28800515 	stw	r2,20(r5)
8110bf30:	f800283a 	ret
8110bf34:	04801004 	movi	r18,64
8110bf38:	003fe006 	br	8110bebc <__reset+0xfb0ebebc>
8110bf3c:	81000a17 	ldw	r4,40(r16)
8110bf40:	00e04474 	movhi	r3,33041
8110bf44:	18f8e904 	addi	r3,r3,-7260
8110bf48:	20ffc51e 	bne	r4,r3,8110be60 <__reset+0xfb0ebe60>
8110bf4c:	8080030b 	ldhu	r2,12(r16)
8110bf50:	04810004 	movi	r18,1024
8110bf54:	84801315 	stw	r18,76(r16)
8110bf58:	1484b03a 	or	r2,r2,r18
8110bf5c:	8080030d 	sth	r2,12(r16)
8110bf60:	0027883a 	mov	r19,zero
8110bf64:	003fd806 	br	8110bec8 <__reset+0xfb0ebec8>
8110bf68:	8140038f 	ldh	r5,14(r16)
8110bf6c:	8809883a 	mov	r4,r17
8110bf70:	11101640 	call	81110164 <_isatty_r>
8110bf74:	103fe226 	beq	r2,zero,8110bf00 <__reset+0xfb0ebf00>
8110bf78:	8080030b 	ldhu	r2,12(r16)
8110bf7c:	10800054 	ori	r2,r2,1
8110bf80:	8080030d 	sth	r2,12(r16)
8110bf84:	003fde06 	br	8110bf00 <__reset+0xfb0ebf00>
8110bf88:	8080030b 	ldhu	r2,12(r16)
8110bf8c:	10c0800c 	andi	r3,r2,512
8110bf90:	183fdb1e 	bne	r3,zero,8110bf00 <__reset+0xfb0ebf00>
8110bf94:	10800094 	ori	r2,r2,2
8110bf98:	80c010c4 	addi	r3,r16,67
8110bf9c:	8080030d 	sth	r2,12(r16)
8110bfa0:	00800044 	movi	r2,1
8110bfa4:	80c00015 	stw	r3,0(r16)
8110bfa8:	80c00415 	stw	r3,16(r16)
8110bfac:	80800515 	stw	r2,20(r16)
8110bfb0:	003fd306 	br	8110bf00 <__reset+0xfb0ebf00>
8110bfb4:	04810004 	movi	r18,1024
8110bfb8:	003fc306 	br	8110bec8 <__reset+0xfb0ebec8>
8110bfbc:	0027883a 	mov	r19,zero
8110bfc0:	04810004 	movi	r18,1024
8110bfc4:	003fc006 	br	8110bec8 <__reset+0xfb0ebec8>

8110bfc8 <_malloc_r>:
8110bfc8:	defff504 	addi	sp,sp,-44
8110bfcc:	dc800315 	stw	r18,12(sp)
8110bfd0:	dfc00a15 	stw	ra,40(sp)
8110bfd4:	df000915 	stw	fp,36(sp)
8110bfd8:	ddc00815 	stw	r23,32(sp)
8110bfdc:	dd800715 	stw	r22,28(sp)
8110bfe0:	dd400615 	stw	r21,24(sp)
8110bfe4:	dd000515 	stw	r20,20(sp)
8110bfe8:	dcc00415 	stw	r19,16(sp)
8110bfec:	dc400215 	stw	r17,8(sp)
8110bff0:	dc000115 	stw	r16,4(sp)
8110bff4:	288002c4 	addi	r2,r5,11
8110bff8:	00c00584 	movi	r3,22
8110bffc:	2025883a 	mov	r18,r4
8110c000:	18807f2e 	bgeu	r3,r2,8110c200 <_malloc_r+0x238>
8110c004:	047ffe04 	movi	r17,-8
8110c008:	1462703a 	and	r17,r2,r17
8110c00c:	8800a316 	blt	r17,zero,8110c29c <_malloc_r+0x2d4>
8110c010:	8940a236 	bltu	r17,r5,8110c29c <_malloc_r+0x2d4>
8110c014:	11142dc0 	call	811142dc <__malloc_lock>
8110c018:	00807dc4 	movi	r2,503
8110c01c:	1441e92e 	bgeu	r2,r17,8110c7c4 <_malloc_r+0x7fc>
8110c020:	8804d27a 	srli	r2,r17,9
8110c024:	1000a126 	beq	r2,zero,8110c2ac <_malloc_r+0x2e4>
8110c028:	00c00104 	movi	r3,4
8110c02c:	18811e36 	bltu	r3,r2,8110c4a8 <_malloc_r+0x4e0>
8110c030:	8804d1ba 	srli	r2,r17,6
8110c034:	12000e44 	addi	r8,r2,57
8110c038:	11c00e04 	addi	r7,r2,56
8110c03c:	4209883a 	add	r4,r8,r8
8110c040:	04e044b4 	movhi	r19,33042
8110c044:	2109883a 	add	r4,r4,r4
8110c048:	9ce98f04 	addi	r19,r19,-22980
8110c04c:	2109883a 	add	r4,r4,r4
8110c050:	9909883a 	add	r4,r19,r4
8110c054:	24000117 	ldw	r16,4(r4)
8110c058:	213ffe04 	addi	r4,r4,-8
8110c05c:	24009726 	beq	r4,r16,8110c2bc <_malloc_r+0x2f4>
8110c060:	80800117 	ldw	r2,4(r16)
8110c064:	01bfff04 	movi	r6,-4
8110c068:	014003c4 	movi	r5,15
8110c06c:	1184703a 	and	r2,r2,r6
8110c070:	1447c83a 	sub	r3,r2,r17
8110c074:	28c00716 	blt	r5,r3,8110c094 <_malloc_r+0xcc>
8110c078:	1800920e 	bge	r3,zero,8110c2c4 <_malloc_r+0x2fc>
8110c07c:	84000317 	ldw	r16,12(r16)
8110c080:	24008e26 	beq	r4,r16,8110c2bc <_malloc_r+0x2f4>
8110c084:	80800117 	ldw	r2,4(r16)
8110c088:	1184703a 	and	r2,r2,r6
8110c08c:	1447c83a 	sub	r3,r2,r17
8110c090:	28fff90e 	bge	r5,r3,8110c078 <__reset+0xfb0ec078>
8110c094:	3809883a 	mov	r4,r7
8110c098:	01a044b4 	movhi	r6,33042
8110c09c:	9c000417 	ldw	r16,16(r19)
8110c0a0:	31a98f04 	addi	r6,r6,-22980
8110c0a4:	32000204 	addi	r8,r6,8
8110c0a8:	82013426 	beq	r16,r8,8110c57c <_malloc_r+0x5b4>
8110c0ac:	80c00117 	ldw	r3,4(r16)
8110c0b0:	00bfff04 	movi	r2,-4
8110c0b4:	188e703a 	and	r7,r3,r2
8110c0b8:	3c45c83a 	sub	r2,r7,r17
8110c0bc:	00c003c4 	movi	r3,15
8110c0c0:	18811f16 	blt	r3,r2,8110c540 <_malloc_r+0x578>
8110c0c4:	32000515 	stw	r8,20(r6)
8110c0c8:	32000415 	stw	r8,16(r6)
8110c0cc:	10007f0e 	bge	r2,zero,8110c2cc <_malloc_r+0x304>
8110c0d0:	00807fc4 	movi	r2,511
8110c0d4:	11c0fd36 	bltu	r2,r7,8110c4cc <_malloc_r+0x504>
8110c0d8:	3806d0fa 	srli	r3,r7,3
8110c0dc:	01c00044 	movi	r7,1
8110c0e0:	30800117 	ldw	r2,4(r6)
8110c0e4:	19400044 	addi	r5,r3,1
8110c0e8:	294b883a 	add	r5,r5,r5
8110c0ec:	1807d0ba 	srai	r3,r3,2
8110c0f0:	294b883a 	add	r5,r5,r5
8110c0f4:	294b883a 	add	r5,r5,r5
8110c0f8:	298b883a 	add	r5,r5,r6
8110c0fc:	38c6983a 	sll	r3,r7,r3
8110c100:	29c00017 	ldw	r7,0(r5)
8110c104:	2a7ffe04 	addi	r9,r5,-8
8110c108:	1886b03a 	or	r3,r3,r2
8110c10c:	82400315 	stw	r9,12(r16)
8110c110:	81c00215 	stw	r7,8(r16)
8110c114:	30c00115 	stw	r3,4(r6)
8110c118:	2c000015 	stw	r16,0(r5)
8110c11c:	3c000315 	stw	r16,12(r7)
8110c120:	2005d0ba 	srai	r2,r4,2
8110c124:	01400044 	movi	r5,1
8110c128:	288a983a 	sll	r5,r5,r2
8110c12c:	19406f36 	bltu	r3,r5,8110c2ec <_malloc_r+0x324>
8110c130:	28c4703a 	and	r2,r5,r3
8110c134:	10000a1e 	bne	r2,zero,8110c160 <_malloc_r+0x198>
8110c138:	00bfff04 	movi	r2,-4
8110c13c:	294b883a 	add	r5,r5,r5
8110c140:	2088703a 	and	r4,r4,r2
8110c144:	28c4703a 	and	r2,r5,r3
8110c148:	21000104 	addi	r4,r4,4
8110c14c:	1000041e 	bne	r2,zero,8110c160 <_malloc_r+0x198>
8110c150:	294b883a 	add	r5,r5,r5
8110c154:	28c4703a 	and	r2,r5,r3
8110c158:	21000104 	addi	r4,r4,4
8110c15c:	103ffc26 	beq	r2,zero,8110c150 <__reset+0xfb0ec150>
8110c160:	02bfff04 	movi	r10,-4
8110c164:	024003c4 	movi	r9,15
8110c168:	21800044 	addi	r6,r4,1
8110c16c:	318d883a 	add	r6,r6,r6
8110c170:	318d883a 	add	r6,r6,r6
8110c174:	318d883a 	add	r6,r6,r6
8110c178:	998d883a 	add	r6,r19,r6
8110c17c:	333ffe04 	addi	r12,r6,-8
8110c180:	2017883a 	mov	r11,r4
8110c184:	31800104 	addi	r6,r6,4
8110c188:	34000017 	ldw	r16,0(r6)
8110c18c:	31fffd04 	addi	r7,r6,-12
8110c190:	81c0041e 	bne	r16,r7,8110c1a4 <_malloc_r+0x1dc>
8110c194:	0000fb06 	br	8110c584 <_malloc_r+0x5bc>
8110c198:	1801030e 	bge	r3,zero,8110c5a8 <_malloc_r+0x5e0>
8110c19c:	84000317 	ldw	r16,12(r16)
8110c1a0:	81c0f826 	beq	r16,r7,8110c584 <_malloc_r+0x5bc>
8110c1a4:	80800117 	ldw	r2,4(r16)
8110c1a8:	1284703a 	and	r2,r2,r10
8110c1ac:	1447c83a 	sub	r3,r2,r17
8110c1b0:	48fff90e 	bge	r9,r3,8110c198 <__reset+0xfb0ec198>
8110c1b4:	80800317 	ldw	r2,12(r16)
8110c1b8:	81000217 	ldw	r4,8(r16)
8110c1bc:	89400054 	ori	r5,r17,1
8110c1c0:	81400115 	stw	r5,4(r16)
8110c1c4:	20800315 	stw	r2,12(r4)
8110c1c8:	11000215 	stw	r4,8(r2)
8110c1cc:	8463883a 	add	r17,r16,r17
8110c1d0:	9c400515 	stw	r17,20(r19)
8110c1d4:	9c400415 	stw	r17,16(r19)
8110c1d8:	18800054 	ori	r2,r3,1
8110c1dc:	88800115 	stw	r2,4(r17)
8110c1e0:	8a000315 	stw	r8,12(r17)
8110c1e4:	8a000215 	stw	r8,8(r17)
8110c1e8:	88e3883a 	add	r17,r17,r3
8110c1ec:	88c00015 	stw	r3,0(r17)
8110c1f0:	9009883a 	mov	r4,r18
8110c1f4:	11142e00 	call	811142e0 <__malloc_unlock>
8110c1f8:	80800204 	addi	r2,r16,8
8110c1fc:	00001b06 	br	8110c26c <_malloc_r+0x2a4>
8110c200:	04400404 	movi	r17,16
8110c204:	89402536 	bltu	r17,r5,8110c29c <_malloc_r+0x2d4>
8110c208:	11142dc0 	call	811142dc <__malloc_lock>
8110c20c:	00800184 	movi	r2,6
8110c210:	01000084 	movi	r4,2
8110c214:	04e044b4 	movhi	r19,33042
8110c218:	1085883a 	add	r2,r2,r2
8110c21c:	9ce98f04 	addi	r19,r19,-22980
8110c220:	1085883a 	add	r2,r2,r2
8110c224:	9885883a 	add	r2,r19,r2
8110c228:	14000117 	ldw	r16,4(r2)
8110c22c:	10fffe04 	addi	r3,r2,-8
8110c230:	80c0d926 	beq	r16,r3,8110c598 <_malloc_r+0x5d0>
8110c234:	80c00117 	ldw	r3,4(r16)
8110c238:	81000317 	ldw	r4,12(r16)
8110c23c:	00bfff04 	movi	r2,-4
8110c240:	1884703a 	and	r2,r3,r2
8110c244:	81400217 	ldw	r5,8(r16)
8110c248:	8085883a 	add	r2,r16,r2
8110c24c:	10c00117 	ldw	r3,4(r2)
8110c250:	29000315 	stw	r4,12(r5)
8110c254:	21400215 	stw	r5,8(r4)
8110c258:	18c00054 	ori	r3,r3,1
8110c25c:	10c00115 	stw	r3,4(r2)
8110c260:	9009883a 	mov	r4,r18
8110c264:	11142e00 	call	811142e0 <__malloc_unlock>
8110c268:	80800204 	addi	r2,r16,8
8110c26c:	dfc00a17 	ldw	ra,40(sp)
8110c270:	df000917 	ldw	fp,36(sp)
8110c274:	ddc00817 	ldw	r23,32(sp)
8110c278:	dd800717 	ldw	r22,28(sp)
8110c27c:	dd400617 	ldw	r21,24(sp)
8110c280:	dd000517 	ldw	r20,20(sp)
8110c284:	dcc00417 	ldw	r19,16(sp)
8110c288:	dc800317 	ldw	r18,12(sp)
8110c28c:	dc400217 	ldw	r17,8(sp)
8110c290:	dc000117 	ldw	r16,4(sp)
8110c294:	dec00b04 	addi	sp,sp,44
8110c298:	f800283a 	ret
8110c29c:	00800304 	movi	r2,12
8110c2a0:	90800015 	stw	r2,0(r18)
8110c2a4:	0005883a 	mov	r2,zero
8110c2a8:	003ff006 	br	8110c26c <__reset+0xfb0ec26c>
8110c2ac:	01002004 	movi	r4,128
8110c2b0:	02001004 	movi	r8,64
8110c2b4:	01c00fc4 	movi	r7,63
8110c2b8:	003f6106 	br	8110c040 <__reset+0xfb0ec040>
8110c2bc:	4009883a 	mov	r4,r8
8110c2c0:	003f7506 	br	8110c098 <__reset+0xfb0ec098>
8110c2c4:	81000317 	ldw	r4,12(r16)
8110c2c8:	003fde06 	br	8110c244 <__reset+0xfb0ec244>
8110c2cc:	81c5883a 	add	r2,r16,r7
8110c2d0:	11400117 	ldw	r5,4(r2)
8110c2d4:	9009883a 	mov	r4,r18
8110c2d8:	29400054 	ori	r5,r5,1
8110c2dc:	11400115 	stw	r5,4(r2)
8110c2e0:	11142e00 	call	811142e0 <__malloc_unlock>
8110c2e4:	80800204 	addi	r2,r16,8
8110c2e8:	003fe006 	br	8110c26c <__reset+0xfb0ec26c>
8110c2ec:	9c000217 	ldw	r16,8(r19)
8110c2f0:	00bfff04 	movi	r2,-4
8110c2f4:	85800117 	ldw	r22,4(r16)
8110c2f8:	b0ac703a 	and	r22,r22,r2
8110c2fc:	b4400336 	bltu	r22,r17,8110c30c <_malloc_r+0x344>
8110c300:	b445c83a 	sub	r2,r22,r17
8110c304:	00c003c4 	movi	r3,15
8110c308:	18805d16 	blt	r3,r2,8110c480 <_malloc_r+0x4b8>
8110c30c:	05e044b4 	movhi	r23,33042
8110c310:	00a044b4 	movhi	r2,33042
8110c314:	10afbf04 	addi	r2,r2,-16644
8110c318:	bdefa904 	addi	r23,r23,-16732
8110c31c:	15400017 	ldw	r21,0(r2)
8110c320:	b8c00017 	ldw	r3,0(r23)
8110c324:	00bfffc4 	movi	r2,-1
8110c328:	858d883a 	add	r6,r16,r22
8110c32c:	8d6b883a 	add	r21,r17,r21
8110c330:	1880ea26 	beq	r3,r2,8110c6dc <_malloc_r+0x714>
8110c334:	ad4403c4 	addi	r21,r21,4111
8110c338:	00bc0004 	movi	r2,-4096
8110c33c:	a8aa703a 	and	r21,r21,r2
8110c340:	a80b883a 	mov	r5,r21
8110c344:	9009883a 	mov	r4,r18
8110c348:	d9800015 	stw	r6,0(sp)
8110c34c:	110e2780 	call	8110e278 <_sbrk_r>
8110c350:	1029883a 	mov	r20,r2
8110c354:	00bfffc4 	movi	r2,-1
8110c358:	d9800017 	ldw	r6,0(sp)
8110c35c:	a080e826 	beq	r20,r2,8110c700 <_malloc_r+0x738>
8110c360:	a180a636 	bltu	r20,r6,8110c5fc <_malloc_r+0x634>
8110c364:	072044b4 	movhi	fp,33042
8110c368:	e72fcc04 	addi	fp,fp,-16592
8110c36c:	e0800017 	ldw	r2,0(fp)
8110c370:	a887883a 	add	r3,r21,r2
8110c374:	e0c00015 	stw	r3,0(fp)
8110c378:	3500e626 	beq	r6,r20,8110c714 <_malloc_r+0x74c>
8110c37c:	b9000017 	ldw	r4,0(r23)
8110c380:	00bfffc4 	movi	r2,-1
8110c384:	2080ee26 	beq	r4,r2,8110c740 <_malloc_r+0x778>
8110c388:	a185c83a 	sub	r2,r20,r6
8110c38c:	10c5883a 	add	r2,r2,r3
8110c390:	e0800015 	stw	r2,0(fp)
8110c394:	a0c001cc 	andi	r3,r20,7
8110c398:	1800bc26 	beq	r3,zero,8110c68c <_malloc_r+0x6c4>
8110c39c:	a0e9c83a 	sub	r20,r20,r3
8110c3a0:	00840204 	movi	r2,4104
8110c3a4:	a5000204 	addi	r20,r20,8
8110c3a8:	10c7c83a 	sub	r3,r2,r3
8110c3ac:	a545883a 	add	r2,r20,r21
8110c3b0:	1083ffcc 	andi	r2,r2,4095
8110c3b4:	18abc83a 	sub	r21,r3,r2
8110c3b8:	a80b883a 	mov	r5,r21
8110c3bc:	9009883a 	mov	r4,r18
8110c3c0:	110e2780 	call	8110e278 <_sbrk_r>
8110c3c4:	00ffffc4 	movi	r3,-1
8110c3c8:	10c0e126 	beq	r2,r3,8110c750 <_malloc_r+0x788>
8110c3cc:	1505c83a 	sub	r2,r2,r20
8110c3d0:	1545883a 	add	r2,r2,r21
8110c3d4:	10800054 	ori	r2,r2,1
8110c3d8:	e0c00017 	ldw	r3,0(fp)
8110c3dc:	9d000215 	stw	r20,8(r19)
8110c3e0:	a0800115 	stw	r2,4(r20)
8110c3e4:	a8c7883a 	add	r3,r21,r3
8110c3e8:	e0c00015 	stw	r3,0(fp)
8110c3ec:	84c00e26 	beq	r16,r19,8110c428 <_malloc_r+0x460>
8110c3f0:	018003c4 	movi	r6,15
8110c3f4:	3580a72e 	bgeu	r6,r22,8110c694 <_malloc_r+0x6cc>
8110c3f8:	81400117 	ldw	r5,4(r16)
8110c3fc:	013ffe04 	movi	r4,-8
8110c400:	b0bffd04 	addi	r2,r22,-12
8110c404:	1104703a 	and	r2,r2,r4
8110c408:	2900004c 	andi	r4,r5,1
8110c40c:	2088b03a 	or	r4,r4,r2
8110c410:	81000115 	stw	r4,4(r16)
8110c414:	01400144 	movi	r5,5
8110c418:	8089883a 	add	r4,r16,r2
8110c41c:	21400115 	stw	r5,4(r4)
8110c420:	21400215 	stw	r5,8(r4)
8110c424:	3080cd36 	bltu	r6,r2,8110c75c <_malloc_r+0x794>
8110c428:	00a044b4 	movhi	r2,33042
8110c42c:	10afbe04 	addi	r2,r2,-16648
8110c430:	11000017 	ldw	r4,0(r2)
8110c434:	20c0012e 	bgeu	r4,r3,8110c43c <_malloc_r+0x474>
8110c438:	10c00015 	stw	r3,0(r2)
8110c43c:	00a044b4 	movhi	r2,33042
8110c440:	10afbd04 	addi	r2,r2,-16652
8110c444:	11000017 	ldw	r4,0(r2)
8110c448:	9c000217 	ldw	r16,8(r19)
8110c44c:	20c0012e 	bgeu	r4,r3,8110c454 <_malloc_r+0x48c>
8110c450:	10c00015 	stw	r3,0(r2)
8110c454:	80c00117 	ldw	r3,4(r16)
8110c458:	00bfff04 	movi	r2,-4
8110c45c:	1886703a 	and	r3,r3,r2
8110c460:	1c45c83a 	sub	r2,r3,r17
8110c464:	1c400236 	bltu	r3,r17,8110c470 <_malloc_r+0x4a8>
8110c468:	00c003c4 	movi	r3,15
8110c46c:	18800416 	blt	r3,r2,8110c480 <_malloc_r+0x4b8>
8110c470:	9009883a 	mov	r4,r18
8110c474:	11142e00 	call	811142e0 <__malloc_unlock>
8110c478:	0005883a 	mov	r2,zero
8110c47c:	003f7b06 	br	8110c26c <__reset+0xfb0ec26c>
8110c480:	88c00054 	ori	r3,r17,1
8110c484:	80c00115 	stw	r3,4(r16)
8110c488:	8463883a 	add	r17,r16,r17
8110c48c:	10800054 	ori	r2,r2,1
8110c490:	9c400215 	stw	r17,8(r19)
8110c494:	88800115 	stw	r2,4(r17)
8110c498:	9009883a 	mov	r4,r18
8110c49c:	11142e00 	call	811142e0 <__malloc_unlock>
8110c4a0:	80800204 	addi	r2,r16,8
8110c4a4:	003f7106 	br	8110c26c <__reset+0xfb0ec26c>
8110c4a8:	00c00504 	movi	r3,20
8110c4ac:	18804a2e 	bgeu	r3,r2,8110c5d8 <_malloc_r+0x610>
8110c4b0:	00c01504 	movi	r3,84
8110c4b4:	18806e36 	bltu	r3,r2,8110c670 <_malloc_r+0x6a8>
8110c4b8:	8804d33a 	srli	r2,r17,12
8110c4bc:	12001bc4 	addi	r8,r2,111
8110c4c0:	11c01b84 	addi	r7,r2,110
8110c4c4:	4209883a 	add	r4,r8,r8
8110c4c8:	003edd06 	br	8110c040 <__reset+0xfb0ec040>
8110c4cc:	3804d27a 	srli	r2,r7,9
8110c4d0:	00c00104 	movi	r3,4
8110c4d4:	1880442e 	bgeu	r3,r2,8110c5e8 <_malloc_r+0x620>
8110c4d8:	00c00504 	movi	r3,20
8110c4dc:	18808136 	bltu	r3,r2,8110c6e4 <_malloc_r+0x71c>
8110c4e0:	11401704 	addi	r5,r2,92
8110c4e4:	10c016c4 	addi	r3,r2,91
8110c4e8:	294b883a 	add	r5,r5,r5
8110c4ec:	294b883a 	add	r5,r5,r5
8110c4f0:	294b883a 	add	r5,r5,r5
8110c4f4:	994b883a 	add	r5,r19,r5
8110c4f8:	28800017 	ldw	r2,0(r5)
8110c4fc:	01a044b4 	movhi	r6,33042
8110c500:	297ffe04 	addi	r5,r5,-8
8110c504:	31a98f04 	addi	r6,r6,-22980
8110c508:	28806526 	beq	r5,r2,8110c6a0 <_malloc_r+0x6d8>
8110c50c:	01bfff04 	movi	r6,-4
8110c510:	10c00117 	ldw	r3,4(r2)
8110c514:	1986703a 	and	r3,r3,r6
8110c518:	38c0022e 	bgeu	r7,r3,8110c524 <_malloc_r+0x55c>
8110c51c:	10800217 	ldw	r2,8(r2)
8110c520:	28bffb1e 	bne	r5,r2,8110c510 <__reset+0xfb0ec510>
8110c524:	11400317 	ldw	r5,12(r2)
8110c528:	98c00117 	ldw	r3,4(r19)
8110c52c:	81400315 	stw	r5,12(r16)
8110c530:	80800215 	stw	r2,8(r16)
8110c534:	2c000215 	stw	r16,8(r5)
8110c538:	14000315 	stw	r16,12(r2)
8110c53c:	003ef806 	br	8110c120 <__reset+0xfb0ec120>
8110c540:	88c00054 	ori	r3,r17,1
8110c544:	80c00115 	stw	r3,4(r16)
8110c548:	8463883a 	add	r17,r16,r17
8110c54c:	34400515 	stw	r17,20(r6)
8110c550:	34400415 	stw	r17,16(r6)
8110c554:	10c00054 	ori	r3,r2,1
8110c558:	8a000315 	stw	r8,12(r17)
8110c55c:	8a000215 	stw	r8,8(r17)
8110c560:	88c00115 	stw	r3,4(r17)
8110c564:	88a3883a 	add	r17,r17,r2
8110c568:	88800015 	stw	r2,0(r17)
8110c56c:	9009883a 	mov	r4,r18
8110c570:	11142e00 	call	811142e0 <__malloc_unlock>
8110c574:	80800204 	addi	r2,r16,8
8110c578:	003f3c06 	br	8110c26c <__reset+0xfb0ec26c>
8110c57c:	30c00117 	ldw	r3,4(r6)
8110c580:	003ee706 	br	8110c120 <__reset+0xfb0ec120>
8110c584:	5ac00044 	addi	r11,r11,1
8110c588:	588000cc 	andi	r2,r11,3
8110c58c:	31800204 	addi	r6,r6,8
8110c590:	103efd1e 	bne	r2,zero,8110c188 <__reset+0xfb0ec188>
8110c594:	00002406 	br	8110c628 <_malloc_r+0x660>
8110c598:	14000317 	ldw	r16,12(r2)
8110c59c:	143f251e 	bne	r2,r16,8110c234 <__reset+0xfb0ec234>
8110c5a0:	21000084 	addi	r4,r4,2
8110c5a4:	003ebc06 	br	8110c098 <__reset+0xfb0ec098>
8110c5a8:	8085883a 	add	r2,r16,r2
8110c5ac:	10c00117 	ldw	r3,4(r2)
8110c5b0:	81000317 	ldw	r4,12(r16)
8110c5b4:	81400217 	ldw	r5,8(r16)
8110c5b8:	18c00054 	ori	r3,r3,1
8110c5bc:	10c00115 	stw	r3,4(r2)
8110c5c0:	29000315 	stw	r4,12(r5)
8110c5c4:	21400215 	stw	r5,8(r4)
8110c5c8:	9009883a 	mov	r4,r18
8110c5cc:	11142e00 	call	811142e0 <__malloc_unlock>
8110c5d0:	80800204 	addi	r2,r16,8
8110c5d4:	003f2506 	br	8110c26c <__reset+0xfb0ec26c>
8110c5d8:	12001704 	addi	r8,r2,92
8110c5dc:	11c016c4 	addi	r7,r2,91
8110c5e0:	4209883a 	add	r4,r8,r8
8110c5e4:	003e9606 	br	8110c040 <__reset+0xfb0ec040>
8110c5e8:	3804d1ba 	srli	r2,r7,6
8110c5ec:	11400e44 	addi	r5,r2,57
8110c5f0:	10c00e04 	addi	r3,r2,56
8110c5f4:	294b883a 	add	r5,r5,r5
8110c5f8:	003fbc06 	br	8110c4ec <__reset+0xfb0ec4ec>
8110c5fc:	84ff5926 	beq	r16,r19,8110c364 <__reset+0xfb0ec364>
8110c600:	00a044b4 	movhi	r2,33042
8110c604:	10a98f04 	addi	r2,r2,-22980
8110c608:	14000217 	ldw	r16,8(r2)
8110c60c:	00bfff04 	movi	r2,-4
8110c610:	80c00117 	ldw	r3,4(r16)
8110c614:	1886703a 	and	r3,r3,r2
8110c618:	003f9106 	br	8110c460 <__reset+0xfb0ec460>
8110c61c:	60800217 	ldw	r2,8(r12)
8110c620:	213fffc4 	addi	r4,r4,-1
8110c624:	1300651e 	bne	r2,r12,8110c7bc <_malloc_r+0x7f4>
8110c628:	208000cc 	andi	r2,r4,3
8110c62c:	633ffe04 	addi	r12,r12,-8
8110c630:	103ffa1e 	bne	r2,zero,8110c61c <__reset+0xfb0ec61c>
8110c634:	98800117 	ldw	r2,4(r19)
8110c638:	0146303a 	nor	r3,zero,r5
8110c63c:	1884703a 	and	r2,r3,r2
8110c640:	98800115 	stw	r2,4(r19)
8110c644:	294b883a 	add	r5,r5,r5
8110c648:	117f2836 	bltu	r2,r5,8110c2ec <__reset+0xfb0ec2ec>
8110c64c:	283f2726 	beq	r5,zero,8110c2ec <__reset+0xfb0ec2ec>
8110c650:	2886703a 	and	r3,r5,r2
8110c654:	5809883a 	mov	r4,r11
8110c658:	183ec31e 	bne	r3,zero,8110c168 <__reset+0xfb0ec168>
8110c65c:	294b883a 	add	r5,r5,r5
8110c660:	2886703a 	and	r3,r5,r2
8110c664:	21000104 	addi	r4,r4,4
8110c668:	183ffc26 	beq	r3,zero,8110c65c <__reset+0xfb0ec65c>
8110c66c:	003ebe06 	br	8110c168 <__reset+0xfb0ec168>
8110c670:	00c05504 	movi	r3,340
8110c674:	18801236 	bltu	r3,r2,8110c6c0 <_malloc_r+0x6f8>
8110c678:	8804d3fa 	srli	r2,r17,15
8110c67c:	12001e04 	addi	r8,r2,120
8110c680:	11c01dc4 	addi	r7,r2,119
8110c684:	4209883a 	add	r4,r8,r8
8110c688:	003e6d06 	br	8110c040 <__reset+0xfb0ec040>
8110c68c:	00c40004 	movi	r3,4096
8110c690:	003f4606 	br	8110c3ac <__reset+0xfb0ec3ac>
8110c694:	00800044 	movi	r2,1
8110c698:	a0800115 	stw	r2,4(r20)
8110c69c:	003f7406 	br	8110c470 <__reset+0xfb0ec470>
8110c6a0:	1805d0ba 	srai	r2,r3,2
8110c6a4:	01c00044 	movi	r7,1
8110c6a8:	30c00117 	ldw	r3,4(r6)
8110c6ac:	388e983a 	sll	r7,r7,r2
8110c6b0:	2805883a 	mov	r2,r5
8110c6b4:	38c6b03a 	or	r3,r7,r3
8110c6b8:	30c00115 	stw	r3,4(r6)
8110c6bc:	003f9b06 	br	8110c52c <__reset+0xfb0ec52c>
8110c6c0:	00c15504 	movi	r3,1364
8110c6c4:	18801a36 	bltu	r3,r2,8110c730 <_malloc_r+0x768>
8110c6c8:	8804d4ba 	srli	r2,r17,18
8110c6cc:	12001f44 	addi	r8,r2,125
8110c6d0:	11c01f04 	addi	r7,r2,124
8110c6d4:	4209883a 	add	r4,r8,r8
8110c6d8:	003e5906 	br	8110c040 <__reset+0xfb0ec040>
8110c6dc:	ad400404 	addi	r21,r21,16
8110c6e0:	003f1706 	br	8110c340 <__reset+0xfb0ec340>
8110c6e4:	00c01504 	movi	r3,84
8110c6e8:	18802336 	bltu	r3,r2,8110c778 <_malloc_r+0x7b0>
8110c6ec:	3804d33a 	srli	r2,r7,12
8110c6f0:	11401bc4 	addi	r5,r2,111
8110c6f4:	10c01b84 	addi	r3,r2,110
8110c6f8:	294b883a 	add	r5,r5,r5
8110c6fc:	003f7b06 	br	8110c4ec <__reset+0xfb0ec4ec>
8110c700:	9c000217 	ldw	r16,8(r19)
8110c704:	00bfff04 	movi	r2,-4
8110c708:	80c00117 	ldw	r3,4(r16)
8110c70c:	1886703a 	and	r3,r3,r2
8110c710:	003f5306 	br	8110c460 <__reset+0xfb0ec460>
8110c714:	3083ffcc 	andi	r2,r6,4095
8110c718:	103f181e 	bne	r2,zero,8110c37c <__reset+0xfb0ec37c>
8110c71c:	99000217 	ldw	r4,8(r19)
8110c720:	b545883a 	add	r2,r22,r21
8110c724:	10800054 	ori	r2,r2,1
8110c728:	20800115 	stw	r2,4(r4)
8110c72c:	003f3e06 	br	8110c428 <__reset+0xfb0ec428>
8110c730:	01003f84 	movi	r4,254
8110c734:	02001fc4 	movi	r8,127
8110c738:	01c01f84 	movi	r7,126
8110c73c:	003e4006 	br	8110c040 <__reset+0xfb0ec040>
8110c740:	00a044b4 	movhi	r2,33042
8110c744:	10afa904 	addi	r2,r2,-16732
8110c748:	15000015 	stw	r20,0(r2)
8110c74c:	003f1106 	br	8110c394 <__reset+0xfb0ec394>
8110c750:	00800044 	movi	r2,1
8110c754:	002b883a 	mov	r21,zero
8110c758:	003f1f06 	br	8110c3d8 <__reset+0xfb0ec3d8>
8110c75c:	81400204 	addi	r5,r16,8
8110c760:	9009883a 	mov	r4,r18
8110c764:	110b3dc0 	call	8110b3dc <_free_r>
8110c768:	00a044b4 	movhi	r2,33042
8110c76c:	10afcc04 	addi	r2,r2,-16592
8110c770:	10c00017 	ldw	r3,0(r2)
8110c774:	003f2c06 	br	8110c428 <__reset+0xfb0ec428>
8110c778:	00c05504 	movi	r3,340
8110c77c:	18800536 	bltu	r3,r2,8110c794 <_malloc_r+0x7cc>
8110c780:	3804d3fa 	srli	r2,r7,15
8110c784:	11401e04 	addi	r5,r2,120
8110c788:	10c01dc4 	addi	r3,r2,119
8110c78c:	294b883a 	add	r5,r5,r5
8110c790:	003f5606 	br	8110c4ec <__reset+0xfb0ec4ec>
8110c794:	00c15504 	movi	r3,1364
8110c798:	18800536 	bltu	r3,r2,8110c7b0 <_malloc_r+0x7e8>
8110c79c:	3804d4ba 	srli	r2,r7,18
8110c7a0:	11401f44 	addi	r5,r2,125
8110c7a4:	10c01f04 	addi	r3,r2,124
8110c7a8:	294b883a 	add	r5,r5,r5
8110c7ac:	003f4f06 	br	8110c4ec <__reset+0xfb0ec4ec>
8110c7b0:	01403f84 	movi	r5,254
8110c7b4:	00c01f84 	movi	r3,126
8110c7b8:	003f4c06 	br	8110c4ec <__reset+0xfb0ec4ec>
8110c7bc:	98800117 	ldw	r2,4(r19)
8110c7c0:	003fa006 	br	8110c644 <__reset+0xfb0ec644>
8110c7c4:	8808d0fa 	srli	r4,r17,3
8110c7c8:	20800044 	addi	r2,r4,1
8110c7cc:	1085883a 	add	r2,r2,r2
8110c7d0:	003e9006 	br	8110c214 <__reset+0xfb0ec214>

8110c7d4 <memchr>:
8110c7d4:	208000cc 	andi	r2,r4,3
8110c7d8:	280f883a 	mov	r7,r5
8110c7dc:	10003426 	beq	r2,zero,8110c8b0 <memchr+0xdc>
8110c7e0:	30bfffc4 	addi	r2,r6,-1
8110c7e4:	30001a26 	beq	r6,zero,8110c850 <memchr+0x7c>
8110c7e8:	20c00003 	ldbu	r3,0(r4)
8110c7ec:	29803fcc 	andi	r6,r5,255
8110c7f0:	30c0051e 	bne	r6,r3,8110c808 <memchr+0x34>
8110c7f4:	00001806 	br	8110c858 <memchr+0x84>
8110c7f8:	10001526 	beq	r2,zero,8110c850 <memchr+0x7c>
8110c7fc:	20c00003 	ldbu	r3,0(r4)
8110c800:	10bfffc4 	addi	r2,r2,-1
8110c804:	30c01426 	beq	r6,r3,8110c858 <memchr+0x84>
8110c808:	21000044 	addi	r4,r4,1
8110c80c:	20c000cc 	andi	r3,r4,3
8110c810:	183ff91e 	bne	r3,zero,8110c7f8 <__reset+0xfb0ec7f8>
8110c814:	020000c4 	movi	r8,3
8110c818:	40801136 	bltu	r8,r2,8110c860 <memchr+0x8c>
8110c81c:	10000c26 	beq	r2,zero,8110c850 <memchr+0x7c>
8110c820:	20c00003 	ldbu	r3,0(r4)
8110c824:	29403fcc 	andi	r5,r5,255
8110c828:	28c00b26 	beq	r5,r3,8110c858 <memchr+0x84>
8110c82c:	20c00044 	addi	r3,r4,1
8110c830:	39803fcc 	andi	r6,r7,255
8110c834:	2089883a 	add	r4,r4,r2
8110c838:	00000306 	br	8110c848 <memchr+0x74>
8110c83c:	18c00044 	addi	r3,r3,1
8110c840:	197fffc3 	ldbu	r5,-1(r3)
8110c844:	31400526 	beq	r6,r5,8110c85c <memchr+0x88>
8110c848:	1805883a 	mov	r2,r3
8110c84c:	20fffb1e 	bne	r4,r3,8110c83c <__reset+0xfb0ec83c>
8110c850:	0005883a 	mov	r2,zero
8110c854:	f800283a 	ret
8110c858:	2005883a 	mov	r2,r4
8110c85c:	f800283a 	ret
8110c860:	28c03fcc 	andi	r3,r5,255
8110c864:	1812923a 	slli	r9,r3,8
8110c868:	02ffbff4 	movhi	r11,65279
8110c86c:	02a02074 	movhi	r10,32897
8110c870:	48d2b03a 	or	r9,r9,r3
8110c874:	4806943a 	slli	r3,r9,16
8110c878:	5affbfc4 	addi	r11,r11,-257
8110c87c:	52a02004 	addi	r10,r10,-32640
8110c880:	48d2b03a 	or	r9,r9,r3
8110c884:	20c00017 	ldw	r3,0(r4)
8110c888:	48c6f03a 	xor	r3,r9,r3
8110c88c:	1acd883a 	add	r6,r3,r11
8110c890:	00c6303a 	nor	r3,zero,r3
8110c894:	30c6703a 	and	r3,r6,r3
8110c898:	1a86703a 	and	r3,r3,r10
8110c89c:	183fe01e 	bne	r3,zero,8110c820 <__reset+0xfb0ec820>
8110c8a0:	10bfff04 	addi	r2,r2,-4
8110c8a4:	21000104 	addi	r4,r4,4
8110c8a8:	40bff636 	bltu	r8,r2,8110c884 <__reset+0xfb0ec884>
8110c8ac:	003fdb06 	br	8110c81c <__reset+0xfb0ec81c>
8110c8b0:	3005883a 	mov	r2,r6
8110c8b4:	003fd706 	br	8110c814 <__reset+0xfb0ec814>

8110c8b8 <memmove>:
8110c8b8:	2005883a 	mov	r2,r4
8110c8bc:	29000b2e 	bgeu	r5,r4,8110c8ec <memmove+0x34>
8110c8c0:	298f883a 	add	r7,r5,r6
8110c8c4:	21c0092e 	bgeu	r4,r7,8110c8ec <memmove+0x34>
8110c8c8:	2187883a 	add	r3,r4,r6
8110c8cc:	198bc83a 	sub	r5,r3,r6
8110c8d0:	30004826 	beq	r6,zero,8110c9f4 <memmove+0x13c>
8110c8d4:	39ffffc4 	addi	r7,r7,-1
8110c8d8:	39000003 	ldbu	r4,0(r7)
8110c8dc:	18ffffc4 	addi	r3,r3,-1
8110c8e0:	19000005 	stb	r4,0(r3)
8110c8e4:	28fffb1e 	bne	r5,r3,8110c8d4 <__reset+0xfb0ec8d4>
8110c8e8:	f800283a 	ret
8110c8ec:	00c003c4 	movi	r3,15
8110c8f0:	1980412e 	bgeu	r3,r6,8110c9f8 <memmove+0x140>
8110c8f4:	2886b03a 	or	r3,r5,r2
8110c8f8:	18c000cc 	andi	r3,r3,3
8110c8fc:	1800401e 	bne	r3,zero,8110ca00 <memmove+0x148>
8110c900:	33fffc04 	addi	r15,r6,-16
8110c904:	781ed13a 	srli	r15,r15,4
8110c908:	28c00104 	addi	r3,r5,4
8110c90c:	13400104 	addi	r13,r2,4
8110c910:	781c913a 	slli	r14,r15,4
8110c914:	2b000204 	addi	r12,r5,8
8110c918:	12c00204 	addi	r11,r2,8
8110c91c:	73800504 	addi	r14,r14,20
8110c920:	2a800304 	addi	r10,r5,12
8110c924:	12400304 	addi	r9,r2,12
8110c928:	2b9d883a 	add	r14,r5,r14
8110c92c:	2811883a 	mov	r8,r5
8110c930:	100f883a 	mov	r7,r2
8110c934:	41000017 	ldw	r4,0(r8)
8110c938:	39c00404 	addi	r7,r7,16
8110c93c:	18c00404 	addi	r3,r3,16
8110c940:	393ffc15 	stw	r4,-16(r7)
8110c944:	193ffc17 	ldw	r4,-16(r3)
8110c948:	6b400404 	addi	r13,r13,16
8110c94c:	5ac00404 	addi	r11,r11,16
8110c950:	693ffc15 	stw	r4,-16(r13)
8110c954:	61000017 	ldw	r4,0(r12)
8110c958:	4a400404 	addi	r9,r9,16
8110c95c:	42000404 	addi	r8,r8,16
8110c960:	593ffc15 	stw	r4,-16(r11)
8110c964:	51000017 	ldw	r4,0(r10)
8110c968:	63000404 	addi	r12,r12,16
8110c96c:	52800404 	addi	r10,r10,16
8110c970:	493ffc15 	stw	r4,-16(r9)
8110c974:	1bbfef1e 	bne	r3,r14,8110c934 <__reset+0xfb0ec934>
8110c978:	79000044 	addi	r4,r15,1
8110c97c:	2008913a 	slli	r4,r4,4
8110c980:	328003cc 	andi	r10,r6,15
8110c984:	02c000c4 	movi	r11,3
8110c988:	1107883a 	add	r3,r2,r4
8110c98c:	290b883a 	add	r5,r5,r4
8110c990:	5a801e2e 	bgeu	r11,r10,8110ca0c <memmove+0x154>
8110c994:	1813883a 	mov	r9,r3
8110c998:	2811883a 	mov	r8,r5
8110c99c:	500f883a 	mov	r7,r10
8110c9a0:	41000017 	ldw	r4,0(r8)
8110c9a4:	4a400104 	addi	r9,r9,4
8110c9a8:	39ffff04 	addi	r7,r7,-4
8110c9ac:	493fff15 	stw	r4,-4(r9)
8110c9b0:	42000104 	addi	r8,r8,4
8110c9b4:	59fffa36 	bltu	r11,r7,8110c9a0 <__reset+0xfb0ec9a0>
8110c9b8:	513fff04 	addi	r4,r10,-4
8110c9bc:	2008d0ba 	srli	r4,r4,2
8110c9c0:	318000cc 	andi	r6,r6,3
8110c9c4:	21000044 	addi	r4,r4,1
8110c9c8:	2109883a 	add	r4,r4,r4
8110c9cc:	2109883a 	add	r4,r4,r4
8110c9d0:	1907883a 	add	r3,r3,r4
8110c9d4:	290b883a 	add	r5,r5,r4
8110c9d8:	30000b26 	beq	r6,zero,8110ca08 <memmove+0x150>
8110c9dc:	198d883a 	add	r6,r3,r6
8110c9e0:	29c00003 	ldbu	r7,0(r5)
8110c9e4:	18c00044 	addi	r3,r3,1
8110c9e8:	29400044 	addi	r5,r5,1
8110c9ec:	19ffffc5 	stb	r7,-1(r3)
8110c9f0:	19bffb1e 	bne	r3,r6,8110c9e0 <__reset+0xfb0ec9e0>
8110c9f4:	f800283a 	ret
8110c9f8:	1007883a 	mov	r3,r2
8110c9fc:	003ff606 	br	8110c9d8 <__reset+0xfb0ec9d8>
8110ca00:	1007883a 	mov	r3,r2
8110ca04:	003ff506 	br	8110c9dc <__reset+0xfb0ec9dc>
8110ca08:	f800283a 	ret
8110ca0c:	500d883a 	mov	r6,r10
8110ca10:	003ff106 	br	8110c9d8 <__reset+0xfb0ec9d8>

8110ca14 <memset>:
8110ca14:	20c000cc 	andi	r3,r4,3
8110ca18:	2005883a 	mov	r2,r4
8110ca1c:	18004426 	beq	r3,zero,8110cb30 <memset+0x11c>
8110ca20:	31ffffc4 	addi	r7,r6,-1
8110ca24:	30004026 	beq	r6,zero,8110cb28 <memset+0x114>
8110ca28:	2813883a 	mov	r9,r5
8110ca2c:	200d883a 	mov	r6,r4
8110ca30:	2007883a 	mov	r3,r4
8110ca34:	00000406 	br	8110ca48 <memset+0x34>
8110ca38:	3a3fffc4 	addi	r8,r7,-1
8110ca3c:	31800044 	addi	r6,r6,1
8110ca40:	38003926 	beq	r7,zero,8110cb28 <memset+0x114>
8110ca44:	400f883a 	mov	r7,r8
8110ca48:	18c00044 	addi	r3,r3,1
8110ca4c:	32400005 	stb	r9,0(r6)
8110ca50:	1a0000cc 	andi	r8,r3,3
8110ca54:	403ff81e 	bne	r8,zero,8110ca38 <__reset+0xfb0eca38>
8110ca58:	010000c4 	movi	r4,3
8110ca5c:	21c02d2e 	bgeu	r4,r7,8110cb14 <memset+0x100>
8110ca60:	29003fcc 	andi	r4,r5,255
8110ca64:	200c923a 	slli	r6,r4,8
8110ca68:	3108b03a 	or	r4,r6,r4
8110ca6c:	200c943a 	slli	r6,r4,16
8110ca70:	218cb03a 	or	r6,r4,r6
8110ca74:	010003c4 	movi	r4,15
8110ca78:	21c0182e 	bgeu	r4,r7,8110cadc <memset+0xc8>
8110ca7c:	3b3ffc04 	addi	r12,r7,-16
8110ca80:	6018d13a 	srli	r12,r12,4
8110ca84:	1a000104 	addi	r8,r3,4
8110ca88:	1ac00204 	addi	r11,r3,8
8110ca8c:	6008913a 	slli	r4,r12,4
8110ca90:	1a800304 	addi	r10,r3,12
8110ca94:	1813883a 	mov	r9,r3
8110ca98:	21000504 	addi	r4,r4,20
8110ca9c:	1909883a 	add	r4,r3,r4
8110caa0:	49800015 	stw	r6,0(r9)
8110caa4:	41800015 	stw	r6,0(r8)
8110caa8:	59800015 	stw	r6,0(r11)
8110caac:	51800015 	stw	r6,0(r10)
8110cab0:	42000404 	addi	r8,r8,16
8110cab4:	4a400404 	addi	r9,r9,16
8110cab8:	5ac00404 	addi	r11,r11,16
8110cabc:	52800404 	addi	r10,r10,16
8110cac0:	413ff71e 	bne	r8,r4,8110caa0 <__reset+0xfb0ecaa0>
8110cac4:	63000044 	addi	r12,r12,1
8110cac8:	6018913a 	slli	r12,r12,4
8110cacc:	39c003cc 	andi	r7,r7,15
8110cad0:	010000c4 	movi	r4,3
8110cad4:	1b07883a 	add	r3,r3,r12
8110cad8:	21c00e2e 	bgeu	r4,r7,8110cb14 <memset+0x100>
8110cadc:	1813883a 	mov	r9,r3
8110cae0:	3811883a 	mov	r8,r7
8110cae4:	010000c4 	movi	r4,3
8110cae8:	49800015 	stw	r6,0(r9)
8110caec:	423fff04 	addi	r8,r8,-4
8110caf0:	4a400104 	addi	r9,r9,4
8110caf4:	223ffc36 	bltu	r4,r8,8110cae8 <__reset+0xfb0ecae8>
8110caf8:	393fff04 	addi	r4,r7,-4
8110cafc:	2008d0ba 	srli	r4,r4,2
8110cb00:	39c000cc 	andi	r7,r7,3
8110cb04:	21000044 	addi	r4,r4,1
8110cb08:	2109883a 	add	r4,r4,r4
8110cb0c:	2109883a 	add	r4,r4,r4
8110cb10:	1907883a 	add	r3,r3,r4
8110cb14:	38000526 	beq	r7,zero,8110cb2c <memset+0x118>
8110cb18:	19cf883a 	add	r7,r3,r7
8110cb1c:	19400005 	stb	r5,0(r3)
8110cb20:	18c00044 	addi	r3,r3,1
8110cb24:	38fffd1e 	bne	r7,r3,8110cb1c <__reset+0xfb0ecb1c>
8110cb28:	f800283a 	ret
8110cb2c:	f800283a 	ret
8110cb30:	2007883a 	mov	r3,r4
8110cb34:	300f883a 	mov	r7,r6
8110cb38:	003fc706 	br	8110ca58 <__reset+0xfb0eca58>

8110cb3c <_Balloc>:
8110cb3c:	20801317 	ldw	r2,76(r4)
8110cb40:	defffc04 	addi	sp,sp,-16
8110cb44:	dc400115 	stw	r17,4(sp)
8110cb48:	dc000015 	stw	r16,0(sp)
8110cb4c:	dfc00315 	stw	ra,12(sp)
8110cb50:	dc800215 	stw	r18,8(sp)
8110cb54:	2023883a 	mov	r17,r4
8110cb58:	2821883a 	mov	r16,r5
8110cb5c:	10000f26 	beq	r2,zero,8110cb9c <_Balloc+0x60>
8110cb60:	8407883a 	add	r3,r16,r16
8110cb64:	18c7883a 	add	r3,r3,r3
8110cb68:	10c7883a 	add	r3,r2,r3
8110cb6c:	18800017 	ldw	r2,0(r3)
8110cb70:	10001126 	beq	r2,zero,8110cbb8 <_Balloc+0x7c>
8110cb74:	11000017 	ldw	r4,0(r2)
8110cb78:	19000015 	stw	r4,0(r3)
8110cb7c:	10000415 	stw	zero,16(r2)
8110cb80:	10000315 	stw	zero,12(r2)
8110cb84:	dfc00317 	ldw	ra,12(sp)
8110cb88:	dc800217 	ldw	r18,8(sp)
8110cb8c:	dc400117 	ldw	r17,4(sp)
8110cb90:	dc000017 	ldw	r16,0(sp)
8110cb94:	dec00404 	addi	sp,sp,16
8110cb98:	f800283a 	ret
8110cb9c:	01800844 	movi	r6,33
8110cba0:	01400104 	movi	r5,4
8110cba4:	110fd380 	call	8110fd38 <_calloc_r>
8110cba8:	88801315 	stw	r2,76(r17)
8110cbac:	103fec1e 	bne	r2,zero,8110cb60 <__reset+0xfb0ecb60>
8110cbb0:	0005883a 	mov	r2,zero
8110cbb4:	003ff306 	br	8110cb84 <__reset+0xfb0ecb84>
8110cbb8:	01400044 	movi	r5,1
8110cbbc:	2c24983a 	sll	r18,r5,r16
8110cbc0:	8809883a 	mov	r4,r17
8110cbc4:	91800144 	addi	r6,r18,5
8110cbc8:	318d883a 	add	r6,r6,r6
8110cbcc:	318d883a 	add	r6,r6,r6
8110cbd0:	110fd380 	call	8110fd38 <_calloc_r>
8110cbd4:	103ff626 	beq	r2,zero,8110cbb0 <__reset+0xfb0ecbb0>
8110cbd8:	14000115 	stw	r16,4(r2)
8110cbdc:	14800215 	stw	r18,8(r2)
8110cbe0:	003fe606 	br	8110cb7c <__reset+0xfb0ecb7c>

8110cbe4 <_Bfree>:
8110cbe4:	28000826 	beq	r5,zero,8110cc08 <_Bfree+0x24>
8110cbe8:	28c00117 	ldw	r3,4(r5)
8110cbec:	20801317 	ldw	r2,76(r4)
8110cbf0:	18c7883a 	add	r3,r3,r3
8110cbf4:	18c7883a 	add	r3,r3,r3
8110cbf8:	10c5883a 	add	r2,r2,r3
8110cbfc:	10c00017 	ldw	r3,0(r2)
8110cc00:	28c00015 	stw	r3,0(r5)
8110cc04:	11400015 	stw	r5,0(r2)
8110cc08:	f800283a 	ret

8110cc0c <__multadd>:
8110cc0c:	defffa04 	addi	sp,sp,-24
8110cc10:	dc800315 	stw	r18,12(sp)
8110cc14:	dc400215 	stw	r17,8(sp)
8110cc18:	dc000115 	stw	r16,4(sp)
8110cc1c:	2823883a 	mov	r17,r5
8110cc20:	2c000417 	ldw	r16,16(r5)
8110cc24:	dfc00515 	stw	ra,20(sp)
8110cc28:	dcc00415 	stw	r19,16(sp)
8110cc2c:	2025883a 	mov	r18,r4
8110cc30:	29400504 	addi	r5,r5,20
8110cc34:	0011883a 	mov	r8,zero
8110cc38:	28c00017 	ldw	r3,0(r5)
8110cc3c:	29400104 	addi	r5,r5,4
8110cc40:	42000044 	addi	r8,r8,1
8110cc44:	18bfffcc 	andi	r2,r3,65535
8110cc48:	1185383a 	mul	r2,r2,r6
8110cc4c:	1806d43a 	srli	r3,r3,16
8110cc50:	11cf883a 	add	r7,r2,r7
8110cc54:	3808d43a 	srli	r4,r7,16
8110cc58:	1987383a 	mul	r3,r3,r6
8110cc5c:	38bfffcc 	andi	r2,r7,65535
8110cc60:	1907883a 	add	r3,r3,r4
8110cc64:	1808943a 	slli	r4,r3,16
8110cc68:	180ed43a 	srli	r7,r3,16
8110cc6c:	2085883a 	add	r2,r4,r2
8110cc70:	28bfff15 	stw	r2,-4(r5)
8110cc74:	443ff016 	blt	r8,r16,8110cc38 <__reset+0xfb0ecc38>
8110cc78:	38000926 	beq	r7,zero,8110cca0 <__multadd+0x94>
8110cc7c:	88800217 	ldw	r2,8(r17)
8110cc80:	80800f0e 	bge	r16,r2,8110ccc0 <__multadd+0xb4>
8110cc84:	80800144 	addi	r2,r16,5
8110cc88:	1085883a 	add	r2,r2,r2
8110cc8c:	1085883a 	add	r2,r2,r2
8110cc90:	8885883a 	add	r2,r17,r2
8110cc94:	11c00015 	stw	r7,0(r2)
8110cc98:	84000044 	addi	r16,r16,1
8110cc9c:	8c000415 	stw	r16,16(r17)
8110cca0:	8805883a 	mov	r2,r17
8110cca4:	dfc00517 	ldw	ra,20(sp)
8110cca8:	dcc00417 	ldw	r19,16(sp)
8110ccac:	dc800317 	ldw	r18,12(sp)
8110ccb0:	dc400217 	ldw	r17,8(sp)
8110ccb4:	dc000117 	ldw	r16,4(sp)
8110ccb8:	dec00604 	addi	sp,sp,24
8110ccbc:	f800283a 	ret
8110ccc0:	89400117 	ldw	r5,4(r17)
8110ccc4:	9009883a 	mov	r4,r18
8110ccc8:	d9c00015 	stw	r7,0(sp)
8110cccc:	29400044 	addi	r5,r5,1
8110ccd0:	110cb3c0 	call	8110cb3c <_Balloc>
8110ccd4:	89800417 	ldw	r6,16(r17)
8110ccd8:	89400304 	addi	r5,r17,12
8110ccdc:	11000304 	addi	r4,r2,12
8110cce0:	31800084 	addi	r6,r6,2
8110cce4:	318d883a 	add	r6,r6,r6
8110cce8:	318d883a 	add	r6,r6,r6
8110ccec:	1027883a 	mov	r19,r2
8110ccf0:	1106c840 	call	81106c84 <memcpy>
8110ccf4:	d9c00017 	ldw	r7,0(sp)
8110ccf8:	88000a26 	beq	r17,zero,8110cd24 <__multadd+0x118>
8110ccfc:	88c00117 	ldw	r3,4(r17)
8110cd00:	90801317 	ldw	r2,76(r18)
8110cd04:	18c7883a 	add	r3,r3,r3
8110cd08:	18c7883a 	add	r3,r3,r3
8110cd0c:	10c5883a 	add	r2,r2,r3
8110cd10:	10c00017 	ldw	r3,0(r2)
8110cd14:	88c00015 	stw	r3,0(r17)
8110cd18:	14400015 	stw	r17,0(r2)
8110cd1c:	9823883a 	mov	r17,r19
8110cd20:	003fd806 	br	8110cc84 <__reset+0xfb0ecc84>
8110cd24:	9823883a 	mov	r17,r19
8110cd28:	003fd606 	br	8110cc84 <__reset+0xfb0ecc84>

8110cd2c <__s2b>:
8110cd2c:	defff904 	addi	sp,sp,-28
8110cd30:	dc400115 	stw	r17,4(sp)
8110cd34:	dc000015 	stw	r16,0(sp)
8110cd38:	2023883a 	mov	r17,r4
8110cd3c:	2821883a 	mov	r16,r5
8110cd40:	39000204 	addi	r4,r7,8
8110cd44:	01400244 	movi	r5,9
8110cd48:	dcc00315 	stw	r19,12(sp)
8110cd4c:	dc800215 	stw	r18,8(sp)
8110cd50:	dfc00615 	stw	ra,24(sp)
8110cd54:	dd400515 	stw	r21,20(sp)
8110cd58:	dd000415 	stw	r20,16(sp)
8110cd5c:	3825883a 	mov	r18,r7
8110cd60:	3027883a 	mov	r19,r6
8110cd64:	1110f100 	call	81110f10 <__divsi3>
8110cd68:	00c00044 	movi	r3,1
8110cd6c:	000b883a 	mov	r5,zero
8110cd70:	1880030e 	bge	r3,r2,8110cd80 <__s2b+0x54>
8110cd74:	18c7883a 	add	r3,r3,r3
8110cd78:	29400044 	addi	r5,r5,1
8110cd7c:	18bffd16 	blt	r3,r2,8110cd74 <__reset+0xfb0ecd74>
8110cd80:	8809883a 	mov	r4,r17
8110cd84:	110cb3c0 	call	8110cb3c <_Balloc>
8110cd88:	d8c00717 	ldw	r3,28(sp)
8110cd8c:	10c00515 	stw	r3,20(r2)
8110cd90:	00c00044 	movi	r3,1
8110cd94:	10c00415 	stw	r3,16(r2)
8110cd98:	00c00244 	movi	r3,9
8110cd9c:	1cc0210e 	bge	r3,r19,8110ce24 <__s2b+0xf8>
8110cda0:	80eb883a 	add	r21,r16,r3
8110cda4:	a829883a 	mov	r20,r21
8110cda8:	84e1883a 	add	r16,r16,r19
8110cdac:	a1c00007 	ldb	r7,0(r20)
8110cdb0:	01800284 	movi	r6,10
8110cdb4:	a5000044 	addi	r20,r20,1
8110cdb8:	100b883a 	mov	r5,r2
8110cdbc:	39fff404 	addi	r7,r7,-48
8110cdc0:	8809883a 	mov	r4,r17
8110cdc4:	110cc0c0 	call	8110cc0c <__multadd>
8110cdc8:	a43ff81e 	bne	r20,r16,8110cdac <__reset+0xfb0ecdac>
8110cdcc:	ace1883a 	add	r16,r21,r19
8110cdd0:	843ffe04 	addi	r16,r16,-8
8110cdd4:	9c800a0e 	bge	r19,r18,8110ce00 <__s2b+0xd4>
8110cdd8:	94e5c83a 	sub	r18,r18,r19
8110cddc:	84a5883a 	add	r18,r16,r18
8110cde0:	81c00007 	ldb	r7,0(r16)
8110cde4:	01800284 	movi	r6,10
8110cde8:	84000044 	addi	r16,r16,1
8110cdec:	100b883a 	mov	r5,r2
8110cdf0:	39fff404 	addi	r7,r7,-48
8110cdf4:	8809883a 	mov	r4,r17
8110cdf8:	110cc0c0 	call	8110cc0c <__multadd>
8110cdfc:	84bff81e 	bne	r16,r18,8110cde0 <__reset+0xfb0ecde0>
8110ce00:	dfc00617 	ldw	ra,24(sp)
8110ce04:	dd400517 	ldw	r21,20(sp)
8110ce08:	dd000417 	ldw	r20,16(sp)
8110ce0c:	dcc00317 	ldw	r19,12(sp)
8110ce10:	dc800217 	ldw	r18,8(sp)
8110ce14:	dc400117 	ldw	r17,4(sp)
8110ce18:	dc000017 	ldw	r16,0(sp)
8110ce1c:	dec00704 	addi	sp,sp,28
8110ce20:	f800283a 	ret
8110ce24:	84000284 	addi	r16,r16,10
8110ce28:	1827883a 	mov	r19,r3
8110ce2c:	003fe906 	br	8110cdd4 <__reset+0xfb0ecdd4>

8110ce30 <__hi0bits>:
8110ce30:	20bfffec 	andhi	r2,r4,65535
8110ce34:	1000141e 	bne	r2,zero,8110ce88 <__hi0bits+0x58>
8110ce38:	2008943a 	slli	r4,r4,16
8110ce3c:	00800404 	movi	r2,16
8110ce40:	20ffc02c 	andhi	r3,r4,65280
8110ce44:	1800021e 	bne	r3,zero,8110ce50 <__hi0bits+0x20>
8110ce48:	2008923a 	slli	r4,r4,8
8110ce4c:	10800204 	addi	r2,r2,8
8110ce50:	20fc002c 	andhi	r3,r4,61440
8110ce54:	1800021e 	bne	r3,zero,8110ce60 <__hi0bits+0x30>
8110ce58:	2008913a 	slli	r4,r4,4
8110ce5c:	10800104 	addi	r2,r2,4
8110ce60:	20f0002c 	andhi	r3,r4,49152
8110ce64:	1800031e 	bne	r3,zero,8110ce74 <__hi0bits+0x44>
8110ce68:	2109883a 	add	r4,r4,r4
8110ce6c:	10800084 	addi	r2,r2,2
8110ce70:	2109883a 	add	r4,r4,r4
8110ce74:	20000316 	blt	r4,zero,8110ce84 <__hi0bits+0x54>
8110ce78:	2110002c 	andhi	r4,r4,16384
8110ce7c:	2000041e 	bne	r4,zero,8110ce90 <__hi0bits+0x60>
8110ce80:	00800804 	movi	r2,32
8110ce84:	f800283a 	ret
8110ce88:	0005883a 	mov	r2,zero
8110ce8c:	003fec06 	br	8110ce40 <__reset+0xfb0ece40>
8110ce90:	10800044 	addi	r2,r2,1
8110ce94:	f800283a 	ret

8110ce98 <__lo0bits>:
8110ce98:	20c00017 	ldw	r3,0(r4)
8110ce9c:	188001cc 	andi	r2,r3,7
8110cea0:	10000826 	beq	r2,zero,8110cec4 <__lo0bits+0x2c>
8110cea4:	1880004c 	andi	r2,r3,1
8110cea8:	1000211e 	bne	r2,zero,8110cf30 <__lo0bits+0x98>
8110ceac:	1880008c 	andi	r2,r3,2
8110ceb0:	1000211e 	bne	r2,zero,8110cf38 <__lo0bits+0xa0>
8110ceb4:	1806d0ba 	srli	r3,r3,2
8110ceb8:	00800084 	movi	r2,2
8110cebc:	20c00015 	stw	r3,0(r4)
8110cec0:	f800283a 	ret
8110cec4:	18bfffcc 	andi	r2,r3,65535
8110cec8:	10001326 	beq	r2,zero,8110cf18 <__lo0bits+0x80>
8110cecc:	0005883a 	mov	r2,zero
8110ced0:	19403fcc 	andi	r5,r3,255
8110ced4:	2800021e 	bne	r5,zero,8110cee0 <__lo0bits+0x48>
8110ced8:	1806d23a 	srli	r3,r3,8
8110cedc:	10800204 	addi	r2,r2,8
8110cee0:	194003cc 	andi	r5,r3,15
8110cee4:	2800021e 	bne	r5,zero,8110cef0 <__lo0bits+0x58>
8110cee8:	1806d13a 	srli	r3,r3,4
8110ceec:	10800104 	addi	r2,r2,4
8110cef0:	194000cc 	andi	r5,r3,3
8110cef4:	2800021e 	bne	r5,zero,8110cf00 <__lo0bits+0x68>
8110cef8:	1806d0ba 	srli	r3,r3,2
8110cefc:	10800084 	addi	r2,r2,2
8110cf00:	1940004c 	andi	r5,r3,1
8110cf04:	2800081e 	bne	r5,zero,8110cf28 <__lo0bits+0x90>
8110cf08:	1806d07a 	srli	r3,r3,1
8110cf0c:	1800051e 	bne	r3,zero,8110cf24 <__lo0bits+0x8c>
8110cf10:	00800804 	movi	r2,32
8110cf14:	f800283a 	ret
8110cf18:	1806d43a 	srli	r3,r3,16
8110cf1c:	00800404 	movi	r2,16
8110cf20:	003feb06 	br	8110ced0 <__reset+0xfb0eced0>
8110cf24:	10800044 	addi	r2,r2,1
8110cf28:	20c00015 	stw	r3,0(r4)
8110cf2c:	f800283a 	ret
8110cf30:	0005883a 	mov	r2,zero
8110cf34:	f800283a 	ret
8110cf38:	1806d07a 	srli	r3,r3,1
8110cf3c:	00800044 	movi	r2,1
8110cf40:	20c00015 	stw	r3,0(r4)
8110cf44:	f800283a 	ret

8110cf48 <__i2b>:
8110cf48:	defffd04 	addi	sp,sp,-12
8110cf4c:	dc000015 	stw	r16,0(sp)
8110cf50:	04000044 	movi	r16,1
8110cf54:	dc400115 	stw	r17,4(sp)
8110cf58:	2823883a 	mov	r17,r5
8110cf5c:	800b883a 	mov	r5,r16
8110cf60:	dfc00215 	stw	ra,8(sp)
8110cf64:	110cb3c0 	call	8110cb3c <_Balloc>
8110cf68:	14400515 	stw	r17,20(r2)
8110cf6c:	14000415 	stw	r16,16(r2)
8110cf70:	dfc00217 	ldw	ra,8(sp)
8110cf74:	dc400117 	ldw	r17,4(sp)
8110cf78:	dc000017 	ldw	r16,0(sp)
8110cf7c:	dec00304 	addi	sp,sp,12
8110cf80:	f800283a 	ret

8110cf84 <__multiply>:
8110cf84:	defffa04 	addi	sp,sp,-24
8110cf88:	dcc00315 	stw	r19,12(sp)
8110cf8c:	dc800215 	stw	r18,8(sp)
8110cf90:	34c00417 	ldw	r19,16(r6)
8110cf94:	2c800417 	ldw	r18,16(r5)
8110cf98:	dd000415 	stw	r20,16(sp)
8110cf9c:	dc400115 	stw	r17,4(sp)
8110cfa0:	dfc00515 	stw	ra,20(sp)
8110cfa4:	dc000015 	stw	r16,0(sp)
8110cfa8:	2829883a 	mov	r20,r5
8110cfac:	3023883a 	mov	r17,r6
8110cfb0:	94c0050e 	bge	r18,r19,8110cfc8 <__multiply+0x44>
8110cfb4:	9007883a 	mov	r3,r18
8110cfb8:	3029883a 	mov	r20,r6
8110cfbc:	9825883a 	mov	r18,r19
8110cfc0:	2823883a 	mov	r17,r5
8110cfc4:	1827883a 	mov	r19,r3
8110cfc8:	a0800217 	ldw	r2,8(r20)
8110cfcc:	94e1883a 	add	r16,r18,r19
8110cfd0:	a1400117 	ldw	r5,4(r20)
8110cfd4:	1400010e 	bge	r2,r16,8110cfdc <__multiply+0x58>
8110cfd8:	29400044 	addi	r5,r5,1
8110cfdc:	110cb3c0 	call	8110cb3c <_Balloc>
8110cfe0:	8415883a 	add	r10,r16,r16
8110cfe4:	12c00504 	addi	r11,r2,20
8110cfe8:	5295883a 	add	r10,r10,r10
8110cfec:	5a95883a 	add	r10,r11,r10
8110cff0:	5807883a 	mov	r3,r11
8110cff4:	5a80032e 	bgeu	r11,r10,8110d004 <__multiply+0x80>
8110cff8:	18000015 	stw	zero,0(r3)
8110cffc:	18c00104 	addi	r3,r3,4
8110d000:	1abffd36 	bltu	r3,r10,8110cff8 <__reset+0xfb0ecff8>
8110d004:	9ce7883a 	add	r19,r19,r19
8110d008:	94a5883a 	add	r18,r18,r18
8110d00c:	89800504 	addi	r6,r17,20
8110d010:	9ce7883a 	add	r19,r19,r19
8110d014:	a3400504 	addi	r13,r20,20
8110d018:	94a5883a 	add	r18,r18,r18
8110d01c:	34d9883a 	add	r12,r6,r19
8110d020:	6c93883a 	add	r9,r13,r18
8110d024:	3300422e 	bgeu	r6,r12,8110d130 <__multiply+0x1ac>
8110d028:	37c00017 	ldw	ra,0(r6)
8110d02c:	fbffffcc 	andi	r15,ra,65535
8110d030:	78001b26 	beq	r15,zero,8110d0a0 <__multiply+0x11c>
8110d034:	5811883a 	mov	r8,r11
8110d038:	681d883a 	mov	r14,r13
8110d03c:	000f883a 	mov	r7,zero
8110d040:	71000017 	ldw	r4,0(r14)
8110d044:	40c00017 	ldw	r3,0(r8)
8110d048:	73800104 	addi	r14,r14,4
8110d04c:	217fffcc 	andi	r5,r4,65535
8110d050:	2bcb383a 	mul	r5,r5,r15
8110d054:	2008d43a 	srli	r4,r4,16
8110d058:	1c7fffcc 	andi	r17,r3,65535
8110d05c:	2c4b883a 	add	r5,r5,r17
8110d060:	29cb883a 	add	r5,r5,r7
8110d064:	23c9383a 	mul	r4,r4,r15
8110d068:	1806d43a 	srli	r3,r3,16
8110d06c:	280ed43a 	srli	r7,r5,16
8110d070:	297fffcc 	andi	r5,r5,65535
8110d074:	20c7883a 	add	r3,r4,r3
8110d078:	19c7883a 	add	r3,r3,r7
8110d07c:	1808943a 	slli	r4,r3,16
8110d080:	4023883a 	mov	r17,r8
8110d084:	180ed43a 	srli	r7,r3,16
8110d088:	214ab03a 	or	r5,r4,r5
8110d08c:	41400015 	stw	r5,0(r8)
8110d090:	42000104 	addi	r8,r8,4
8110d094:	727fea36 	bltu	r14,r9,8110d040 <__reset+0xfb0ed040>
8110d098:	89c00115 	stw	r7,4(r17)
8110d09c:	37c00017 	ldw	ra,0(r6)
8110d0a0:	f83ed43a 	srli	ra,ra,16
8110d0a4:	f8001f26 	beq	ra,zero,8110d124 <__multiply+0x1a0>
8110d0a8:	58c00017 	ldw	r3,0(r11)
8110d0ac:	681d883a 	mov	r14,r13
8110d0b0:	581f883a 	mov	r15,r11
8110d0b4:	1811883a 	mov	r8,r3
8110d0b8:	5825883a 	mov	r18,r11
8110d0bc:	000f883a 	mov	r7,zero
8110d0c0:	00000106 	br	8110d0c8 <__multiply+0x144>
8110d0c4:	8825883a 	mov	r18,r17
8110d0c8:	7140000b 	ldhu	r5,0(r14)
8110d0cc:	4010d43a 	srli	r8,r8,16
8110d0d0:	193fffcc 	andi	r4,r3,65535
8110d0d4:	2fcb383a 	mul	r5,r5,ra
8110d0d8:	7bc00104 	addi	r15,r15,4
8110d0dc:	73800104 	addi	r14,r14,4
8110d0e0:	2a0b883a 	add	r5,r5,r8
8110d0e4:	29cb883a 	add	r5,r5,r7
8110d0e8:	2806943a 	slli	r3,r5,16
8110d0ec:	94400104 	addi	r17,r18,4
8110d0f0:	280ad43a 	srli	r5,r5,16
8110d0f4:	1908b03a 	or	r4,r3,r4
8110d0f8:	793fff15 	stw	r4,-4(r15)
8110d0fc:	70ffff17 	ldw	r3,-4(r14)
8110d100:	8a000017 	ldw	r8,0(r17)
8110d104:	1806d43a 	srli	r3,r3,16
8110d108:	413fffcc 	andi	r4,r8,65535
8110d10c:	1fc7383a 	mul	r3,r3,ra
8110d110:	1907883a 	add	r3,r3,r4
8110d114:	1947883a 	add	r3,r3,r5
8110d118:	180ed43a 	srli	r7,r3,16
8110d11c:	727fe936 	bltu	r14,r9,8110d0c4 <__reset+0xfb0ed0c4>
8110d120:	90c00115 	stw	r3,4(r18)
8110d124:	31800104 	addi	r6,r6,4
8110d128:	5ac00104 	addi	r11,r11,4
8110d12c:	333fbe36 	bltu	r6,r12,8110d028 <__reset+0xfb0ed028>
8110d130:	0400090e 	bge	zero,r16,8110d158 <__multiply+0x1d4>
8110d134:	50ffff17 	ldw	r3,-4(r10)
8110d138:	52bfff04 	addi	r10,r10,-4
8110d13c:	18000326 	beq	r3,zero,8110d14c <__multiply+0x1c8>
8110d140:	00000506 	br	8110d158 <__multiply+0x1d4>
8110d144:	50c00017 	ldw	r3,0(r10)
8110d148:	1800031e 	bne	r3,zero,8110d158 <__multiply+0x1d4>
8110d14c:	843fffc4 	addi	r16,r16,-1
8110d150:	52bfff04 	addi	r10,r10,-4
8110d154:	803ffb1e 	bne	r16,zero,8110d144 <__reset+0xfb0ed144>
8110d158:	14000415 	stw	r16,16(r2)
8110d15c:	dfc00517 	ldw	ra,20(sp)
8110d160:	dd000417 	ldw	r20,16(sp)
8110d164:	dcc00317 	ldw	r19,12(sp)
8110d168:	dc800217 	ldw	r18,8(sp)
8110d16c:	dc400117 	ldw	r17,4(sp)
8110d170:	dc000017 	ldw	r16,0(sp)
8110d174:	dec00604 	addi	sp,sp,24
8110d178:	f800283a 	ret

8110d17c <__pow5mult>:
8110d17c:	defffa04 	addi	sp,sp,-24
8110d180:	dcc00315 	stw	r19,12(sp)
8110d184:	dc000015 	stw	r16,0(sp)
8110d188:	dfc00515 	stw	ra,20(sp)
8110d18c:	dd000415 	stw	r20,16(sp)
8110d190:	dc800215 	stw	r18,8(sp)
8110d194:	dc400115 	stw	r17,4(sp)
8110d198:	308000cc 	andi	r2,r6,3
8110d19c:	3021883a 	mov	r16,r6
8110d1a0:	2027883a 	mov	r19,r4
8110d1a4:	10002f1e 	bne	r2,zero,8110d264 <__pow5mult+0xe8>
8110d1a8:	2825883a 	mov	r18,r5
8110d1ac:	8021d0ba 	srai	r16,r16,2
8110d1b0:	80001a26 	beq	r16,zero,8110d21c <__pow5mult+0xa0>
8110d1b4:	9c401217 	ldw	r17,72(r19)
8110d1b8:	8800061e 	bne	r17,zero,8110d1d4 <__pow5mult+0x58>
8110d1bc:	00003406 	br	8110d290 <__pow5mult+0x114>
8110d1c0:	8021d07a 	srai	r16,r16,1
8110d1c4:	80001526 	beq	r16,zero,8110d21c <__pow5mult+0xa0>
8110d1c8:	88800017 	ldw	r2,0(r17)
8110d1cc:	10001c26 	beq	r2,zero,8110d240 <__pow5mult+0xc4>
8110d1d0:	1023883a 	mov	r17,r2
8110d1d4:	8080004c 	andi	r2,r16,1
8110d1d8:	103ff926 	beq	r2,zero,8110d1c0 <__reset+0xfb0ed1c0>
8110d1dc:	880d883a 	mov	r6,r17
8110d1e0:	900b883a 	mov	r5,r18
8110d1e4:	9809883a 	mov	r4,r19
8110d1e8:	110cf840 	call	8110cf84 <__multiply>
8110d1ec:	90001b26 	beq	r18,zero,8110d25c <__pow5mult+0xe0>
8110d1f0:	91000117 	ldw	r4,4(r18)
8110d1f4:	98c01317 	ldw	r3,76(r19)
8110d1f8:	8021d07a 	srai	r16,r16,1
8110d1fc:	2109883a 	add	r4,r4,r4
8110d200:	2109883a 	add	r4,r4,r4
8110d204:	1907883a 	add	r3,r3,r4
8110d208:	19000017 	ldw	r4,0(r3)
8110d20c:	91000015 	stw	r4,0(r18)
8110d210:	1c800015 	stw	r18,0(r3)
8110d214:	1025883a 	mov	r18,r2
8110d218:	803feb1e 	bne	r16,zero,8110d1c8 <__reset+0xfb0ed1c8>
8110d21c:	9005883a 	mov	r2,r18
8110d220:	dfc00517 	ldw	ra,20(sp)
8110d224:	dd000417 	ldw	r20,16(sp)
8110d228:	dcc00317 	ldw	r19,12(sp)
8110d22c:	dc800217 	ldw	r18,8(sp)
8110d230:	dc400117 	ldw	r17,4(sp)
8110d234:	dc000017 	ldw	r16,0(sp)
8110d238:	dec00604 	addi	sp,sp,24
8110d23c:	f800283a 	ret
8110d240:	880d883a 	mov	r6,r17
8110d244:	880b883a 	mov	r5,r17
8110d248:	9809883a 	mov	r4,r19
8110d24c:	110cf840 	call	8110cf84 <__multiply>
8110d250:	88800015 	stw	r2,0(r17)
8110d254:	10000015 	stw	zero,0(r2)
8110d258:	003fdd06 	br	8110d1d0 <__reset+0xfb0ed1d0>
8110d25c:	1025883a 	mov	r18,r2
8110d260:	003fd706 	br	8110d1c0 <__reset+0xfb0ed1c0>
8110d264:	10bfffc4 	addi	r2,r2,-1
8110d268:	1085883a 	add	r2,r2,r2
8110d26c:	00e044b4 	movhi	r3,33042
8110d270:	18e6c204 	addi	r3,r3,-25848
8110d274:	1085883a 	add	r2,r2,r2
8110d278:	1885883a 	add	r2,r3,r2
8110d27c:	11800017 	ldw	r6,0(r2)
8110d280:	000f883a 	mov	r7,zero
8110d284:	110cc0c0 	call	8110cc0c <__multadd>
8110d288:	1025883a 	mov	r18,r2
8110d28c:	003fc706 	br	8110d1ac <__reset+0xfb0ed1ac>
8110d290:	05000044 	movi	r20,1
8110d294:	a00b883a 	mov	r5,r20
8110d298:	9809883a 	mov	r4,r19
8110d29c:	110cb3c0 	call	8110cb3c <_Balloc>
8110d2a0:	1023883a 	mov	r17,r2
8110d2a4:	00809c44 	movi	r2,625
8110d2a8:	88800515 	stw	r2,20(r17)
8110d2ac:	8d000415 	stw	r20,16(r17)
8110d2b0:	9c401215 	stw	r17,72(r19)
8110d2b4:	88000015 	stw	zero,0(r17)
8110d2b8:	003fc606 	br	8110d1d4 <__reset+0xfb0ed1d4>

8110d2bc <__lshift>:
8110d2bc:	defff904 	addi	sp,sp,-28
8110d2c0:	dd400515 	stw	r21,20(sp)
8110d2c4:	dcc00315 	stw	r19,12(sp)
8110d2c8:	302bd17a 	srai	r21,r6,5
8110d2cc:	2cc00417 	ldw	r19,16(r5)
8110d2d0:	28800217 	ldw	r2,8(r5)
8110d2d4:	dd000415 	stw	r20,16(sp)
8110d2d8:	ace7883a 	add	r19,r21,r19
8110d2dc:	dc800215 	stw	r18,8(sp)
8110d2e0:	dc400115 	stw	r17,4(sp)
8110d2e4:	dc000015 	stw	r16,0(sp)
8110d2e8:	dfc00615 	stw	ra,24(sp)
8110d2ec:	9c000044 	addi	r16,r19,1
8110d2f0:	2823883a 	mov	r17,r5
8110d2f4:	3029883a 	mov	r20,r6
8110d2f8:	2025883a 	mov	r18,r4
8110d2fc:	29400117 	ldw	r5,4(r5)
8110d300:	1400030e 	bge	r2,r16,8110d310 <__lshift+0x54>
8110d304:	1085883a 	add	r2,r2,r2
8110d308:	29400044 	addi	r5,r5,1
8110d30c:	143ffd16 	blt	r2,r16,8110d304 <__reset+0xfb0ed304>
8110d310:	9009883a 	mov	r4,r18
8110d314:	110cb3c0 	call	8110cb3c <_Balloc>
8110d318:	10c00504 	addi	r3,r2,20
8110d31c:	0540070e 	bge	zero,r21,8110d33c <__lshift+0x80>
8110d320:	ad6b883a 	add	r21,r21,r21
8110d324:	ad6b883a 	add	r21,r21,r21
8110d328:	1809883a 	mov	r4,r3
8110d32c:	1d47883a 	add	r3,r3,r21
8110d330:	20000015 	stw	zero,0(r4)
8110d334:	21000104 	addi	r4,r4,4
8110d338:	193ffd1e 	bne	r3,r4,8110d330 <__reset+0xfb0ed330>
8110d33c:	8a000417 	ldw	r8,16(r17)
8110d340:	89000504 	addi	r4,r17,20
8110d344:	a18007cc 	andi	r6,r20,31
8110d348:	4211883a 	add	r8,r8,r8
8110d34c:	4211883a 	add	r8,r8,r8
8110d350:	2211883a 	add	r8,r4,r8
8110d354:	30002326 	beq	r6,zero,8110d3e4 <__lshift+0x128>
8110d358:	02400804 	movi	r9,32
8110d35c:	4993c83a 	sub	r9,r9,r6
8110d360:	000b883a 	mov	r5,zero
8110d364:	21c00017 	ldw	r7,0(r4)
8110d368:	1815883a 	mov	r10,r3
8110d36c:	18c00104 	addi	r3,r3,4
8110d370:	398e983a 	sll	r7,r7,r6
8110d374:	21000104 	addi	r4,r4,4
8110d378:	394ab03a 	or	r5,r7,r5
8110d37c:	197fff15 	stw	r5,-4(r3)
8110d380:	217fff17 	ldw	r5,-4(r4)
8110d384:	2a4ad83a 	srl	r5,r5,r9
8110d388:	223ff636 	bltu	r4,r8,8110d364 <__reset+0xfb0ed364>
8110d38c:	51400115 	stw	r5,4(r10)
8110d390:	28001a1e 	bne	r5,zero,8110d3fc <__lshift+0x140>
8110d394:	843fffc4 	addi	r16,r16,-1
8110d398:	14000415 	stw	r16,16(r2)
8110d39c:	88000826 	beq	r17,zero,8110d3c0 <__lshift+0x104>
8110d3a0:	89000117 	ldw	r4,4(r17)
8110d3a4:	90c01317 	ldw	r3,76(r18)
8110d3a8:	2109883a 	add	r4,r4,r4
8110d3ac:	2109883a 	add	r4,r4,r4
8110d3b0:	1907883a 	add	r3,r3,r4
8110d3b4:	19000017 	ldw	r4,0(r3)
8110d3b8:	89000015 	stw	r4,0(r17)
8110d3bc:	1c400015 	stw	r17,0(r3)
8110d3c0:	dfc00617 	ldw	ra,24(sp)
8110d3c4:	dd400517 	ldw	r21,20(sp)
8110d3c8:	dd000417 	ldw	r20,16(sp)
8110d3cc:	dcc00317 	ldw	r19,12(sp)
8110d3d0:	dc800217 	ldw	r18,8(sp)
8110d3d4:	dc400117 	ldw	r17,4(sp)
8110d3d8:	dc000017 	ldw	r16,0(sp)
8110d3dc:	dec00704 	addi	sp,sp,28
8110d3e0:	f800283a 	ret
8110d3e4:	21400017 	ldw	r5,0(r4)
8110d3e8:	18c00104 	addi	r3,r3,4
8110d3ec:	21000104 	addi	r4,r4,4
8110d3f0:	197fff15 	stw	r5,-4(r3)
8110d3f4:	223ffb36 	bltu	r4,r8,8110d3e4 <__reset+0xfb0ed3e4>
8110d3f8:	003fe606 	br	8110d394 <__reset+0xfb0ed394>
8110d3fc:	9c000084 	addi	r16,r19,2
8110d400:	003fe406 	br	8110d394 <__reset+0xfb0ed394>

8110d404 <__mcmp>:
8110d404:	20800417 	ldw	r2,16(r4)
8110d408:	28c00417 	ldw	r3,16(r5)
8110d40c:	10c5c83a 	sub	r2,r2,r3
8110d410:	1000111e 	bne	r2,zero,8110d458 <__mcmp+0x54>
8110d414:	18c7883a 	add	r3,r3,r3
8110d418:	18c7883a 	add	r3,r3,r3
8110d41c:	21000504 	addi	r4,r4,20
8110d420:	29400504 	addi	r5,r5,20
8110d424:	20c5883a 	add	r2,r4,r3
8110d428:	28cb883a 	add	r5,r5,r3
8110d42c:	00000106 	br	8110d434 <__mcmp+0x30>
8110d430:	20800a2e 	bgeu	r4,r2,8110d45c <__mcmp+0x58>
8110d434:	10bfff04 	addi	r2,r2,-4
8110d438:	297fff04 	addi	r5,r5,-4
8110d43c:	11800017 	ldw	r6,0(r2)
8110d440:	28c00017 	ldw	r3,0(r5)
8110d444:	30fffa26 	beq	r6,r3,8110d430 <__reset+0xfb0ed430>
8110d448:	30c00236 	bltu	r6,r3,8110d454 <__mcmp+0x50>
8110d44c:	00800044 	movi	r2,1
8110d450:	f800283a 	ret
8110d454:	00bfffc4 	movi	r2,-1
8110d458:	f800283a 	ret
8110d45c:	0005883a 	mov	r2,zero
8110d460:	f800283a 	ret

8110d464 <__mdiff>:
8110d464:	28c00417 	ldw	r3,16(r5)
8110d468:	30800417 	ldw	r2,16(r6)
8110d46c:	defffa04 	addi	sp,sp,-24
8110d470:	dcc00315 	stw	r19,12(sp)
8110d474:	dc800215 	stw	r18,8(sp)
8110d478:	dfc00515 	stw	ra,20(sp)
8110d47c:	dd000415 	stw	r20,16(sp)
8110d480:	dc400115 	stw	r17,4(sp)
8110d484:	dc000015 	stw	r16,0(sp)
8110d488:	1887c83a 	sub	r3,r3,r2
8110d48c:	2825883a 	mov	r18,r5
8110d490:	3027883a 	mov	r19,r6
8110d494:	1800141e 	bne	r3,zero,8110d4e8 <__mdiff+0x84>
8110d498:	1085883a 	add	r2,r2,r2
8110d49c:	1085883a 	add	r2,r2,r2
8110d4a0:	2a000504 	addi	r8,r5,20
8110d4a4:	34000504 	addi	r16,r6,20
8110d4a8:	4087883a 	add	r3,r8,r2
8110d4ac:	8085883a 	add	r2,r16,r2
8110d4b0:	00000106 	br	8110d4b8 <__mdiff+0x54>
8110d4b4:	40c0592e 	bgeu	r8,r3,8110d61c <__mdiff+0x1b8>
8110d4b8:	18ffff04 	addi	r3,r3,-4
8110d4bc:	10bfff04 	addi	r2,r2,-4
8110d4c0:	19c00017 	ldw	r7,0(r3)
8110d4c4:	11400017 	ldw	r5,0(r2)
8110d4c8:	397ffa26 	beq	r7,r5,8110d4b4 <__reset+0xfb0ed4b4>
8110d4cc:	3940592e 	bgeu	r7,r5,8110d634 <__mdiff+0x1d0>
8110d4d0:	9005883a 	mov	r2,r18
8110d4d4:	4023883a 	mov	r17,r8
8110d4d8:	9825883a 	mov	r18,r19
8110d4dc:	05000044 	movi	r20,1
8110d4e0:	1027883a 	mov	r19,r2
8110d4e4:	00000406 	br	8110d4f8 <__mdiff+0x94>
8110d4e8:	18005616 	blt	r3,zero,8110d644 <__mdiff+0x1e0>
8110d4ec:	34400504 	addi	r17,r6,20
8110d4f0:	2c000504 	addi	r16,r5,20
8110d4f4:	0029883a 	mov	r20,zero
8110d4f8:	91400117 	ldw	r5,4(r18)
8110d4fc:	110cb3c0 	call	8110cb3c <_Balloc>
8110d500:	92400417 	ldw	r9,16(r18)
8110d504:	9b000417 	ldw	r12,16(r19)
8110d508:	12c00504 	addi	r11,r2,20
8110d50c:	4a51883a 	add	r8,r9,r9
8110d510:	6319883a 	add	r12,r12,r12
8110d514:	4211883a 	add	r8,r8,r8
8110d518:	6319883a 	add	r12,r12,r12
8110d51c:	15000315 	stw	r20,12(r2)
8110d520:	8211883a 	add	r8,r16,r8
8110d524:	8b19883a 	add	r12,r17,r12
8110d528:	0007883a 	mov	r3,zero
8110d52c:	81400017 	ldw	r5,0(r16)
8110d530:	89c00017 	ldw	r7,0(r17)
8110d534:	59800104 	addi	r6,r11,4
8110d538:	293fffcc 	andi	r4,r5,65535
8110d53c:	20c7883a 	add	r3,r4,r3
8110d540:	393fffcc 	andi	r4,r7,65535
8110d544:	1909c83a 	sub	r4,r3,r4
8110d548:	280ad43a 	srli	r5,r5,16
8110d54c:	380ed43a 	srli	r7,r7,16
8110d550:	2007d43a 	srai	r3,r4,16
8110d554:	213fffcc 	andi	r4,r4,65535
8110d558:	29cbc83a 	sub	r5,r5,r7
8110d55c:	28c7883a 	add	r3,r5,r3
8110d560:	180a943a 	slli	r5,r3,16
8110d564:	8c400104 	addi	r17,r17,4
8110d568:	84000104 	addi	r16,r16,4
8110d56c:	2908b03a 	or	r4,r5,r4
8110d570:	59000015 	stw	r4,0(r11)
8110d574:	1807d43a 	srai	r3,r3,16
8110d578:	3015883a 	mov	r10,r6
8110d57c:	3017883a 	mov	r11,r6
8110d580:	8b3fea36 	bltu	r17,r12,8110d52c <__reset+0xfb0ed52c>
8110d584:	8200162e 	bgeu	r16,r8,8110d5e0 <__mdiff+0x17c>
8110d588:	8017883a 	mov	r11,r16
8110d58c:	59400017 	ldw	r5,0(r11)
8110d590:	31800104 	addi	r6,r6,4
8110d594:	5ac00104 	addi	r11,r11,4
8110d598:	293fffcc 	andi	r4,r5,65535
8110d59c:	20c7883a 	add	r3,r4,r3
8110d5a0:	280ed43a 	srli	r7,r5,16
8110d5a4:	180bd43a 	srai	r5,r3,16
8110d5a8:	193fffcc 	andi	r4,r3,65535
8110d5ac:	3947883a 	add	r3,r7,r5
8110d5b0:	180a943a 	slli	r5,r3,16
8110d5b4:	1807d43a 	srai	r3,r3,16
8110d5b8:	2908b03a 	or	r4,r5,r4
8110d5bc:	313fff15 	stw	r4,-4(r6)
8110d5c0:	5a3ff236 	bltu	r11,r8,8110d58c <__reset+0xfb0ed58c>
8110d5c4:	0406303a 	nor	r3,zero,r16
8110d5c8:	1a07883a 	add	r3,r3,r8
8110d5cc:	1806d0ba 	srli	r3,r3,2
8110d5d0:	18c00044 	addi	r3,r3,1
8110d5d4:	18c7883a 	add	r3,r3,r3
8110d5d8:	18c7883a 	add	r3,r3,r3
8110d5dc:	50d5883a 	add	r10,r10,r3
8110d5e0:	50ffff04 	addi	r3,r10,-4
8110d5e4:	2000041e 	bne	r4,zero,8110d5f8 <__mdiff+0x194>
8110d5e8:	18ffff04 	addi	r3,r3,-4
8110d5ec:	19000017 	ldw	r4,0(r3)
8110d5f0:	4a7fffc4 	addi	r9,r9,-1
8110d5f4:	203ffc26 	beq	r4,zero,8110d5e8 <__reset+0xfb0ed5e8>
8110d5f8:	12400415 	stw	r9,16(r2)
8110d5fc:	dfc00517 	ldw	ra,20(sp)
8110d600:	dd000417 	ldw	r20,16(sp)
8110d604:	dcc00317 	ldw	r19,12(sp)
8110d608:	dc800217 	ldw	r18,8(sp)
8110d60c:	dc400117 	ldw	r17,4(sp)
8110d610:	dc000017 	ldw	r16,0(sp)
8110d614:	dec00604 	addi	sp,sp,24
8110d618:	f800283a 	ret
8110d61c:	000b883a 	mov	r5,zero
8110d620:	110cb3c0 	call	8110cb3c <_Balloc>
8110d624:	00c00044 	movi	r3,1
8110d628:	10c00415 	stw	r3,16(r2)
8110d62c:	10000515 	stw	zero,20(r2)
8110d630:	003ff206 	br	8110d5fc <__reset+0xfb0ed5fc>
8110d634:	8023883a 	mov	r17,r16
8110d638:	0029883a 	mov	r20,zero
8110d63c:	4021883a 	mov	r16,r8
8110d640:	003fad06 	br	8110d4f8 <__reset+0xfb0ed4f8>
8110d644:	9005883a 	mov	r2,r18
8110d648:	94400504 	addi	r17,r18,20
8110d64c:	9c000504 	addi	r16,r19,20
8110d650:	9825883a 	mov	r18,r19
8110d654:	05000044 	movi	r20,1
8110d658:	1027883a 	mov	r19,r2
8110d65c:	003fa606 	br	8110d4f8 <__reset+0xfb0ed4f8>

8110d660 <__ulp>:
8110d660:	295ffc2c 	andhi	r5,r5,32752
8110d664:	00bf3034 	movhi	r2,64704
8110d668:	2887883a 	add	r3,r5,r2
8110d66c:	00c0020e 	bge	zero,r3,8110d678 <__ulp+0x18>
8110d670:	0005883a 	mov	r2,zero
8110d674:	f800283a 	ret
8110d678:	00c7c83a 	sub	r3,zero,r3
8110d67c:	1807d53a 	srai	r3,r3,20
8110d680:	008004c4 	movi	r2,19
8110d684:	10c00b0e 	bge	r2,r3,8110d6b4 <__ulp+0x54>
8110d688:	18bffb04 	addi	r2,r3,-20
8110d68c:	01000784 	movi	r4,30
8110d690:	0007883a 	mov	r3,zero
8110d694:	20800516 	blt	r4,r2,8110d6ac <__ulp+0x4c>
8110d698:	010007c4 	movi	r4,31
8110d69c:	2089c83a 	sub	r4,r4,r2
8110d6a0:	00800044 	movi	r2,1
8110d6a4:	1104983a 	sll	r2,r2,r4
8110d6a8:	f800283a 	ret
8110d6ac:	00800044 	movi	r2,1
8110d6b0:	f800283a 	ret
8110d6b4:	01400234 	movhi	r5,8
8110d6b8:	28c7d83a 	sra	r3,r5,r3
8110d6bc:	0005883a 	mov	r2,zero
8110d6c0:	f800283a 	ret

8110d6c4 <__b2d>:
8110d6c4:	defffa04 	addi	sp,sp,-24
8110d6c8:	dc000015 	stw	r16,0(sp)
8110d6cc:	24000417 	ldw	r16,16(r4)
8110d6d0:	dc400115 	stw	r17,4(sp)
8110d6d4:	24400504 	addi	r17,r4,20
8110d6d8:	8421883a 	add	r16,r16,r16
8110d6dc:	8421883a 	add	r16,r16,r16
8110d6e0:	8c21883a 	add	r16,r17,r16
8110d6e4:	dc800215 	stw	r18,8(sp)
8110d6e8:	84bfff17 	ldw	r18,-4(r16)
8110d6ec:	dd000415 	stw	r20,16(sp)
8110d6f0:	dcc00315 	stw	r19,12(sp)
8110d6f4:	9009883a 	mov	r4,r18
8110d6f8:	2829883a 	mov	r20,r5
8110d6fc:	dfc00515 	stw	ra,20(sp)
8110d700:	110ce300 	call	8110ce30 <__hi0bits>
8110d704:	00c00804 	movi	r3,32
8110d708:	1889c83a 	sub	r4,r3,r2
8110d70c:	a1000015 	stw	r4,0(r20)
8110d710:	01000284 	movi	r4,10
8110d714:	84ffff04 	addi	r19,r16,-4
8110d718:	20801216 	blt	r4,r2,8110d764 <__b2d+0xa0>
8110d71c:	018002c4 	movi	r6,11
8110d720:	308dc83a 	sub	r6,r6,r2
8110d724:	9186d83a 	srl	r3,r18,r6
8110d728:	18cffc34 	orhi	r3,r3,16368
8110d72c:	8cc0212e 	bgeu	r17,r19,8110d7b4 <__b2d+0xf0>
8110d730:	813ffe17 	ldw	r4,-8(r16)
8110d734:	218cd83a 	srl	r6,r4,r6
8110d738:	10800544 	addi	r2,r2,21
8110d73c:	9084983a 	sll	r2,r18,r2
8110d740:	1184b03a 	or	r2,r2,r6
8110d744:	dfc00517 	ldw	ra,20(sp)
8110d748:	dd000417 	ldw	r20,16(sp)
8110d74c:	dcc00317 	ldw	r19,12(sp)
8110d750:	dc800217 	ldw	r18,8(sp)
8110d754:	dc400117 	ldw	r17,4(sp)
8110d758:	dc000017 	ldw	r16,0(sp)
8110d75c:	dec00604 	addi	sp,sp,24
8110d760:	f800283a 	ret
8110d764:	8cc00f2e 	bgeu	r17,r19,8110d7a4 <__b2d+0xe0>
8110d768:	117ffd44 	addi	r5,r2,-11
8110d76c:	80bffe17 	ldw	r2,-8(r16)
8110d770:	28000e26 	beq	r5,zero,8110d7ac <__b2d+0xe8>
8110d774:	1949c83a 	sub	r4,r3,r5
8110d778:	9164983a 	sll	r18,r18,r5
8110d77c:	1106d83a 	srl	r3,r2,r4
8110d780:	81bffe04 	addi	r6,r16,-8
8110d784:	948ffc34 	orhi	r18,r18,16368
8110d788:	90c6b03a 	or	r3,r18,r3
8110d78c:	89800e2e 	bgeu	r17,r6,8110d7c8 <__b2d+0x104>
8110d790:	81bffd17 	ldw	r6,-12(r16)
8110d794:	1144983a 	sll	r2,r2,r5
8110d798:	310ad83a 	srl	r5,r6,r4
8110d79c:	2884b03a 	or	r2,r5,r2
8110d7a0:	003fe806 	br	8110d744 <__reset+0xfb0ed744>
8110d7a4:	10bffd44 	addi	r2,r2,-11
8110d7a8:	1000041e 	bne	r2,zero,8110d7bc <__b2d+0xf8>
8110d7ac:	90cffc34 	orhi	r3,r18,16368
8110d7b0:	003fe406 	br	8110d744 <__reset+0xfb0ed744>
8110d7b4:	000d883a 	mov	r6,zero
8110d7b8:	003fdf06 	br	8110d738 <__reset+0xfb0ed738>
8110d7bc:	90a4983a 	sll	r18,r18,r2
8110d7c0:	0005883a 	mov	r2,zero
8110d7c4:	003ff906 	br	8110d7ac <__reset+0xfb0ed7ac>
8110d7c8:	1144983a 	sll	r2,r2,r5
8110d7cc:	003fdd06 	br	8110d744 <__reset+0xfb0ed744>

8110d7d0 <__d2b>:
8110d7d0:	defff804 	addi	sp,sp,-32
8110d7d4:	dc000215 	stw	r16,8(sp)
8110d7d8:	3021883a 	mov	r16,r6
8110d7dc:	dc400315 	stw	r17,12(sp)
8110d7e0:	8022907a 	slli	r17,r16,1
8110d7e4:	dd000615 	stw	r20,24(sp)
8110d7e8:	2829883a 	mov	r20,r5
8110d7ec:	01400044 	movi	r5,1
8110d7f0:	dcc00515 	stw	r19,20(sp)
8110d7f4:	dc800415 	stw	r18,16(sp)
8110d7f8:	dfc00715 	stw	ra,28(sp)
8110d7fc:	3825883a 	mov	r18,r7
8110d800:	8822d57a 	srli	r17,r17,21
8110d804:	110cb3c0 	call	8110cb3c <_Balloc>
8110d808:	1027883a 	mov	r19,r2
8110d80c:	00800434 	movhi	r2,16
8110d810:	10bfffc4 	addi	r2,r2,-1
8110d814:	808c703a 	and	r6,r16,r2
8110d818:	88000126 	beq	r17,zero,8110d820 <__d2b+0x50>
8110d81c:	31800434 	orhi	r6,r6,16
8110d820:	d9800015 	stw	r6,0(sp)
8110d824:	a0002426 	beq	r20,zero,8110d8b8 <__d2b+0xe8>
8110d828:	d9000104 	addi	r4,sp,4
8110d82c:	dd000115 	stw	r20,4(sp)
8110d830:	110ce980 	call	8110ce98 <__lo0bits>
8110d834:	d8c00017 	ldw	r3,0(sp)
8110d838:	10002f1e 	bne	r2,zero,8110d8f8 <__d2b+0x128>
8110d83c:	d9000117 	ldw	r4,4(sp)
8110d840:	99000515 	stw	r4,20(r19)
8110d844:	1821003a 	cmpeq	r16,r3,zero
8110d848:	01000084 	movi	r4,2
8110d84c:	2421c83a 	sub	r16,r4,r16
8110d850:	98c00615 	stw	r3,24(r19)
8110d854:	9c000415 	stw	r16,16(r19)
8110d858:	88001f1e 	bne	r17,zero,8110d8d8 <__d2b+0x108>
8110d85c:	10bef384 	addi	r2,r2,-1074
8110d860:	90800015 	stw	r2,0(r18)
8110d864:	00900034 	movhi	r2,16384
8110d868:	10bfffc4 	addi	r2,r2,-1
8110d86c:	8085883a 	add	r2,r16,r2
8110d870:	1085883a 	add	r2,r2,r2
8110d874:	1085883a 	add	r2,r2,r2
8110d878:	9885883a 	add	r2,r19,r2
8110d87c:	11000517 	ldw	r4,20(r2)
8110d880:	8020917a 	slli	r16,r16,5
8110d884:	110ce300 	call	8110ce30 <__hi0bits>
8110d888:	d8c00817 	ldw	r3,32(sp)
8110d88c:	8085c83a 	sub	r2,r16,r2
8110d890:	18800015 	stw	r2,0(r3)
8110d894:	9805883a 	mov	r2,r19
8110d898:	dfc00717 	ldw	ra,28(sp)
8110d89c:	dd000617 	ldw	r20,24(sp)
8110d8a0:	dcc00517 	ldw	r19,20(sp)
8110d8a4:	dc800417 	ldw	r18,16(sp)
8110d8a8:	dc400317 	ldw	r17,12(sp)
8110d8ac:	dc000217 	ldw	r16,8(sp)
8110d8b0:	dec00804 	addi	sp,sp,32
8110d8b4:	f800283a 	ret
8110d8b8:	d809883a 	mov	r4,sp
8110d8bc:	110ce980 	call	8110ce98 <__lo0bits>
8110d8c0:	d8c00017 	ldw	r3,0(sp)
8110d8c4:	04000044 	movi	r16,1
8110d8c8:	9c000415 	stw	r16,16(r19)
8110d8cc:	98c00515 	stw	r3,20(r19)
8110d8d0:	10800804 	addi	r2,r2,32
8110d8d4:	883fe126 	beq	r17,zero,8110d85c <__reset+0xfb0ed85c>
8110d8d8:	00c00d44 	movi	r3,53
8110d8dc:	8c7ef344 	addi	r17,r17,-1075
8110d8e0:	88a3883a 	add	r17,r17,r2
8110d8e4:	1885c83a 	sub	r2,r3,r2
8110d8e8:	d8c00817 	ldw	r3,32(sp)
8110d8ec:	94400015 	stw	r17,0(r18)
8110d8f0:	18800015 	stw	r2,0(r3)
8110d8f4:	003fe706 	br	8110d894 <__reset+0xfb0ed894>
8110d8f8:	01000804 	movi	r4,32
8110d8fc:	2089c83a 	sub	r4,r4,r2
8110d900:	1908983a 	sll	r4,r3,r4
8110d904:	d9400117 	ldw	r5,4(sp)
8110d908:	1886d83a 	srl	r3,r3,r2
8110d90c:	2148b03a 	or	r4,r4,r5
8110d910:	99000515 	stw	r4,20(r19)
8110d914:	d8c00015 	stw	r3,0(sp)
8110d918:	003fca06 	br	8110d844 <__reset+0xfb0ed844>

8110d91c <__ratio>:
8110d91c:	defff904 	addi	sp,sp,-28
8110d920:	dc400315 	stw	r17,12(sp)
8110d924:	2823883a 	mov	r17,r5
8110d928:	d9400104 	addi	r5,sp,4
8110d92c:	dfc00615 	stw	ra,24(sp)
8110d930:	dcc00515 	stw	r19,20(sp)
8110d934:	dc800415 	stw	r18,16(sp)
8110d938:	2027883a 	mov	r19,r4
8110d93c:	dc000215 	stw	r16,8(sp)
8110d940:	110d6c40 	call	8110d6c4 <__b2d>
8110d944:	d80b883a 	mov	r5,sp
8110d948:	8809883a 	mov	r4,r17
8110d94c:	1025883a 	mov	r18,r2
8110d950:	1821883a 	mov	r16,r3
8110d954:	110d6c40 	call	8110d6c4 <__b2d>
8110d958:	8a000417 	ldw	r8,16(r17)
8110d95c:	99000417 	ldw	r4,16(r19)
8110d960:	d9400117 	ldw	r5,4(sp)
8110d964:	2209c83a 	sub	r4,r4,r8
8110d968:	2010917a 	slli	r8,r4,5
8110d96c:	d9000017 	ldw	r4,0(sp)
8110d970:	2909c83a 	sub	r4,r5,r4
8110d974:	4109883a 	add	r4,r8,r4
8110d978:	01000e0e 	bge	zero,r4,8110d9b4 <__ratio+0x98>
8110d97c:	2008953a 	slli	r4,r4,20
8110d980:	2421883a 	add	r16,r4,r16
8110d984:	100d883a 	mov	r6,r2
8110d988:	180f883a 	mov	r7,r3
8110d98c:	9009883a 	mov	r4,r18
8110d990:	800b883a 	mov	r5,r16
8110d994:	11119700 	call	81111970 <__divdf3>
8110d998:	dfc00617 	ldw	ra,24(sp)
8110d99c:	dcc00517 	ldw	r19,20(sp)
8110d9a0:	dc800417 	ldw	r18,16(sp)
8110d9a4:	dc400317 	ldw	r17,12(sp)
8110d9a8:	dc000217 	ldw	r16,8(sp)
8110d9ac:	dec00704 	addi	sp,sp,28
8110d9b0:	f800283a 	ret
8110d9b4:	2008953a 	slli	r4,r4,20
8110d9b8:	1907c83a 	sub	r3,r3,r4
8110d9bc:	003ff106 	br	8110d984 <__reset+0xfb0ed984>

8110d9c0 <_mprec_log10>:
8110d9c0:	defffe04 	addi	sp,sp,-8
8110d9c4:	dc000015 	stw	r16,0(sp)
8110d9c8:	dfc00115 	stw	ra,4(sp)
8110d9cc:	008005c4 	movi	r2,23
8110d9d0:	2021883a 	mov	r16,r4
8110d9d4:	11000d0e 	bge	r2,r4,8110da0c <_mprec_log10+0x4c>
8110d9d8:	0005883a 	mov	r2,zero
8110d9dc:	00cffc34 	movhi	r3,16368
8110d9e0:	843fffc4 	addi	r16,r16,-1
8110d9e4:	000d883a 	mov	r6,zero
8110d9e8:	01d00934 	movhi	r7,16420
8110d9ec:	1009883a 	mov	r4,r2
8110d9f0:	180b883a 	mov	r5,r3
8110d9f4:	11063f80 	call	811063f8 <__muldf3>
8110d9f8:	803ff91e 	bne	r16,zero,8110d9e0 <__reset+0xfb0ed9e0>
8110d9fc:	dfc00117 	ldw	ra,4(sp)
8110da00:	dc000017 	ldw	r16,0(sp)
8110da04:	dec00204 	addi	sp,sp,8
8110da08:	f800283a 	ret
8110da0c:	202090fa 	slli	r16,r4,3
8110da10:	00a044b4 	movhi	r2,33042
8110da14:	10a6d904 	addi	r2,r2,-25756
8110da18:	1421883a 	add	r16,r2,r16
8110da1c:	80800017 	ldw	r2,0(r16)
8110da20:	80c00117 	ldw	r3,4(r16)
8110da24:	dfc00117 	ldw	ra,4(sp)
8110da28:	dc000017 	ldw	r16,0(sp)
8110da2c:	dec00204 	addi	sp,sp,8
8110da30:	f800283a 	ret

8110da34 <__copybits>:
8110da34:	297fffc4 	addi	r5,r5,-1
8110da38:	280fd17a 	srai	r7,r5,5
8110da3c:	30c00417 	ldw	r3,16(r6)
8110da40:	30800504 	addi	r2,r6,20
8110da44:	39c00044 	addi	r7,r7,1
8110da48:	18c7883a 	add	r3,r3,r3
8110da4c:	39cf883a 	add	r7,r7,r7
8110da50:	18c7883a 	add	r3,r3,r3
8110da54:	39cf883a 	add	r7,r7,r7
8110da58:	10c7883a 	add	r3,r2,r3
8110da5c:	21cf883a 	add	r7,r4,r7
8110da60:	10c00d2e 	bgeu	r2,r3,8110da98 <__copybits+0x64>
8110da64:	200b883a 	mov	r5,r4
8110da68:	12000017 	ldw	r8,0(r2)
8110da6c:	29400104 	addi	r5,r5,4
8110da70:	10800104 	addi	r2,r2,4
8110da74:	2a3fff15 	stw	r8,-4(r5)
8110da78:	10fffb36 	bltu	r2,r3,8110da68 <__reset+0xfb0eda68>
8110da7c:	1985c83a 	sub	r2,r3,r6
8110da80:	10bffac4 	addi	r2,r2,-21
8110da84:	1004d0ba 	srli	r2,r2,2
8110da88:	10800044 	addi	r2,r2,1
8110da8c:	1085883a 	add	r2,r2,r2
8110da90:	1085883a 	add	r2,r2,r2
8110da94:	2089883a 	add	r4,r4,r2
8110da98:	21c0032e 	bgeu	r4,r7,8110daa8 <__copybits+0x74>
8110da9c:	20000015 	stw	zero,0(r4)
8110daa0:	21000104 	addi	r4,r4,4
8110daa4:	21fffd36 	bltu	r4,r7,8110da9c <__reset+0xfb0eda9c>
8110daa8:	f800283a 	ret

8110daac <__any_on>:
8110daac:	20c00417 	ldw	r3,16(r4)
8110dab0:	2805d17a 	srai	r2,r5,5
8110dab4:	21000504 	addi	r4,r4,20
8110dab8:	18800d0e 	bge	r3,r2,8110daf0 <__any_on+0x44>
8110dabc:	18c7883a 	add	r3,r3,r3
8110dac0:	18c7883a 	add	r3,r3,r3
8110dac4:	20c7883a 	add	r3,r4,r3
8110dac8:	20c0192e 	bgeu	r4,r3,8110db30 <__any_on+0x84>
8110dacc:	18bfff17 	ldw	r2,-4(r3)
8110dad0:	18ffff04 	addi	r3,r3,-4
8110dad4:	1000041e 	bne	r2,zero,8110dae8 <__any_on+0x3c>
8110dad8:	20c0142e 	bgeu	r4,r3,8110db2c <__any_on+0x80>
8110dadc:	18ffff04 	addi	r3,r3,-4
8110dae0:	19400017 	ldw	r5,0(r3)
8110dae4:	283ffc26 	beq	r5,zero,8110dad8 <__reset+0xfb0edad8>
8110dae8:	00800044 	movi	r2,1
8110daec:	f800283a 	ret
8110daf0:	10c00a0e 	bge	r2,r3,8110db1c <__any_on+0x70>
8110daf4:	1085883a 	add	r2,r2,r2
8110daf8:	1085883a 	add	r2,r2,r2
8110dafc:	294007cc 	andi	r5,r5,31
8110db00:	2087883a 	add	r3,r4,r2
8110db04:	283ff026 	beq	r5,zero,8110dac8 <__reset+0xfb0edac8>
8110db08:	19800017 	ldw	r6,0(r3)
8110db0c:	3144d83a 	srl	r2,r6,r5
8110db10:	114a983a 	sll	r5,r2,r5
8110db14:	317ff41e 	bne	r6,r5,8110dae8 <__reset+0xfb0edae8>
8110db18:	003feb06 	br	8110dac8 <__reset+0xfb0edac8>
8110db1c:	1085883a 	add	r2,r2,r2
8110db20:	1085883a 	add	r2,r2,r2
8110db24:	2087883a 	add	r3,r4,r2
8110db28:	003fe706 	br	8110dac8 <__reset+0xfb0edac8>
8110db2c:	f800283a 	ret
8110db30:	0005883a 	mov	r2,zero
8110db34:	f800283a 	ret

8110db38 <_putc_r>:
8110db38:	defffc04 	addi	sp,sp,-16
8110db3c:	dc000215 	stw	r16,8(sp)
8110db40:	dfc00315 	stw	ra,12(sp)
8110db44:	2021883a 	mov	r16,r4
8110db48:	20000226 	beq	r4,zero,8110db54 <_putc_r+0x1c>
8110db4c:	20800e17 	ldw	r2,56(r4)
8110db50:	10001b26 	beq	r2,zero,8110dbc0 <_putc_r+0x88>
8110db54:	30800217 	ldw	r2,8(r6)
8110db58:	10bfffc4 	addi	r2,r2,-1
8110db5c:	30800215 	stw	r2,8(r6)
8110db60:	10000a16 	blt	r2,zero,8110db8c <_putc_r+0x54>
8110db64:	30800017 	ldw	r2,0(r6)
8110db68:	11400005 	stb	r5,0(r2)
8110db6c:	30800017 	ldw	r2,0(r6)
8110db70:	10c00044 	addi	r3,r2,1
8110db74:	30c00015 	stw	r3,0(r6)
8110db78:	10800003 	ldbu	r2,0(r2)
8110db7c:	dfc00317 	ldw	ra,12(sp)
8110db80:	dc000217 	ldw	r16,8(sp)
8110db84:	dec00404 	addi	sp,sp,16
8110db88:	f800283a 	ret
8110db8c:	30c00617 	ldw	r3,24(r6)
8110db90:	10c00616 	blt	r2,r3,8110dbac <_putc_r+0x74>
8110db94:	30800017 	ldw	r2,0(r6)
8110db98:	00c00284 	movi	r3,10
8110db9c:	11400005 	stb	r5,0(r2)
8110dba0:	30800017 	ldw	r2,0(r6)
8110dba4:	11400003 	ldbu	r5,0(r2)
8110dba8:	28fff11e 	bne	r5,r3,8110db70 <__reset+0xfb0edb70>
8110dbac:	8009883a 	mov	r4,r16
8110dbb0:	dfc00317 	ldw	ra,12(sp)
8110dbb4:	dc000217 	ldw	r16,8(sp)
8110dbb8:	dec00404 	addi	sp,sp,16
8110dbbc:	110fb2c1 	jmpi	8110fb2c <__swbuf_r>
8110dbc0:	d9400015 	stw	r5,0(sp)
8110dbc4:	d9800115 	stw	r6,4(sp)
8110dbc8:	110b2680 	call	8110b268 <__sinit>
8110dbcc:	d9800117 	ldw	r6,4(sp)
8110dbd0:	d9400017 	ldw	r5,0(sp)
8110dbd4:	003fdf06 	br	8110db54 <__reset+0xfb0edb54>

8110dbd8 <putc>:
8110dbd8:	00a044b4 	movhi	r2,33042
8110dbdc:	defffc04 	addi	sp,sp,-16
8110dbe0:	10afa704 	addi	r2,r2,-16740
8110dbe4:	dc000115 	stw	r16,4(sp)
8110dbe8:	14000017 	ldw	r16,0(r2)
8110dbec:	dc400215 	stw	r17,8(sp)
8110dbf0:	dfc00315 	stw	ra,12(sp)
8110dbf4:	2023883a 	mov	r17,r4
8110dbf8:	80000226 	beq	r16,zero,8110dc04 <putc+0x2c>
8110dbfc:	80800e17 	ldw	r2,56(r16)
8110dc00:	10001a26 	beq	r2,zero,8110dc6c <putc+0x94>
8110dc04:	28800217 	ldw	r2,8(r5)
8110dc08:	10bfffc4 	addi	r2,r2,-1
8110dc0c:	28800215 	stw	r2,8(r5)
8110dc10:	10000b16 	blt	r2,zero,8110dc40 <putc+0x68>
8110dc14:	28800017 	ldw	r2,0(r5)
8110dc18:	14400005 	stb	r17,0(r2)
8110dc1c:	28800017 	ldw	r2,0(r5)
8110dc20:	10c00044 	addi	r3,r2,1
8110dc24:	28c00015 	stw	r3,0(r5)
8110dc28:	10800003 	ldbu	r2,0(r2)
8110dc2c:	dfc00317 	ldw	ra,12(sp)
8110dc30:	dc400217 	ldw	r17,8(sp)
8110dc34:	dc000117 	ldw	r16,4(sp)
8110dc38:	dec00404 	addi	sp,sp,16
8110dc3c:	f800283a 	ret
8110dc40:	28c00617 	ldw	r3,24(r5)
8110dc44:	10c00e16 	blt	r2,r3,8110dc80 <putc+0xa8>
8110dc48:	28800017 	ldw	r2,0(r5)
8110dc4c:	01000284 	movi	r4,10
8110dc50:	14400005 	stb	r17,0(r2)
8110dc54:	28800017 	ldw	r2,0(r5)
8110dc58:	10c00003 	ldbu	r3,0(r2)
8110dc5c:	193ff01e 	bne	r3,r4,8110dc20 <__reset+0xfb0edc20>
8110dc60:	280d883a 	mov	r6,r5
8110dc64:	180b883a 	mov	r5,r3
8110dc68:	00000706 	br	8110dc88 <putc+0xb0>
8110dc6c:	8009883a 	mov	r4,r16
8110dc70:	d9400015 	stw	r5,0(sp)
8110dc74:	110b2680 	call	8110b268 <__sinit>
8110dc78:	d9400017 	ldw	r5,0(sp)
8110dc7c:	003fe106 	br	8110dc04 <__reset+0xfb0edc04>
8110dc80:	280d883a 	mov	r6,r5
8110dc84:	880b883a 	mov	r5,r17
8110dc88:	8009883a 	mov	r4,r16
8110dc8c:	dfc00317 	ldw	ra,12(sp)
8110dc90:	dc400217 	ldw	r17,8(sp)
8110dc94:	dc000117 	ldw	r16,4(sp)
8110dc98:	dec00404 	addi	sp,sp,16
8110dc9c:	110fb2c1 	jmpi	8110fb2c <__swbuf_r>

8110dca0 <_realloc_r>:
8110dca0:	defff604 	addi	sp,sp,-40
8110dca4:	dc800215 	stw	r18,8(sp)
8110dca8:	dfc00915 	stw	ra,36(sp)
8110dcac:	df000815 	stw	fp,32(sp)
8110dcb0:	ddc00715 	stw	r23,28(sp)
8110dcb4:	dd800615 	stw	r22,24(sp)
8110dcb8:	dd400515 	stw	r21,20(sp)
8110dcbc:	dd000415 	stw	r20,16(sp)
8110dcc0:	dcc00315 	stw	r19,12(sp)
8110dcc4:	dc400115 	stw	r17,4(sp)
8110dcc8:	dc000015 	stw	r16,0(sp)
8110dccc:	3025883a 	mov	r18,r6
8110dcd0:	2800b726 	beq	r5,zero,8110dfb0 <_realloc_r+0x310>
8110dcd4:	282b883a 	mov	r21,r5
8110dcd8:	2029883a 	mov	r20,r4
8110dcdc:	11142dc0 	call	811142dc <__malloc_lock>
8110dce0:	a8bfff17 	ldw	r2,-4(r21)
8110dce4:	043fff04 	movi	r16,-4
8110dce8:	90c002c4 	addi	r3,r18,11
8110dcec:	01000584 	movi	r4,22
8110dcf0:	acfffe04 	addi	r19,r21,-8
8110dcf4:	1420703a 	and	r16,r2,r16
8110dcf8:	20c0332e 	bgeu	r4,r3,8110ddc8 <_realloc_r+0x128>
8110dcfc:	047ffe04 	movi	r17,-8
8110dd00:	1c62703a 	and	r17,r3,r17
8110dd04:	8807883a 	mov	r3,r17
8110dd08:	88005816 	blt	r17,zero,8110de6c <_realloc_r+0x1cc>
8110dd0c:	8c805736 	bltu	r17,r18,8110de6c <_realloc_r+0x1cc>
8110dd10:	80c0300e 	bge	r16,r3,8110ddd4 <_realloc_r+0x134>
8110dd14:	072044b4 	movhi	fp,33042
8110dd18:	e7298f04 	addi	fp,fp,-22980
8110dd1c:	e1c00217 	ldw	r7,8(fp)
8110dd20:	9c09883a 	add	r4,r19,r16
8110dd24:	22000117 	ldw	r8,4(r4)
8110dd28:	21c06326 	beq	r4,r7,8110deb8 <_realloc_r+0x218>
8110dd2c:	017fff84 	movi	r5,-2
8110dd30:	414a703a 	and	r5,r8,r5
8110dd34:	214b883a 	add	r5,r4,r5
8110dd38:	29800117 	ldw	r6,4(r5)
8110dd3c:	3180004c 	andi	r6,r6,1
8110dd40:	30003f26 	beq	r6,zero,8110de40 <_realloc_r+0x1a0>
8110dd44:	1080004c 	andi	r2,r2,1
8110dd48:	10008326 	beq	r2,zero,8110df58 <_realloc_r+0x2b8>
8110dd4c:	900b883a 	mov	r5,r18
8110dd50:	a009883a 	mov	r4,r20
8110dd54:	110bfc80 	call	8110bfc8 <_malloc_r>
8110dd58:	1025883a 	mov	r18,r2
8110dd5c:	10011e26 	beq	r2,zero,8110e1d8 <_realloc_r+0x538>
8110dd60:	a93fff17 	ldw	r4,-4(r21)
8110dd64:	10fffe04 	addi	r3,r2,-8
8110dd68:	00bfff84 	movi	r2,-2
8110dd6c:	2084703a 	and	r2,r4,r2
8110dd70:	9885883a 	add	r2,r19,r2
8110dd74:	1880ee26 	beq	r3,r2,8110e130 <_realloc_r+0x490>
8110dd78:	81bfff04 	addi	r6,r16,-4
8110dd7c:	00800904 	movi	r2,36
8110dd80:	1180b836 	bltu	r2,r6,8110e064 <_realloc_r+0x3c4>
8110dd84:	00c004c4 	movi	r3,19
8110dd88:	19809636 	bltu	r3,r6,8110dfe4 <_realloc_r+0x344>
8110dd8c:	9005883a 	mov	r2,r18
8110dd90:	a807883a 	mov	r3,r21
8110dd94:	19000017 	ldw	r4,0(r3)
8110dd98:	11000015 	stw	r4,0(r2)
8110dd9c:	19000117 	ldw	r4,4(r3)
8110dda0:	11000115 	stw	r4,4(r2)
8110dda4:	18c00217 	ldw	r3,8(r3)
8110dda8:	10c00215 	stw	r3,8(r2)
8110ddac:	a80b883a 	mov	r5,r21
8110ddb0:	a009883a 	mov	r4,r20
8110ddb4:	110b3dc0 	call	8110b3dc <_free_r>
8110ddb8:	a009883a 	mov	r4,r20
8110ddbc:	11142e00 	call	811142e0 <__malloc_unlock>
8110ddc0:	9005883a 	mov	r2,r18
8110ddc4:	00001206 	br	8110de10 <_realloc_r+0x170>
8110ddc8:	00c00404 	movi	r3,16
8110ddcc:	1823883a 	mov	r17,r3
8110ddd0:	003fce06 	br	8110dd0c <__reset+0xfb0edd0c>
8110ddd4:	a825883a 	mov	r18,r21
8110ddd8:	8445c83a 	sub	r2,r16,r17
8110dddc:	00c003c4 	movi	r3,15
8110dde0:	18802636 	bltu	r3,r2,8110de7c <_realloc_r+0x1dc>
8110dde4:	99800117 	ldw	r6,4(r19)
8110dde8:	9c07883a 	add	r3,r19,r16
8110ddec:	3180004c 	andi	r6,r6,1
8110ddf0:	3420b03a 	or	r16,r6,r16
8110ddf4:	9c000115 	stw	r16,4(r19)
8110ddf8:	18800117 	ldw	r2,4(r3)
8110ddfc:	10800054 	ori	r2,r2,1
8110de00:	18800115 	stw	r2,4(r3)
8110de04:	a009883a 	mov	r4,r20
8110de08:	11142e00 	call	811142e0 <__malloc_unlock>
8110de0c:	9005883a 	mov	r2,r18
8110de10:	dfc00917 	ldw	ra,36(sp)
8110de14:	df000817 	ldw	fp,32(sp)
8110de18:	ddc00717 	ldw	r23,28(sp)
8110de1c:	dd800617 	ldw	r22,24(sp)
8110de20:	dd400517 	ldw	r21,20(sp)
8110de24:	dd000417 	ldw	r20,16(sp)
8110de28:	dcc00317 	ldw	r19,12(sp)
8110de2c:	dc800217 	ldw	r18,8(sp)
8110de30:	dc400117 	ldw	r17,4(sp)
8110de34:	dc000017 	ldw	r16,0(sp)
8110de38:	dec00a04 	addi	sp,sp,40
8110de3c:	f800283a 	ret
8110de40:	017fff04 	movi	r5,-4
8110de44:	414a703a 	and	r5,r8,r5
8110de48:	814d883a 	add	r6,r16,r5
8110de4c:	30c01f16 	blt	r6,r3,8110decc <_realloc_r+0x22c>
8110de50:	20800317 	ldw	r2,12(r4)
8110de54:	20c00217 	ldw	r3,8(r4)
8110de58:	a825883a 	mov	r18,r21
8110de5c:	3021883a 	mov	r16,r6
8110de60:	18800315 	stw	r2,12(r3)
8110de64:	10c00215 	stw	r3,8(r2)
8110de68:	003fdb06 	br	8110ddd8 <__reset+0xfb0eddd8>
8110de6c:	00800304 	movi	r2,12
8110de70:	a0800015 	stw	r2,0(r20)
8110de74:	0005883a 	mov	r2,zero
8110de78:	003fe506 	br	8110de10 <__reset+0xfb0ede10>
8110de7c:	98c00117 	ldw	r3,4(r19)
8110de80:	9c4b883a 	add	r5,r19,r17
8110de84:	11000054 	ori	r4,r2,1
8110de88:	18c0004c 	andi	r3,r3,1
8110de8c:	1c62b03a 	or	r17,r3,r17
8110de90:	9c400115 	stw	r17,4(r19)
8110de94:	29000115 	stw	r4,4(r5)
8110de98:	2885883a 	add	r2,r5,r2
8110de9c:	10c00117 	ldw	r3,4(r2)
8110dea0:	29400204 	addi	r5,r5,8
8110dea4:	a009883a 	mov	r4,r20
8110dea8:	18c00054 	ori	r3,r3,1
8110deac:	10c00115 	stw	r3,4(r2)
8110deb0:	110b3dc0 	call	8110b3dc <_free_r>
8110deb4:	003fd306 	br	8110de04 <__reset+0xfb0ede04>
8110deb8:	017fff04 	movi	r5,-4
8110debc:	414a703a 	and	r5,r8,r5
8110dec0:	89800404 	addi	r6,r17,16
8110dec4:	8151883a 	add	r8,r16,r5
8110dec8:	4180590e 	bge	r8,r6,8110e030 <_realloc_r+0x390>
8110decc:	1080004c 	andi	r2,r2,1
8110ded0:	103f9e1e 	bne	r2,zero,8110dd4c <__reset+0xfb0edd4c>
8110ded4:	adbffe17 	ldw	r22,-8(r21)
8110ded8:	00bfff04 	movi	r2,-4
8110dedc:	9dadc83a 	sub	r22,r19,r22
8110dee0:	b1800117 	ldw	r6,4(r22)
8110dee4:	3084703a 	and	r2,r6,r2
8110dee8:	20002026 	beq	r4,zero,8110df6c <_realloc_r+0x2cc>
8110deec:	80af883a 	add	r23,r16,r2
8110def0:	b96f883a 	add	r23,r23,r5
8110def4:	21c05f26 	beq	r4,r7,8110e074 <_realloc_r+0x3d4>
8110def8:	b8c01c16 	blt	r23,r3,8110df6c <_realloc_r+0x2cc>
8110defc:	20800317 	ldw	r2,12(r4)
8110df00:	20c00217 	ldw	r3,8(r4)
8110df04:	81bfff04 	addi	r6,r16,-4
8110df08:	01000904 	movi	r4,36
8110df0c:	18800315 	stw	r2,12(r3)
8110df10:	10c00215 	stw	r3,8(r2)
8110df14:	b0c00217 	ldw	r3,8(r22)
8110df18:	b0800317 	ldw	r2,12(r22)
8110df1c:	b4800204 	addi	r18,r22,8
8110df20:	18800315 	stw	r2,12(r3)
8110df24:	10c00215 	stw	r3,8(r2)
8110df28:	21801b36 	bltu	r4,r6,8110df98 <_realloc_r+0x2f8>
8110df2c:	008004c4 	movi	r2,19
8110df30:	1180352e 	bgeu	r2,r6,8110e008 <_realloc_r+0x368>
8110df34:	a8800017 	ldw	r2,0(r21)
8110df38:	b0800215 	stw	r2,8(r22)
8110df3c:	a8800117 	ldw	r2,4(r21)
8110df40:	b0800315 	stw	r2,12(r22)
8110df44:	008006c4 	movi	r2,27
8110df48:	11807f36 	bltu	r2,r6,8110e148 <_realloc_r+0x4a8>
8110df4c:	b0800404 	addi	r2,r22,16
8110df50:	ad400204 	addi	r21,r21,8
8110df54:	00002d06 	br	8110e00c <_realloc_r+0x36c>
8110df58:	adbffe17 	ldw	r22,-8(r21)
8110df5c:	00bfff04 	movi	r2,-4
8110df60:	9dadc83a 	sub	r22,r19,r22
8110df64:	b1000117 	ldw	r4,4(r22)
8110df68:	2084703a 	and	r2,r4,r2
8110df6c:	b03f7726 	beq	r22,zero,8110dd4c <__reset+0xfb0edd4c>
8110df70:	80af883a 	add	r23,r16,r2
8110df74:	b8ff7516 	blt	r23,r3,8110dd4c <__reset+0xfb0edd4c>
8110df78:	b0800317 	ldw	r2,12(r22)
8110df7c:	b0c00217 	ldw	r3,8(r22)
8110df80:	81bfff04 	addi	r6,r16,-4
8110df84:	01000904 	movi	r4,36
8110df88:	18800315 	stw	r2,12(r3)
8110df8c:	10c00215 	stw	r3,8(r2)
8110df90:	b4800204 	addi	r18,r22,8
8110df94:	21bfe52e 	bgeu	r4,r6,8110df2c <__reset+0xfb0edf2c>
8110df98:	a80b883a 	mov	r5,r21
8110df9c:	9009883a 	mov	r4,r18
8110dfa0:	110c8b80 	call	8110c8b8 <memmove>
8110dfa4:	b821883a 	mov	r16,r23
8110dfa8:	b027883a 	mov	r19,r22
8110dfac:	003f8a06 	br	8110ddd8 <__reset+0xfb0eddd8>
8110dfb0:	300b883a 	mov	r5,r6
8110dfb4:	dfc00917 	ldw	ra,36(sp)
8110dfb8:	df000817 	ldw	fp,32(sp)
8110dfbc:	ddc00717 	ldw	r23,28(sp)
8110dfc0:	dd800617 	ldw	r22,24(sp)
8110dfc4:	dd400517 	ldw	r21,20(sp)
8110dfc8:	dd000417 	ldw	r20,16(sp)
8110dfcc:	dcc00317 	ldw	r19,12(sp)
8110dfd0:	dc800217 	ldw	r18,8(sp)
8110dfd4:	dc400117 	ldw	r17,4(sp)
8110dfd8:	dc000017 	ldw	r16,0(sp)
8110dfdc:	dec00a04 	addi	sp,sp,40
8110dfe0:	110bfc81 	jmpi	8110bfc8 <_malloc_r>
8110dfe4:	a8c00017 	ldw	r3,0(r21)
8110dfe8:	90c00015 	stw	r3,0(r18)
8110dfec:	a8c00117 	ldw	r3,4(r21)
8110dff0:	90c00115 	stw	r3,4(r18)
8110dff4:	00c006c4 	movi	r3,27
8110dff8:	19804536 	bltu	r3,r6,8110e110 <_realloc_r+0x470>
8110dffc:	90800204 	addi	r2,r18,8
8110e000:	a8c00204 	addi	r3,r21,8
8110e004:	003f6306 	br	8110dd94 <__reset+0xfb0edd94>
8110e008:	9005883a 	mov	r2,r18
8110e00c:	a8c00017 	ldw	r3,0(r21)
8110e010:	b821883a 	mov	r16,r23
8110e014:	b027883a 	mov	r19,r22
8110e018:	10c00015 	stw	r3,0(r2)
8110e01c:	a8c00117 	ldw	r3,4(r21)
8110e020:	10c00115 	stw	r3,4(r2)
8110e024:	a8c00217 	ldw	r3,8(r21)
8110e028:	10c00215 	stw	r3,8(r2)
8110e02c:	003f6a06 	br	8110ddd8 <__reset+0xfb0eddd8>
8110e030:	9c67883a 	add	r19,r19,r17
8110e034:	4445c83a 	sub	r2,r8,r17
8110e038:	e4c00215 	stw	r19,8(fp)
8110e03c:	10800054 	ori	r2,r2,1
8110e040:	98800115 	stw	r2,4(r19)
8110e044:	a8bfff17 	ldw	r2,-4(r21)
8110e048:	a009883a 	mov	r4,r20
8110e04c:	1080004c 	andi	r2,r2,1
8110e050:	1462b03a 	or	r17,r2,r17
8110e054:	ac7fff15 	stw	r17,-4(r21)
8110e058:	11142e00 	call	811142e0 <__malloc_unlock>
8110e05c:	a805883a 	mov	r2,r21
8110e060:	003f6b06 	br	8110de10 <__reset+0xfb0ede10>
8110e064:	a80b883a 	mov	r5,r21
8110e068:	9009883a 	mov	r4,r18
8110e06c:	110c8b80 	call	8110c8b8 <memmove>
8110e070:	003f4e06 	br	8110ddac <__reset+0xfb0eddac>
8110e074:	89000404 	addi	r4,r17,16
8110e078:	b93fbc16 	blt	r23,r4,8110df6c <__reset+0xfb0edf6c>
8110e07c:	b0800317 	ldw	r2,12(r22)
8110e080:	b0c00217 	ldw	r3,8(r22)
8110e084:	81bfff04 	addi	r6,r16,-4
8110e088:	01000904 	movi	r4,36
8110e08c:	18800315 	stw	r2,12(r3)
8110e090:	10c00215 	stw	r3,8(r2)
8110e094:	b4800204 	addi	r18,r22,8
8110e098:	21804336 	bltu	r4,r6,8110e1a8 <_realloc_r+0x508>
8110e09c:	008004c4 	movi	r2,19
8110e0a0:	11803f2e 	bgeu	r2,r6,8110e1a0 <_realloc_r+0x500>
8110e0a4:	a8800017 	ldw	r2,0(r21)
8110e0a8:	b0800215 	stw	r2,8(r22)
8110e0ac:	a8800117 	ldw	r2,4(r21)
8110e0b0:	b0800315 	stw	r2,12(r22)
8110e0b4:	008006c4 	movi	r2,27
8110e0b8:	11803f36 	bltu	r2,r6,8110e1b8 <_realloc_r+0x518>
8110e0bc:	b0800404 	addi	r2,r22,16
8110e0c0:	ad400204 	addi	r21,r21,8
8110e0c4:	a8c00017 	ldw	r3,0(r21)
8110e0c8:	10c00015 	stw	r3,0(r2)
8110e0cc:	a8c00117 	ldw	r3,4(r21)
8110e0d0:	10c00115 	stw	r3,4(r2)
8110e0d4:	a8c00217 	ldw	r3,8(r21)
8110e0d8:	10c00215 	stw	r3,8(r2)
8110e0dc:	b447883a 	add	r3,r22,r17
8110e0e0:	bc45c83a 	sub	r2,r23,r17
8110e0e4:	e0c00215 	stw	r3,8(fp)
8110e0e8:	10800054 	ori	r2,r2,1
8110e0ec:	18800115 	stw	r2,4(r3)
8110e0f0:	b0800117 	ldw	r2,4(r22)
8110e0f4:	a009883a 	mov	r4,r20
8110e0f8:	1080004c 	andi	r2,r2,1
8110e0fc:	1462b03a 	or	r17,r2,r17
8110e100:	b4400115 	stw	r17,4(r22)
8110e104:	11142e00 	call	811142e0 <__malloc_unlock>
8110e108:	9005883a 	mov	r2,r18
8110e10c:	003f4006 	br	8110de10 <__reset+0xfb0ede10>
8110e110:	a8c00217 	ldw	r3,8(r21)
8110e114:	90c00215 	stw	r3,8(r18)
8110e118:	a8c00317 	ldw	r3,12(r21)
8110e11c:	90c00315 	stw	r3,12(r18)
8110e120:	30801126 	beq	r6,r2,8110e168 <_realloc_r+0x4c8>
8110e124:	90800404 	addi	r2,r18,16
8110e128:	a8c00404 	addi	r3,r21,16
8110e12c:	003f1906 	br	8110dd94 <__reset+0xfb0edd94>
8110e130:	90ffff17 	ldw	r3,-4(r18)
8110e134:	00bfff04 	movi	r2,-4
8110e138:	a825883a 	mov	r18,r21
8110e13c:	1884703a 	and	r2,r3,r2
8110e140:	80a1883a 	add	r16,r16,r2
8110e144:	003f2406 	br	8110ddd8 <__reset+0xfb0eddd8>
8110e148:	a8800217 	ldw	r2,8(r21)
8110e14c:	b0800415 	stw	r2,16(r22)
8110e150:	a8800317 	ldw	r2,12(r21)
8110e154:	b0800515 	stw	r2,20(r22)
8110e158:	31000a26 	beq	r6,r4,8110e184 <_realloc_r+0x4e4>
8110e15c:	b0800604 	addi	r2,r22,24
8110e160:	ad400404 	addi	r21,r21,16
8110e164:	003fa906 	br	8110e00c <__reset+0xfb0ee00c>
8110e168:	a9000417 	ldw	r4,16(r21)
8110e16c:	90800604 	addi	r2,r18,24
8110e170:	a8c00604 	addi	r3,r21,24
8110e174:	91000415 	stw	r4,16(r18)
8110e178:	a9000517 	ldw	r4,20(r21)
8110e17c:	91000515 	stw	r4,20(r18)
8110e180:	003f0406 	br	8110dd94 <__reset+0xfb0edd94>
8110e184:	a8c00417 	ldw	r3,16(r21)
8110e188:	ad400604 	addi	r21,r21,24
8110e18c:	b0800804 	addi	r2,r22,32
8110e190:	b0c00615 	stw	r3,24(r22)
8110e194:	a8ffff17 	ldw	r3,-4(r21)
8110e198:	b0c00715 	stw	r3,28(r22)
8110e19c:	003f9b06 	br	8110e00c <__reset+0xfb0ee00c>
8110e1a0:	9005883a 	mov	r2,r18
8110e1a4:	003fc706 	br	8110e0c4 <__reset+0xfb0ee0c4>
8110e1a8:	a80b883a 	mov	r5,r21
8110e1ac:	9009883a 	mov	r4,r18
8110e1b0:	110c8b80 	call	8110c8b8 <memmove>
8110e1b4:	003fc906 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e1b8:	a8800217 	ldw	r2,8(r21)
8110e1bc:	b0800415 	stw	r2,16(r22)
8110e1c0:	a8800317 	ldw	r2,12(r21)
8110e1c4:	b0800515 	stw	r2,20(r22)
8110e1c8:	31000726 	beq	r6,r4,8110e1e8 <_realloc_r+0x548>
8110e1cc:	b0800604 	addi	r2,r22,24
8110e1d0:	ad400404 	addi	r21,r21,16
8110e1d4:	003fbb06 	br	8110e0c4 <__reset+0xfb0ee0c4>
8110e1d8:	a009883a 	mov	r4,r20
8110e1dc:	11142e00 	call	811142e0 <__malloc_unlock>
8110e1e0:	0005883a 	mov	r2,zero
8110e1e4:	003f0a06 	br	8110de10 <__reset+0xfb0ede10>
8110e1e8:	a8c00417 	ldw	r3,16(r21)
8110e1ec:	ad400604 	addi	r21,r21,24
8110e1f0:	b0800804 	addi	r2,r22,32
8110e1f4:	b0c00615 	stw	r3,24(r22)
8110e1f8:	a8ffff17 	ldw	r3,-4(r21)
8110e1fc:	b0c00715 	stw	r3,28(r22)
8110e200:	003fb006 	br	8110e0c4 <__reset+0xfb0ee0c4>

8110e204 <__fpclassifyd>:
8110e204:	00a00034 	movhi	r2,32768
8110e208:	10bfffc4 	addi	r2,r2,-1
8110e20c:	2884703a 	and	r2,r5,r2
8110e210:	10000726 	beq	r2,zero,8110e230 <__fpclassifyd+0x2c>
8110e214:	00fffc34 	movhi	r3,65520
8110e218:	019ff834 	movhi	r6,32736
8110e21c:	28c7883a 	add	r3,r5,r3
8110e220:	31bfffc4 	addi	r6,r6,-1
8110e224:	30c00536 	bltu	r6,r3,8110e23c <__fpclassifyd+0x38>
8110e228:	00800104 	movi	r2,4
8110e22c:	f800283a 	ret
8110e230:	2000021e 	bne	r4,zero,8110e23c <__fpclassifyd+0x38>
8110e234:	00800084 	movi	r2,2
8110e238:	f800283a 	ret
8110e23c:	00dffc34 	movhi	r3,32752
8110e240:	019ff834 	movhi	r6,32736
8110e244:	28cb883a 	add	r5,r5,r3
8110e248:	31bfffc4 	addi	r6,r6,-1
8110e24c:	317ff62e 	bgeu	r6,r5,8110e228 <__reset+0xfb0ee228>
8110e250:	01400434 	movhi	r5,16
8110e254:	297fffc4 	addi	r5,r5,-1
8110e258:	28800236 	bltu	r5,r2,8110e264 <__fpclassifyd+0x60>
8110e25c:	008000c4 	movi	r2,3
8110e260:	f800283a 	ret
8110e264:	10c00226 	beq	r2,r3,8110e270 <__fpclassifyd+0x6c>
8110e268:	0005883a 	mov	r2,zero
8110e26c:	f800283a 	ret
8110e270:	2005003a 	cmpeq	r2,r4,zero
8110e274:	f800283a 	ret

8110e278 <_sbrk_r>:
8110e278:	defffd04 	addi	sp,sp,-12
8110e27c:	dc000015 	stw	r16,0(sp)
8110e280:	042044b4 	movhi	r16,33042
8110e284:	dc400115 	stw	r17,4(sp)
8110e288:	842fc004 	addi	r16,r16,-16640
8110e28c:	2023883a 	mov	r17,r4
8110e290:	2809883a 	mov	r4,r5
8110e294:	dfc00215 	stw	ra,8(sp)
8110e298:	80000015 	stw	zero,0(r16)
8110e29c:	11143d00 	call	811143d0 <sbrk>
8110e2a0:	00ffffc4 	movi	r3,-1
8110e2a4:	10c00526 	beq	r2,r3,8110e2bc <_sbrk_r+0x44>
8110e2a8:	dfc00217 	ldw	ra,8(sp)
8110e2ac:	dc400117 	ldw	r17,4(sp)
8110e2b0:	dc000017 	ldw	r16,0(sp)
8110e2b4:	dec00304 	addi	sp,sp,12
8110e2b8:	f800283a 	ret
8110e2bc:	80c00017 	ldw	r3,0(r16)
8110e2c0:	183ff926 	beq	r3,zero,8110e2a8 <__reset+0xfb0ee2a8>
8110e2c4:	88c00015 	stw	r3,0(r17)
8110e2c8:	003ff706 	br	8110e2a8 <__reset+0xfb0ee2a8>

8110e2cc <__sread>:
8110e2cc:	defffe04 	addi	sp,sp,-8
8110e2d0:	dc000015 	stw	r16,0(sp)
8110e2d4:	2821883a 	mov	r16,r5
8110e2d8:	2940038f 	ldh	r5,14(r5)
8110e2dc:	dfc00115 	stw	ra,4(sp)
8110e2e0:	11102180 	call	81110218 <_read_r>
8110e2e4:	10000716 	blt	r2,zero,8110e304 <__sread+0x38>
8110e2e8:	80c01417 	ldw	r3,80(r16)
8110e2ec:	1887883a 	add	r3,r3,r2
8110e2f0:	80c01415 	stw	r3,80(r16)
8110e2f4:	dfc00117 	ldw	ra,4(sp)
8110e2f8:	dc000017 	ldw	r16,0(sp)
8110e2fc:	dec00204 	addi	sp,sp,8
8110e300:	f800283a 	ret
8110e304:	80c0030b 	ldhu	r3,12(r16)
8110e308:	18fbffcc 	andi	r3,r3,61439
8110e30c:	80c0030d 	sth	r3,12(r16)
8110e310:	dfc00117 	ldw	ra,4(sp)
8110e314:	dc000017 	ldw	r16,0(sp)
8110e318:	dec00204 	addi	sp,sp,8
8110e31c:	f800283a 	ret

8110e320 <__seofread>:
8110e320:	0005883a 	mov	r2,zero
8110e324:	f800283a 	ret

8110e328 <__swrite>:
8110e328:	2880030b 	ldhu	r2,12(r5)
8110e32c:	defffb04 	addi	sp,sp,-20
8110e330:	dcc00315 	stw	r19,12(sp)
8110e334:	dc800215 	stw	r18,8(sp)
8110e338:	dc400115 	stw	r17,4(sp)
8110e33c:	dc000015 	stw	r16,0(sp)
8110e340:	dfc00415 	stw	ra,16(sp)
8110e344:	10c0400c 	andi	r3,r2,256
8110e348:	2821883a 	mov	r16,r5
8110e34c:	2023883a 	mov	r17,r4
8110e350:	3025883a 	mov	r18,r6
8110e354:	3827883a 	mov	r19,r7
8110e358:	18000526 	beq	r3,zero,8110e370 <__swrite+0x48>
8110e35c:	2940038f 	ldh	r5,14(r5)
8110e360:	01c00084 	movi	r7,2
8110e364:	000d883a 	mov	r6,zero
8110e368:	11101b80 	call	811101b8 <_lseek_r>
8110e36c:	8080030b 	ldhu	r2,12(r16)
8110e370:	8140038f 	ldh	r5,14(r16)
8110e374:	10bbffcc 	andi	r2,r2,61439
8110e378:	980f883a 	mov	r7,r19
8110e37c:	900d883a 	mov	r6,r18
8110e380:	8809883a 	mov	r4,r17
8110e384:	8080030d 	sth	r2,12(r16)
8110e388:	dfc00417 	ldw	ra,16(sp)
8110e38c:	dcc00317 	ldw	r19,12(sp)
8110e390:	dc800217 	ldw	r18,8(sp)
8110e394:	dc400117 	ldw	r17,4(sp)
8110e398:	dc000017 	ldw	r16,0(sp)
8110e39c:	dec00504 	addi	sp,sp,20
8110e3a0:	110fc841 	jmpi	8110fc84 <_write_r>

8110e3a4 <__sseek>:
8110e3a4:	defffe04 	addi	sp,sp,-8
8110e3a8:	dc000015 	stw	r16,0(sp)
8110e3ac:	2821883a 	mov	r16,r5
8110e3b0:	2940038f 	ldh	r5,14(r5)
8110e3b4:	dfc00115 	stw	ra,4(sp)
8110e3b8:	11101b80 	call	811101b8 <_lseek_r>
8110e3bc:	00ffffc4 	movi	r3,-1
8110e3c0:	10c00826 	beq	r2,r3,8110e3e4 <__sseek+0x40>
8110e3c4:	80c0030b 	ldhu	r3,12(r16)
8110e3c8:	80801415 	stw	r2,80(r16)
8110e3cc:	18c40014 	ori	r3,r3,4096
8110e3d0:	80c0030d 	sth	r3,12(r16)
8110e3d4:	dfc00117 	ldw	ra,4(sp)
8110e3d8:	dc000017 	ldw	r16,0(sp)
8110e3dc:	dec00204 	addi	sp,sp,8
8110e3e0:	f800283a 	ret
8110e3e4:	80c0030b 	ldhu	r3,12(r16)
8110e3e8:	18fbffcc 	andi	r3,r3,61439
8110e3ec:	80c0030d 	sth	r3,12(r16)
8110e3f0:	dfc00117 	ldw	ra,4(sp)
8110e3f4:	dc000017 	ldw	r16,0(sp)
8110e3f8:	dec00204 	addi	sp,sp,8
8110e3fc:	f800283a 	ret

8110e400 <__sclose>:
8110e400:	2940038f 	ldh	r5,14(r5)
8110e404:	110fce41 	jmpi	8110fce4 <_close_r>

8110e408 <strcmp>:
8110e408:	2144b03a 	or	r2,r4,r5
8110e40c:	108000cc 	andi	r2,r2,3
8110e410:	1000171e 	bne	r2,zero,8110e470 <strcmp+0x68>
8110e414:	20800017 	ldw	r2,0(r4)
8110e418:	28c00017 	ldw	r3,0(r5)
8110e41c:	10c0141e 	bne	r2,r3,8110e470 <strcmp+0x68>
8110e420:	027fbff4 	movhi	r9,65279
8110e424:	4a7fbfc4 	addi	r9,r9,-257
8110e428:	0086303a 	nor	r3,zero,r2
8110e42c:	02202074 	movhi	r8,32897
8110e430:	1245883a 	add	r2,r2,r9
8110e434:	42202004 	addi	r8,r8,-32640
8110e438:	10c4703a 	and	r2,r2,r3
8110e43c:	1204703a 	and	r2,r2,r8
8110e440:	10000226 	beq	r2,zero,8110e44c <strcmp+0x44>
8110e444:	00002306 	br	8110e4d4 <strcmp+0xcc>
8110e448:	1000221e 	bne	r2,zero,8110e4d4 <strcmp+0xcc>
8110e44c:	21000104 	addi	r4,r4,4
8110e450:	20c00017 	ldw	r3,0(r4)
8110e454:	29400104 	addi	r5,r5,4
8110e458:	29800017 	ldw	r6,0(r5)
8110e45c:	1a4f883a 	add	r7,r3,r9
8110e460:	00c4303a 	nor	r2,zero,r3
8110e464:	3884703a 	and	r2,r7,r2
8110e468:	1204703a 	and	r2,r2,r8
8110e46c:	19bff626 	beq	r3,r6,8110e448 <__reset+0xfb0ee448>
8110e470:	20800003 	ldbu	r2,0(r4)
8110e474:	10c03fcc 	andi	r3,r2,255
8110e478:	18c0201c 	xori	r3,r3,128
8110e47c:	18ffe004 	addi	r3,r3,-128
8110e480:	18000c26 	beq	r3,zero,8110e4b4 <strcmp+0xac>
8110e484:	29800007 	ldb	r6,0(r5)
8110e488:	19800326 	beq	r3,r6,8110e498 <strcmp+0x90>
8110e48c:	00001306 	br	8110e4dc <strcmp+0xd4>
8110e490:	29800007 	ldb	r6,0(r5)
8110e494:	11800b1e 	bne	r2,r6,8110e4c4 <strcmp+0xbc>
8110e498:	21000044 	addi	r4,r4,1
8110e49c:	20c00003 	ldbu	r3,0(r4)
8110e4a0:	29400044 	addi	r5,r5,1
8110e4a4:	18803fcc 	andi	r2,r3,255
8110e4a8:	1080201c 	xori	r2,r2,128
8110e4ac:	10bfe004 	addi	r2,r2,-128
8110e4b0:	103ff71e 	bne	r2,zero,8110e490 <__reset+0xfb0ee490>
8110e4b4:	0007883a 	mov	r3,zero
8110e4b8:	28800003 	ldbu	r2,0(r5)
8110e4bc:	1885c83a 	sub	r2,r3,r2
8110e4c0:	f800283a 	ret
8110e4c4:	28800003 	ldbu	r2,0(r5)
8110e4c8:	18c03fcc 	andi	r3,r3,255
8110e4cc:	1885c83a 	sub	r2,r3,r2
8110e4d0:	f800283a 	ret
8110e4d4:	0005883a 	mov	r2,zero
8110e4d8:	f800283a 	ret
8110e4dc:	10c03fcc 	andi	r3,r2,255
8110e4e0:	003ff506 	br	8110e4b8 <__reset+0xfb0ee4b8>

8110e4e4 <__sprint_r.part.0>:
8110e4e4:	28801917 	ldw	r2,100(r5)
8110e4e8:	defff604 	addi	sp,sp,-40
8110e4ec:	dd400515 	stw	r21,20(sp)
8110e4f0:	dfc00915 	stw	ra,36(sp)
8110e4f4:	df000815 	stw	fp,32(sp)
8110e4f8:	ddc00715 	stw	r23,28(sp)
8110e4fc:	dd800615 	stw	r22,24(sp)
8110e500:	dd000415 	stw	r20,16(sp)
8110e504:	dcc00315 	stw	r19,12(sp)
8110e508:	dc800215 	stw	r18,8(sp)
8110e50c:	dc400115 	stw	r17,4(sp)
8110e510:	dc000015 	stw	r16,0(sp)
8110e514:	1088000c 	andi	r2,r2,8192
8110e518:	302b883a 	mov	r21,r6
8110e51c:	10002e26 	beq	r2,zero,8110e5d8 <__sprint_r.part.0+0xf4>
8110e520:	30800217 	ldw	r2,8(r6)
8110e524:	35800017 	ldw	r22,0(r6)
8110e528:	10002926 	beq	r2,zero,8110e5d0 <__sprint_r.part.0+0xec>
8110e52c:	2827883a 	mov	r19,r5
8110e530:	2029883a 	mov	r20,r4
8110e534:	b5c00104 	addi	r23,r22,4
8110e538:	04bfffc4 	movi	r18,-1
8110e53c:	bc400017 	ldw	r17,0(r23)
8110e540:	b4000017 	ldw	r16,0(r22)
8110e544:	0039883a 	mov	fp,zero
8110e548:	8822d0ba 	srli	r17,r17,2
8110e54c:	8800031e 	bne	r17,zero,8110e55c <__sprint_r.part.0+0x78>
8110e550:	00001806 	br	8110e5b4 <__sprint_r.part.0+0xd0>
8110e554:	84000104 	addi	r16,r16,4
8110e558:	8f001526 	beq	r17,fp,8110e5b0 <__sprint_r.part.0+0xcc>
8110e55c:	81400017 	ldw	r5,0(r16)
8110e560:	980d883a 	mov	r6,r19
8110e564:	a009883a 	mov	r4,r20
8110e568:	11100640 	call	81110064 <_fputwc_r>
8110e56c:	e7000044 	addi	fp,fp,1
8110e570:	14bff81e 	bne	r2,r18,8110e554 <__reset+0xfb0ee554>
8110e574:	9005883a 	mov	r2,r18
8110e578:	a8000215 	stw	zero,8(r21)
8110e57c:	a8000115 	stw	zero,4(r21)
8110e580:	dfc00917 	ldw	ra,36(sp)
8110e584:	df000817 	ldw	fp,32(sp)
8110e588:	ddc00717 	ldw	r23,28(sp)
8110e58c:	dd800617 	ldw	r22,24(sp)
8110e590:	dd400517 	ldw	r21,20(sp)
8110e594:	dd000417 	ldw	r20,16(sp)
8110e598:	dcc00317 	ldw	r19,12(sp)
8110e59c:	dc800217 	ldw	r18,8(sp)
8110e5a0:	dc400117 	ldw	r17,4(sp)
8110e5a4:	dc000017 	ldw	r16,0(sp)
8110e5a8:	dec00a04 	addi	sp,sp,40
8110e5ac:	f800283a 	ret
8110e5b0:	a8800217 	ldw	r2,8(r21)
8110e5b4:	8c63883a 	add	r17,r17,r17
8110e5b8:	8c63883a 	add	r17,r17,r17
8110e5bc:	1445c83a 	sub	r2,r2,r17
8110e5c0:	a8800215 	stw	r2,8(r21)
8110e5c4:	b5800204 	addi	r22,r22,8
8110e5c8:	bdc00204 	addi	r23,r23,8
8110e5cc:	103fdb1e 	bne	r2,zero,8110e53c <__reset+0xfb0ee53c>
8110e5d0:	0005883a 	mov	r2,zero
8110e5d4:	003fe806 	br	8110e578 <__reset+0xfb0ee578>
8110e5d8:	110b6ec0 	call	8110b6ec <__sfvwrite_r>
8110e5dc:	003fe606 	br	8110e578 <__reset+0xfb0ee578>

8110e5e0 <__sprint_r>:
8110e5e0:	30c00217 	ldw	r3,8(r6)
8110e5e4:	18000126 	beq	r3,zero,8110e5ec <__sprint_r+0xc>
8110e5e8:	110e4e41 	jmpi	8110e4e4 <__sprint_r.part.0>
8110e5ec:	30000115 	stw	zero,4(r6)
8110e5f0:	0005883a 	mov	r2,zero
8110e5f4:	f800283a 	ret

8110e5f8 <___vfiprintf_internal_r>:
8110e5f8:	deffc904 	addi	sp,sp,-220
8110e5fc:	df003515 	stw	fp,212(sp)
8110e600:	dd003115 	stw	r20,196(sp)
8110e604:	dfc03615 	stw	ra,216(sp)
8110e608:	ddc03415 	stw	r23,208(sp)
8110e60c:	dd803315 	stw	r22,204(sp)
8110e610:	dd403215 	stw	r21,200(sp)
8110e614:	dcc03015 	stw	r19,192(sp)
8110e618:	dc802f15 	stw	r18,188(sp)
8110e61c:	dc402e15 	stw	r17,184(sp)
8110e620:	dc002d15 	stw	r16,180(sp)
8110e624:	d9002015 	stw	r4,128(sp)
8110e628:	d9c02215 	stw	r7,136(sp)
8110e62c:	2829883a 	mov	r20,r5
8110e630:	3039883a 	mov	fp,r6
8110e634:	20000226 	beq	r4,zero,8110e640 <___vfiprintf_internal_r+0x48>
8110e638:	20800e17 	ldw	r2,56(r4)
8110e63c:	1000cf26 	beq	r2,zero,8110e97c <___vfiprintf_internal_r+0x384>
8110e640:	a080030b 	ldhu	r2,12(r20)
8110e644:	10c8000c 	andi	r3,r2,8192
8110e648:	1800061e 	bne	r3,zero,8110e664 <___vfiprintf_internal_r+0x6c>
8110e64c:	a1001917 	ldw	r4,100(r20)
8110e650:	00f7ffc4 	movi	r3,-8193
8110e654:	10880014 	ori	r2,r2,8192
8110e658:	20c6703a 	and	r3,r4,r3
8110e65c:	a080030d 	sth	r2,12(r20)
8110e660:	a0c01915 	stw	r3,100(r20)
8110e664:	10c0020c 	andi	r3,r2,8
8110e668:	1800a926 	beq	r3,zero,8110e910 <___vfiprintf_internal_r+0x318>
8110e66c:	a0c00417 	ldw	r3,16(r20)
8110e670:	1800a726 	beq	r3,zero,8110e910 <___vfiprintf_internal_r+0x318>
8110e674:	1080068c 	andi	r2,r2,26
8110e678:	00c00284 	movi	r3,10
8110e67c:	10c0ac26 	beq	r2,r3,8110e930 <___vfiprintf_internal_r+0x338>
8110e680:	da801a04 	addi	r10,sp,104
8110e684:	da801e15 	stw	r10,120(sp)
8110e688:	d8801e17 	ldw	r2,120(sp)
8110e68c:	da8019c4 	addi	r10,sp,103
8110e690:	05a044b4 	movhi	r22,33042
8110e694:	05e044b4 	movhi	r23,33042
8110e698:	da801f15 	stw	r10,124(sp)
8110e69c:	1295c83a 	sub	r10,r2,r10
8110e6a0:	b5a70f04 	addi	r22,r22,-25540
8110e6a4:	bde70b04 	addi	r23,r23,-25556
8110e6a8:	dec01a15 	stw	sp,104(sp)
8110e6ac:	d8001c15 	stw	zero,112(sp)
8110e6b0:	d8001b15 	stw	zero,108(sp)
8110e6b4:	d8002615 	stw	zero,152(sp)
8110e6b8:	d8002315 	stw	zero,140(sp)
8110e6bc:	da802715 	stw	r10,156(sp)
8110e6c0:	d811883a 	mov	r8,sp
8110e6c4:	dd002115 	stw	r20,132(sp)
8110e6c8:	e021883a 	mov	r16,fp
8110e6cc:	80800007 	ldb	r2,0(r16)
8110e6d0:	1003ea26 	beq	r2,zero,8110f67c <___vfiprintf_internal_r+0x1084>
8110e6d4:	00c00944 	movi	r3,37
8110e6d8:	8025883a 	mov	r18,r16
8110e6dc:	10c0021e 	bne	r2,r3,8110e6e8 <___vfiprintf_internal_r+0xf0>
8110e6e0:	00001606 	br	8110e73c <___vfiprintf_internal_r+0x144>
8110e6e4:	10c00326 	beq	r2,r3,8110e6f4 <___vfiprintf_internal_r+0xfc>
8110e6e8:	94800044 	addi	r18,r18,1
8110e6ec:	90800007 	ldb	r2,0(r18)
8110e6f0:	103ffc1e 	bne	r2,zero,8110e6e4 <__reset+0xfb0ee6e4>
8110e6f4:	9423c83a 	sub	r17,r18,r16
8110e6f8:	88001026 	beq	r17,zero,8110e73c <___vfiprintf_internal_r+0x144>
8110e6fc:	d8c01c17 	ldw	r3,112(sp)
8110e700:	d8801b17 	ldw	r2,108(sp)
8110e704:	44000015 	stw	r16,0(r8)
8110e708:	88c7883a 	add	r3,r17,r3
8110e70c:	10800044 	addi	r2,r2,1
8110e710:	44400115 	stw	r17,4(r8)
8110e714:	d8c01c15 	stw	r3,112(sp)
8110e718:	d8801b15 	stw	r2,108(sp)
8110e71c:	010001c4 	movi	r4,7
8110e720:	2080760e 	bge	r4,r2,8110e8fc <___vfiprintf_internal_r+0x304>
8110e724:	1803821e 	bne	r3,zero,8110f530 <___vfiprintf_internal_r+0xf38>
8110e728:	da802317 	ldw	r10,140(sp)
8110e72c:	d8001b15 	stw	zero,108(sp)
8110e730:	d811883a 	mov	r8,sp
8110e734:	5455883a 	add	r10,r10,r17
8110e738:	da802315 	stw	r10,140(sp)
8110e73c:	90800007 	ldb	r2,0(r18)
8110e740:	10044626 	beq	r2,zero,8110f85c <___vfiprintf_internal_r+0x1264>
8110e744:	90c00047 	ldb	r3,1(r18)
8110e748:	94000044 	addi	r16,r18,1
8110e74c:	d8001d85 	stb	zero,118(sp)
8110e750:	0009883a 	mov	r4,zero
8110e754:	000f883a 	mov	r7,zero
8110e758:	027fffc4 	movi	r9,-1
8110e75c:	0023883a 	mov	r17,zero
8110e760:	0029883a 	mov	r20,zero
8110e764:	01401604 	movi	r5,88
8110e768:	01800244 	movi	r6,9
8110e76c:	03400a84 	movi	r13,42
8110e770:	03001b04 	movi	r12,108
8110e774:	84000044 	addi	r16,r16,1
8110e778:	18bff804 	addi	r2,r3,-32
8110e77c:	28827336 	bltu	r5,r2,8110f14c <___vfiprintf_internal_r+0xb54>
8110e780:	100490ba 	slli	r2,r2,2
8110e784:	02a04474 	movhi	r10,33041
8110e788:	52b9e604 	addi	r10,r10,-6248
8110e78c:	1285883a 	add	r2,r2,r10
8110e790:	10800017 	ldw	r2,0(r2)
8110e794:	1000683a 	jmp	r2
8110e798:	8110ee80 	call	88110ee8 <__reset+0x20f0ee8>
8110e79c:	8110f14c 	andi	r4,r16,17349
8110e7a0:	8110f14c 	andi	r4,r16,17349
8110e7a4:	8110eea0 	cmpeqi	r4,r16,17338
8110e7a8:	8110f14c 	andi	r4,r16,17349
8110e7ac:	8110f14c 	andi	r4,r16,17349
8110e7b0:	8110f14c 	andi	r4,r16,17349
8110e7b4:	8110f14c 	andi	r4,r16,17349
8110e7b8:	8110f14c 	andi	r4,r16,17349
8110e7bc:	8110f14c 	andi	r4,r16,17349
8110e7c0:	8110f088 	cmpgei	r4,r16,17346
8110e7c4:	8110f0a4 	muli	r4,r16,17346
8110e7c8:	8110f14c 	andi	r4,r16,17349
8110e7cc:	8110e98c 	andi	r4,r16,17318
8110e7d0:	8110f0b4 	orhi	r4,r16,17346
8110e7d4:	8110f14c 	andi	r4,r16,17349
8110e7d8:	8110eeac 	andhi	r4,r16,17338
8110e7dc:	8110eeb8 	rdprs	r4,r16,17338
8110e7e0:	8110eeb8 	rdprs	r4,r16,17338
8110e7e4:	8110eeb8 	rdprs	r4,r16,17338
8110e7e8:	8110eeb8 	rdprs	r4,r16,17338
8110e7ec:	8110eeb8 	rdprs	r4,r16,17338
8110e7f0:	8110eeb8 	rdprs	r4,r16,17338
8110e7f4:	8110eeb8 	rdprs	r4,r16,17338
8110e7f8:	8110eeb8 	rdprs	r4,r16,17338
8110e7fc:	8110eeb8 	rdprs	r4,r16,17338
8110e800:	8110f14c 	andi	r4,r16,17349
8110e804:	8110f14c 	andi	r4,r16,17349
8110e808:	8110f14c 	andi	r4,r16,17349
8110e80c:	8110f14c 	andi	r4,r16,17349
8110e810:	8110f14c 	andi	r4,r16,17349
8110e814:	8110f14c 	andi	r4,r16,17349
8110e818:	8110f14c 	andi	r4,r16,17349
8110e81c:	8110f14c 	andi	r4,r16,17349
8110e820:	8110f14c 	andi	r4,r16,17349
8110e824:	8110f14c 	andi	r4,r16,17349
8110e828:	8110eee4 	muli	r4,r16,17339
8110e82c:	8110f14c 	andi	r4,r16,17349
8110e830:	8110f14c 	andi	r4,r16,17349
8110e834:	8110f14c 	andi	r4,r16,17349
8110e838:	8110f14c 	andi	r4,r16,17349
8110e83c:	8110f14c 	andi	r4,r16,17349
8110e840:	8110f14c 	andi	r4,r16,17349
8110e844:	8110f14c 	andi	r4,r16,17349
8110e848:	8110f14c 	andi	r4,r16,17349
8110e84c:	8110f14c 	andi	r4,r16,17349
8110e850:	8110f14c 	andi	r4,r16,17349
8110e854:	8110ef1c 	xori	r4,r16,17340
8110e858:	8110f14c 	andi	r4,r16,17349
8110e85c:	8110f14c 	andi	r4,r16,17349
8110e860:	8110f14c 	andi	r4,r16,17349
8110e864:	8110f14c 	andi	r4,r16,17349
8110e868:	8110f14c 	andi	r4,r16,17349
8110e86c:	8110ef74 	orhi	r4,r16,17341
8110e870:	8110f14c 	andi	r4,r16,17349
8110e874:	8110f14c 	andi	r4,r16,17349
8110e878:	8110efe4 	muli	r4,r16,17343
8110e87c:	8110f14c 	andi	r4,r16,17349
8110e880:	8110f14c 	andi	r4,r16,17349
8110e884:	8110f14c 	andi	r4,r16,17349
8110e888:	8110f14c 	andi	r4,r16,17349
8110e88c:	8110f14c 	andi	r4,r16,17349
8110e890:	8110f14c 	andi	r4,r16,17349
8110e894:	8110f14c 	andi	r4,r16,17349
8110e898:	8110f14c 	andi	r4,r16,17349
8110e89c:	8110f14c 	andi	r4,r16,17349
8110e8a0:	8110f14c 	andi	r4,r16,17349
8110e8a4:	8110ed90 	cmplti	r4,r16,17334
8110e8a8:	8110edbc 	xorhi	r4,r16,17334
8110e8ac:	8110f14c 	andi	r4,r16,17349
8110e8b0:	8110f14c 	andi	r4,r16,17349
8110e8b4:	8110f14c 	andi	r4,r16,17349
8110e8b8:	8110f0f4 	orhi	r4,r16,17347
8110e8bc:	8110edbc 	xorhi	r4,r16,17334
8110e8c0:	8110f14c 	andi	r4,r16,17349
8110e8c4:	8110f14c 	andi	r4,r16,17349
8110e8c8:	8110ec50 	cmplti	r4,r16,17329
8110e8cc:	8110f14c 	andi	r4,r16,17349
8110e8d0:	8110ec60 	cmpeqi	r4,r16,17329
8110e8d4:	8110ec9c 	xori	r4,r16,17330
8110e8d8:	8110e998 	cmpnei	r4,r16,17318
8110e8dc:	8110ec44 	addi	r4,r16,17329
8110e8e0:	8110f14c 	andi	r4,r16,17349
8110e8e4:	8110f020 	cmpeqi	r4,r16,17344
8110e8e8:	8110f14c 	andi	r4,r16,17349
8110e8ec:	8110f078 	rdprs	r4,r16,17345
8110e8f0:	8110f14c 	andi	r4,r16,17349
8110e8f4:	8110f14c 	andi	r4,r16,17349
8110e8f8:	8110ed3c 	xorhi	r4,r16,17332
8110e8fc:	42000204 	addi	r8,r8,8
8110e900:	da802317 	ldw	r10,140(sp)
8110e904:	5455883a 	add	r10,r10,r17
8110e908:	da802315 	stw	r10,140(sp)
8110e90c:	003f8b06 	br	8110e73c <__reset+0xfb0ee73c>
8110e910:	d9002017 	ldw	r4,128(sp)
8110e914:	a00b883a 	mov	r5,r20
8110e918:	11092940 	call	81109294 <__swsetup_r>
8110e91c:	1003b11e 	bne	r2,zero,8110f7e4 <___vfiprintf_internal_r+0x11ec>
8110e920:	a080030b 	ldhu	r2,12(r20)
8110e924:	00c00284 	movi	r3,10
8110e928:	1080068c 	andi	r2,r2,26
8110e92c:	10ff541e 	bne	r2,r3,8110e680 <__reset+0xfb0ee680>
8110e930:	a080038f 	ldh	r2,14(r20)
8110e934:	103f5216 	blt	r2,zero,8110e680 <__reset+0xfb0ee680>
8110e938:	d9c02217 	ldw	r7,136(sp)
8110e93c:	d9002017 	ldw	r4,128(sp)
8110e940:	e00d883a 	mov	r6,fp
8110e944:	a00b883a 	mov	r5,r20
8110e948:	110fa700 	call	8110fa70 <__sbprintf>
8110e94c:	dfc03617 	ldw	ra,216(sp)
8110e950:	df003517 	ldw	fp,212(sp)
8110e954:	ddc03417 	ldw	r23,208(sp)
8110e958:	dd803317 	ldw	r22,204(sp)
8110e95c:	dd403217 	ldw	r21,200(sp)
8110e960:	dd003117 	ldw	r20,196(sp)
8110e964:	dcc03017 	ldw	r19,192(sp)
8110e968:	dc802f17 	ldw	r18,188(sp)
8110e96c:	dc402e17 	ldw	r17,184(sp)
8110e970:	dc002d17 	ldw	r16,180(sp)
8110e974:	dec03704 	addi	sp,sp,220
8110e978:	f800283a 	ret
8110e97c:	110b2680 	call	8110b268 <__sinit>
8110e980:	003f2f06 	br	8110e640 <__reset+0xfb0ee640>
8110e984:	0463c83a 	sub	r17,zero,r17
8110e988:	d8802215 	stw	r2,136(sp)
8110e98c:	a5000114 	ori	r20,r20,4
8110e990:	80c00007 	ldb	r3,0(r16)
8110e994:	003f7706 	br	8110e774 <__reset+0xfb0ee774>
8110e998:	00800c04 	movi	r2,48
8110e99c:	da802217 	ldw	r10,136(sp)
8110e9a0:	d8801d05 	stb	r2,116(sp)
8110e9a4:	00801e04 	movi	r2,120
8110e9a8:	d8801d45 	stb	r2,117(sp)
8110e9ac:	d8001d85 	stb	zero,118(sp)
8110e9b0:	50c00104 	addi	r3,r10,4
8110e9b4:	54800017 	ldw	r18,0(r10)
8110e9b8:	0027883a 	mov	r19,zero
8110e9bc:	a0800094 	ori	r2,r20,2
8110e9c0:	48030b16 	blt	r9,zero,8110f5f0 <___vfiprintf_internal_r+0xff8>
8110e9c4:	00bfdfc4 	movi	r2,-129
8110e9c8:	a096703a 	and	r11,r20,r2
8110e9cc:	d8c02215 	stw	r3,136(sp)
8110e9d0:	5d000094 	ori	r20,r11,2
8110e9d4:	90032b1e 	bne	r18,zero,8110f684 <___vfiprintf_internal_r+0x108c>
8110e9d8:	00a044b4 	movhi	r2,33042
8110e9dc:	10a6ac04 	addi	r2,r2,-25936
8110e9e0:	d8802615 	stw	r2,152(sp)
8110e9e4:	0039883a 	mov	fp,zero
8110e9e8:	48017b1e 	bne	r9,zero,8110efd8 <___vfiprintf_internal_r+0x9e0>
8110e9ec:	0013883a 	mov	r9,zero
8110e9f0:	0027883a 	mov	r19,zero
8110e9f4:	dd401a04 	addi	r21,sp,104
8110e9f8:	4825883a 	mov	r18,r9
8110e9fc:	4cc0010e 	bge	r9,r19,8110ea04 <___vfiprintf_internal_r+0x40c>
8110ea00:	9825883a 	mov	r18,r19
8110ea04:	e7003fcc 	andi	fp,fp,255
8110ea08:	e700201c 	xori	fp,fp,128
8110ea0c:	e73fe004 	addi	fp,fp,-128
8110ea10:	e0000126 	beq	fp,zero,8110ea18 <___vfiprintf_internal_r+0x420>
8110ea14:	94800044 	addi	r18,r18,1
8110ea18:	a380008c 	andi	r14,r20,2
8110ea1c:	70000126 	beq	r14,zero,8110ea24 <___vfiprintf_internal_r+0x42c>
8110ea20:	94800084 	addi	r18,r18,2
8110ea24:	a700210c 	andi	fp,r20,132
8110ea28:	e001df1e 	bne	fp,zero,8110f1a8 <___vfiprintf_internal_r+0xbb0>
8110ea2c:	8c87c83a 	sub	r3,r17,r18
8110ea30:	00c1dd0e 	bge	zero,r3,8110f1a8 <___vfiprintf_internal_r+0xbb0>
8110ea34:	01c00404 	movi	r7,16
8110ea38:	d8801c17 	ldw	r2,112(sp)
8110ea3c:	38c3ad0e 	bge	r7,r3,8110f8f4 <___vfiprintf_internal_r+0x12fc>
8110ea40:	02a044b4 	movhi	r10,33042
8110ea44:	52a70f04 	addi	r10,r10,-25540
8110ea48:	dc002915 	stw	r16,164(sp)
8110ea4c:	d9801b17 	ldw	r6,108(sp)
8110ea50:	da802415 	stw	r10,144(sp)
8110ea54:	03c001c4 	movi	r15,7
8110ea58:	da402515 	stw	r9,148(sp)
8110ea5c:	db802815 	stw	r14,160(sp)
8110ea60:	1821883a 	mov	r16,r3
8110ea64:	00000506 	br	8110ea7c <___vfiprintf_internal_r+0x484>
8110ea68:	31400084 	addi	r5,r6,2
8110ea6c:	42000204 	addi	r8,r8,8
8110ea70:	200d883a 	mov	r6,r4
8110ea74:	843ffc04 	addi	r16,r16,-16
8110ea78:	3c000d0e 	bge	r7,r16,8110eab0 <___vfiprintf_internal_r+0x4b8>
8110ea7c:	10800404 	addi	r2,r2,16
8110ea80:	31000044 	addi	r4,r6,1
8110ea84:	45800015 	stw	r22,0(r8)
8110ea88:	41c00115 	stw	r7,4(r8)
8110ea8c:	d8801c15 	stw	r2,112(sp)
8110ea90:	d9001b15 	stw	r4,108(sp)
8110ea94:	793ff40e 	bge	r15,r4,8110ea68 <__reset+0xfb0eea68>
8110ea98:	1001b51e 	bne	r2,zero,8110f170 <___vfiprintf_internal_r+0xb78>
8110ea9c:	843ffc04 	addi	r16,r16,-16
8110eaa0:	000d883a 	mov	r6,zero
8110eaa4:	01400044 	movi	r5,1
8110eaa8:	d811883a 	mov	r8,sp
8110eaac:	3c3ff316 	blt	r7,r16,8110ea7c <__reset+0xfb0eea7c>
8110eab0:	8007883a 	mov	r3,r16
8110eab4:	da402517 	ldw	r9,148(sp)
8110eab8:	db802817 	ldw	r14,160(sp)
8110eabc:	dc002917 	ldw	r16,164(sp)
8110eac0:	da802417 	ldw	r10,144(sp)
8110eac4:	1885883a 	add	r2,r3,r2
8110eac8:	40c00115 	stw	r3,4(r8)
8110eacc:	42800015 	stw	r10,0(r8)
8110ead0:	d8801c15 	stw	r2,112(sp)
8110ead4:	d9401b15 	stw	r5,108(sp)
8110ead8:	00c001c4 	movi	r3,7
8110eadc:	19426016 	blt	r3,r5,8110f460 <___vfiprintf_internal_r+0xe68>
8110eae0:	d8c01d87 	ldb	r3,118(sp)
8110eae4:	42000204 	addi	r8,r8,8
8110eae8:	29000044 	addi	r4,r5,1
8110eaec:	1801b31e 	bne	r3,zero,8110f1bc <___vfiprintf_internal_r+0xbc4>
8110eaf0:	7001c026 	beq	r14,zero,8110f1f4 <___vfiprintf_internal_r+0xbfc>
8110eaf4:	d8c01d04 	addi	r3,sp,116
8110eaf8:	10800084 	addi	r2,r2,2
8110eafc:	40c00015 	stw	r3,0(r8)
8110eb00:	00c00084 	movi	r3,2
8110eb04:	40c00115 	stw	r3,4(r8)
8110eb08:	d8801c15 	stw	r2,112(sp)
8110eb0c:	d9001b15 	stw	r4,108(sp)
8110eb10:	00c001c4 	movi	r3,7
8110eb14:	1902650e 	bge	r3,r4,8110f4ac <___vfiprintf_internal_r+0xeb4>
8110eb18:	10029a1e 	bne	r2,zero,8110f584 <___vfiprintf_internal_r+0xf8c>
8110eb1c:	00c02004 	movi	r3,128
8110eb20:	01000044 	movi	r4,1
8110eb24:	000b883a 	mov	r5,zero
8110eb28:	d811883a 	mov	r8,sp
8110eb2c:	e0c1b31e 	bne	fp,r3,8110f1fc <___vfiprintf_internal_r+0xc04>
8110eb30:	8cb9c83a 	sub	fp,r17,r18
8110eb34:	0701b10e 	bge	zero,fp,8110f1fc <___vfiprintf_internal_r+0xc04>
8110eb38:	01c00404 	movi	r7,16
8110eb3c:	3f03890e 	bge	r7,fp,8110f964 <___vfiprintf_internal_r+0x136c>
8110eb40:	00e044b4 	movhi	r3,33042
8110eb44:	18e70b04 	addi	r3,r3,-25556
8110eb48:	d8c02415 	stw	r3,144(sp)
8110eb4c:	8007883a 	mov	r3,r16
8110eb50:	034001c4 	movi	r13,7
8110eb54:	e021883a 	mov	r16,fp
8110eb58:	da402515 	stw	r9,148(sp)
8110eb5c:	1839883a 	mov	fp,r3
8110eb60:	00000506 	br	8110eb78 <___vfiprintf_internal_r+0x580>
8110eb64:	29800084 	addi	r6,r5,2
8110eb68:	42000204 	addi	r8,r8,8
8110eb6c:	180b883a 	mov	r5,r3
8110eb70:	843ffc04 	addi	r16,r16,-16
8110eb74:	3c000d0e 	bge	r7,r16,8110ebac <___vfiprintf_internal_r+0x5b4>
8110eb78:	10800404 	addi	r2,r2,16
8110eb7c:	28c00044 	addi	r3,r5,1
8110eb80:	45c00015 	stw	r23,0(r8)
8110eb84:	41c00115 	stw	r7,4(r8)
8110eb88:	d8801c15 	stw	r2,112(sp)
8110eb8c:	d8c01b15 	stw	r3,108(sp)
8110eb90:	68fff40e 	bge	r13,r3,8110eb64 <__reset+0xfb0eeb64>
8110eb94:	1002241e 	bne	r2,zero,8110f428 <___vfiprintf_internal_r+0xe30>
8110eb98:	843ffc04 	addi	r16,r16,-16
8110eb9c:	01800044 	movi	r6,1
8110eba0:	000b883a 	mov	r5,zero
8110eba4:	d811883a 	mov	r8,sp
8110eba8:	3c3ff316 	blt	r7,r16,8110eb78 <__reset+0xfb0eeb78>
8110ebac:	da402517 	ldw	r9,148(sp)
8110ebb0:	e007883a 	mov	r3,fp
8110ebb4:	8039883a 	mov	fp,r16
8110ebb8:	1821883a 	mov	r16,r3
8110ebbc:	d8c02417 	ldw	r3,144(sp)
8110ebc0:	1705883a 	add	r2,r2,fp
8110ebc4:	47000115 	stw	fp,4(r8)
8110ebc8:	40c00015 	stw	r3,0(r8)
8110ebcc:	d8801c15 	stw	r2,112(sp)
8110ebd0:	d9801b15 	stw	r6,108(sp)
8110ebd4:	00c001c4 	movi	r3,7
8110ebd8:	19827616 	blt	r3,r6,8110f5b4 <___vfiprintf_internal_r+0xfbc>
8110ebdc:	4cf9c83a 	sub	fp,r9,r19
8110ebe0:	42000204 	addi	r8,r8,8
8110ebe4:	31000044 	addi	r4,r6,1
8110ebe8:	300b883a 	mov	r5,r6
8110ebec:	07018516 	blt	zero,fp,8110f204 <___vfiprintf_internal_r+0xc0c>
8110ebf0:	9885883a 	add	r2,r19,r2
8110ebf4:	45400015 	stw	r21,0(r8)
8110ebf8:	44c00115 	stw	r19,4(r8)
8110ebfc:	d8801c15 	stw	r2,112(sp)
8110ec00:	d9001b15 	stw	r4,108(sp)
8110ec04:	00c001c4 	movi	r3,7
8110ec08:	1901dd0e 	bge	r3,r4,8110f380 <___vfiprintf_internal_r+0xd88>
8110ec0c:	1002401e 	bne	r2,zero,8110f510 <___vfiprintf_internal_r+0xf18>
8110ec10:	d8001b15 	stw	zero,108(sp)
8110ec14:	a2c0010c 	andi	r11,r20,4
8110ec18:	58000226 	beq	r11,zero,8110ec24 <___vfiprintf_internal_r+0x62c>
8110ec1c:	8ca7c83a 	sub	r19,r17,r18
8110ec20:	04c2f216 	blt	zero,r19,8110f7ec <___vfiprintf_internal_r+0x11f4>
8110ec24:	8c80010e 	bge	r17,r18,8110ec2c <___vfiprintf_internal_r+0x634>
8110ec28:	9023883a 	mov	r17,r18
8110ec2c:	da802317 	ldw	r10,140(sp)
8110ec30:	5455883a 	add	r10,r10,r17
8110ec34:	da802315 	stw	r10,140(sp)
8110ec38:	d8001b15 	stw	zero,108(sp)
8110ec3c:	d811883a 	mov	r8,sp
8110ec40:	003ea206 	br	8110e6cc <__reset+0xfb0ee6cc>
8110ec44:	a5000814 	ori	r20,r20,32
8110ec48:	80c00007 	ldb	r3,0(r16)
8110ec4c:	003ec906 	br	8110e774 <__reset+0xfb0ee774>
8110ec50:	80c00007 	ldb	r3,0(r16)
8110ec54:	1b030926 	beq	r3,r12,8110f87c <___vfiprintf_internal_r+0x1284>
8110ec58:	a5000414 	ori	r20,r20,16
8110ec5c:	003ec506 	br	8110e774 <__reset+0xfb0ee774>
8110ec60:	21003fcc 	andi	r4,r4,255
8110ec64:	20035e1e 	bne	r4,zero,8110f9e0 <___vfiprintf_internal_r+0x13e8>
8110ec68:	a080080c 	andi	r2,r20,32
8110ec6c:	1002a526 	beq	r2,zero,8110f704 <___vfiprintf_internal_r+0x110c>
8110ec70:	da802217 	ldw	r10,136(sp)
8110ec74:	50800017 	ldw	r2,0(r10)
8110ec78:	da802317 	ldw	r10,140(sp)
8110ec7c:	5007d7fa 	srai	r3,r10,31
8110ec80:	da802217 	ldw	r10,136(sp)
8110ec84:	10c00115 	stw	r3,4(r2)
8110ec88:	52800104 	addi	r10,r10,4
8110ec8c:	da802215 	stw	r10,136(sp)
8110ec90:	da802317 	ldw	r10,140(sp)
8110ec94:	12800015 	stw	r10,0(r2)
8110ec98:	003e8c06 	br	8110e6cc <__reset+0xfb0ee6cc>
8110ec9c:	21003fcc 	andi	r4,r4,255
8110eca0:	2003511e 	bne	r4,zero,8110f9e8 <___vfiprintf_internal_r+0x13f0>
8110eca4:	a080080c 	andi	r2,r20,32
8110eca8:	1000a126 	beq	r2,zero,8110ef30 <___vfiprintf_internal_r+0x938>
8110ecac:	da802217 	ldw	r10,136(sp)
8110ecb0:	d8001d85 	stb	zero,118(sp)
8110ecb4:	50800204 	addi	r2,r10,8
8110ecb8:	54800017 	ldw	r18,0(r10)
8110ecbc:	54c00117 	ldw	r19,4(r10)
8110ecc0:	4802b416 	blt	r9,zero,8110f794 <___vfiprintf_internal_r+0x119c>
8110ecc4:	013fdfc4 	movi	r4,-129
8110ecc8:	94c6b03a 	or	r3,r18,r19
8110eccc:	d8802215 	stw	r2,136(sp)
8110ecd0:	a128703a 	and	r20,r20,r4
8110ecd4:	1800a226 	beq	r3,zero,8110ef60 <___vfiprintf_internal_r+0x968>
8110ecd8:	0039883a 	mov	fp,zero
8110ecdc:	dd401a04 	addi	r21,sp,104
8110ece0:	9006d0fa 	srli	r3,r18,3
8110ece4:	9808977a 	slli	r4,r19,29
8110ece8:	9826d0fa 	srli	r19,r19,3
8110ecec:	948001cc 	andi	r18,r18,7
8110ecf0:	90800c04 	addi	r2,r18,48
8110ecf4:	ad7fffc4 	addi	r21,r21,-1
8110ecf8:	20e4b03a 	or	r18,r4,r3
8110ecfc:	a8800005 	stb	r2,0(r21)
8110ed00:	94c6b03a 	or	r3,r18,r19
8110ed04:	183ff61e 	bne	r3,zero,8110ece0 <__reset+0xfb0eece0>
8110ed08:	a0c0004c 	andi	r3,r20,1
8110ed0c:	18005926 	beq	r3,zero,8110ee74 <___vfiprintf_internal_r+0x87c>
8110ed10:	10803fcc 	andi	r2,r2,255
8110ed14:	1080201c 	xori	r2,r2,128
8110ed18:	10bfe004 	addi	r2,r2,-128
8110ed1c:	00c00c04 	movi	r3,48
8110ed20:	10c05426 	beq	r2,r3,8110ee74 <___vfiprintf_internal_r+0x87c>
8110ed24:	da801e17 	ldw	r10,120(sp)
8110ed28:	a8bfffc4 	addi	r2,r21,-1
8110ed2c:	a8ffffc5 	stb	r3,-1(r21)
8110ed30:	50a7c83a 	sub	r19,r10,r2
8110ed34:	102b883a 	mov	r21,r2
8110ed38:	003f2f06 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110ed3c:	21003fcc 	andi	r4,r4,255
8110ed40:	2003421e 	bne	r4,zero,8110fa4c <___vfiprintf_internal_r+0x1454>
8110ed44:	00a044b4 	movhi	r2,33042
8110ed48:	10a6ac04 	addi	r2,r2,-25936
8110ed4c:	d8802615 	stw	r2,152(sp)
8110ed50:	a080080c 	andi	r2,r20,32
8110ed54:	1000aa26 	beq	r2,zero,8110f000 <___vfiprintf_internal_r+0xa08>
8110ed58:	da802217 	ldw	r10,136(sp)
8110ed5c:	54800017 	ldw	r18,0(r10)
8110ed60:	54c00117 	ldw	r19,4(r10)
8110ed64:	52800204 	addi	r10,r10,8
8110ed68:	da802215 	stw	r10,136(sp)
8110ed6c:	a080004c 	andi	r2,r20,1
8110ed70:	1001d226 	beq	r2,zero,8110f4bc <___vfiprintf_internal_r+0xec4>
8110ed74:	94c4b03a 	or	r2,r18,r19
8110ed78:	1002351e 	bne	r2,zero,8110f650 <___vfiprintf_internal_r+0x1058>
8110ed7c:	d8001d85 	stb	zero,118(sp)
8110ed80:	48022216 	blt	r9,zero,8110f60c <___vfiprintf_internal_r+0x1014>
8110ed84:	00bfdfc4 	movi	r2,-129
8110ed88:	a0a8703a 	and	r20,r20,r2
8110ed8c:	003f1506 	br	8110e9e4 <__reset+0xfb0ee9e4>
8110ed90:	da802217 	ldw	r10,136(sp)
8110ed94:	04800044 	movi	r18,1
8110ed98:	d8001d85 	stb	zero,118(sp)
8110ed9c:	50800017 	ldw	r2,0(r10)
8110eda0:	52800104 	addi	r10,r10,4
8110eda4:	da802215 	stw	r10,136(sp)
8110eda8:	d8801005 	stb	r2,64(sp)
8110edac:	9027883a 	mov	r19,r18
8110edb0:	dd401004 	addi	r21,sp,64
8110edb4:	0013883a 	mov	r9,zero
8110edb8:	003f1706 	br	8110ea18 <__reset+0xfb0eea18>
8110edbc:	21003fcc 	andi	r4,r4,255
8110edc0:	2003201e 	bne	r4,zero,8110fa44 <___vfiprintf_internal_r+0x144c>
8110edc4:	a080080c 	andi	r2,r20,32
8110edc8:	10004b26 	beq	r2,zero,8110eef8 <___vfiprintf_internal_r+0x900>
8110edcc:	da802217 	ldw	r10,136(sp)
8110edd0:	50800117 	ldw	r2,4(r10)
8110edd4:	54800017 	ldw	r18,0(r10)
8110edd8:	52800204 	addi	r10,r10,8
8110eddc:	da802215 	stw	r10,136(sp)
8110ede0:	1027883a 	mov	r19,r2
8110ede4:	10022c16 	blt	r2,zero,8110f698 <___vfiprintf_internal_r+0x10a0>
8110ede8:	df001d83 	ldbu	fp,118(sp)
8110edec:	48007216 	blt	r9,zero,8110efb8 <___vfiprintf_internal_r+0x9c0>
8110edf0:	00ffdfc4 	movi	r3,-129
8110edf4:	94c4b03a 	or	r2,r18,r19
8110edf8:	a0e8703a 	and	r20,r20,r3
8110edfc:	1000cc26 	beq	r2,zero,8110f130 <___vfiprintf_internal_r+0xb38>
8110ee00:	98021026 	beq	r19,zero,8110f644 <___vfiprintf_internal_r+0x104c>
8110ee04:	dc402415 	stw	r17,144(sp)
8110ee08:	dc002515 	stw	r16,148(sp)
8110ee0c:	9823883a 	mov	r17,r19
8110ee10:	9021883a 	mov	r16,r18
8110ee14:	dd401a04 	addi	r21,sp,104
8110ee18:	4825883a 	mov	r18,r9
8110ee1c:	4027883a 	mov	r19,r8
8110ee20:	8009883a 	mov	r4,r16
8110ee24:	880b883a 	mov	r5,r17
8110ee28:	01800284 	movi	r6,10
8110ee2c:	000f883a 	mov	r7,zero
8110ee30:	11109d80 	call	811109d8 <__umoddi3>
8110ee34:	10800c04 	addi	r2,r2,48
8110ee38:	ad7fffc4 	addi	r21,r21,-1
8110ee3c:	8009883a 	mov	r4,r16
8110ee40:	880b883a 	mov	r5,r17
8110ee44:	a8800005 	stb	r2,0(r21)
8110ee48:	01800284 	movi	r6,10
8110ee4c:	000f883a 	mov	r7,zero
8110ee50:	11104600 	call	81110460 <__udivdi3>
8110ee54:	1021883a 	mov	r16,r2
8110ee58:	10c4b03a 	or	r2,r2,r3
8110ee5c:	1823883a 	mov	r17,r3
8110ee60:	103fef1e 	bne	r2,zero,8110ee20 <__reset+0xfb0eee20>
8110ee64:	dc402417 	ldw	r17,144(sp)
8110ee68:	dc002517 	ldw	r16,148(sp)
8110ee6c:	9013883a 	mov	r9,r18
8110ee70:	9811883a 	mov	r8,r19
8110ee74:	da801e17 	ldw	r10,120(sp)
8110ee78:	5567c83a 	sub	r19,r10,r21
8110ee7c:	003ede06 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110ee80:	38803fcc 	andi	r2,r7,255
8110ee84:	1080201c 	xori	r2,r2,128
8110ee88:	10bfe004 	addi	r2,r2,-128
8110ee8c:	1002371e 	bne	r2,zero,8110f76c <___vfiprintf_internal_r+0x1174>
8110ee90:	01000044 	movi	r4,1
8110ee94:	01c00804 	movi	r7,32
8110ee98:	80c00007 	ldb	r3,0(r16)
8110ee9c:	003e3506 	br	8110e774 <__reset+0xfb0ee774>
8110eea0:	a5000054 	ori	r20,r20,1
8110eea4:	80c00007 	ldb	r3,0(r16)
8110eea8:	003e3206 	br	8110e774 <__reset+0xfb0ee774>
8110eeac:	a5002014 	ori	r20,r20,128
8110eeb0:	80c00007 	ldb	r3,0(r16)
8110eeb4:	003e2f06 	br	8110e774 <__reset+0xfb0ee774>
8110eeb8:	8015883a 	mov	r10,r16
8110eebc:	0023883a 	mov	r17,zero
8110eec0:	18bff404 	addi	r2,r3,-48
8110eec4:	50c00007 	ldb	r3,0(r10)
8110eec8:	8c4002a4 	muli	r17,r17,10
8110eecc:	84000044 	addi	r16,r16,1
8110eed0:	8015883a 	mov	r10,r16
8110eed4:	1463883a 	add	r17,r2,r17
8110eed8:	18bff404 	addi	r2,r3,-48
8110eedc:	30bff92e 	bgeu	r6,r2,8110eec4 <__reset+0xfb0eeec4>
8110eee0:	003e2506 	br	8110e778 <__reset+0xfb0ee778>
8110eee4:	21003fcc 	andi	r4,r4,255
8110eee8:	2002d41e 	bne	r4,zero,8110fa3c <___vfiprintf_internal_r+0x1444>
8110eeec:	a5000414 	ori	r20,r20,16
8110eef0:	a080080c 	andi	r2,r20,32
8110eef4:	103fb51e 	bne	r2,zero,8110edcc <__reset+0xfb0eedcc>
8110eef8:	a080040c 	andi	r2,r20,16
8110eefc:	1001f826 	beq	r2,zero,8110f6e0 <___vfiprintf_internal_r+0x10e8>
8110ef00:	da802217 	ldw	r10,136(sp)
8110ef04:	54800017 	ldw	r18,0(r10)
8110ef08:	52800104 	addi	r10,r10,4
8110ef0c:	da802215 	stw	r10,136(sp)
8110ef10:	9027d7fa 	srai	r19,r18,31
8110ef14:	9805883a 	mov	r2,r19
8110ef18:	003fb206 	br	8110ede4 <__reset+0xfb0eede4>
8110ef1c:	21003fcc 	andi	r4,r4,255
8110ef20:	2002c41e 	bne	r4,zero,8110fa34 <___vfiprintf_internal_r+0x143c>
8110ef24:	a5000414 	ori	r20,r20,16
8110ef28:	a080080c 	andi	r2,r20,32
8110ef2c:	103f5f1e 	bne	r2,zero,8110ecac <__reset+0xfb0eecac>
8110ef30:	a080040c 	andi	r2,r20,16
8110ef34:	10020f26 	beq	r2,zero,8110f774 <___vfiprintf_internal_r+0x117c>
8110ef38:	da802217 	ldw	r10,136(sp)
8110ef3c:	d8001d85 	stb	zero,118(sp)
8110ef40:	0027883a 	mov	r19,zero
8110ef44:	50800104 	addi	r2,r10,4
8110ef48:	54800017 	ldw	r18,0(r10)
8110ef4c:	48021116 	blt	r9,zero,8110f794 <___vfiprintf_internal_r+0x119c>
8110ef50:	00ffdfc4 	movi	r3,-129
8110ef54:	d8802215 	stw	r2,136(sp)
8110ef58:	a0e8703a 	and	r20,r20,r3
8110ef5c:	903f5e1e 	bne	r18,zero,8110ecd8 <__reset+0xfb0eecd8>
8110ef60:	0039883a 	mov	fp,zero
8110ef64:	4802a626 	beq	r9,zero,8110fa00 <___vfiprintf_internal_r+0x1408>
8110ef68:	0025883a 	mov	r18,zero
8110ef6c:	0027883a 	mov	r19,zero
8110ef70:	003f5a06 	br	8110ecdc <__reset+0xfb0eecdc>
8110ef74:	21003fcc 	andi	r4,r4,255
8110ef78:	20029f1e 	bne	r4,zero,8110f9f8 <___vfiprintf_internal_r+0x1400>
8110ef7c:	a5000414 	ori	r20,r20,16
8110ef80:	a080080c 	andi	r2,r20,32
8110ef84:	10005e1e 	bne	r2,zero,8110f100 <___vfiprintf_internal_r+0xb08>
8110ef88:	a080040c 	andi	r2,r20,16
8110ef8c:	1001a21e 	bne	r2,zero,8110f618 <___vfiprintf_internal_r+0x1020>
8110ef90:	a080100c 	andi	r2,r20,64
8110ef94:	d8001d85 	stb	zero,118(sp)
8110ef98:	da802217 	ldw	r10,136(sp)
8110ef9c:	1002231e 	bne	r2,zero,8110f82c <___vfiprintf_internal_r+0x1234>
8110efa0:	50800104 	addi	r2,r10,4
8110efa4:	54800017 	ldw	r18,0(r10)
8110efa8:	0027883a 	mov	r19,zero
8110efac:	4801a00e 	bge	r9,zero,8110f630 <___vfiprintf_internal_r+0x1038>
8110efb0:	d8802215 	stw	r2,136(sp)
8110efb4:	0039883a 	mov	fp,zero
8110efb8:	94c4b03a 	or	r2,r18,r19
8110efbc:	103f901e 	bne	r2,zero,8110ee00 <__reset+0xfb0eee00>
8110efc0:	00800044 	movi	r2,1
8110efc4:	10803fcc 	andi	r2,r2,255
8110efc8:	00c00044 	movi	r3,1
8110efcc:	10c05926 	beq	r2,r3,8110f134 <___vfiprintf_internal_r+0xb3c>
8110efd0:	00c00084 	movi	r3,2
8110efd4:	10ffe41e 	bne	r2,r3,8110ef68 <__reset+0xfb0eef68>
8110efd8:	0025883a 	mov	r18,zero
8110efdc:	0027883a 	mov	r19,zero
8110efe0:	00013d06 	br	8110f4d8 <___vfiprintf_internal_r+0xee0>
8110efe4:	21003fcc 	andi	r4,r4,255
8110efe8:	2002811e 	bne	r4,zero,8110f9f0 <___vfiprintf_internal_r+0x13f8>
8110efec:	00a044b4 	movhi	r2,33042
8110eff0:	10a6a704 	addi	r2,r2,-25956
8110eff4:	d8802615 	stw	r2,152(sp)
8110eff8:	a080080c 	andi	r2,r20,32
8110effc:	103f561e 	bne	r2,zero,8110ed58 <__reset+0xfb0eed58>
8110f000:	a080040c 	andi	r2,r20,16
8110f004:	1001d126 	beq	r2,zero,8110f74c <___vfiprintf_internal_r+0x1154>
8110f008:	da802217 	ldw	r10,136(sp)
8110f00c:	0027883a 	mov	r19,zero
8110f010:	54800017 	ldw	r18,0(r10)
8110f014:	52800104 	addi	r10,r10,4
8110f018:	da802215 	stw	r10,136(sp)
8110f01c:	003f5306 	br	8110ed6c <__reset+0xfb0eed6c>
8110f020:	da802217 	ldw	r10,136(sp)
8110f024:	d8001d85 	stb	zero,118(sp)
8110f028:	55400017 	ldw	r21,0(r10)
8110f02c:	50c00104 	addi	r3,r10,4
8110f030:	a8024226 	beq	r21,zero,8110f93c <___vfiprintf_internal_r+0x1344>
8110f034:	48021816 	blt	r9,zero,8110f898 <___vfiprintf_internal_r+0x12a0>
8110f038:	480d883a 	mov	r6,r9
8110f03c:	000b883a 	mov	r5,zero
8110f040:	a809883a 	mov	r4,r21
8110f044:	d8c02a15 	stw	r3,168(sp)
8110f048:	da002b15 	stw	r8,172(sp)
8110f04c:	da402c15 	stw	r9,176(sp)
8110f050:	110c7d40 	call	8110c7d4 <memchr>
8110f054:	d8c02a17 	ldw	r3,168(sp)
8110f058:	da002b17 	ldw	r8,172(sp)
8110f05c:	da402c17 	ldw	r9,176(sp)
8110f060:	10024826 	beq	r2,zero,8110f984 <___vfiprintf_internal_r+0x138c>
8110f064:	1567c83a 	sub	r19,r2,r21
8110f068:	df001d83 	ldbu	fp,118(sp)
8110f06c:	d8c02215 	stw	r3,136(sp)
8110f070:	0013883a 	mov	r9,zero
8110f074:	003e6006 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110f078:	21003fcc 	andi	r4,r4,255
8110f07c:	203fc026 	beq	r4,zero,8110ef80 <__reset+0xfb0eef80>
8110f080:	d9c01d85 	stb	r7,118(sp)
8110f084:	003fbe06 	br	8110ef80 <__reset+0xfb0eef80>
8110f088:	da802217 	ldw	r10,136(sp)
8110f08c:	54400017 	ldw	r17,0(r10)
8110f090:	50800104 	addi	r2,r10,4
8110f094:	883e3b16 	blt	r17,zero,8110e984 <__reset+0xfb0ee984>
8110f098:	d8802215 	stw	r2,136(sp)
8110f09c:	80c00007 	ldb	r3,0(r16)
8110f0a0:	003db406 	br	8110e774 <__reset+0xfb0ee774>
8110f0a4:	01000044 	movi	r4,1
8110f0a8:	01c00ac4 	movi	r7,43
8110f0ac:	80c00007 	ldb	r3,0(r16)
8110f0b0:	003db006 	br	8110e774 <__reset+0xfb0ee774>
8110f0b4:	80c00007 	ldb	r3,0(r16)
8110f0b8:	82800044 	addi	r10,r16,1
8110f0bc:	1b423c26 	beq	r3,r13,8110f9b0 <___vfiprintf_internal_r+0x13b8>
8110f0c0:	18bff404 	addi	r2,r3,-48
8110f0c4:	0013883a 	mov	r9,zero
8110f0c8:	30822b36 	bltu	r6,r2,8110f978 <___vfiprintf_internal_r+0x1380>
8110f0cc:	50c00007 	ldb	r3,0(r10)
8110f0d0:	4a4002a4 	muli	r9,r9,10
8110f0d4:	54000044 	addi	r16,r10,1
8110f0d8:	8015883a 	mov	r10,r16
8110f0dc:	4893883a 	add	r9,r9,r2
8110f0e0:	18bff404 	addi	r2,r3,-48
8110f0e4:	30bff92e 	bgeu	r6,r2,8110f0cc <__reset+0xfb0ef0cc>
8110f0e8:	483da30e 	bge	r9,zero,8110e778 <__reset+0xfb0ee778>
8110f0ec:	027fffc4 	movi	r9,-1
8110f0f0:	003da106 	br	8110e778 <__reset+0xfb0ee778>
8110f0f4:	a5001014 	ori	r20,r20,64
8110f0f8:	80c00007 	ldb	r3,0(r16)
8110f0fc:	003d9d06 	br	8110e774 <__reset+0xfb0ee774>
8110f100:	da802217 	ldw	r10,136(sp)
8110f104:	d8001d85 	stb	zero,118(sp)
8110f108:	50c00204 	addi	r3,r10,8
8110f10c:	54800017 	ldw	r18,0(r10)
8110f110:	54c00117 	ldw	r19,4(r10)
8110f114:	4801ca16 	blt	r9,zero,8110f840 <___vfiprintf_internal_r+0x1248>
8110f118:	013fdfc4 	movi	r4,-129
8110f11c:	94c4b03a 	or	r2,r18,r19
8110f120:	d8c02215 	stw	r3,136(sp)
8110f124:	a128703a 	and	r20,r20,r4
8110f128:	0039883a 	mov	fp,zero
8110f12c:	103f341e 	bne	r2,zero,8110ee00 <__reset+0xfb0eee00>
8110f130:	483e2e26 	beq	r9,zero,8110e9ec <__reset+0xfb0ee9ec>
8110f134:	0025883a 	mov	r18,zero
8110f138:	94800c04 	addi	r18,r18,48
8110f13c:	dc8019c5 	stb	r18,103(sp)
8110f140:	dcc02717 	ldw	r19,156(sp)
8110f144:	dd4019c4 	addi	r21,sp,103
8110f148:	003e2b06 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110f14c:	21003fcc 	andi	r4,r4,255
8110f150:	2002361e 	bne	r4,zero,8110fa2c <___vfiprintf_internal_r+0x1434>
8110f154:	1801c126 	beq	r3,zero,8110f85c <___vfiprintf_internal_r+0x1264>
8110f158:	04800044 	movi	r18,1
8110f15c:	d8c01005 	stb	r3,64(sp)
8110f160:	d8001d85 	stb	zero,118(sp)
8110f164:	9027883a 	mov	r19,r18
8110f168:	dd401004 	addi	r21,sp,64
8110f16c:	003f1106 	br	8110edb4 <__reset+0xfb0eedb4>
8110f170:	d9402117 	ldw	r5,132(sp)
8110f174:	d9002017 	ldw	r4,128(sp)
8110f178:	d9801a04 	addi	r6,sp,104
8110f17c:	d9c02b15 	stw	r7,172(sp)
8110f180:	dbc02a15 	stw	r15,168(sp)
8110f184:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f188:	d9c02b17 	ldw	r7,172(sp)
8110f18c:	dbc02a17 	ldw	r15,168(sp)
8110f190:	10006d1e 	bne	r2,zero,8110f348 <___vfiprintf_internal_r+0xd50>
8110f194:	d9801b17 	ldw	r6,108(sp)
8110f198:	d8801c17 	ldw	r2,112(sp)
8110f19c:	d811883a 	mov	r8,sp
8110f1a0:	31400044 	addi	r5,r6,1
8110f1a4:	003e3306 	br	8110ea74 <__reset+0xfb0eea74>
8110f1a8:	d9401b17 	ldw	r5,108(sp)
8110f1ac:	d8801c17 	ldw	r2,112(sp)
8110f1b0:	29000044 	addi	r4,r5,1
8110f1b4:	d8c01d87 	ldb	r3,118(sp)
8110f1b8:	183e4d26 	beq	r3,zero,8110eaf0 <__reset+0xfb0eeaf0>
8110f1bc:	00c00044 	movi	r3,1
8110f1c0:	d9401d84 	addi	r5,sp,118
8110f1c4:	10c5883a 	add	r2,r2,r3
8110f1c8:	41400015 	stw	r5,0(r8)
8110f1cc:	40c00115 	stw	r3,4(r8)
8110f1d0:	d8801c15 	stw	r2,112(sp)
8110f1d4:	d9001b15 	stw	r4,108(sp)
8110f1d8:	014001c4 	movi	r5,7
8110f1dc:	2900a90e 	bge	r5,r4,8110f484 <___vfiprintf_internal_r+0xe8c>
8110f1e0:	1000da1e 	bne	r2,zero,8110f54c <___vfiprintf_internal_r+0xf54>
8110f1e4:	7000ab1e 	bne	r14,zero,8110f494 <___vfiprintf_internal_r+0xe9c>
8110f1e8:	000b883a 	mov	r5,zero
8110f1ec:	1809883a 	mov	r4,r3
8110f1f0:	d811883a 	mov	r8,sp
8110f1f4:	00c02004 	movi	r3,128
8110f1f8:	e0fe4d26 	beq	fp,r3,8110eb30 <__reset+0xfb0eeb30>
8110f1fc:	4cf9c83a 	sub	fp,r9,r19
8110f200:	073e7b0e 	bge	zero,fp,8110ebf0 <__reset+0xfb0eebf0>
8110f204:	01c00404 	movi	r7,16
8110f208:	3f01900e 	bge	r7,fp,8110f84c <___vfiprintf_internal_r+0x1254>
8110f20c:	00e044b4 	movhi	r3,33042
8110f210:	18e70b04 	addi	r3,r3,-25556
8110f214:	d8c02415 	stw	r3,144(sp)
8110f218:	034001c4 	movi	r13,7
8110f21c:	00000506 	br	8110f234 <___vfiprintf_internal_r+0xc3c>
8110f220:	29000084 	addi	r4,r5,2
8110f224:	42000204 	addi	r8,r8,8
8110f228:	180b883a 	mov	r5,r3
8110f22c:	e73ffc04 	addi	fp,fp,-16
8110f230:	3f000d0e 	bge	r7,fp,8110f268 <___vfiprintf_internal_r+0xc70>
8110f234:	10800404 	addi	r2,r2,16
8110f238:	28c00044 	addi	r3,r5,1
8110f23c:	45c00015 	stw	r23,0(r8)
8110f240:	41c00115 	stw	r7,4(r8)
8110f244:	d8801c15 	stw	r2,112(sp)
8110f248:	d8c01b15 	stw	r3,108(sp)
8110f24c:	68fff40e 	bge	r13,r3,8110f220 <__reset+0xfb0ef220>
8110f250:	1000101e 	bne	r2,zero,8110f294 <___vfiprintf_internal_r+0xc9c>
8110f254:	e73ffc04 	addi	fp,fp,-16
8110f258:	01000044 	movi	r4,1
8110f25c:	000b883a 	mov	r5,zero
8110f260:	d811883a 	mov	r8,sp
8110f264:	3f3ff316 	blt	r7,fp,8110f234 <__reset+0xfb0ef234>
8110f268:	da802417 	ldw	r10,144(sp)
8110f26c:	1705883a 	add	r2,r2,fp
8110f270:	47000115 	stw	fp,4(r8)
8110f274:	42800015 	stw	r10,0(r8)
8110f278:	d8801c15 	stw	r2,112(sp)
8110f27c:	d9001b15 	stw	r4,108(sp)
8110f280:	00c001c4 	movi	r3,7
8110f284:	19003616 	blt	r3,r4,8110f360 <___vfiprintf_internal_r+0xd68>
8110f288:	42000204 	addi	r8,r8,8
8110f28c:	21000044 	addi	r4,r4,1
8110f290:	003e5706 	br	8110ebf0 <__reset+0xfb0eebf0>
8110f294:	d9402117 	ldw	r5,132(sp)
8110f298:	d9002017 	ldw	r4,128(sp)
8110f29c:	d9801a04 	addi	r6,sp,104
8110f2a0:	d9c02b15 	stw	r7,172(sp)
8110f2a4:	db402a15 	stw	r13,168(sp)
8110f2a8:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f2ac:	d9c02b17 	ldw	r7,172(sp)
8110f2b0:	db402a17 	ldw	r13,168(sp)
8110f2b4:	1000241e 	bne	r2,zero,8110f348 <___vfiprintf_internal_r+0xd50>
8110f2b8:	d9401b17 	ldw	r5,108(sp)
8110f2bc:	d8801c17 	ldw	r2,112(sp)
8110f2c0:	d811883a 	mov	r8,sp
8110f2c4:	29000044 	addi	r4,r5,1
8110f2c8:	003fd806 	br	8110f22c <__reset+0xfb0ef22c>
8110f2cc:	d9401b17 	ldw	r5,108(sp)
8110f2d0:	00e044b4 	movhi	r3,33042
8110f2d4:	18e70f04 	addi	r3,r3,-25540
8110f2d8:	d8c02415 	stw	r3,144(sp)
8110f2dc:	29400044 	addi	r5,r5,1
8110f2e0:	d8c02417 	ldw	r3,144(sp)
8110f2e4:	14c5883a 	add	r2,r2,r19
8110f2e8:	44c00115 	stw	r19,4(r8)
8110f2ec:	40c00015 	stw	r3,0(r8)
8110f2f0:	d8801c15 	stw	r2,112(sp)
8110f2f4:	d9401b15 	stw	r5,108(sp)
8110f2f8:	00c001c4 	movi	r3,7
8110f2fc:	1940070e 	bge	r3,r5,8110f31c <___vfiprintf_internal_r+0xd24>
8110f300:	103e4826 	beq	r2,zero,8110ec24 <__reset+0xfb0eec24>
8110f304:	d9402117 	ldw	r5,132(sp)
8110f308:	d9002017 	ldw	r4,128(sp)
8110f30c:	d9801a04 	addi	r6,sp,104
8110f310:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f314:	10000c1e 	bne	r2,zero,8110f348 <___vfiprintf_internal_r+0xd50>
8110f318:	d8801c17 	ldw	r2,112(sp)
8110f31c:	8c80010e 	bge	r17,r18,8110f324 <___vfiprintf_internal_r+0xd2c>
8110f320:	9023883a 	mov	r17,r18
8110f324:	da802317 	ldw	r10,140(sp)
8110f328:	5455883a 	add	r10,r10,r17
8110f32c:	da802315 	stw	r10,140(sp)
8110f330:	103e4126 	beq	r2,zero,8110ec38 <__reset+0xfb0eec38>
8110f334:	d9402117 	ldw	r5,132(sp)
8110f338:	d9002017 	ldw	r4,128(sp)
8110f33c:	d9801a04 	addi	r6,sp,104
8110f340:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f344:	103e3c26 	beq	r2,zero,8110ec38 <__reset+0xfb0eec38>
8110f348:	dd002117 	ldw	r20,132(sp)
8110f34c:	a080030b 	ldhu	r2,12(r20)
8110f350:	1080100c 	andi	r2,r2,64
8110f354:	1001231e 	bne	r2,zero,8110f7e4 <___vfiprintf_internal_r+0x11ec>
8110f358:	d8802317 	ldw	r2,140(sp)
8110f35c:	003d7b06 	br	8110e94c <__reset+0xfb0ee94c>
8110f360:	1000991e 	bne	r2,zero,8110f5c8 <___vfiprintf_internal_r+0xfd0>
8110f364:	00c00044 	movi	r3,1
8110f368:	9805883a 	mov	r2,r19
8110f36c:	dd400015 	stw	r21,0(sp)
8110f370:	dcc00115 	stw	r19,4(sp)
8110f374:	dcc01c15 	stw	r19,112(sp)
8110f378:	d8c01b15 	stw	r3,108(sp)
8110f37c:	d811883a 	mov	r8,sp
8110f380:	42000204 	addi	r8,r8,8
8110f384:	a2c0010c 	andi	r11,r20,4
8110f388:	583fe426 	beq	r11,zero,8110f31c <__reset+0xfb0ef31c>
8110f38c:	8ca7c83a 	sub	r19,r17,r18
8110f390:	04ffe20e 	bge	zero,r19,8110f31c <__reset+0xfb0ef31c>
8110f394:	01c00404 	movi	r7,16
8110f398:	3cffcc0e 	bge	r7,r19,8110f2cc <__reset+0xfb0ef2cc>
8110f39c:	02a044b4 	movhi	r10,33042
8110f3a0:	52a70f04 	addi	r10,r10,-25540
8110f3a4:	d9001b17 	ldw	r4,108(sp)
8110f3a8:	da802415 	stw	r10,144(sp)
8110f3ac:	382b883a 	mov	r21,r7
8110f3b0:	050001c4 	movi	r20,7
8110f3b4:	df002017 	ldw	fp,128(sp)
8110f3b8:	00000506 	br	8110f3d0 <___vfiprintf_internal_r+0xdd8>
8110f3bc:	21400084 	addi	r5,r4,2
8110f3c0:	42000204 	addi	r8,r8,8
8110f3c4:	1809883a 	mov	r4,r3
8110f3c8:	9cfffc04 	addi	r19,r19,-16
8110f3cc:	acffc40e 	bge	r21,r19,8110f2e0 <__reset+0xfb0ef2e0>
8110f3d0:	10800404 	addi	r2,r2,16
8110f3d4:	20c00044 	addi	r3,r4,1
8110f3d8:	45800015 	stw	r22,0(r8)
8110f3dc:	45400115 	stw	r21,4(r8)
8110f3e0:	d8801c15 	stw	r2,112(sp)
8110f3e4:	d8c01b15 	stw	r3,108(sp)
8110f3e8:	a0fff40e 	bge	r20,r3,8110f3bc <__reset+0xfb0ef3bc>
8110f3ec:	1000041e 	bne	r2,zero,8110f400 <___vfiprintf_internal_r+0xe08>
8110f3f0:	01400044 	movi	r5,1
8110f3f4:	0009883a 	mov	r4,zero
8110f3f8:	d811883a 	mov	r8,sp
8110f3fc:	003ff206 	br	8110f3c8 <__reset+0xfb0ef3c8>
8110f400:	d9402117 	ldw	r5,132(sp)
8110f404:	d9801a04 	addi	r6,sp,104
8110f408:	e009883a 	mov	r4,fp
8110f40c:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f410:	103fcd1e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f414:	d9001b17 	ldw	r4,108(sp)
8110f418:	d8801c17 	ldw	r2,112(sp)
8110f41c:	d811883a 	mov	r8,sp
8110f420:	21400044 	addi	r5,r4,1
8110f424:	003fe806 	br	8110f3c8 <__reset+0xfb0ef3c8>
8110f428:	d9402117 	ldw	r5,132(sp)
8110f42c:	d9002017 	ldw	r4,128(sp)
8110f430:	d9801a04 	addi	r6,sp,104
8110f434:	d9c02b15 	stw	r7,172(sp)
8110f438:	db402a15 	stw	r13,168(sp)
8110f43c:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f440:	d9c02b17 	ldw	r7,172(sp)
8110f444:	db402a17 	ldw	r13,168(sp)
8110f448:	103fbf1e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f44c:	d9401b17 	ldw	r5,108(sp)
8110f450:	d8801c17 	ldw	r2,112(sp)
8110f454:	d811883a 	mov	r8,sp
8110f458:	29800044 	addi	r6,r5,1
8110f45c:	003dc406 	br	8110eb70 <__reset+0xfb0eeb70>
8110f460:	1000d21e 	bne	r2,zero,8110f7ac <___vfiprintf_internal_r+0x11b4>
8110f464:	d8c01d87 	ldb	r3,118(sp)
8110f468:	18009526 	beq	r3,zero,8110f6c0 <___vfiprintf_internal_r+0x10c8>
8110f46c:	00800044 	movi	r2,1
8110f470:	d8c01d84 	addi	r3,sp,118
8110f474:	1009883a 	mov	r4,r2
8110f478:	d8c00015 	stw	r3,0(sp)
8110f47c:	d8800115 	stw	r2,4(sp)
8110f480:	d811883a 	mov	r8,sp
8110f484:	200b883a 	mov	r5,r4
8110f488:	42000204 	addi	r8,r8,8
8110f48c:	21000044 	addi	r4,r4,1
8110f490:	003d9706 	br	8110eaf0 <__reset+0xfb0eeaf0>
8110f494:	d9001d04 	addi	r4,sp,116
8110f498:	00800084 	movi	r2,2
8110f49c:	d9000015 	stw	r4,0(sp)
8110f4a0:	d8800115 	stw	r2,4(sp)
8110f4a4:	1809883a 	mov	r4,r3
8110f4a8:	d811883a 	mov	r8,sp
8110f4ac:	200b883a 	mov	r5,r4
8110f4b0:	42000204 	addi	r8,r8,8
8110f4b4:	21000044 	addi	r4,r4,1
8110f4b8:	003f4e06 	br	8110f1f4 <__reset+0xfb0ef1f4>
8110f4bc:	d8001d85 	stb	zero,118(sp)
8110f4c0:	48005016 	blt	r9,zero,8110f604 <___vfiprintf_internal_r+0x100c>
8110f4c4:	00ffdfc4 	movi	r3,-129
8110f4c8:	94c4b03a 	or	r2,r18,r19
8110f4cc:	a0e8703a 	and	r20,r20,r3
8110f4d0:	103d4426 	beq	r2,zero,8110e9e4 <__reset+0xfb0ee9e4>
8110f4d4:	0039883a 	mov	fp,zero
8110f4d8:	d9002617 	ldw	r4,152(sp)
8110f4dc:	dd401a04 	addi	r21,sp,104
8110f4e0:	908003cc 	andi	r2,r18,15
8110f4e4:	9806973a 	slli	r3,r19,28
8110f4e8:	2085883a 	add	r2,r4,r2
8110f4ec:	9024d13a 	srli	r18,r18,4
8110f4f0:	10800003 	ldbu	r2,0(r2)
8110f4f4:	9826d13a 	srli	r19,r19,4
8110f4f8:	ad7fffc4 	addi	r21,r21,-1
8110f4fc:	1ca4b03a 	or	r18,r3,r18
8110f500:	a8800005 	stb	r2,0(r21)
8110f504:	94c4b03a 	or	r2,r18,r19
8110f508:	103ff51e 	bne	r2,zero,8110f4e0 <__reset+0xfb0ef4e0>
8110f50c:	003e5906 	br	8110ee74 <__reset+0xfb0eee74>
8110f510:	d9402117 	ldw	r5,132(sp)
8110f514:	d9002017 	ldw	r4,128(sp)
8110f518:	d9801a04 	addi	r6,sp,104
8110f51c:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f520:	103f891e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f524:	d8801c17 	ldw	r2,112(sp)
8110f528:	d811883a 	mov	r8,sp
8110f52c:	003f9506 	br	8110f384 <__reset+0xfb0ef384>
8110f530:	d9402117 	ldw	r5,132(sp)
8110f534:	d9002017 	ldw	r4,128(sp)
8110f538:	d9801a04 	addi	r6,sp,104
8110f53c:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f540:	103f811e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f544:	d811883a 	mov	r8,sp
8110f548:	003ced06 	br	8110e900 <__reset+0xfb0ee900>
8110f54c:	d9402117 	ldw	r5,132(sp)
8110f550:	d9002017 	ldw	r4,128(sp)
8110f554:	d9801a04 	addi	r6,sp,104
8110f558:	da402c15 	stw	r9,176(sp)
8110f55c:	db802a15 	stw	r14,168(sp)
8110f560:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f564:	da402c17 	ldw	r9,176(sp)
8110f568:	db802a17 	ldw	r14,168(sp)
8110f56c:	103f761e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f570:	d9401b17 	ldw	r5,108(sp)
8110f574:	d8801c17 	ldw	r2,112(sp)
8110f578:	d811883a 	mov	r8,sp
8110f57c:	29000044 	addi	r4,r5,1
8110f580:	003d5b06 	br	8110eaf0 <__reset+0xfb0eeaf0>
8110f584:	d9402117 	ldw	r5,132(sp)
8110f588:	d9002017 	ldw	r4,128(sp)
8110f58c:	d9801a04 	addi	r6,sp,104
8110f590:	da402c15 	stw	r9,176(sp)
8110f594:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f598:	da402c17 	ldw	r9,176(sp)
8110f59c:	103f6a1e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f5a0:	d9401b17 	ldw	r5,108(sp)
8110f5a4:	d8801c17 	ldw	r2,112(sp)
8110f5a8:	d811883a 	mov	r8,sp
8110f5ac:	29000044 	addi	r4,r5,1
8110f5b0:	003f1006 	br	8110f1f4 <__reset+0xfb0ef1f4>
8110f5b4:	1000c31e 	bne	r2,zero,8110f8c4 <___vfiprintf_internal_r+0x12cc>
8110f5b8:	01000044 	movi	r4,1
8110f5bc:	000b883a 	mov	r5,zero
8110f5c0:	d811883a 	mov	r8,sp
8110f5c4:	003f0d06 	br	8110f1fc <__reset+0xfb0ef1fc>
8110f5c8:	d9402117 	ldw	r5,132(sp)
8110f5cc:	d9002017 	ldw	r4,128(sp)
8110f5d0:	d9801a04 	addi	r6,sp,104
8110f5d4:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f5d8:	103f5b1e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f5dc:	d9001b17 	ldw	r4,108(sp)
8110f5e0:	d8801c17 	ldw	r2,112(sp)
8110f5e4:	d811883a 	mov	r8,sp
8110f5e8:	21000044 	addi	r4,r4,1
8110f5ec:	003d8006 	br	8110ebf0 <__reset+0xfb0eebf0>
8110f5f0:	012044b4 	movhi	r4,33042
8110f5f4:	2126ac04 	addi	r4,r4,-25936
8110f5f8:	d9002615 	stw	r4,152(sp)
8110f5fc:	d8c02215 	stw	r3,136(sp)
8110f600:	1029883a 	mov	r20,r2
8110f604:	94c4b03a 	or	r2,r18,r19
8110f608:	103fb21e 	bne	r2,zero,8110f4d4 <__reset+0xfb0ef4d4>
8110f60c:	0039883a 	mov	fp,zero
8110f610:	00800084 	movi	r2,2
8110f614:	003e6b06 	br	8110efc4 <__reset+0xfb0eefc4>
8110f618:	da802217 	ldw	r10,136(sp)
8110f61c:	d8001d85 	stb	zero,118(sp)
8110f620:	0027883a 	mov	r19,zero
8110f624:	50800104 	addi	r2,r10,4
8110f628:	54800017 	ldw	r18,0(r10)
8110f62c:	483e6016 	blt	r9,zero,8110efb0 <__reset+0xfb0eefb0>
8110f630:	00ffdfc4 	movi	r3,-129
8110f634:	d8802215 	stw	r2,136(sp)
8110f638:	a0e8703a 	and	r20,r20,r3
8110f63c:	0039883a 	mov	fp,zero
8110f640:	903ebb26 	beq	r18,zero,8110f130 <__reset+0xfb0ef130>
8110f644:	00800244 	movi	r2,9
8110f648:	14bdee36 	bltu	r2,r18,8110ee04 <__reset+0xfb0eee04>
8110f64c:	003eba06 	br	8110f138 <__reset+0xfb0ef138>
8110f650:	00800c04 	movi	r2,48
8110f654:	d8c01d45 	stb	r3,117(sp)
8110f658:	d8801d05 	stb	r2,116(sp)
8110f65c:	d8001d85 	stb	zero,118(sp)
8110f660:	a0c00094 	ori	r3,r20,2
8110f664:	4800a916 	blt	r9,zero,8110f90c <___vfiprintf_internal_r+0x1314>
8110f668:	00bfdfc4 	movi	r2,-129
8110f66c:	a096703a 	and	r11,r20,r2
8110f670:	5d000094 	ori	r20,r11,2
8110f674:	0039883a 	mov	fp,zero
8110f678:	003f9706 	br	8110f4d8 <__reset+0xfb0ef4d8>
8110f67c:	8025883a 	mov	r18,r16
8110f680:	003c2e06 	br	8110e73c <__reset+0xfb0ee73c>
8110f684:	00a044b4 	movhi	r2,33042
8110f688:	10a6ac04 	addi	r2,r2,-25936
8110f68c:	0039883a 	mov	fp,zero
8110f690:	d8802615 	stw	r2,152(sp)
8110f694:	003f9006 	br	8110f4d8 <__reset+0xfb0ef4d8>
8110f698:	04a5c83a 	sub	r18,zero,r18
8110f69c:	07000b44 	movi	fp,45
8110f6a0:	9004c03a 	cmpne	r2,r18,zero
8110f6a4:	04e7c83a 	sub	r19,zero,r19
8110f6a8:	df001d85 	stb	fp,118(sp)
8110f6ac:	98a7c83a 	sub	r19,r19,r2
8110f6b0:	48009f16 	blt	r9,zero,8110f930 <___vfiprintf_internal_r+0x1338>
8110f6b4:	00bfdfc4 	movi	r2,-129
8110f6b8:	a0a8703a 	and	r20,r20,r2
8110f6bc:	003dd006 	br	8110ee00 <__reset+0xfb0eee00>
8110f6c0:	70004c26 	beq	r14,zero,8110f7f4 <___vfiprintf_internal_r+0x11fc>
8110f6c4:	00800084 	movi	r2,2
8110f6c8:	d8c01d04 	addi	r3,sp,116
8110f6cc:	d8c00015 	stw	r3,0(sp)
8110f6d0:	d8800115 	stw	r2,4(sp)
8110f6d4:	01000044 	movi	r4,1
8110f6d8:	d811883a 	mov	r8,sp
8110f6dc:	003f7306 	br	8110f4ac <__reset+0xfb0ef4ac>
8110f6e0:	a080100c 	andi	r2,r20,64
8110f6e4:	da802217 	ldw	r10,136(sp)
8110f6e8:	103e0626 	beq	r2,zero,8110ef04 <__reset+0xfb0eef04>
8110f6ec:	5480000f 	ldh	r18,0(r10)
8110f6f0:	52800104 	addi	r10,r10,4
8110f6f4:	da802215 	stw	r10,136(sp)
8110f6f8:	9027d7fa 	srai	r19,r18,31
8110f6fc:	9805883a 	mov	r2,r19
8110f700:	003db806 	br	8110ede4 <__reset+0xfb0eede4>
8110f704:	a080040c 	andi	r2,r20,16
8110f708:	1000091e 	bne	r2,zero,8110f730 <___vfiprintf_internal_r+0x1138>
8110f70c:	a2c0100c 	andi	r11,r20,64
8110f710:	58000726 	beq	r11,zero,8110f730 <___vfiprintf_internal_r+0x1138>
8110f714:	da802217 	ldw	r10,136(sp)
8110f718:	50800017 	ldw	r2,0(r10)
8110f71c:	52800104 	addi	r10,r10,4
8110f720:	da802215 	stw	r10,136(sp)
8110f724:	da802317 	ldw	r10,140(sp)
8110f728:	1280000d 	sth	r10,0(r2)
8110f72c:	003be706 	br	8110e6cc <__reset+0xfb0ee6cc>
8110f730:	da802217 	ldw	r10,136(sp)
8110f734:	50800017 	ldw	r2,0(r10)
8110f738:	52800104 	addi	r10,r10,4
8110f73c:	da802215 	stw	r10,136(sp)
8110f740:	da802317 	ldw	r10,140(sp)
8110f744:	12800015 	stw	r10,0(r2)
8110f748:	003be006 	br	8110e6cc <__reset+0xfb0ee6cc>
8110f74c:	a080100c 	andi	r2,r20,64
8110f750:	da802217 	ldw	r10,136(sp)
8110f754:	10003026 	beq	r2,zero,8110f818 <___vfiprintf_internal_r+0x1220>
8110f758:	5480000b 	ldhu	r18,0(r10)
8110f75c:	52800104 	addi	r10,r10,4
8110f760:	0027883a 	mov	r19,zero
8110f764:	da802215 	stw	r10,136(sp)
8110f768:	003d8006 	br	8110ed6c <__reset+0xfb0eed6c>
8110f76c:	80c00007 	ldb	r3,0(r16)
8110f770:	003c0006 	br	8110e774 <__reset+0xfb0ee774>
8110f774:	a080100c 	andi	r2,r20,64
8110f778:	d8001d85 	stb	zero,118(sp)
8110f77c:	da802217 	ldw	r10,136(sp)
8110f780:	1000201e 	bne	r2,zero,8110f804 <___vfiprintf_internal_r+0x120c>
8110f784:	50800104 	addi	r2,r10,4
8110f788:	54800017 	ldw	r18,0(r10)
8110f78c:	0027883a 	mov	r19,zero
8110f790:	483def0e 	bge	r9,zero,8110ef50 <__reset+0xfb0eef50>
8110f794:	94c6b03a 	or	r3,r18,r19
8110f798:	d8802215 	stw	r2,136(sp)
8110f79c:	183d4e1e 	bne	r3,zero,8110ecd8 <__reset+0xfb0eecd8>
8110f7a0:	0039883a 	mov	fp,zero
8110f7a4:	0005883a 	mov	r2,zero
8110f7a8:	003e0606 	br	8110efc4 <__reset+0xfb0eefc4>
8110f7ac:	d9402117 	ldw	r5,132(sp)
8110f7b0:	d9002017 	ldw	r4,128(sp)
8110f7b4:	d9801a04 	addi	r6,sp,104
8110f7b8:	da402c15 	stw	r9,176(sp)
8110f7bc:	db802a15 	stw	r14,168(sp)
8110f7c0:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f7c4:	da402c17 	ldw	r9,176(sp)
8110f7c8:	db802a17 	ldw	r14,168(sp)
8110f7cc:	103ede1e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f7d0:	d9401b17 	ldw	r5,108(sp)
8110f7d4:	d8801c17 	ldw	r2,112(sp)
8110f7d8:	d811883a 	mov	r8,sp
8110f7dc:	29000044 	addi	r4,r5,1
8110f7e0:	003e7406 	br	8110f1b4 <__reset+0xfb0ef1b4>
8110f7e4:	00bfffc4 	movi	r2,-1
8110f7e8:	003c5806 	br	8110e94c <__reset+0xfb0ee94c>
8110f7ec:	d811883a 	mov	r8,sp
8110f7f0:	003ee806 	br	8110f394 <__reset+0xfb0ef394>
8110f7f4:	000b883a 	mov	r5,zero
8110f7f8:	01000044 	movi	r4,1
8110f7fc:	d811883a 	mov	r8,sp
8110f800:	003e7c06 	br	8110f1f4 <__reset+0xfb0ef1f4>
8110f804:	50800104 	addi	r2,r10,4
8110f808:	5480000b 	ldhu	r18,0(r10)
8110f80c:	0027883a 	mov	r19,zero
8110f810:	483dcf0e 	bge	r9,zero,8110ef50 <__reset+0xfb0eef50>
8110f814:	003fdf06 	br	8110f794 <__reset+0xfb0ef794>
8110f818:	54800017 	ldw	r18,0(r10)
8110f81c:	52800104 	addi	r10,r10,4
8110f820:	0027883a 	mov	r19,zero
8110f824:	da802215 	stw	r10,136(sp)
8110f828:	003d5006 	br	8110ed6c <__reset+0xfb0eed6c>
8110f82c:	50800104 	addi	r2,r10,4
8110f830:	5480000b 	ldhu	r18,0(r10)
8110f834:	0027883a 	mov	r19,zero
8110f838:	483f7d0e 	bge	r9,zero,8110f630 <__reset+0xfb0ef630>
8110f83c:	003ddc06 	br	8110efb0 <__reset+0xfb0eefb0>
8110f840:	d8c02215 	stw	r3,136(sp)
8110f844:	0039883a 	mov	fp,zero
8110f848:	003ddb06 	br	8110efb8 <__reset+0xfb0eefb8>
8110f84c:	02a044b4 	movhi	r10,33042
8110f850:	52a70b04 	addi	r10,r10,-25556
8110f854:	da802415 	stw	r10,144(sp)
8110f858:	003e8306 	br	8110f268 <__reset+0xfb0ef268>
8110f85c:	d8801c17 	ldw	r2,112(sp)
8110f860:	dd002117 	ldw	r20,132(sp)
8110f864:	103eb926 	beq	r2,zero,8110f34c <__reset+0xfb0ef34c>
8110f868:	d9002017 	ldw	r4,128(sp)
8110f86c:	d9801a04 	addi	r6,sp,104
8110f870:	a00b883a 	mov	r5,r20
8110f874:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f878:	003eb406 	br	8110f34c <__reset+0xfb0ef34c>
8110f87c:	80c00043 	ldbu	r3,1(r16)
8110f880:	a5000814 	ori	r20,r20,32
8110f884:	84000044 	addi	r16,r16,1
8110f888:	18c03fcc 	andi	r3,r3,255
8110f88c:	18c0201c 	xori	r3,r3,128
8110f890:	18ffe004 	addi	r3,r3,-128
8110f894:	003bb706 	br	8110e774 <__reset+0xfb0ee774>
8110f898:	a809883a 	mov	r4,r21
8110f89c:	d8c02a15 	stw	r3,168(sp)
8110f8a0:	da002b15 	stw	r8,172(sp)
8110f8a4:	1106f2c0 	call	81106f2c <strlen>
8110f8a8:	d8c02a17 	ldw	r3,168(sp)
8110f8ac:	1027883a 	mov	r19,r2
8110f8b0:	df001d83 	ldbu	fp,118(sp)
8110f8b4:	d8c02215 	stw	r3,136(sp)
8110f8b8:	0013883a 	mov	r9,zero
8110f8bc:	da002b17 	ldw	r8,172(sp)
8110f8c0:	003c4d06 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110f8c4:	d9402117 	ldw	r5,132(sp)
8110f8c8:	d9002017 	ldw	r4,128(sp)
8110f8cc:	d9801a04 	addi	r6,sp,104
8110f8d0:	da402c15 	stw	r9,176(sp)
8110f8d4:	110e4e40 	call	8110e4e4 <__sprint_r.part.0>
8110f8d8:	da402c17 	ldw	r9,176(sp)
8110f8dc:	103e9a1e 	bne	r2,zero,8110f348 <__reset+0xfb0ef348>
8110f8e0:	d9401b17 	ldw	r5,108(sp)
8110f8e4:	d8801c17 	ldw	r2,112(sp)
8110f8e8:	d811883a 	mov	r8,sp
8110f8ec:	29000044 	addi	r4,r5,1
8110f8f0:	003e4206 	br	8110f1fc <__reset+0xfb0ef1fc>
8110f8f4:	d9401b17 	ldw	r5,108(sp)
8110f8f8:	012044b4 	movhi	r4,33042
8110f8fc:	21270f04 	addi	r4,r4,-25540
8110f900:	d9002415 	stw	r4,144(sp)
8110f904:	29400044 	addi	r5,r5,1
8110f908:	003c6d06 	br	8110eac0 <__reset+0xfb0eeac0>
8110f90c:	0039883a 	mov	fp,zero
8110f910:	00800084 	movi	r2,2
8110f914:	10803fcc 	andi	r2,r2,255
8110f918:	01000044 	movi	r4,1
8110f91c:	11001e26 	beq	r2,r4,8110f998 <___vfiprintf_internal_r+0x13a0>
8110f920:	01000084 	movi	r4,2
8110f924:	11001e1e 	bne	r2,r4,8110f9a0 <___vfiprintf_internal_r+0x13a8>
8110f928:	1829883a 	mov	r20,r3
8110f92c:	003eea06 	br	8110f4d8 <__reset+0xfb0ef4d8>
8110f930:	a007883a 	mov	r3,r20
8110f934:	00800044 	movi	r2,1
8110f938:	003ff606 	br	8110f914 <__reset+0xfb0ef914>
8110f93c:	00800184 	movi	r2,6
8110f940:	1240012e 	bgeu	r2,r9,8110f948 <___vfiprintf_internal_r+0x1350>
8110f944:	1013883a 	mov	r9,r2
8110f948:	4827883a 	mov	r19,r9
8110f94c:	4825883a 	mov	r18,r9
8110f950:	48001516 	blt	r9,zero,8110f9a8 <___vfiprintf_internal_r+0x13b0>
8110f954:	056044b4 	movhi	r21,33042
8110f958:	d8c02215 	stw	r3,136(sp)
8110f95c:	ad66b104 	addi	r21,r21,-25916
8110f960:	003d1406 	br	8110edb4 <__reset+0xfb0eedb4>
8110f964:	02a044b4 	movhi	r10,33042
8110f968:	52a70b04 	addi	r10,r10,-25556
8110f96c:	da802415 	stw	r10,144(sp)
8110f970:	200d883a 	mov	r6,r4
8110f974:	003c9106 	br	8110ebbc <__reset+0xfb0eebbc>
8110f978:	5021883a 	mov	r16,r10
8110f97c:	0013883a 	mov	r9,zero
8110f980:	003b7d06 	br	8110e778 <__reset+0xfb0ee778>
8110f984:	4827883a 	mov	r19,r9
8110f988:	df001d83 	ldbu	fp,118(sp)
8110f98c:	d8c02215 	stw	r3,136(sp)
8110f990:	0013883a 	mov	r9,zero
8110f994:	003c1806 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110f998:	1829883a 	mov	r20,r3
8110f99c:	003d1806 	br	8110ee00 <__reset+0xfb0eee00>
8110f9a0:	1829883a 	mov	r20,r3
8110f9a4:	003ccd06 	br	8110ecdc <__reset+0xfb0eecdc>
8110f9a8:	0025883a 	mov	r18,zero
8110f9ac:	003fe906 	br	8110f954 <__reset+0xfb0ef954>
8110f9b0:	d8802217 	ldw	r2,136(sp)
8110f9b4:	80c00043 	ldbu	r3,1(r16)
8110f9b8:	5021883a 	mov	r16,r10
8110f9bc:	12400017 	ldw	r9,0(r2)
8110f9c0:	10800104 	addi	r2,r2,4
8110f9c4:	d8802215 	stw	r2,136(sp)
8110f9c8:	483faf0e 	bge	r9,zero,8110f888 <__reset+0xfb0ef888>
8110f9cc:	18c03fcc 	andi	r3,r3,255
8110f9d0:	18c0201c 	xori	r3,r3,128
8110f9d4:	027fffc4 	movi	r9,-1
8110f9d8:	18ffe004 	addi	r3,r3,-128
8110f9dc:	003b6506 	br	8110e774 <__reset+0xfb0ee774>
8110f9e0:	d9c01d85 	stb	r7,118(sp)
8110f9e4:	003ca006 	br	8110ec68 <__reset+0xfb0eec68>
8110f9e8:	d9c01d85 	stb	r7,118(sp)
8110f9ec:	003cad06 	br	8110eca4 <__reset+0xfb0eeca4>
8110f9f0:	d9c01d85 	stb	r7,118(sp)
8110f9f4:	003d7d06 	br	8110efec <__reset+0xfb0eefec>
8110f9f8:	d9c01d85 	stb	r7,118(sp)
8110f9fc:	003d5f06 	br	8110ef7c <__reset+0xfb0eef7c>
8110fa00:	a080004c 	andi	r2,r20,1
8110fa04:	0039883a 	mov	fp,zero
8110fa08:	10000526 	beq	r2,zero,8110fa20 <___vfiprintf_internal_r+0x1428>
8110fa0c:	00800c04 	movi	r2,48
8110fa10:	d88019c5 	stb	r2,103(sp)
8110fa14:	dcc02717 	ldw	r19,156(sp)
8110fa18:	dd4019c4 	addi	r21,sp,103
8110fa1c:	003bf606 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110fa20:	0027883a 	mov	r19,zero
8110fa24:	dd401a04 	addi	r21,sp,104
8110fa28:	003bf306 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110fa2c:	d9c01d85 	stb	r7,118(sp)
8110fa30:	003dc806 	br	8110f154 <__reset+0xfb0ef154>
8110fa34:	d9c01d85 	stb	r7,118(sp)
8110fa38:	003d3a06 	br	8110ef24 <__reset+0xfb0eef24>
8110fa3c:	d9c01d85 	stb	r7,118(sp)
8110fa40:	003d2a06 	br	8110eeec <__reset+0xfb0eeeec>
8110fa44:	d9c01d85 	stb	r7,118(sp)
8110fa48:	003cde06 	br	8110edc4 <__reset+0xfb0eedc4>
8110fa4c:	d9c01d85 	stb	r7,118(sp)
8110fa50:	003cbc06 	br	8110ed44 <__reset+0xfb0eed44>

8110fa54 <__vfiprintf_internal>:
8110fa54:	00a044b4 	movhi	r2,33042
8110fa58:	10afa704 	addi	r2,r2,-16740
8110fa5c:	300f883a 	mov	r7,r6
8110fa60:	280d883a 	mov	r6,r5
8110fa64:	200b883a 	mov	r5,r4
8110fa68:	11000017 	ldw	r4,0(r2)
8110fa6c:	110e5f81 	jmpi	8110e5f8 <___vfiprintf_internal_r>

8110fa70 <__sbprintf>:
8110fa70:	2880030b 	ldhu	r2,12(r5)
8110fa74:	2ac01917 	ldw	r11,100(r5)
8110fa78:	2a80038b 	ldhu	r10,14(r5)
8110fa7c:	2a400717 	ldw	r9,28(r5)
8110fa80:	2a000917 	ldw	r8,36(r5)
8110fa84:	defee204 	addi	sp,sp,-1144
8110fa88:	00c10004 	movi	r3,1024
8110fa8c:	dc011a15 	stw	r16,1128(sp)
8110fa90:	10bfff4c 	andi	r2,r2,65533
8110fa94:	2821883a 	mov	r16,r5
8110fa98:	d8cb883a 	add	r5,sp,r3
8110fa9c:	dc811c15 	stw	r18,1136(sp)
8110faa0:	dc411b15 	stw	r17,1132(sp)
8110faa4:	dfc11d15 	stw	ra,1140(sp)
8110faa8:	2025883a 	mov	r18,r4
8110faac:	d881030d 	sth	r2,1036(sp)
8110fab0:	dac11915 	stw	r11,1124(sp)
8110fab4:	da81038d 	sth	r10,1038(sp)
8110fab8:	da410715 	stw	r9,1052(sp)
8110fabc:	da010915 	stw	r8,1060(sp)
8110fac0:	dec10015 	stw	sp,1024(sp)
8110fac4:	dec10415 	stw	sp,1040(sp)
8110fac8:	d8c10215 	stw	r3,1032(sp)
8110facc:	d8c10515 	stw	r3,1044(sp)
8110fad0:	d8010615 	stw	zero,1048(sp)
8110fad4:	110e5f80 	call	8110e5f8 <___vfiprintf_internal_r>
8110fad8:	1023883a 	mov	r17,r2
8110fadc:	10000416 	blt	r2,zero,8110faf0 <__sbprintf+0x80>
8110fae0:	d9410004 	addi	r5,sp,1024
8110fae4:	9009883a 	mov	r4,r18
8110fae8:	110ae8c0 	call	8110ae8c <_fflush_r>
8110faec:	10000d1e 	bne	r2,zero,8110fb24 <__sbprintf+0xb4>
8110faf0:	d881030b 	ldhu	r2,1036(sp)
8110faf4:	1080100c 	andi	r2,r2,64
8110faf8:	10000326 	beq	r2,zero,8110fb08 <__sbprintf+0x98>
8110fafc:	8080030b 	ldhu	r2,12(r16)
8110fb00:	10801014 	ori	r2,r2,64
8110fb04:	8080030d 	sth	r2,12(r16)
8110fb08:	8805883a 	mov	r2,r17
8110fb0c:	dfc11d17 	ldw	ra,1140(sp)
8110fb10:	dc811c17 	ldw	r18,1136(sp)
8110fb14:	dc411b17 	ldw	r17,1132(sp)
8110fb18:	dc011a17 	ldw	r16,1128(sp)
8110fb1c:	dec11e04 	addi	sp,sp,1144
8110fb20:	f800283a 	ret
8110fb24:	047fffc4 	movi	r17,-1
8110fb28:	003ff106 	br	8110faf0 <__reset+0xfb0efaf0>

8110fb2c <__swbuf_r>:
8110fb2c:	defffb04 	addi	sp,sp,-20
8110fb30:	dcc00315 	stw	r19,12(sp)
8110fb34:	dc800215 	stw	r18,8(sp)
8110fb38:	dc000015 	stw	r16,0(sp)
8110fb3c:	dfc00415 	stw	ra,16(sp)
8110fb40:	dc400115 	stw	r17,4(sp)
8110fb44:	2025883a 	mov	r18,r4
8110fb48:	2827883a 	mov	r19,r5
8110fb4c:	3021883a 	mov	r16,r6
8110fb50:	20000226 	beq	r4,zero,8110fb5c <__swbuf_r+0x30>
8110fb54:	20800e17 	ldw	r2,56(r4)
8110fb58:	10004226 	beq	r2,zero,8110fc64 <__swbuf_r+0x138>
8110fb5c:	80800617 	ldw	r2,24(r16)
8110fb60:	8100030b 	ldhu	r4,12(r16)
8110fb64:	80800215 	stw	r2,8(r16)
8110fb68:	2080020c 	andi	r2,r4,8
8110fb6c:	10003626 	beq	r2,zero,8110fc48 <__swbuf_r+0x11c>
8110fb70:	80c00417 	ldw	r3,16(r16)
8110fb74:	18003426 	beq	r3,zero,8110fc48 <__swbuf_r+0x11c>
8110fb78:	2088000c 	andi	r2,r4,8192
8110fb7c:	9c403fcc 	andi	r17,r19,255
8110fb80:	10001a26 	beq	r2,zero,8110fbec <__swbuf_r+0xc0>
8110fb84:	80800017 	ldw	r2,0(r16)
8110fb88:	81000517 	ldw	r4,20(r16)
8110fb8c:	10c7c83a 	sub	r3,r2,r3
8110fb90:	1900200e 	bge	r3,r4,8110fc14 <__swbuf_r+0xe8>
8110fb94:	18c00044 	addi	r3,r3,1
8110fb98:	81000217 	ldw	r4,8(r16)
8110fb9c:	11400044 	addi	r5,r2,1
8110fba0:	81400015 	stw	r5,0(r16)
8110fba4:	213fffc4 	addi	r4,r4,-1
8110fba8:	81000215 	stw	r4,8(r16)
8110fbac:	14c00005 	stb	r19,0(r2)
8110fbb0:	80800517 	ldw	r2,20(r16)
8110fbb4:	10c01e26 	beq	r2,r3,8110fc30 <__swbuf_r+0x104>
8110fbb8:	8080030b 	ldhu	r2,12(r16)
8110fbbc:	1080004c 	andi	r2,r2,1
8110fbc0:	10000226 	beq	r2,zero,8110fbcc <__swbuf_r+0xa0>
8110fbc4:	00800284 	movi	r2,10
8110fbc8:	88801926 	beq	r17,r2,8110fc30 <__swbuf_r+0x104>
8110fbcc:	8805883a 	mov	r2,r17
8110fbd0:	dfc00417 	ldw	ra,16(sp)
8110fbd4:	dcc00317 	ldw	r19,12(sp)
8110fbd8:	dc800217 	ldw	r18,8(sp)
8110fbdc:	dc400117 	ldw	r17,4(sp)
8110fbe0:	dc000017 	ldw	r16,0(sp)
8110fbe4:	dec00504 	addi	sp,sp,20
8110fbe8:	f800283a 	ret
8110fbec:	81401917 	ldw	r5,100(r16)
8110fbf0:	00b7ffc4 	movi	r2,-8193
8110fbf4:	21080014 	ori	r4,r4,8192
8110fbf8:	2884703a 	and	r2,r5,r2
8110fbfc:	80801915 	stw	r2,100(r16)
8110fc00:	80800017 	ldw	r2,0(r16)
8110fc04:	8100030d 	sth	r4,12(r16)
8110fc08:	81000517 	ldw	r4,20(r16)
8110fc0c:	10c7c83a 	sub	r3,r2,r3
8110fc10:	193fe016 	blt	r3,r4,8110fb94 <__reset+0xfb0efb94>
8110fc14:	800b883a 	mov	r5,r16
8110fc18:	9009883a 	mov	r4,r18
8110fc1c:	110ae8c0 	call	8110ae8c <_fflush_r>
8110fc20:	1000071e 	bne	r2,zero,8110fc40 <__swbuf_r+0x114>
8110fc24:	80800017 	ldw	r2,0(r16)
8110fc28:	00c00044 	movi	r3,1
8110fc2c:	003fda06 	br	8110fb98 <__reset+0xfb0efb98>
8110fc30:	800b883a 	mov	r5,r16
8110fc34:	9009883a 	mov	r4,r18
8110fc38:	110ae8c0 	call	8110ae8c <_fflush_r>
8110fc3c:	103fe326 	beq	r2,zero,8110fbcc <__reset+0xfb0efbcc>
8110fc40:	00bfffc4 	movi	r2,-1
8110fc44:	003fe206 	br	8110fbd0 <__reset+0xfb0efbd0>
8110fc48:	800b883a 	mov	r5,r16
8110fc4c:	9009883a 	mov	r4,r18
8110fc50:	11092940 	call	81109294 <__swsetup_r>
8110fc54:	103ffa1e 	bne	r2,zero,8110fc40 <__reset+0xfb0efc40>
8110fc58:	8100030b 	ldhu	r4,12(r16)
8110fc5c:	80c00417 	ldw	r3,16(r16)
8110fc60:	003fc506 	br	8110fb78 <__reset+0xfb0efb78>
8110fc64:	110b2680 	call	8110b268 <__sinit>
8110fc68:	003fbc06 	br	8110fb5c <__reset+0xfb0efb5c>

8110fc6c <__swbuf>:
8110fc6c:	00a044b4 	movhi	r2,33042
8110fc70:	10afa704 	addi	r2,r2,-16740
8110fc74:	280d883a 	mov	r6,r5
8110fc78:	200b883a 	mov	r5,r4
8110fc7c:	11000017 	ldw	r4,0(r2)
8110fc80:	110fb2c1 	jmpi	8110fb2c <__swbuf_r>

8110fc84 <_write_r>:
8110fc84:	defffd04 	addi	sp,sp,-12
8110fc88:	2805883a 	mov	r2,r5
8110fc8c:	dc000015 	stw	r16,0(sp)
8110fc90:	042044b4 	movhi	r16,33042
8110fc94:	dc400115 	stw	r17,4(sp)
8110fc98:	300b883a 	mov	r5,r6
8110fc9c:	842fc004 	addi	r16,r16,-16640
8110fca0:	2023883a 	mov	r17,r4
8110fca4:	380d883a 	mov	r6,r7
8110fca8:	1009883a 	mov	r4,r2
8110fcac:	dfc00215 	stw	ra,8(sp)
8110fcb0:	80000015 	stw	zero,0(r16)
8110fcb4:	11145480 	call	81114548 <write>
8110fcb8:	00ffffc4 	movi	r3,-1
8110fcbc:	10c00526 	beq	r2,r3,8110fcd4 <_write_r+0x50>
8110fcc0:	dfc00217 	ldw	ra,8(sp)
8110fcc4:	dc400117 	ldw	r17,4(sp)
8110fcc8:	dc000017 	ldw	r16,0(sp)
8110fccc:	dec00304 	addi	sp,sp,12
8110fcd0:	f800283a 	ret
8110fcd4:	80c00017 	ldw	r3,0(r16)
8110fcd8:	183ff926 	beq	r3,zero,8110fcc0 <__reset+0xfb0efcc0>
8110fcdc:	88c00015 	stw	r3,0(r17)
8110fce0:	003ff706 	br	8110fcc0 <__reset+0xfb0efcc0>

8110fce4 <_close_r>:
8110fce4:	defffd04 	addi	sp,sp,-12
8110fce8:	dc000015 	stw	r16,0(sp)
8110fcec:	042044b4 	movhi	r16,33042
8110fcf0:	dc400115 	stw	r17,4(sp)
8110fcf4:	842fc004 	addi	r16,r16,-16640
8110fcf8:	2023883a 	mov	r17,r4
8110fcfc:	2809883a 	mov	r4,r5
8110fd00:	dfc00215 	stw	ra,8(sp)
8110fd04:	80000015 	stw	zero,0(r16)
8110fd08:	1112fb00 	call	81112fb0 <close>
8110fd0c:	00ffffc4 	movi	r3,-1
8110fd10:	10c00526 	beq	r2,r3,8110fd28 <_close_r+0x44>
8110fd14:	dfc00217 	ldw	ra,8(sp)
8110fd18:	dc400117 	ldw	r17,4(sp)
8110fd1c:	dc000017 	ldw	r16,0(sp)
8110fd20:	dec00304 	addi	sp,sp,12
8110fd24:	f800283a 	ret
8110fd28:	80c00017 	ldw	r3,0(r16)
8110fd2c:	183ff926 	beq	r3,zero,8110fd14 <__reset+0xfb0efd14>
8110fd30:	88c00015 	stw	r3,0(r17)
8110fd34:	003ff706 	br	8110fd14 <__reset+0xfb0efd14>

8110fd38 <_calloc_r>:
8110fd38:	298b383a 	mul	r5,r5,r6
8110fd3c:	defffe04 	addi	sp,sp,-8
8110fd40:	dfc00115 	stw	ra,4(sp)
8110fd44:	dc000015 	stw	r16,0(sp)
8110fd48:	110bfc80 	call	8110bfc8 <_malloc_r>
8110fd4c:	10002926 	beq	r2,zero,8110fdf4 <_calloc_r+0xbc>
8110fd50:	11bfff17 	ldw	r6,-4(r2)
8110fd54:	1021883a 	mov	r16,r2
8110fd58:	00bfff04 	movi	r2,-4
8110fd5c:	308c703a 	and	r6,r6,r2
8110fd60:	00c00904 	movi	r3,36
8110fd64:	308d883a 	add	r6,r6,r2
8110fd68:	19801636 	bltu	r3,r6,8110fdc4 <_calloc_r+0x8c>
8110fd6c:	008004c4 	movi	r2,19
8110fd70:	11800b2e 	bgeu	r2,r6,8110fda0 <_calloc_r+0x68>
8110fd74:	80000015 	stw	zero,0(r16)
8110fd78:	80000115 	stw	zero,4(r16)
8110fd7c:	008006c4 	movi	r2,27
8110fd80:	11801a2e 	bgeu	r2,r6,8110fdec <_calloc_r+0xb4>
8110fd84:	80000215 	stw	zero,8(r16)
8110fd88:	80000315 	stw	zero,12(r16)
8110fd8c:	30c0151e 	bne	r6,r3,8110fde4 <_calloc_r+0xac>
8110fd90:	80000415 	stw	zero,16(r16)
8110fd94:	80800604 	addi	r2,r16,24
8110fd98:	80000515 	stw	zero,20(r16)
8110fd9c:	00000106 	br	8110fda4 <_calloc_r+0x6c>
8110fda0:	8005883a 	mov	r2,r16
8110fda4:	10000015 	stw	zero,0(r2)
8110fda8:	10000115 	stw	zero,4(r2)
8110fdac:	10000215 	stw	zero,8(r2)
8110fdb0:	8005883a 	mov	r2,r16
8110fdb4:	dfc00117 	ldw	ra,4(sp)
8110fdb8:	dc000017 	ldw	r16,0(sp)
8110fdbc:	dec00204 	addi	sp,sp,8
8110fdc0:	f800283a 	ret
8110fdc4:	000b883a 	mov	r5,zero
8110fdc8:	8009883a 	mov	r4,r16
8110fdcc:	110ca140 	call	8110ca14 <memset>
8110fdd0:	8005883a 	mov	r2,r16
8110fdd4:	dfc00117 	ldw	ra,4(sp)
8110fdd8:	dc000017 	ldw	r16,0(sp)
8110fddc:	dec00204 	addi	sp,sp,8
8110fde0:	f800283a 	ret
8110fde4:	80800404 	addi	r2,r16,16
8110fde8:	003fee06 	br	8110fda4 <__reset+0xfb0efda4>
8110fdec:	80800204 	addi	r2,r16,8
8110fdf0:	003fec06 	br	8110fda4 <__reset+0xfb0efda4>
8110fdf4:	0005883a 	mov	r2,zero
8110fdf8:	003fee06 	br	8110fdb4 <__reset+0xfb0efdb4>

8110fdfc <_fclose_r>:
8110fdfc:	28003926 	beq	r5,zero,8110fee4 <_fclose_r+0xe8>
8110fe00:	defffc04 	addi	sp,sp,-16
8110fe04:	dc400115 	stw	r17,4(sp)
8110fe08:	dc000015 	stw	r16,0(sp)
8110fe0c:	dfc00315 	stw	ra,12(sp)
8110fe10:	dc800215 	stw	r18,8(sp)
8110fe14:	2023883a 	mov	r17,r4
8110fe18:	2821883a 	mov	r16,r5
8110fe1c:	20000226 	beq	r4,zero,8110fe28 <_fclose_r+0x2c>
8110fe20:	20800e17 	ldw	r2,56(r4)
8110fe24:	10002726 	beq	r2,zero,8110fec4 <_fclose_r+0xc8>
8110fe28:	8080030f 	ldh	r2,12(r16)
8110fe2c:	1000071e 	bne	r2,zero,8110fe4c <_fclose_r+0x50>
8110fe30:	0005883a 	mov	r2,zero
8110fe34:	dfc00317 	ldw	ra,12(sp)
8110fe38:	dc800217 	ldw	r18,8(sp)
8110fe3c:	dc400117 	ldw	r17,4(sp)
8110fe40:	dc000017 	ldw	r16,0(sp)
8110fe44:	dec00404 	addi	sp,sp,16
8110fe48:	f800283a 	ret
8110fe4c:	800b883a 	mov	r5,r16
8110fe50:	8809883a 	mov	r4,r17
8110fe54:	110ac700 	call	8110ac70 <__sflush_r>
8110fe58:	1025883a 	mov	r18,r2
8110fe5c:	80800b17 	ldw	r2,44(r16)
8110fe60:	10000426 	beq	r2,zero,8110fe74 <_fclose_r+0x78>
8110fe64:	81400717 	ldw	r5,28(r16)
8110fe68:	8809883a 	mov	r4,r17
8110fe6c:	103ee83a 	callr	r2
8110fe70:	10001616 	blt	r2,zero,8110fecc <_fclose_r+0xd0>
8110fe74:	8080030b 	ldhu	r2,12(r16)
8110fe78:	1080200c 	andi	r2,r2,128
8110fe7c:	1000151e 	bne	r2,zero,8110fed4 <_fclose_r+0xd8>
8110fe80:	81400c17 	ldw	r5,48(r16)
8110fe84:	28000526 	beq	r5,zero,8110fe9c <_fclose_r+0xa0>
8110fe88:	80801004 	addi	r2,r16,64
8110fe8c:	28800226 	beq	r5,r2,8110fe98 <_fclose_r+0x9c>
8110fe90:	8809883a 	mov	r4,r17
8110fe94:	110b3dc0 	call	8110b3dc <_free_r>
8110fe98:	80000c15 	stw	zero,48(r16)
8110fe9c:	81401117 	ldw	r5,68(r16)
8110fea0:	28000326 	beq	r5,zero,8110feb0 <_fclose_r+0xb4>
8110fea4:	8809883a 	mov	r4,r17
8110fea8:	110b3dc0 	call	8110b3dc <_free_r>
8110feac:	80001115 	stw	zero,68(r16)
8110feb0:	110b2780 	call	8110b278 <__sfp_lock_acquire>
8110feb4:	8000030d 	sth	zero,12(r16)
8110feb8:	110b27c0 	call	8110b27c <__sfp_lock_release>
8110febc:	9005883a 	mov	r2,r18
8110fec0:	003fdc06 	br	8110fe34 <__reset+0xfb0efe34>
8110fec4:	110b2680 	call	8110b268 <__sinit>
8110fec8:	003fd706 	br	8110fe28 <__reset+0xfb0efe28>
8110fecc:	04bfffc4 	movi	r18,-1
8110fed0:	003fe806 	br	8110fe74 <__reset+0xfb0efe74>
8110fed4:	81400417 	ldw	r5,16(r16)
8110fed8:	8809883a 	mov	r4,r17
8110fedc:	110b3dc0 	call	8110b3dc <_free_r>
8110fee0:	003fe706 	br	8110fe80 <__reset+0xfb0efe80>
8110fee4:	0005883a 	mov	r2,zero
8110fee8:	f800283a 	ret

8110feec <fclose>:
8110feec:	00a044b4 	movhi	r2,33042
8110fef0:	10afa704 	addi	r2,r2,-16740
8110fef4:	200b883a 	mov	r5,r4
8110fef8:	11000017 	ldw	r4,0(r2)
8110fefc:	110fdfc1 	jmpi	8110fdfc <_fclose_r>

8110ff00 <__fputwc>:
8110ff00:	defff804 	addi	sp,sp,-32
8110ff04:	dcc00415 	stw	r19,16(sp)
8110ff08:	dc800315 	stw	r18,12(sp)
8110ff0c:	dc000115 	stw	r16,4(sp)
8110ff10:	dfc00715 	stw	ra,28(sp)
8110ff14:	dd400615 	stw	r21,24(sp)
8110ff18:	dd000515 	stw	r20,20(sp)
8110ff1c:	dc400215 	stw	r17,8(sp)
8110ff20:	2027883a 	mov	r19,r4
8110ff24:	2825883a 	mov	r18,r5
8110ff28:	3021883a 	mov	r16,r6
8110ff2c:	110bdb80 	call	8110bdb8 <__locale_mb_cur_max>
8110ff30:	00c00044 	movi	r3,1
8110ff34:	10c03e26 	beq	r2,r3,81110030 <__fputwc+0x130>
8110ff38:	81c01704 	addi	r7,r16,92
8110ff3c:	900d883a 	mov	r6,r18
8110ff40:	d80b883a 	mov	r5,sp
8110ff44:	9809883a 	mov	r4,r19
8110ff48:	11102780 	call	81110278 <_wcrtomb_r>
8110ff4c:	1029883a 	mov	r20,r2
8110ff50:	00bfffc4 	movi	r2,-1
8110ff54:	a0802026 	beq	r20,r2,8110ffd8 <__fputwc+0xd8>
8110ff58:	d9400003 	ldbu	r5,0(sp)
8110ff5c:	a0001c26 	beq	r20,zero,8110ffd0 <__fputwc+0xd0>
8110ff60:	0023883a 	mov	r17,zero
8110ff64:	05400284 	movi	r21,10
8110ff68:	00000906 	br	8110ff90 <__fputwc+0x90>
8110ff6c:	80800017 	ldw	r2,0(r16)
8110ff70:	11400005 	stb	r5,0(r2)
8110ff74:	80c00017 	ldw	r3,0(r16)
8110ff78:	18c00044 	addi	r3,r3,1
8110ff7c:	80c00015 	stw	r3,0(r16)
8110ff80:	8c400044 	addi	r17,r17,1
8110ff84:	dc45883a 	add	r2,sp,r17
8110ff88:	8d00112e 	bgeu	r17,r20,8110ffd0 <__fputwc+0xd0>
8110ff8c:	11400003 	ldbu	r5,0(r2)
8110ff90:	80c00217 	ldw	r3,8(r16)
8110ff94:	18ffffc4 	addi	r3,r3,-1
8110ff98:	80c00215 	stw	r3,8(r16)
8110ff9c:	183ff30e 	bge	r3,zero,8110ff6c <__reset+0xfb0eff6c>
8110ffa0:	80800617 	ldw	r2,24(r16)
8110ffa4:	18801916 	blt	r3,r2,8111000c <__fputwc+0x10c>
8110ffa8:	80800017 	ldw	r2,0(r16)
8110ffac:	11400005 	stb	r5,0(r2)
8110ffb0:	80800017 	ldw	r2,0(r16)
8110ffb4:	10c00003 	ldbu	r3,0(r2)
8110ffb8:	10800044 	addi	r2,r2,1
8110ffbc:	1d402326 	beq	r3,r21,8111004c <__fputwc+0x14c>
8110ffc0:	80800015 	stw	r2,0(r16)
8110ffc4:	8c400044 	addi	r17,r17,1
8110ffc8:	dc45883a 	add	r2,sp,r17
8110ffcc:	8d3fef36 	bltu	r17,r20,8110ff8c <__reset+0xfb0eff8c>
8110ffd0:	9005883a 	mov	r2,r18
8110ffd4:	00000406 	br	8110ffe8 <__fputwc+0xe8>
8110ffd8:	80c0030b 	ldhu	r3,12(r16)
8110ffdc:	a005883a 	mov	r2,r20
8110ffe0:	18c01014 	ori	r3,r3,64
8110ffe4:	80c0030d 	sth	r3,12(r16)
8110ffe8:	dfc00717 	ldw	ra,28(sp)
8110ffec:	dd400617 	ldw	r21,24(sp)
8110fff0:	dd000517 	ldw	r20,20(sp)
8110fff4:	dcc00417 	ldw	r19,16(sp)
8110fff8:	dc800317 	ldw	r18,12(sp)
8110fffc:	dc400217 	ldw	r17,8(sp)
81110000:	dc000117 	ldw	r16,4(sp)
81110004:	dec00804 	addi	sp,sp,32
81110008:	f800283a 	ret
8111000c:	800d883a 	mov	r6,r16
81110010:	29403fcc 	andi	r5,r5,255
81110014:	9809883a 	mov	r4,r19
81110018:	110fb2c0 	call	8110fb2c <__swbuf_r>
8111001c:	10bfffe0 	cmpeqi	r2,r2,-1
81110020:	10803fcc 	andi	r2,r2,255
81110024:	103fd626 	beq	r2,zero,8110ff80 <__reset+0xfb0eff80>
81110028:	00bfffc4 	movi	r2,-1
8111002c:	003fee06 	br	8110ffe8 <__reset+0xfb0effe8>
81110030:	90ffffc4 	addi	r3,r18,-1
81110034:	01003f84 	movi	r4,254
81110038:	20ffbf36 	bltu	r4,r3,8110ff38 <__reset+0xfb0eff38>
8111003c:	900b883a 	mov	r5,r18
81110040:	dc800005 	stb	r18,0(sp)
81110044:	1029883a 	mov	r20,r2
81110048:	003fc506 	br	8110ff60 <__reset+0xfb0eff60>
8111004c:	800d883a 	mov	r6,r16
81110050:	a80b883a 	mov	r5,r21
81110054:	9809883a 	mov	r4,r19
81110058:	110fb2c0 	call	8110fb2c <__swbuf_r>
8111005c:	10bfffe0 	cmpeqi	r2,r2,-1
81110060:	003fef06 	br	81110020 <__reset+0xfb0f0020>

81110064 <_fputwc_r>:
81110064:	3080030b 	ldhu	r2,12(r6)
81110068:	10c8000c 	andi	r3,r2,8192
8111006c:	1800051e 	bne	r3,zero,81110084 <_fputwc_r+0x20>
81110070:	30c01917 	ldw	r3,100(r6)
81110074:	10880014 	ori	r2,r2,8192
81110078:	3080030d 	sth	r2,12(r6)
8111007c:	18880014 	ori	r2,r3,8192
81110080:	30801915 	stw	r2,100(r6)
81110084:	110ff001 	jmpi	8110ff00 <__fputwc>

81110088 <fputwc>:
81110088:	00a044b4 	movhi	r2,33042
8111008c:	defffc04 	addi	sp,sp,-16
81110090:	10afa704 	addi	r2,r2,-16740
81110094:	dc000115 	stw	r16,4(sp)
81110098:	14000017 	ldw	r16,0(r2)
8111009c:	dc400215 	stw	r17,8(sp)
811100a0:	dfc00315 	stw	ra,12(sp)
811100a4:	2023883a 	mov	r17,r4
811100a8:	80000226 	beq	r16,zero,811100b4 <fputwc+0x2c>
811100ac:	80800e17 	ldw	r2,56(r16)
811100b0:	10001026 	beq	r2,zero,811100f4 <fputwc+0x6c>
811100b4:	2880030b 	ldhu	r2,12(r5)
811100b8:	10c8000c 	andi	r3,r2,8192
811100bc:	1800051e 	bne	r3,zero,811100d4 <fputwc+0x4c>
811100c0:	28c01917 	ldw	r3,100(r5)
811100c4:	10880014 	ori	r2,r2,8192
811100c8:	2880030d 	sth	r2,12(r5)
811100cc:	18880014 	ori	r2,r3,8192
811100d0:	28801915 	stw	r2,100(r5)
811100d4:	280d883a 	mov	r6,r5
811100d8:	8009883a 	mov	r4,r16
811100dc:	880b883a 	mov	r5,r17
811100e0:	dfc00317 	ldw	ra,12(sp)
811100e4:	dc400217 	ldw	r17,8(sp)
811100e8:	dc000117 	ldw	r16,4(sp)
811100ec:	dec00404 	addi	sp,sp,16
811100f0:	110ff001 	jmpi	8110ff00 <__fputwc>
811100f4:	8009883a 	mov	r4,r16
811100f8:	d9400015 	stw	r5,0(sp)
811100fc:	110b2680 	call	8110b268 <__sinit>
81110100:	d9400017 	ldw	r5,0(sp)
81110104:	003feb06 	br	811100b4 <__reset+0xfb0f00b4>

81110108 <_fstat_r>:
81110108:	defffd04 	addi	sp,sp,-12
8111010c:	2805883a 	mov	r2,r5
81110110:	dc000015 	stw	r16,0(sp)
81110114:	042044b4 	movhi	r16,33042
81110118:	dc400115 	stw	r17,4(sp)
8111011c:	842fc004 	addi	r16,r16,-16640
81110120:	2023883a 	mov	r17,r4
81110124:	300b883a 	mov	r5,r6
81110128:	1009883a 	mov	r4,r2
8111012c:	dfc00215 	stw	ra,8(sp)
81110130:	80000015 	stw	zero,0(r16)
81110134:	11130780 	call	81113078 <fstat>
81110138:	00ffffc4 	movi	r3,-1
8111013c:	10c00526 	beq	r2,r3,81110154 <_fstat_r+0x4c>
81110140:	dfc00217 	ldw	ra,8(sp)
81110144:	dc400117 	ldw	r17,4(sp)
81110148:	dc000017 	ldw	r16,0(sp)
8111014c:	dec00304 	addi	sp,sp,12
81110150:	f800283a 	ret
81110154:	80c00017 	ldw	r3,0(r16)
81110158:	183ff926 	beq	r3,zero,81110140 <__reset+0xfb0f0140>
8111015c:	88c00015 	stw	r3,0(r17)
81110160:	003ff706 	br	81110140 <__reset+0xfb0f0140>

81110164 <_isatty_r>:
81110164:	defffd04 	addi	sp,sp,-12
81110168:	dc000015 	stw	r16,0(sp)
8111016c:	042044b4 	movhi	r16,33042
81110170:	dc400115 	stw	r17,4(sp)
81110174:	842fc004 	addi	r16,r16,-16640
81110178:	2023883a 	mov	r17,r4
8111017c:	2809883a 	mov	r4,r5
81110180:	dfc00215 	stw	ra,8(sp)
81110184:	80000015 	stw	zero,0(r16)
81110188:	11130f00 	call	811130f0 <isatty>
8111018c:	00ffffc4 	movi	r3,-1
81110190:	10c00526 	beq	r2,r3,811101a8 <_isatty_r+0x44>
81110194:	dfc00217 	ldw	ra,8(sp)
81110198:	dc400117 	ldw	r17,4(sp)
8111019c:	dc000017 	ldw	r16,0(sp)
811101a0:	dec00304 	addi	sp,sp,12
811101a4:	f800283a 	ret
811101a8:	80c00017 	ldw	r3,0(r16)
811101ac:	183ff926 	beq	r3,zero,81110194 <__reset+0xfb0f0194>
811101b0:	88c00015 	stw	r3,0(r17)
811101b4:	003ff706 	br	81110194 <__reset+0xfb0f0194>

811101b8 <_lseek_r>:
811101b8:	defffd04 	addi	sp,sp,-12
811101bc:	2805883a 	mov	r2,r5
811101c0:	dc000015 	stw	r16,0(sp)
811101c4:	042044b4 	movhi	r16,33042
811101c8:	dc400115 	stw	r17,4(sp)
811101cc:	300b883a 	mov	r5,r6
811101d0:	842fc004 	addi	r16,r16,-16640
811101d4:	2023883a 	mov	r17,r4
811101d8:	380d883a 	mov	r6,r7
811101dc:	1009883a 	mov	r4,r2
811101e0:	dfc00215 	stw	ra,8(sp)
811101e4:	80000015 	stw	zero,0(r16)
811101e8:	11141040 	call	81114104 <lseek>
811101ec:	00ffffc4 	movi	r3,-1
811101f0:	10c00526 	beq	r2,r3,81110208 <_lseek_r+0x50>
811101f4:	dfc00217 	ldw	ra,8(sp)
811101f8:	dc400117 	ldw	r17,4(sp)
811101fc:	dc000017 	ldw	r16,0(sp)
81110200:	dec00304 	addi	sp,sp,12
81110204:	f800283a 	ret
81110208:	80c00017 	ldw	r3,0(r16)
8111020c:	183ff926 	beq	r3,zero,811101f4 <__reset+0xfb0f01f4>
81110210:	88c00015 	stw	r3,0(r17)
81110214:	003ff706 	br	811101f4 <__reset+0xfb0f01f4>

81110218 <_read_r>:
81110218:	defffd04 	addi	sp,sp,-12
8111021c:	2805883a 	mov	r2,r5
81110220:	dc000015 	stw	r16,0(sp)
81110224:	042044b4 	movhi	r16,33042
81110228:	dc400115 	stw	r17,4(sp)
8111022c:	300b883a 	mov	r5,r6
81110230:	842fc004 	addi	r16,r16,-16640
81110234:	2023883a 	mov	r17,r4
81110238:	380d883a 	mov	r6,r7
8111023c:	1009883a 	mov	r4,r2
81110240:	dfc00215 	stw	ra,8(sp)
81110244:	80000015 	stw	zero,0(r16)
81110248:	11142e40 	call	811142e4 <read>
8111024c:	00ffffc4 	movi	r3,-1
81110250:	10c00526 	beq	r2,r3,81110268 <_read_r+0x50>
81110254:	dfc00217 	ldw	ra,8(sp)
81110258:	dc400117 	ldw	r17,4(sp)
8111025c:	dc000017 	ldw	r16,0(sp)
81110260:	dec00304 	addi	sp,sp,12
81110264:	f800283a 	ret
81110268:	80c00017 	ldw	r3,0(r16)
8111026c:	183ff926 	beq	r3,zero,81110254 <__reset+0xfb0f0254>
81110270:	88c00015 	stw	r3,0(r17)
81110274:	003ff706 	br	81110254 <__reset+0xfb0f0254>

81110278 <_wcrtomb_r>:
81110278:	defff604 	addi	sp,sp,-40
8111027c:	00a044b4 	movhi	r2,33042
81110280:	dc800815 	stw	r18,32(sp)
81110284:	dc400715 	stw	r17,28(sp)
81110288:	dc000615 	stw	r16,24(sp)
8111028c:	10afab04 	addi	r2,r2,-16724
81110290:	dfc00915 	stw	ra,36(sp)
81110294:	2021883a 	mov	r16,r4
81110298:	3823883a 	mov	r17,r7
8111029c:	14800017 	ldw	r18,0(r2)
811102a0:	28001426 	beq	r5,zero,811102f4 <_wcrtomb_r+0x7c>
811102a4:	d9400415 	stw	r5,16(sp)
811102a8:	d9800515 	stw	r6,20(sp)
811102ac:	110bdac0 	call	8110bdac <__locale_charset>
811102b0:	d9800517 	ldw	r6,20(sp)
811102b4:	d9400417 	ldw	r5,16(sp)
811102b8:	100f883a 	mov	r7,r2
811102bc:	dc400015 	stw	r17,0(sp)
811102c0:	8009883a 	mov	r4,r16
811102c4:	903ee83a 	callr	r18
811102c8:	00ffffc4 	movi	r3,-1
811102cc:	10c0031e 	bne	r2,r3,811102dc <_wcrtomb_r+0x64>
811102d0:	88000015 	stw	zero,0(r17)
811102d4:	00c02284 	movi	r3,138
811102d8:	80c00015 	stw	r3,0(r16)
811102dc:	dfc00917 	ldw	ra,36(sp)
811102e0:	dc800817 	ldw	r18,32(sp)
811102e4:	dc400717 	ldw	r17,28(sp)
811102e8:	dc000617 	ldw	r16,24(sp)
811102ec:	dec00a04 	addi	sp,sp,40
811102f0:	f800283a 	ret
811102f4:	110bdac0 	call	8110bdac <__locale_charset>
811102f8:	100f883a 	mov	r7,r2
811102fc:	dc400015 	stw	r17,0(sp)
81110300:	000d883a 	mov	r6,zero
81110304:	d9400104 	addi	r5,sp,4
81110308:	8009883a 	mov	r4,r16
8111030c:	903ee83a 	callr	r18
81110310:	003fed06 	br	811102c8 <__reset+0xfb0f02c8>

81110314 <wcrtomb>:
81110314:	defff604 	addi	sp,sp,-40
81110318:	00a044b4 	movhi	r2,33042
8111031c:	dc800615 	stw	r18,24(sp)
81110320:	dc400515 	stw	r17,20(sp)
81110324:	10afa704 	addi	r2,r2,-16740
81110328:	dfc00915 	stw	ra,36(sp)
8111032c:	dd000815 	stw	r20,32(sp)
81110330:	dcc00715 	stw	r19,28(sp)
81110334:	dc000415 	stw	r16,16(sp)
81110338:	3025883a 	mov	r18,r6
8111033c:	14400017 	ldw	r17,0(r2)
81110340:	20001926 	beq	r4,zero,811103a8 <wcrtomb+0x94>
81110344:	00a044b4 	movhi	r2,33042
81110348:	10afab04 	addi	r2,r2,-16724
8111034c:	15000017 	ldw	r20,0(r2)
81110350:	2021883a 	mov	r16,r4
81110354:	2827883a 	mov	r19,r5
81110358:	110bdac0 	call	8110bdac <__locale_charset>
8111035c:	100f883a 	mov	r7,r2
81110360:	dc800015 	stw	r18,0(sp)
81110364:	980d883a 	mov	r6,r19
81110368:	800b883a 	mov	r5,r16
8111036c:	8809883a 	mov	r4,r17
81110370:	a03ee83a 	callr	r20
81110374:	00ffffc4 	movi	r3,-1
81110378:	10c0031e 	bne	r2,r3,81110388 <wcrtomb+0x74>
8111037c:	90000015 	stw	zero,0(r18)
81110380:	00c02284 	movi	r3,138
81110384:	88c00015 	stw	r3,0(r17)
81110388:	dfc00917 	ldw	ra,36(sp)
8111038c:	dd000817 	ldw	r20,32(sp)
81110390:	dcc00717 	ldw	r19,28(sp)
81110394:	dc800617 	ldw	r18,24(sp)
81110398:	dc400517 	ldw	r17,20(sp)
8111039c:	dc000417 	ldw	r16,16(sp)
811103a0:	dec00a04 	addi	sp,sp,40
811103a4:	f800283a 	ret
811103a8:	00a044b4 	movhi	r2,33042
811103ac:	10afab04 	addi	r2,r2,-16724
811103b0:	14000017 	ldw	r16,0(r2)
811103b4:	110bdac0 	call	8110bdac <__locale_charset>
811103b8:	100f883a 	mov	r7,r2
811103bc:	dc800015 	stw	r18,0(sp)
811103c0:	000d883a 	mov	r6,zero
811103c4:	d9400104 	addi	r5,sp,4
811103c8:	8809883a 	mov	r4,r17
811103cc:	803ee83a 	callr	r16
811103d0:	003fe806 	br	81110374 <__reset+0xfb0f0374>

811103d4 <__ascii_wctomb>:
811103d4:	28000526 	beq	r5,zero,811103ec <__ascii_wctomb+0x18>
811103d8:	00803fc4 	movi	r2,255
811103dc:	11800536 	bltu	r2,r6,811103f4 <__ascii_wctomb+0x20>
811103e0:	29800005 	stb	r6,0(r5)
811103e4:	00800044 	movi	r2,1
811103e8:	f800283a 	ret
811103ec:	0005883a 	mov	r2,zero
811103f0:	f800283a 	ret
811103f4:	00802284 	movi	r2,138
811103f8:	20800015 	stw	r2,0(r4)
811103fc:	00bfffc4 	movi	r2,-1
81110400:	f800283a 	ret

81110404 <_wctomb_r>:
81110404:	00a044b4 	movhi	r2,33042
81110408:	defff904 	addi	sp,sp,-28
8111040c:	10afab04 	addi	r2,r2,-16724
81110410:	dfc00615 	stw	ra,24(sp)
81110414:	dc400515 	stw	r17,20(sp)
81110418:	dc000415 	stw	r16,16(sp)
8111041c:	3823883a 	mov	r17,r7
81110420:	14000017 	ldw	r16,0(r2)
81110424:	d9000115 	stw	r4,4(sp)
81110428:	d9400215 	stw	r5,8(sp)
8111042c:	d9800315 	stw	r6,12(sp)
81110430:	110bdac0 	call	8110bdac <__locale_charset>
81110434:	d9800317 	ldw	r6,12(sp)
81110438:	d9400217 	ldw	r5,8(sp)
8111043c:	d9000117 	ldw	r4,4(sp)
81110440:	100f883a 	mov	r7,r2
81110444:	dc400015 	stw	r17,0(sp)
81110448:	803ee83a 	callr	r16
8111044c:	dfc00617 	ldw	ra,24(sp)
81110450:	dc400517 	ldw	r17,20(sp)
81110454:	dc000417 	ldw	r16,16(sp)
81110458:	dec00704 	addi	sp,sp,28
8111045c:	f800283a 	ret

81110460 <__udivdi3>:
81110460:	defff504 	addi	sp,sp,-44
81110464:	dcc00415 	stw	r19,16(sp)
81110468:	dc000115 	stw	r16,4(sp)
8111046c:	dfc00a15 	stw	ra,40(sp)
81110470:	df000915 	stw	fp,36(sp)
81110474:	ddc00815 	stw	r23,32(sp)
81110478:	dd800715 	stw	r22,28(sp)
8111047c:	dd400615 	stw	r21,24(sp)
81110480:	dd000515 	stw	r20,20(sp)
81110484:	dc800315 	stw	r18,12(sp)
81110488:	dc400215 	stw	r17,8(sp)
8111048c:	2027883a 	mov	r19,r4
81110490:	2821883a 	mov	r16,r5
81110494:	3800411e 	bne	r7,zero,8111059c <__udivdi3+0x13c>
81110498:	3023883a 	mov	r17,r6
8111049c:	2025883a 	mov	r18,r4
811104a0:	2980522e 	bgeu	r5,r6,811105ec <__udivdi3+0x18c>
811104a4:	00bfffd4 	movui	r2,65535
811104a8:	282d883a 	mov	r22,r5
811104ac:	1180a836 	bltu	r2,r6,81110750 <__udivdi3+0x2f0>
811104b0:	00803fc4 	movi	r2,255
811104b4:	1185803a 	cmpltu	r2,r2,r6
811104b8:	100490fa 	slli	r2,r2,3
811104bc:	3086d83a 	srl	r3,r6,r2
811104c0:	012044b4 	movhi	r4,33042
811104c4:	21266284 	addi	r4,r4,-26230
811104c8:	20c7883a 	add	r3,r4,r3
811104cc:	18c00003 	ldbu	r3,0(r3)
811104d0:	1885883a 	add	r2,r3,r2
811104d4:	00c00804 	movi	r3,32
811104d8:	1887c83a 	sub	r3,r3,r2
811104dc:	18000526 	beq	r3,zero,811104f4 <__udivdi3+0x94>
811104e0:	80e0983a 	sll	r16,r16,r3
811104e4:	9884d83a 	srl	r2,r19,r2
811104e8:	30e2983a 	sll	r17,r6,r3
811104ec:	98e4983a 	sll	r18,r19,r3
811104f0:	142cb03a 	or	r22,r2,r16
811104f4:	882ad43a 	srli	r21,r17,16
811104f8:	b009883a 	mov	r4,r22
811104fc:	8d3fffcc 	andi	r20,r17,65535
81110500:	a80b883a 	mov	r5,r21
81110504:	111106c0 	call	8111106c <__umodsi3>
81110508:	b009883a 	mov	r4,r22
8111050c:	a80b883a 	mov	r5,r21
81110510:	1027883a 	mov	r19,r2
81110514:	11110080 	call	81111008 <__udivsi3>
81110518:	102d883a 	mov	r22,r2
8111051c:	9826943a 	slli	r19,r19,16
81110520:	9004d43a 	srli	r2,r18,16
81110524:	a5a1383a 	mul	r16,r20,r22
81110528:	14c4b03a 	or	r2,r2,r19
8111052c:	1400052e 	bgeu	r2,r16,81110544 <__udivdi3+0xe4>
81110530:	1445883a 	add	r2,r2,r17
81110534:	b0ffffc4 	addi	r3,r22,-1
81110538:	14400136 	bltu	r2,r17,81110540 <__udivdi3+0xe0>
8111053c:	14012336 	bltu	r2,r16,811109cc <__udivdi3+0x56c>
81110540:	182d883a 	mov	r22,r3
81110544:	1421c83a 	sub	r16,r2,r16
81110548:	a80b883a 	mov	r5,r21
8111054c:	8009883a 	mov	r4,r16
81110550:	111106c0 	call	8111106c <__umodsi3>
81110554:	1027883a 	mov	r19,r2
81110558:	a80b883a 	mov	r5,r21
8111055c:	8009883a 	mov	r4,r16
81110560:	11110080 	call	81111008 <__udivsi3>
81110564:	9826943a 	slli	r19,r19,16
81110568:	a0a9383a 	mul	r20,r20,r2
8111056c:	94bfffcc 	andi	r18,r18,65535
81110570:	94e4b03a 	or	r18,r18,r19
81110574:	9500052e 	bgeu	r18,r20,8111058c <__udivdi3+0x12c>
81110578:	8ca5883a 	add	r18,r17,r18
8111057c:	10ffffc4 	addi	r3,r2,-1
81110580:	9440f136 	bltu	r18,r17,81110948 <__udivdi3+0x4e8>
81110584:	9500f02e 	bgeu	r18,r20,81110948 <__udivdi3+0x4e8>
81110588:	10bfff84 	addi	r2,r2,-2
8111058c:	b00c943a 	slli	r6,r22,16
81110590:	0007883a 	mov	r3,zero
81110594:	3084b03a 	or	r2,r6,r2
81110598:	00005906 	br	81110700 <__udivdi3+0x2a0>
8111059c:	29c05636 	bltu	r5,r7,811106f8 <__udivdi3+0x298>
811105a0:	00bfffd4 	movui	r2,65535
811105a4:	11c0622e 	bgeu	r2,r7,81110730 <__udivdi3+0x2d0>
811105a8:	00804034 	movhi	r2,256
811105ac:	10bfffc4 	addi	r2,r2,-1
811105b0:	11c0ee36 	bltu	r2,r7,8111096c <__udivdi3+0x50c>
811105b4:	00800404 	movi	r2,16
811105b8:	3886d83a 	srl	r3,r7,r2
811105bc:	012044b4 	movhi	r4,33042
811105c0:	21266284 	addi	r4,r4,-26230
811105c4:	20c7883a 	add	r3,r4,r3
811105c8:	18c00003 	ldbu	r3,0(r3)
811105cc:	05400804 	movi	r21,32
811105d0:	1885883a 	add	r2,r3,r2
811105d4:	a8abc83a 	sub	r21,r21,r2
811105d8:	a800621e 	bne	r21,zero,81110764 <__udivdi3+0x304>
811105dc:	3c00e936 	bltu	r7,r16,81110984 <__udivdi3+0x524>
811105e0:	9985403a 	cmpgeu	r2,r19,r6
811105e4:	0007883a 	mov	r3,zero
811105e8:	00004506 	br	81110700 <__udivdi3+0x2a0>
811105ec:	3000041e 	bne	r6,zero,81110600 <__udivdi3+0x1a0>
811105f0:	000b883a 	mov	r5,zero
811105f4:	01000044 	movi	r4,1
811105f8:	11110080 	call	81111008 <__udivsi3>
811105fc:	1023883a 	mov	r17,r2
81110600:	00bfffd4 	movui	r2,65535
81110604:	14404e2e 	bgeu	r2,r17,81110740 <__udivdi3+0x2e0>
81110608:	00804034 	movhi	r2,256
8111060c:	10bfffc4 	addi	r2,r2,-1
81110610:	1440d836 	bltu	r2,r17,81110974 <__udivdi3+0x514>
81110614:	00800404 	movi	r2,16
81110618:	8886d83a 	srl	r3,r17,r2
8111061c:	012044b4 	movhi	r4,33042
81110620:	21266284 	addi	r4,r4,-26230
81110624:	20c7883a 	add	r3,r4,r3
81110628:	18c00003 	ldbu	r3,0(r3)
8111062c:	1885883a 	add	r2,r3,r2
81110630:	00c00804 	movi	r3,32
81110634:	1887c83a 	sub	r3,r3,r2
81110638:	18008f1e 	bne	r3,zero,81110878 <__udivdi3+0x418>
8111063c:	882ad43a 	srli	r21,r17,16
81110640:	8461c83a 	sub	r16,r16,r17
81110644:	8d3fffcc 	andi	r20,r17,65535
81110648:	00c00044 	movi	r3,1
8111064c:	8009883a 	mov	r4,r16
81110650:	a80b883a 	mov	r5,r21
81110654:	d8c00015 	stw	r3,0(sp)
81110658:	111106c0 	call	8111106c <__umodsi3>
8111065c:	8009883a 	mov	r4,r16
81110660:	a80b883a 	mov	r5,r21
81110664:	1027883a 	mov	r19,r2
81110668:	11110080 	call	81111008 <__udivsi3>
8111066c:	9826943a 	slli	r19,r19,16
81110670:	9008d43a 	srli	r4,r18,16
81110674:	1521383a 	mul	r16,r2,r20
81110678:	102d883a 	mov	r22,r2
8111067c:	24c8b03a 	or	r4,r4,r19
81110680:	d8c00017 	ldw	r3,0(sp)
81110684:	2400052e 	bgeu	r4,r16,8111069c <__udivdi3+0x23c>
81110688:	2449883a 	add	r4,r4,r17
8111068c:	b0bfffc4 	addi	r2,r22,-1
81110690:	24400136 	bltu	r4,r17,81110698 <__udivdi3+0x238>
81110694:	2400ca36 	bltu	r4,r16,811109c0 <__udivdi3+0x560>
81110698:	102d883a 	mov	r22,r2
8111069c:	2421c83a 	sub	r16,r4,r16
811106a0:	a80b883a 	mov	r5,r21
811106a4:	8009883a 	mov	r4,r16
811106a8:	d8c00015 	stw	r3,0(sp)
811106ac:	111106c0 	call	8111106c <__umodsi3>
811106b0:	1027883a 	mov	r19,r2
811106b4:	a80b883a 	mov	r5,r21
811106b8:	8009883a 	mov	r4,r16
811106bc:	11110080 	call	81111008 <__udivsi3>
811106c0:	9826943a 	slli	r19,r19,16
811106c4:	1529383a 	mul	r20,r2,r20
811106c8:	94bfffcc 	andi	r18,r18,65535
811106cc:	94e4b03a 	or	r18,r18,r19
811106d0:	d8c00017 	ldw	r3,0(sp)
811106d4:	9500052e 	bgeu	r18,r20,811106ec <__udivdi3+0x28c>
811106d8:	8ca5883a 	add	r18,r17,r18
811106dc:	113fffc4 	addi	r4,r2,-1
811106e0:	94409736 	bltu	r18,r17,81110940 <__udivdi3+0x4e0>
811106e4:	9500962e 	bgeu	r18,r20,81110940 <__udivdi3+0x4e0>
811106e8:	10bfff84 	addi	r2,r2,-2
811106ec:	b00c943a 	slli	r6,r22,16
811106f0:	3084b03a 	or	r2,r6,r2
811106f4:	00000206 	br	81110700 <__udivdi3+0x2a0>
811106f8:	0007883a 	mov	r3,zero
811106fc:	0005883a 	mov	r2,zero
81110700:	dfc00a17 	ldw	ra,40(sp)
81110704:	df000917 	ldw	fp,36(sp)
81110708:	ddc00817 	ldw	r23,32(sp)
8111070c:	dd800717 	ldw	r22,28(sp)
81110710:	dd400617 	ldw	r21,24(sp)
81110714:	dd000517 	ldw	r20,20(sp)
81110718:	dcc00417 	ldw	r19,16(sp)
8111071c:	dc800317 	ldw	r18,12(sp)
81110720:	dc400217 	ldw	r17,8(sp)
81110724:	dc000117 	ldw	r16,4(sp)
81110728:	dec00b04 	addi	sp,sp,44
8111072c:	f800283a 	ret
81110730:	00803fc4 	movi	r2,255
81110734:	11c5803a 	cmpltu	r2,r2,r7
81110738:	100490fa 	slli	r2,r2,3
8111073c:	003f9e06 	br	811105b8 <__reset+0xfb0f05b8>
81110740:	00803fc4 	movi	r2,255
81110744:	1445803a 	cmpltu	r2,r2,r17
81110748:	100490fa 	slli	r2,r2,3
8111074c:	003fb206 	br	81110618 <__reset+0xfb0f0618>
81110750:	00804034 	movhi	r2,256
81110754:	10bfffc4 	addi	r2,r2,-1
81110758:	11808836 	bltu	r2,r6,8111097c <__udivdi3+0x51c>
8111075c:	00800404 	movi	r2,16
81110760:	003f5606 	br	811104bc <__reset+0xfb0f04bc>
81110764:	30aed83a 	srl	r23,r6,r2
81110768:	3d4e983a 	sll	r7,r7,r21
8111076c:	80acd83a 	srl	r22,r16,r2
81110770:	9884d83a 	srl	r2,r19,r2
81110774:	3deeb03a 	or	r23,r7,r23
81110778:	b824d43a 	srli	r18,r23,16
8111077c:	8560983a 	sll	r16,r16,r21
81110780:	b009883a 	mov	r4,r22
81110784:	900b883a 	mov	r5,r18
81110788:	3568983a 	sll	r20,r6,r21
8111078c:	1420b03a 	or	r16,r2,r16
81110790:	111106c0 	call	8111106c <__umodsi3>
81110794:	b009883a 	mov	r4,r22
81110798:	900b883a 	mov	r5,r18
8111079c:	1023883a 	mov	r17,r2
811107a0:	11110080 	call	81111008 <__udivsi3>
811107a4:	8808943a 	slli	r4,r17,16
811107a8:	bf3fffcc 	andi	fp,r23,65535
811107ac:	8006d43a 	srli	r3,r16,16
811107b0:	e0a3383a 	mul	r17,fp,r2
811107b4:	100d883a 	mov	r6,r2
811107b8:	1906b03a 	or	r3,r3,r4
811107bc:	1c40042e 	bgeu	r3,r17,811107d0 <__udivdi3+0x370>
811107c0:	1dc7883a 	add	r3,r3,r23
811107c4:	10bfffc4 	addi	r2,r2,-1
811107c8:	1dc0752e 	bgeu	r3,r23,811109a0 <__udivdi3+0x540>
811107cc:	100d883a 	mov	r6,r2
811107d0:	1c63c83a 	sub	r17,r3,r17
811107d4:	900b883a 	mov	r5,r18
811107d8:	8809883a 	mov	r4,r17
811107dc:	d9800015 	stw	r6,0(sp)
811107e0:	111106c0 	call	8111106c <__umodsi3>
811107e4:	102d883a 	mov	r22,r2
811107e8:	8809883a 	mov	r4,r17
811107ec:	900b883a 	mov	r5,r18
811107f0:	11110080 	call	81111008 <__udivsi3>
811107f4:	b02c943a 	slli	r22,r22,16
811107f8:	e089383a 	mul	r4,fp,r2
811107fc:	843fffcc 	andi	r16,r16,65535
81110800:	85a0b03a 	or	r16,r16,r22
81110804:	d9800017 	ldw	r6,0(sp)
81110808:	8100042e 	bgeu	r16,r4,8111081c <__udivdi3+0x3bc>
8111080c:	85e1883a 	add	r16,r16,r23
81110810:	10ffffc4 	addi	r3,r2,-1
81110814:	85c05e2e 	bgeu	r16,r23,81110990 <__udivdi3+0x530>
81110818:	1805883a 	mov	r2,r3
8111081c:	300c943a 	slli	r6,r6,16
81110820:	a17fffcc 	andi	r5,r20,65535
81110824:	a028d43a 	srli	r20,r20,16
81110828:	3084b03a 	or	r2,r6,r2
8111082c:	10ffffcc 	andi	r3,r2,65535
81110830:	100cd43a 	srli	r6,r2,16
81110834:	194f383a 	mul	r7,r3,r5
81110838:	1d07383a 	mul	r3,r3,r20
8111083c:	314b383a 	mul	r5,r6,r5
81110840:	3810d43a 	srli	r8,r7,16
81110844:	8121c83a 	sub	r16,r16,r4
81110848:	1947883a 	add	r3,r3,r5
8111084c:	40c7883a 	add	r3,r8,r3
81110850:	350d383a 	mul	r6,r6,r20
81110854:	1940022e 	bgeu	r3,r5,81110860 <__udivdi3+0x400>
81110858:	01000074 	movhi	r4,1
8111085c:	310d883a 	add	r6,r6,r4
81110860:	1828d43a 	srli	r20,r3,16
81110864:	a18d883a 	add	r6,r20,r6
81110868:	81803e36 	bltu	r16,r6,81110964 <__udivdi3+0x504>
8111086c:	81803826 	beq	r16,r6,81110950 <__udivdi3+0x4f0>
81110870:	0007883a 	mov	r3,zero
81110874:	003fa206 	br	81110700 <__reset+0xfb0f0700>
81110878:	88e2983a 	sll	r17,r17,r3
8111087c:	80a8d83a 	srl	r20,r16,r2
81110880:	80e0983a 	sll	r16,r16,r3
81110884:	882ad43a 	srli	r21,r17,16
81110888:	9884d83a 	srl	r2,r19,r2
8111088c:	a009883a 	mov	r4,r20
81110890:	a80b883a 	mov	r5,r21
81110894:	142eb03a 	or	r23,r2,r16
81110898:	98e4983a 	sll	r18,r19,r3
8111089c:	111106c0 	call	8111106c <__umodsi3>
811108a0:	a009883a 	mov	r4,r20
811108a4:	a80b883a 	mov	r5,r21
811108a8:	1021883a 	mov	r16,r2
811108ac:	11110080 	call	81111008 <__udivsi3>
811108b0:	1039883a 	mov	fp,r2
811108b4:	8d3fffcc 	andi	r20,r17,65535
811108b8:	8020943a 	slli	r16,r16,16
811108bc:	b804d43a 	srli	r2,r23,16
811108c0:	a72d383a 	mul	r22,r20,fp
811108c4:	1404b03a 	or	r2,r2,r16
811108c8:	1580062e 	bgeu	r2,r22,811108e4 <__udivdi3+0x484>
811108cc:	1445883a 	add	r2,r2,r17
811108d0:	e0ffffc4 	addi	r3,fp,-1
811108d4:	14403836 	bltu	r2,r17,811109b8 <__udivdi3+0x558>
811108d8:	1580372e 	bgeu	r2,r22,811109b8 <__udivdi3+0x558>
811108dc:	e73fff84 	addi	fp,fp,-2
811108e0:	1445883a 	add	r2,r2,r17
811108e4:	15adc83a 	sub	r22,r2,r22
811108e8:	a80b883a 	mov	r5,r21
811108ec:	b009883a 	mov	r4,r22
811108f0:	111106c0 	call	8111106c <__umodsi3>
811108f4:	1027883a 	mov	r19,r2
811108f8:	b009883a 	mov	r4,r22
811108fc:	a80b883a 	mov	r5,r21
81110900:	11110080 	call	81111008 <__udivsi3>
81110904:	9826943a 	slli	r19,r19,16
81110908:	a0a1383a 	mul	r16,r20,r2
8111090c:	b93fffcc 	andi	r4,r23,65535
81110910:	24c8b03a 	or	r4,r4,r19
81110914:	2400062e 	bgeu	r4,r16,81110930 <__udivdi3+0x4d0>
81110918:	2449883a 	add	r4,r4,r17
8111091c:	10ffffc4 	addi	r3,r2,-1
81110920:	24402336 	bltu	r4,r17,811109b0 <__udivdi3+0x550>
81110924:	2400222e 	bgeu	r4,r16,811109b0 <__udivdi3+0x550>
81110928:	10bfff84 	addi	r2,r2,-2
8111092c:	2449883a 	add	r4,r4,r17
81110930:	e038943a 	slli	fp,fp,16
81110934:	2421c83a 	sub	r16,r4,r16
81110938:	e086b03a 	or	r3,fp,r2
8111093c:	003f4306 	br	8111064c <__reset+0xfb0f064c>
81110940:	2005883a 	mov	r2,r4
81110944:	003f6906 	br	811106ec <__reset+0xfb0f06ec>
81110948:	1805883a 	mov	r2,r3
8111094c:	003f0f06 	br	8111058c <__reset+0xfb0f058c>
81110950:	1806943a 	slli	r3,r3,16
81110954:	9d66983a 	sll	r19,r19,r21
81110958:	39ffffcc 	andi	r7,r7,65535
8111095c:	19c7883a 	add	r3,r3,r7
81110960:	98ffc32e 	bgeu	r19,r3,81110870 <__reset+0xfb0f0870>
81110964:	10bfffc4 	addi	r2,r2,-1
81110968:	003fc106 	br	81110870 <__reset+0xfb0f0870>
8111096c:	00800604 	movi	r2,24
81110970:	003f1106 	br	811105b8 <__reset+0xfb0f05b8>
81110974:	00800604 	movi	r2,24
81110978:	003f2706 	br	81110618 <__reset+0xfb0f0618>
8111097c:	00800604 	movi	r2,24
81110980:	003ece06 	br	811104bc <__reset+0xfb0f04bc>
81110984:	0007883a 	mov	r3,zero
81110988:	00800044 	movi	r2,1
8111098c:	003f5c06 	br	81110700 <__reset+0xfb0f0700>
81110990:	813fa12e 	bgeu	r16,r4,81110818 <__reset+0xfb0f0818>
81110994:	10bfff84 	addi	r2,r2,-2
81110998:	85e1883a 	add	r16,r16,r23
8111099c:	003f9f06 	br	8111081c <__reset+0xfb0f081c>
811109a0:	1c7f8a2e 	bgeu	r3,r17,811107cc <__reset+0xfb0f07cc>
811109a4:	31bfff84 	addi	r6,r6,-2
811109a8:	1dc7883a 	add	r3,r3,r23
811109ac:	003f8806 	br	811107d0 <__reset+0xfb0f07d0>
811109b0:	1805883a 	mov	r2,r3
811109b4:	003fde06 	br	81110930 <__reset+0xfb0f0930>
811109b8:	1839883a 	mov	fp,r3
811109bc:	003fc906 	br	811108e4 <__reset+0xfb0f08e4>
811109c0:	b5bfff84 	addi	r22,r22,-2
811109c4:	2449883a 	add	r4,r4,r17
811109c8:	003f3406 	br	8111069c <__reset+0xfb0f069c>
811109cc:	b5bfff84 	addi	r22,r22,-2
811109d0:	1445883a 	add	r2,r2,r17
811109d4:	003edb06 	br	81110544 <__reset+0xfb0f0544>

811109d8 <__umoddi3>:
811109d8:	defff404 	addi	sp,sp,-48
811109dc:	df000a15 	stw	fp,40(sp)
811109e0:	dc400315 	stw	r17,12(sp)
811109e4:	dc000215 	stw	r16,8(sp)
811109e8:	dfc00b15 	stw	ra,44(sp)
811109ec:	ddc00915 	stw	r23,36(sp)
811109f0:	dd800815 	stw	r22,32(sp)
811109f4:	dd400715 	stw	r21,28(sp)
811109f8:	dd000615 	stw	r20,24(sp)
811109fc:	dcc00515 	stw	r19,20(sp)
81110a00:	dc800415 	stw	r18,16(sp)
81110a04:	2021883a 	mov	r16,r4
81110a08:	2823883a 	mov	r17,r5
81110a0c:	2839883a 	mov	fp,r5
81110a10:	38003c1e 	bne	r7,zero,81110b04 <__umoddi3+0x12c>
81110a14:	3027883a 	mov	r19,r6
81110a18:	2029883a 	mov	r20,r4
81110a1c:	2980512e 	bgeu	r5,r6,81110b64 <__umoddi3+0x18c>
81110a20:	00bfffd4 	movui	r2,65535
81110a24:	11809a36 	bltu	r2,r6,81110c90 <__umoddi3+0x2b8>
81110a28:	01003fc4 	movi	r4,255
81110a2c:	2189803a 	cmpltu	r4,r4,r6
81110a30:	200890fa 	slli	r4,r4,3
81110a34:	3104d83a 	srl	r2,r6,r4
81110a38:	00e044b4 	movhi	r3,33042
81110a3c:	18e66284 	addi	r3,r3,-26230
81110a40:	1885883a 	add	r2,r3,r2
81110a44:	10c00003 	ldbu	r3,0(r2)
81110a48:	00800804 	movi	r2,32
81110a4c:	1909883a 	add	r4,r3,r4
81110a50:	1125c83a 	sub	r18,r2,r4
81110a54:	90000526 	beq	r18,zero,81110a6c <__umoddi3+0x94>
81110a58:	8ca2983a 	sll	r17,r17,r18
81110a5c:	8108d83a 	srl	r4,r16,r4
81110a60:	34a6983a 	sll	r19,r6,r18
81110a64:	84a8983a 	sll	r20,r16,r18
81110a68:	2478b03a 	or	fp,r4,r17
81110a6c:	982ed43a 	srli	r23,r19,16
81110a70:	e009883a 	mov	r4,fp
81110a74:	9dbfffcc 	andi	r22,r19,65535
81110a78:	b80b883a 	mov	r5,r23
81110a7c:	111106c0 	call	8111106c <__umodsi3>
81110a80:	e009883a 	mov	r4,fp
81110a84:	b80b883a 	mov	r5,r23
81110a88:	102b883a 	mov	r21,r2
81110a8c:	11110080 	call	81111008 <__udivsi3>
81110a90:	a806943a 	slli	r3,r21,16
81110a94:	a008d43a 	srli	r4,r20,16
81110a98:	b085383a 	mul	r2,r22,r2
81110a9c:	20c8b03a 	or	r4,r4,r3
81110aa0:	2080032e 	bgeu	r4,r2,81110ab0 <__umoddi3+0xd8>
81110aa4:	24c9883a 	add	r4,r4,r19
81110aa8:	24c00136 	bltu	r4,r19,81110ab0 <__umoddi3+0xd8>
81110aac:	20811036 	bltu	r4,r2,81110ef0 <__umoddi3+0x518>
81110ab0:	20abc83a 	sub	r21,r4,r2
81110ab4:	b80b883a 	mov	r5,r23
81110ab8:	a809883a 	mov	r4,r21
81110abc:	111106c0 	call	8111106c <__umodsi3>
81110ac0:	1023883a 	mov	r17,r2
81110ac4:	b80b883a 	mov	r5,r23
81110ac8:	a809883a 	mov	r4,r21
81110acc:	11110080 	call	81111008 <__udivsi3>
81110ad0:	8822943a 	slli	r17,r17,16
81110ad4:	b085383a 	mul	r2,r22,r2
81110ad8:	a0ffffcc 	andi	r3,r20,65535
81110adc:	1c46b03a 	or	r3,r3,r17
81110ae0:	1880042e 	bgeu	r3,r2,81110af4 <__umoddi3+0x11c>
81110ae4:	1cc7883a 	add	r3,r3,r19
81110ae8:	1cc00236 	bltu	r3,r19,81110af4 <__umoddi3+0x11c>
81110aec:	1880012e 	bgeu	r3,r2,81110af4 <__umoddi3+0x11c>
81110af0:	1cc7883a 	add	r3,r3,r19
81110af4:	1885c83a 	sub	r2,r3,r2
81110af8:	1484d83a 	srl	r2,r2,r18
81110afc:	0007883a 	mov	r3,zero
81110b00:	00004f06 	br	81110c40 <__umoddi3+0x268>
81110b04:	29c04c36 	bltu	r5,r7,81110c38 <__umoddi3+0x260>
81110b08:	00bfffd4 	movui	r2,65535
81110b0c:	11c0582e 	bgeu	r2,r7,81110c70 <__umoddi3+0x298>
81110b10:	00804034 	movhi	r2,256
81110b14:	10bfffc4 	addi	r2,r2,-1
81110b18:	11c0e736 	bltu	r2,r7,81110eb8 <__umoddi3+0x4e0>
81110b1c:	01000404 	movi	r4,16
81110b20:	3904d83a 	srl	r2,r7,r4
81110b24:	00e044b4 	movhi	r3,33042
81110b28:	18e66284 	addi	r3,r3,-26230
81110b2c:	1885883a 	add	r2,r3,r2
81110b30:	14c00003 	ldbu	r19,0(r2)
81110b34:	00c00804 	movi	r3,32
81110b38:	9927883a 	add	r19,r19,r4
81110b3c:	1ce9c83a 	sub	r20,r3,r19
81110b40:	a000581e 	bne	r20,zero,81110ca4 <__umoddi3+0x2cc>
81110b44:	3c400136 	bltu	r7,r17,81110b4c <__umoddi3+0x174>
81110b48:	8180eb36 	bltu	r16,r6,81110ef8 <__umoddi3+0x520>
81110b4c:	8185c83a 	sub	r2,r16,r6
81110b50:	89e3c83a 	sub	r17,r17,r7
81110b54:	8089803a 	cmpltu	r4,r16,r2
81110b58:	8939c83a 	sub	fp,r17,r4
81110b5c:	e007883a 	mov	r3,fp
81110b60:	00003706 	br	81110c40 <__umoddi3+0x268>
81110b64:	3000041e 	bne	r6,zero,81110b78 <__umoddi3+0x1a0>
81110b68:	000b883a 	mov	r5,zero
81110b6c:	01000044 	movi	r4,1
81110b70:	11110080 	call	81111008 <__udivsi3>
81110b74:	1027883a 	mov	r19,r2
81110b78:	00bfffd4 	movui	r2,65535
81110b7c:	14c0402e 	bgeu	r2,r19,81110c80 <__umoddi3+0x2a8>
81110b80:	00804034 	movhi	r2,256
81110b84:	10bfffc4 	addi	r2,r2,-1
81110b88:	14c0cd36 	bltu	r2,r19,81110ec0 <__umoddi3+0x4e8>
81110b8c:	00800404 	movi	r2,16
81110b90:	9886d83a 	srl	r3,r19,r2
81110b94:	012044b4 	movhi	r4,33042
81110b98:	21266284 	addi	r4,r4,-26230
81110b9c:	20c7883a 	add	r3,r4,r3
81110ba0:	18c00003 	ldbu	r3,0(r3)
81110ba4:	1887883a 	add	r3,r3,r2
81110ba8:	00800804 	movi	r2,32
81110bac:	10e5c83a 	sub	r18,r2,r3
81110bb0:	9000901e 	bne	r18,zero,81110df4 <__umoddi3+0x41c>
81110bb4:	982cd43a 	srli	r22,r19,16
81110bb8:	8ce3c83a 	sub	r17,r17,r19
81110bbc:	9d7fffcc 	andi	r21,r19,65535
81110bc0:	b00b883a 	mov	r5,r22
81110bc4:	8809883a 	mov	r4,r17
81110bc8:	111106c0 	call	8111106c <__umodsi3>
81110bcc:	8809883a 	mov	r4,r17
81110bd0:	b00b883a 	mov	r5,r22
81110bd4:	1021883a 	mov	r16,r2
81110bd8:	11110080 	call	81111008 <__udivsi3>
81110bdc:	8006943a 	slli	r3,r16,16
81110be0:	a008d43a 	srli	r4,r20,16
81110be4:	1545383a 	mul	r2,r2,r21
81110be8:	20c8b03a 	or	r4,r4,r3
81110bec:	2080042e 	bgeu	r4,r2,81110c00 <__umoddi3+0x228>
81110bf0:	24c9883a 	add	r4,r4,r19
81110bf4:	24c00236 	bltu	r4,r19,81110c00 <__umoddi3+0x228>
81110bf8:	2080012e 	bgeu	r4,r2,81110c00 <__umoddi3+0x228>
81110bfc:	24c9883a 	add	r4,r4,r19
81110c00:	20a1c83a 	sub	r16,r4,r2
81110c04:	b00b883a 	mov	r5,r22
81110c08:	8009883a 	mov	r4,r16
81110c0c:	111106c0 	call	8111106c <__umodsi3>
81110c10:	1023883a 	mov	r17,r2
81110c14:	b00b883a 	mov	r5,r22
81110c18:	8009883a 	mov	r4,r16
81110c1c:	11110080 	call	81111008 <__udivsi3>
81110c20:	8822943a 	slli	r17,r17,16
81110c24:	1545383a 	mul	r2,r2,r21
81110c28:	a53fffcc 	andi	r20,r20,65535
81110c2c:	a446b03a 	or	r3,r20,r17
81110c30:	18bfb02e 	bgeu	r3,r2,81110af4 <__reset+0xfb0f0af4>
81110c34:	003fab06 	br	81110ae4 <__reset+0xfb0f0ae4>
81110c38:	2005883a 	mov	r2,r4
81110c3c:	2807883a 	mov	r3,r5
81110c40:	dfc00b17 	ldw	ra,44(sp)
81110c44:	df000a17 	ldw	fp,40(sp)
81110c48:	ddc00917 	ldw	r23,36(sp)
81110c4c:	dd800817 	ldw	r22,32(sp)
81110c50:	dd400717 	ldw	r21,28(sp)
81110c54:	dd000617 	ldw	r20,24(sp)
81110c58:	dcc00517 	ldw	r19,20(sp)
81110c5c:	dc800417 	ldw	r18,16(sp)
81110c60:	dc400317 	ldw	r17,12(sp)
81110c64:	dc000217 	ldw	r16,8(sp)
81110c68:	dec00c04 	addi	sp,sp,48
81110c6c:	f800283a 	ret
81110c70:	04c03fc4 	movi	r19,255
81110c74:	99c9803a 	cmpltu	r4,r19,r7
81110c78:	200890fa 	slli	r4,r4,3
81110c7c:	003fa806 	br	81110b20 <__reset+0xfb0f0b20>
81110c80:	00803fc4 	movi	r2,255
81110c84:	14c5803a 	cmpltu	r2,r2,r19
81110c88:	100490fa 	slli	r2,r2,3
81110c8c:	003fc006 	br	81110b90 <__reset+0xfb0f0b90>
81110c90:	00804034 	movhi	r2,256
81110c94:	10bfffc4 	addi	r2,r2,-1
81110c98:	11808b36 	bltu	r2,r6,81110ec8 <__umoddi3+0x4f0>
81110c9c:	01000404 	movi	r4,16
81110ca0:	003f6406 	br	81110a34 <__reset+0xfb0f0a34>
81110ca4:	34c4d83a 	srl	r2,r6,r19
81110ca8:	3d0e983a 	sll	r7,r7,r20
81110cac:	8cf8d83a 	srl	fp,r17,r19
81110cb0:	8d10983a 	sll	r8,r17,r20
81110cb4:	38aab03a 	or	r21,r7,r2
81110cb8:	a82cd43a 	srli	r22,r21,16
81110cbc:	84e2d83a 	srl	r17,r16,r19
81110cc0:	e009883a 	mov	r4,fp
81110cc4:	b00b883a 	mov	r5,r22
81110cc8:	8a22b03a 	or	r17,r17,r8
81110ccc:	3524983a 	sll	r18,r6,r20
81110cd0:	111106c0 	call	8111106c <__umodsi3>
81110cd4:	e009883a 	mov	r4,fp
81110cd8:	b00b883a 	mov	r5,r22
81110cdc:	102f883a 	mov	r23,r2
81110ce0:	11110080 	call	81111008 <__udivsi3>
81110ce4:	100d883a 	mov	r6,r2
81110ce8:	b808943a 	slli	r4,r23,16
81110cec:	aa3fffcc 	andi	r8,r21,65535
81110cf0:	8804d43a 	srli	r2,r17,16
81110cf4:	41af383a 	mul	r23,r8,r6
81110cf8:	8520983a 	sll	r16,r16,r20
81110cfc:	1104b03a 	or	r2,r2,r4
81110d00:	15c0042e 	bgeu	r2,r23,81110d14 <__umoddi3+0x33c>
81110d04:	1545883a 	add	r2,r2,r21
81110d08:	30ffffc4 	addi	r3,r6,-1
81110d0c:	1540742e 	bgeu	r2,r21,81110ee0 <__umoddi3+0x508>
81110d10:	180d883a 	mov	r6,r3
81110d14:	15efc83a 	sub	r23,r2,r23
81110d18:	b00b883a 	mov	r5,r22
81110d1c:	b809883a 	mov	r4,r23
81110d20:	d9800115 	stw	r6,4(sp)
81110d24:	da000015 	stw	r8,0(sp)
81110d28:	111106c0 	call	8111106c <__umodsi3>
81110d2c:	b00b883a 	mov	r5,r22
81110d30:	b809883a 	mov	r4,r23
81110d34:	1039883a 	mov	fp,r2
81110d38:	11110080 	call	81111008 <__udivsi3>
81110d3c:	da000017 	ldw	r8,0(sp)
81110d40:	e038943a 	slli	fp,fp,16
81110d44:	100b883a 	mov	r5,r2
81110d48:	4089383a 	mul	r4,r8,r2
81110d4c:	8a3fffcc 	andi	r8,r17,65535
81110d50:	4710b03a 	or	r8,r8,fp
81110d54:	d9800117 	ldw	r6,4(sp)
81110d58:	4100042e 	bgeu	r8,r4,81110d6c <__umoddi3+0x394>
81110d5c:	4551883a 	add	r8,r8,r21
81110d60:	10bfffc4 	addi	r2,r2,-1
81110d64:	45405a2e 	bgeu	r8,r21,81110ed0 <__umoddi3+0x4f8>
81110d68:	100b883a 	mov	r5,r2
81110d6c:	300c943a 	slli	r6,r6,16
81110d70:	91ffffcc 	andi	r7,r18,65535
81110d74:	9004d43a 	srli	r2,r18,16
81110d78:	314cb03a 	or	r6,r6,r5
81110d7c:	317fffcc 	andi	r5,r6,65535
81110d80:	300cd43a 	srli	r6,r6,16
81110d84:	29d3383a 	mul	r9,r5,r7
81110d88:	288b383a 	mul	r5,r5,r2
81110d8c:	31cf383a 	mul	r7,r6,r7
81110d90:	4806d43a 	srli	r3,r9,16
81110d94:	4111c83a 	sub	r8,r8,r4
81110d98:	29cb883a 	add	r5,r5,r7
81110d9c:	194b883a 	add	r5,r3,r5
81110da0:	3085383a 	mul	r2,r6,r2
81110da4:	29c0022e 	bgeu	r5,r7,81110db0 <__umoddi3+0x3d8>
81110da8:	00c00074 	movhi	r3,1
81110dac:	10c5883a 	add	r2,r2,r3
81110db0:	2808d43a 	srli	r4,r5,16
81110db4:	280a943a 	slli	r5,r5,16
81110db8:	4a7fffcc 	andi	r9,r9,65535
81110dbc:	2085883a 	add	r2,r4,r2
81110dc0:	2a4b883a 	add	r5,r5,r9
81110dc4:	40803636 	bltu	r8,r2,81110ea0 <__umoddi3+0x4c8>
81110dc8:	40804d26 	beq	r8,r2,81110f00 <__umoddi3+0x528>
81110dcc:	4089c83a 	sub	r4,r8,r2
81110dd0:	280f883a 	mov	r7,r5
81110dd4:	81cfc83a 	sub	r7,r16,r7
81110dd8:	81c7803a 	cmpltu	r3,r16,r7
81110ddc:	20c7c83a 	sub	r3,r4,r3
81110de0:	1cc4983a 	sll	r2,r3,r19
81110de4:	3d0ed83a 	srl	r7,r7,r20
81110de8:	1d06d83a 	srl	r3,r3,r20
81110dec:	11c4b03a 	or	r2,r2,r7
81110df0:	003f9306 	br	81110c40 <__reset+0xfb0f0c40>
81110df4:	9ca6983a 	sll	r19,r19,r18
81110df8:	88e8d83a 	srl	r20,r17,r3
81110dfc:	80c4d83a 	srl	r2,r16,r3
81110e00:	982cd43a 	srli	r22,r19,16
81110e04:	8ca2983a 	sll	r17,r17,r18
81110e08:	a009883a 	mov	r4,r20
81110e0c:	b00b883a 	mov	r5,r22
81110e10:	1478b03a 	or	fp,r2,r17
81110e14:	111106c0 	call	8111106c <__umodsi3>
81110e18:	a009883a 	mov	r4,r20
81110e1c:	b00b883a 	mov	r5,r22
81110e20:	1023883a 	mov	r17,r2
81110e24:	11110080 	call	81111008 <__udivsi3>
81110e28:	9d7fffcc 	andi	r21,r19,65535
81110e2c:	880a943a 	slli	r5,r17,16
81110e30:	e008d43a 	srli	r4,fp,16
81110e34:	a885383a 	mul	r2,r21,r2
81110e38:	84a8983a 	sll	r20,r16,r18
81110e3c:	2148b03a 	or	r4,r4,r5
81110e40:	2080042e 	bgeu	r4,r2,81110e54 <__umoddi3+0x47c>
81110e44:	24c9883a 	add	r4,r4,r19
81110e48:	24c00236 	bltu	r4,r19,81110e54 <__umoddi3+0x47c>
81110e4c:	2080012e 	bgeu	r4,r2,81110e54 <__umoddi3+0x47c>
81110e50:	24c9883a 	add	r4,r4,r19
81110e54:	20a3c83a 	sub	r17,r4,r2
81110e58:	b00b883a 	mov	r5,r22
81110e5c:	8809883a 	mov	r4,r17
81110e60:	111106c0 	call	8111106c <__umodsi3>
81110e64:	102f883a 	mov	r23,r2
81110e68:	8809883a 	mov	r4,r17
81110e6c:	b00b883a 	mov	r5,r22
81110e70:	11110080 	call	81111008 <__udivsi3>
81110e74:	b82e943a 	slli	r23,r23,16
81110e78:	a885383a 	mul	r2,r21,r2
81110e7c:	e13fffcc 	andi	r4,fp,65535
81110e80:	25c8b03a 	or	r4,r4,r23
81110e84:	2080042e 	bgeu	r4,r2,81110e98 <__umoddi3+0x4c0>
81110e88:	24c9883a 	add	r4,r4,r19
81110e8c:	24c00236 	bltu	r4,r19,81110e98 <__umoddi3+0x4c0>
81110e90:	2080012e 	bgeu	r4,r2,81110e98 <__umoddi3+0x4c0>
81110e94:	24c9883a 	add	r4,r4,r19
81110e98:	20a3c83a 	sub	r17,r4,r2
81110e9c:	003f4806 	br	81110bc0 <__reset+0xfb0f0bc0>
81110ea0:	2c8fc83a 	sub	r7,r5,r18
81110ea4:	1545c83a 	sub	r2,r2,r21
81110ea8:	29cb803a 	cmpltu	r5,r5,r7
81110eac:	1145c83a 	sub	r2,r2,r5
81110eb0:	4089c83a 	sub	r4,r8,r2
81110eb4:	003fc706 	br	81110dd4 <__reset+0xfb0f0dd4>
81110eb8:	01000604 	movi	r4,24
81110ebc:	003f1806 	br	81110b20 <__reset+0xfb0f0b20>
81110ec0:	00800604 	movi	r2,24
81110ec4:	003f3206 	br	81110b90 <__reset+0xfb0f0b90>
81110ec8:	01000604 	movi	r4,24
81110ecc:	003ed906 	br	81110a34 <__reset+0xfb0f0a34>
81110ed0:	413fa52e 	bgeu	r8,r4,81110d68 <__reset+0xfb0f0d68>
81110ed4:	297fff84 	addi	r5,r5,-2
81110ed8:	4551883a 	add	r8,r8,r21
81110edc:	003fa306 	br	81110d6c <__reset+0xfb0f0d6c>
81110ee0:	15ff8b2e 	bgeu	r2,r23,81110d10 <__reset+0xfb0f0d10>
81110ee4:	31bfff84 	addi	r6,r6,-2
81110ee8:	1545883a 	add	r2,r2,r21
81110eec:	003f8906 	br	81110d14 <__reset+0xfb0f0d14>
81110ef0:	24c9883a 	add	r4,r4,r19
81110ef4:	003eee06 	br	81110ab0 <__reset+0xfb0f0ab0>
81110ef8:	8005883a 	mov	r2,r16
81110efc:	003f1706 	br	81110b5c <__reset+0xfb0f0b5c>
81110f00:	817fe736 	bltu	r16,r5,81110ea0 <__reset+0xfb0f0ea0>
81110f04:	280f883a 	mov	r7,r5
81110f08:	0009883a 	mov	r4,zero
81110f0c:	003fb106 	br	81110dd4 <__reset+0xfb0f0dd4>

81110f10 <__divsi3>:
81110f10:	20001b16 	blt	r4,zero,81110f80 <__divsi3+0x70>
81110f14:	000f883a 	mov	r7,zero
81110f18:	28001616 	blt	r5,zero,81110f74 <__divsi3+0x64>
81110f1c:	200d883a 	mov	r6,r4
81110f20:	29001a2e 	bgeu	r5,r4,81110f8c <__divsi3+0x7c>
81110f24:	00800804 	movi	r2,32
81110f28:	00c00044 	movi	r3,1
81110f2c:	00000106 	br	81110f34 <__divsi3+0x24>
81110f30:	10000d26 	beq	r2,zero,81110f68 <__divsi3+0x58>
81110f34:	294b883a 	add	r5,r5,r5
81110f38:	10bfffc4 	addi	r2,r2,-1
81110f3c:	18c7883a 	add	r3,r3,r3
81110f40:	293ffb36 	bltu	r5,r4,81110f30 <__reset+0xfb0f0f30>
81110f44:	0005883a 	mov	r2,zero
81110f48:	18000726 	beq	r3,zero,81110f68 <__divsi3+0x58>
81110f4c:	0005883a 	mov	r2,zero
81110f50:	31400236 	bltu	r6,r5,81110f5c <__divsi3+0x4c>
81110f54:	314dc83a 	sub	r6,r6,r5
81110f58:	10c4b03a 	or	r2,r2,r3
81110f5c:	1806d07a 	srli	r3,r3,1
81110f60:	280ad07a 	srli	r5,r5,1
81110f64:	183ffa1e 	bne	r3,zero,81110f50 <__reset+0xfb0f0f50>
81110f68:	38000126 	beq	r7,zero,81110f70 <__divsi3+0x60>
81110f6c:	0085c83a 	sub	r2,zero,r2
81110f70:	f800283a 	ret
81110f74:	014bc83a 	sub	r5,zero,r5
81110f78:	39c0005c 	xori	r7,r7,1
81110f7c:	003fe706 	br	81110f1c <__reset+0xfb0f0f1c>
81110f80:	0109c83a 	sub	r4,zero,r4
81110f84:	01c00044 	movi	r7,1
81110f88:	003fe306 	br	81110f18 <__reset+0xfb0f0f18>
81110f8c:	00c00044 	movi	r3,1
81110f90:	003fee06 	br	81110f4c <__reset+0xfb0f0f4c>

81110f94 <__modsi3>:
81110f94:	20001716 	blt	r4,zero,81110ff4 <__modsi3+0x60>
81110f98:	000f883a 	mov	r7,zero
81110f9c:	2005883a 	mov	r2,r4
81110fa0:	28001216 	blt	r5,zero,81110fec <__modsi3+0x58>
81110fa4:	2900162e 	bgeu	r5,r4,81111000 <__modsi3+0x6c>
81110fa8:	01800804 	movi	r6,32
81110fac:	00c00044 	movi	r3,1
81110fb0:	00000106 	br	81110fb8 <__modsi3+0x24>
81110fb4:	30000a26 	beq	r6,zero,81110fe0 <__modsi3+0x4c>
81110fb8:	294b883a 	add	r5,r5,r5
81110fbc:	31bfffc4 	addi	r6,r6,-1
81110fc0:	18c7883a 	add	r3,r3,r3
81110fc4:	293ffb36 	bltu	r5,r4,81110fb4 <__reset+0xfb0f0fb4>
81110fc8:	18000526 	beq	r3,zero,81110fe0 <__modsi3+0x4c>
81110fcc:	1806d07a 	srli	r3,r3,1
81110fd0:	11400136 	bltu	r2,r5,81110fd8 <__modsi3+0x44>
81110fd4:	1145c83a 	sub	r2,r2,r5
81110fd8:	280ad07a 	srli	r5,r5,1
81110fdc:	183ffb1e 	bne	r3,zero,81110fcc <__reset+0xfb0f0fcc>
81110fe0:	38000126 	beq	r7,zero,81110fe8 <__modsi3+0x54>
81110fe4:	0085c83a 	sub	r2,zero,r2
81110fe8:	f800283a 	ret
81110fec:	014bc83a 	sub	r5,zero,r5
81110ff0:	003fec06 	br	81110fa4 <__reset+0xfb0f0fa4>
81110ff4:	0109c83a 	sub	r4,zero,r4
81110ff8:	01c00044 	movi	r7,1
81110ffc:	003fe706 	br	81110f9c <__reset+0xfb0f0f9c>
81111000:	00c00044 	movi	r3,1
81111004:	003ff106 	br	81110fcc <__reset+0xfb0f0fcc>

81111008 <__udivsi3>:
81111008:	200d883a 	mov	r6,r4
8111100c:	2900152e 	bgeu	r5,r4,81111064 <__udivsi3+0x5c>
81111010:	28001416 	blt	r5,zero,81111064 <__udivsi3+0x5c>
81111014:	00800804 	movi	r2,32
81111018:	00c00044 	movi	r3,1
8111101c:	00000206 	br	81111028 <__udivsi3+0x20>
81111020:	10000e26 	beq	r2,zero,8111105c <__udivsi3+0x54>
81111024:	28000516 	blt	r5,zero,8111103c <__udivsi3+0x34>
81111028:	294b883a 	add	r5,r5,r5
8111102c:	10bfffc4 	addi	r2,r2,-1
81111030:	18c7883a 	add	r3,r3,r3
81111034:	293ffa36 	bltu	r5,r4,81111020 <__reset+0xfb0f1020>
81111038:	18000826 	beq	r3,zero,8111105c <__udivsi3+0x54>
8111103c:	0005883a 	mov	r2,zero
81111040:	31400236 	bltu	r6,r5,8111104c <__udivsi3+0x44>
81111044:	314dc83a 	sub	r6,r6,r5
81111048:	10c4b03a 	or	r2,r2,r3
8111104c:	1806d07a 	srli	r3,r3,1
81111050:	280ad07a 	srli	r5,r5,1
81111054:	183ffa1e 	bne	r3,zero,81111040 <__reset+0xfb0f1040>
81111058:	f800283a 	ret
8111105c:	0005883a 	mov	r2,zero
81111060:	f800283a 	ret
81111064:	00c00044 	movi	r3,1
81111068:	003ff406 	br	8111103c <__reset+0xfb0f103c>

8111106c <__umodsi3>:
8111106c:	2005883a 	mov	r2,r4
81111070:	2900122e 	bgeu	r5,r4,811110bc <__umodsi3+0x50>
81111074:	28001116 	blt	r5,zero,811110bc <__umodsi3+0x50>
81111078:	01800804 	movi	r6,32
8111107c:	00c00044 	movi	r3,1
81111080:	00000206 	br	8111108c <__umodsi3+0x20>
81111084:	30000c26 	beq	r6,zero,811110b8 <__umodsi3+0x4c>
81111088:	28000516 	blt	r5,zero,811110a0 <__umodsi3+0x34>
8111108c:	294b883a 	add	r5,r5,r5
81111090:	31bfffc4 	addi	r6,r6,-1
81111094:	18c7883a 	add	r3,r3,r3
81111098:	293ffa36 	bltu	r5,r4,81111084 <__reset+0xfb0f1084>
8111109c:	18000626 	beq	r3,zero,811110b8 <__umodsi3+0x4c>
811110a0:	1806d07a 	srli	r3,r3,1
811110a4:	11400136 	bltu	r2,r5,811110ac <__umodsi3+0x40>
811110a8:	1145c83a 	sub	r2,r2,r5
811110ac:	280ad07a 	srli	r5,r5,1
811110b0:	183ffb1e 	bne	r3,zero,811110a0 <__reset+0xfb0f10a0>
811110b4:	f800283a 	ret
811110b8:	f800283a 	ret
811110bc:	00c00044 	movi	r3,1
811110c0:	003ff706 	br	811110a0 <__reset+0xfb0f10a0>

811110c4 <__adddf3>:
811110c4:	02c00434 	movhi	r11,16
811110c8:	5affffc4 	addi	r11,r11,-1
811110cc:	2806d7fa 	srli	r3,r5,31
811110d0:	2ad4703a 	and	r10,r5,r11
811110d4:	3ad2703a 	and	r9,r7,r11
811110d8:	3804d53a 	srli	r2,r7,20
811110dc:	3018d77a 	srli	r12,r6,29
811110e0:	280ad53a 	srli	r5,r5,20
811110e4:	501490fa 	slli	r10,r10,3
811110e8:	2010d77a 	srli	r8,r4,29
811110ec:	481290fa 	slli	r9,r9,3
811110f0:	380ed7fa 	srli	r7,r7,31
811110f4:	defffb04 	addi	sp,sp,-20
811110f8:	dc800215 	stw	r18,8(sp)
811110fc:	dc400115 	stw	r17,4(sp)
81111100:	dc000015 	stw	r16,0(sp)
81111104:	dfc00415 	stw	ra,16(sp)
81111108:	dcc00315 	stw	r19,12(sp)
8111110c:	1c803fcc 	andi	r18,r3,255
81111110:	2c01ffcc 	andi	r16,r5,2047
81111114:	5210b03a 	or	r8,r10,r8
81111118:	202290fa 	slli	r17,r4,3
8111111c:	1081ffcc 	andi	r2,r2,2047
81111120:	4b12b03a 	or	r9,r9,r12
81111124:	300c90fa 	slli	r6,r6,3
81111128:	91c07526 	beq	r18,r7,81111300 <__adddf3+0x23c>
8111112c:	8087c83a 	sub	r3,r16,r2
81111130:	00c0ab0e 	bge	zero,r3,811113e0 <__adddf3+0x31c>
81111134:	10002a1e 	bne	r2,zero,811111e0 <__adddf3+0x11c>
81111138:	4984b03a 	or	r2,r9,r6
8111113c:	1000961e 	bne	r2,zero,81111398 <__adddf3+0x2d4>
81111140:	888001cc 	andi	r2,r17,7
81111144:	10000726 	beq	r2,zero,81111164 <__adddf3+0xa0>
81111148:	888003cc 	andi	r2,r17,15
8111114c:	00c00104 	movi	r3,4
81111150:	10c00426 	beq	r2,r3,81111164 <__adddf3+0xa0>
81111154:	88c7883a 	add	r3,r17,r3
81111158:	1c63803a 	cmpltu	r17,r3,r17
8111115c:	4451883a 	add	r8,r8,r17
81111160:	1823883a 	mov	r17,r3
81111164:	4080202c 	andhi	r2,r8,128
81111168:	10005926 	beq	r2,zero,811112d0 <__adddf3+0x20c>
8111116c:	84000044 	addi	r16,r16,1
81111170:	0081ffc4 	movi	r2,2047
81111174:	8080ba26 	beq	r16,r2,81111460 <__adddf3+0x39c>
81111178:	00bfe034 	movhi	r2,65408
8111117c:	10bfffc4 	addi	r2,r2,-1
81111180:	4090703a 	and	r8,r8,r2
81111184:	4004977a 	slli	r2,r8,29
81111188:	4010927a 	slli	r8,r8,9
8111118c:	8822d0fa 	srli	r17,r17,3
81111190:	8401ffcc 	andi	r16,r16,2047
81111194:	4010d33a 	srli	r8,r8,12
81111198:	9007883a 	mov	r3,r18
8111119c:	1444b03a 	or	r2,r2,r17
811111a0:	8401ffcc 	andi	r16,r16,2047
811111a4:	8020953a 	slli	r16,r16,20
811111a8:	18c03fcc 	andi	r3,r3,255
811111ac:	01000434 	movhi	r4,16
811111b0:	213fffc4 	addi	r4,r4,-1
811111b4:	180697fa 	slli	r3,r3,31
811111b8:	4110703a 	and	r8,r8,r4
811111bc:	4410b03a 	or	r8,r8,r16
811111c0:	40c6b03a 	or	r3,r8,r3
811111c4:	dfc00417 	ldw	ra,16(sp)
811111c8:	dcc00317 	ldw	r19,12(sp)
811111cc:	dc800217 	ldw	r18,8(sp)
811111d0:	dc400117 	ldw	r17,4(sp)
811111d4:	dc000017 	ldw	r16,0(sp)
811111d8:	dec00504 	addi	sp,sp,20
811111dc:	f800283a 	ret
811111e0:	0081ffc4 	movi	r2,2047
811111e4:	80bfd626 	beq	r16,r2,81111140 <__reset+0xfb0f1140>
811111e8:	4a402034 	orhi	r9,r9,128
811111ec:	00800e04 	movi	r2,56
811111f0:	10c09f16 	blt	r2,r3,81111470 <__adddf3+0x3ac>
811111f4:	008007c4 	movi	r2,31
811111f8:	10c0c216 	blt	r2,r3,81111504 <__adddf3+0x440>
811111fc:	00800804 	movi	r2,32
81111200:	10c5c83a 	sub	r2,r2,r3
81111204:	488a983a 	sll	r5,r9,r2
81111208:	30c8d83a 	srl	r4,r6,r3
8111120c:	3084983a 	sll	r2,r6,r2
81111210:	48c6d83a 	srl	r3,r9,r3
81111214:	290cb03a 	or	r6,r5,r4
81111218:	1004c03a 	cmpne	r2,r2,zero
8111121c:	308cb03a 	or	r6,r6,r2
81111220:	898dc83a 	sub	r6,r17,r6
81111224:	89a3803a 	cmpltu	r17,r17,r6
81111228:	40d1c83a 	sub	r8,r8,r3
8111122c:	4451c83a 	sub	r8,r8,r17
81111230:	3023883a 	mov	r17,r6
81111234:	4080202c 	andhi	r2,r8,128
81111238:	10002326 	beq	r2,zero,811112c8 <__adddf3+0x204>
8111123c:	04c02034 	movhi	r19,128
81111240:	9cffffc4 	addi	r19,r19,-1
81111244:	44e6703a 	and	r19,r8,r19
81111248:	98007626 	beq	r19,zero,81111424 <__adddf3+0x360>
8111124c:	9809883a 	mov	r4,r19
81111250:	1106c200 	call	81106c20 <__clzsi2>
81111254:	10fffe04 	addi	r3,r2,-8
81111258:	010007c4 	movi	r4,31
8111125c:	20c07716 	blt	r4,r3,8111143c <__adddf3+0x378>
81111260:	00800804 	movi	r2,32
81111264:	10c5c83a 	sub	r2,r2,r3
81111268:	8884d83a 	srl	r2,r17,r2
8111126c:	98d0983a 	sll	r8,r19,r3
81111270:	88e2983a 	sll	r17,r17,r3
81111274:	1204b03a 	or	r2,r2,r8
81111278:	1c007416 	blt	r3,r16,8111144c <__adddf3+0x388>
8111127c:	1c21c83a 	sub	r16,r3,r16
81111280:	82000044 	addi	r8,r16,1
81111284:	00c007c4 	movi	r3,31
81111288:	1a009116 	blt	r3,r8,811114d0 <__adddf3+0x40c>
8111128c:	00c00804 	movi	r3,32
81111290:	1a07c83a 	sub	r3,r3,r8
81111294:	8a08d83a 	srl	r4,r17,r8
81111298:	88e2983a 	sll	r17,r17,r3
8111129c:	10c6983a 	sll	r3,r2,r3
811112a0:	1210d83a 	srl	r8,r2,r8
811112a4:	8804c03a 	cmpne	r2,r17,zero
811112a8:	1906b03a 	or	r3,r3,r4
811112ac:	18a2b03a 	or	r17,r3,r2
811112b0:	0021883a 	mov	r16,zero
811112b4:	003fa206 	br	81111140 <__reset+0xfb0f1140>
811112b8:	1890b03a 	or	r8,r3,r2
811112bc:	40017d26 	beq	r8,zero,811118b4 <__adddf3+0x7f0>
811112c0:	1011883a 	mov	r8,r2
811112c4:	1823883a 	mov	r17,r3
811112c8:	888001cc 	andi	r2,r17,7
811112cc:	103f9e1e 	bne	r2,zero,81111148 <__reset+0xfb0f1148>
811112d0:	4004977a 	slli	r2,r8,29
811112d4:	8822d0fa 	srli	r17,r17,3
811112d8:	4010d0fa 	srli	r8,r8,3
811112dc:	9007883a 	mov	r3,r18
811112e0:	1444b03a 	or	r2,r2,r17
811112e4:	0101ffc4 	movi	r4,2047
811112e8:	81002426 	beq	r16,r4,8111137c <__adddf3+0x2b8>
811112ec:	8120703a 	and	r16,r16,r4
811112f0:	01000434 	movhi	r4,16
811112f4:	213fffc4 	addi	r4,r4,-1
811112f8:	4110703a 	and	r8,r8,r4
811112fc:	003fa806 	br	811111a0 <__reset+0xfb0f11a0>
81111300:	8089c83a 	sub	r4,r16,r2
81111304:	01005e0e 	bge	zero,r4,81111480 <__adddf3+0x3bc>
81111308:	10002b26 	beq	r2,zero,811113b8 <__adddf3+0x2f4>
8111130c:	0081ffc4 	movi	r2,2047
81111310:	80bf8b26 	beq	r16,r2,81111140 <__reset+0xfb0f1140>
81111314:	4a402034 	orhi	r9,r9,128
81111318:	00800e04 	movi	r2,56
8111131c:	1100a40e 	bge	r2,r4,811115b0 <__adddf3+0x4ec>
81111320:	498cb03a 	or	r6,r9,r6
81111324:	300ac03a 	cmpne	r5,r6,zero
81111328:	0013883a 	mov	r9,zero
8111132c:	2c4b883a 	add	r5,r5,r17
81111330:	2c63803a 	cmpltu	r17,r5,r17
81111334:	4a11883a 	add	r8,r9,r8
81111338:	8a11883a 	add	r8,r17,r8
8111133c:	2823883a 	mov	r17,r5
81111340:	4080202c 	andhi	r2,r8,128
81111344:	103fe026 	beq	r2,zero,811112c8 <__reset+0xfb0f12c8>
81111348:	84000044 	addi	r16,r16,1
8111134c:	0081ffc4 	movi	r2,2047
81111350:	8080d226 	beq	r16,r2,8111169c <__adddf3+0x5d8>
81111354:	00bfe034 	movhi	r2,65408
81111358:	10bfffc4 	addi	r2,r2,-1
8111135c:	4090703a 	and	r8,r8,r2
81111360:	880ad07a 	srli	r5,r17,1
81111364:	400897fa 	slli	r4,r8,31
81111368:	88c0004c 	andi	r3,r17,1
8111136c:	28e2b03a 	or	r17,r5,r3
81111370:	4010d07a 	srli	r8,r8,1
81111374:	2462b03a 	or	r17,r4,r17
81111378:	003f7106 	br	81111140 <__reset+0xfb0f1140>
8111137c:	4088b03a 	or	r4,r8,r2
81111380:	20014526 	beq	r4,zero,81111898 <__adddf3+0x7d4>
81111384:	01000434 	movhi	r4,16
81111388:	42000234 	orhi	r8,r8,8
8111138c:	213fffc4 	addi	r4,r4,-1
81111390:	4110703a 	and	r8,r8,r4
81111394:	003f8206 	br	811111a0 <__reset+0xfb0f11a0>
81111398:	18ffffc4 	addi	r3,r3,-1
8111139c:	1800491e 	bne	r3,zero,811114c4 <__adddf3+0x400>
811113a0:	898bc83a 	sub	r5,r17,r6
811113a4:	8963803a 	cmpltu	r17,r17,r5
811113a8:	4251c83a 	sub	r8,r8,r9
811113ac:	4451c83a 	sub	r8,r8,r17
811113b0:	2823883a 	mov	r17,r5
811113b4:	003f9f06 	br	81111234 <__reset+0xfb0f1234>
811113b8:	4984b03a 	or	r2,r9,r6
811113bc:	103f6026 	beq	r2,zero,81111140 <__reset+0xfb0f1140>
811113c0:	213fffc4 	addi	r4,r4,-1
811113c4:	2000931e 	bne	r4,zero,81111614 <__adddf3+0x550>
811113c8:	898d883a 	add	r6,r17,r6
811113cc:	3463803a 	cmpltu	r17,r6,r17
811113d0:	4251883a 	add	r8,r8,r9
811113d4:	8a11883a 	add	r8,r17,r8
811113d8:	3023883a 	mov	r17,r6
811113dc:	003fd806 	br	81111340 <__reset+0xfb0f1340>
811113e0:	1800541e 	bne	r3,zero,81111534 <__adddf3+0x470>
811113e4:	80800044 	addi	r2,r16,1
811113e8:	1081ffcc 	andi	r2,r2,2047
811113ec:	00c00044 	movi	r3,1
811113f0:	1880a00e 	bge	r3,r2,81111674 <__adddf3+0x5b0>
811113f4:	8989c83a 	sub	r4,r17,r6
811113f8:	8905803a 	cmpltu	r2,r17,r4
811113fc:	4267c83a 	sub	r19,r8,r9
81111400:	98a7c83a 	sub	r19,r19,r2
81111404:	9880202c 	andhi	r2,r19,128
81111408:	10006326 	beq	r2,zero,81111598 <__adddf3+0x4d4>
8111140c:	3463c83a 	sub	r17,r6,r17
81111410:	4a07c83a 	sub	r3,r9,r8
81111414:	344d803a 	cmpltu	r6,r6,r17
81111418:	19a7c83a 	sub	r19,r3,r6
8111141c:	3825883a 	mov	r18,r7
81111420:	983f8a1e 	bne	r19,zero,8111124c <__reset+0xfb0f124c>
81111424:	8809883a 	mov	r4,r17
81111428:	1106c200 	call	81106c20 <__clzsi2>
8111142c:	10800804 	addi	r2,r2,32
81111430:	10fffe04 	addi	r3,r2,-8
81111434:	010007c4 	movi	r4,31
81111438:	20ff890e 	bge	r4,r3,81111260 <__reset+0xfb0f1260>
8111143c:	10bff604 	addi	r2,r2,-40
81111440:	8884983a 	sll	r2,r17,r2
81111444:	0023883a 	mov	r17,zero
81111448:	1c3f8c0e 	bge	r3,r16,8111127c <__reset+0xfb0f127c>
8111144c:	023fe034 	movhi	r8,65408
81111450:	423fffc4 	addi	r8,r8,-1
81111454:	80e1c83a 	sub	r16,r16,r3
81111458:	1210703a 	and	r8,r2,r8
8111145c:	003f3806 	br	81111140 <__reset+0xfb0f1140>
81111460:	9007883a 	mov	r3,r18
81111464:	0011883a 	mov	r8,zero
81111468:	0005883a 	mov	r2,zero
8111146c:	003f4c06 	br	811111a0 <__reset+0xfb0f11a0>
81111470:	498cb03a 	or	r6,r9,r6
81111474:	300cc03a 	cmpne	r6,r6,zero
81111478:	0007883a 	mov	r3,zero
8111147c:	003f6806 	br	81111220 <__reset+0xfb0f1220>
81111480:	20009c1e 	bne	r4,zero,811116f4 <__adddf3+0x630>
81111484:	80800044 	addi	r2,r16,1
81111488:	1141ffcc 	andi	r5,r2,2047
8111148c:	01000044 	movi	r4,1
81111490:	2140670e 	bge	r4,r5,81111630 <__adddf3+0x56c>
81111494:	0101ffc4 	movi	r4,2047
81111498:	11007f26 	beq	r2,r4,81111698 <__adddf3+0x5d4>
8111149c:	898d883a 	add	r6,r17,r6
811114a0:	4247883a 	add	r3,r8,r9
811114a4:	3451803a 	cmpltu	r8,r6,r17
811114a8:	40d1883a 	add	r8,r8,r3
811114ac:	402297fa 	slli	r17,r8,31
811114b0:	300cd07a 	srli	r6,r6,1
811114b4:	4010d07a 	srli	r8,r8,1
811114b8:	1021883a 	mov	r16,r2
811114bc:	89a2b03a 	or	r17,r17,r6
811114c0:	003f1f06 	br	81111140 <__reset+0xfb0f1140>
811114c4:	0081ffc4 	movi	r2,2047
811114c8:	80bf481e 	bne	r16,r2,811111ec <__reset+0xfb0f11ec>
811114cc:	003f1c06 	br	81111140 <__reset+0xfb0f1140>
811114d0:	843ff844 	addi	r16,r16,-31
811114d4:	01000804 	movi	r4,32
811114d8:	1406d83a 	srl	r3,r2,r16
811114dc:	41005026 	beq	r8,r4,81111620 <__adddf3+0x55c>
811114e0:	01001004 	movi	r4,64
811114e4:	2211c83a 	sub	r8,r4,r8
811114e8:	1204983a 	sll	r2,r2,r8
811114ec:	88a2b03a 	or	r17,r17,r2
811114f0:	8822c03a 	cmpne	r17,r17,zero
811114f4:	1c62b03a 	or	r17,r3,r17
811114f8:	0011883a 	mov	r8,zero
811114fc:	0021883a 	mov	r16,zero
81111500:	003f7106 	br	811112c8 <__reset+0xfb0f12c8>
81111504:	193ff804 	addi	r4,r3,-32
81111508:	00800804 	movi	r2,32
8111150c:	4908d83a 	srl	r4,r9,r4
81111510:	18804526 	beq	r3,r2,81111628 <__adddf3+0x564>
81111514:	00801004 	movi	r2,64
81111518:	10c5c83a 	sub	r2,r2,r3
8111151c:	4886983a 	sll	r3,r9,r2
81111520:	198cb03a 	or	r6,r3,r6
81111524:	300cc03a 	cmpne	r6,r6,zero
81111528:	218cb03a 	or	r6,r4,r6
8111152c:	0007883a 	mov	r3,zero
81111530:	003f3b06 	br	81111220 <__reset+0xfb0f1220>
81111534:	80002a26 	beq	r16,zero,811115e0 <__adddf3+0x51c>
81111538:	0101ffc4 	movi	r4,2047
8111153c:	11006826 	beq	r2,r4,811116e0 <__adddf3+0x61c>
81111540:	00c7c83a 	sub	r3,zero,r3
81111544:	42002034 	orhi	r8,r8,128
81111548:	01000e04 	movi	r4,56
8111154c:	20c07c16 	blt	r4,r3,81111740 <__adddf3+0x67c>
81111550:	010007c4 	movi	r4,31
81111554:	20c0da16 	blt	r4,r3,811118c0 <__adddf3+0x7fc>
81111558:	01000804 	movi	r4,32
8111155c:	20c9c83a 	sub	r4,r4,r3
81111560:	4114983a 	sll	r10,r8,r4
81111564:	88cad83a 	srl	r5,r17,r3
81111568:	8908983a 	sll	r4,r17,r4
8111156c:	40c6d83a 	srl	r3,r8,r3
81111570:	5162b03a 	or	r17,r10,r5
81111574:	2008c03a 	cmpne	r4,r4,zero
81111578:	8922b03a 	or	r17,r17,r4
8111157c:	3463c83a 	sub	r17,r6,r17
81111580:	48c7c83a 	sub	r3,r9,r3
81111584:	344d803a 	cmpltu	r6,r6,r17
81111588:	1991c83a 	sub	r8,r3,r6
8111158c:	1021883a 	mov	r16,r2
81111590:	3825883a 	mov	r18,r7
81111594:	003f2706 	br	81111234 <__reset+0xfb0f1234>
81111598:	24d0b03a 	or	r8,r4,r19
8111159c:	40001b1e 	bne	r8,zero,8111160c <__adddf3+0x548>
811115a0:	0005883a 	mov	r2,zero
811115a4:	0007883a 	mov	r3,zero
811115a8:	0021883a 	mov	r16,zero
811115ac:	003f4d06 	br	811112e4 <__reset+0xfb0f12e4>
811115b0:	008007c4 	movi	r2,31
811115b4:	11003c16 	blt	r2,r4,811116a8 <__adddf3+0x5e4>
811115b8:	00800804 	movi	r2,32
811115bc:	1105c83a 	sub	r2,r2,r4
811115c0:	488e983a 	sll	r7,r9,r2
811115c4:	310ad83a 	srl	r5,r6,r4
811115c8:	3084983a 	sll	r2,r6,r2
811115cc:	4912d83a 	srl	r9,r9,r4
811115d0:	394ab03a 	or	r5,r7,r5
811115d4:	1004c03a 	cmpne	r2,r2,zero
811115d8:	288ab03a 	or	r5,r5,r2
811115dc:	003f5306 	br	8111132c <__reset+0xfb0f132c>
811115e0:	4448b03a 	or	r4,r8,r17
811115e4:	20003e26 	beq	r4,zero,811116e0 <__adddf3+0x61c>
811115e8:	00c6303a 	nor	r3,zero,r3
811115ec:	18003a1e 	bne	r3,zero,811116d8 <__adddf3+0x614>
811115f0:	3463c83a 	sub	r17,r6,r17
811115f4:	4a07c83a 	sub	r3,r9,r8
811115f8:	344d803a 	cmpltu	r6,r6,r17
811115fc:	1991c83a 	sub	r8,r3,r6
81111600:	1021883a 	mov	r16,r2
81111604:	3825883a 	mov	r18,r7
81111608:	003f0a06 	br	81111234 <__reset+0xfb0f1234>
8111160c:	2023883a 	mov	r17,r4
81111610:	003f0d06 	br	81111248 <__reset+0xfb0f1248>
81111614:	0081ffc4 	movi	r2,2047
81111618:	80bf3f1e 	bne	r16,r2,81111318 <__reset+0xfb0f1318>
8111161c:	003ec806 	br	81111140 <__reset+0xfb0f1140>
81111620:	0005883a 	mov	r2,zero
81111624:	003fb106 	br	811114ec <__reset+0xfb0f14ec>
81111628:	0007883a 	mov	r3,zero
8111162c:	003fbc06 	br	81111520 <__reset+0xfb0f1520>
81111630:	4444b03a 	or	r2,r8,r17
81111634:	8000871e 	bne	r16,zero,81111854 <__adddf3+0x790>
81111638:	1000ba26 	beq	r2,zero,81111924 <__adddf3+0x860>
8111163c:	4984b03a 	or	r2,r9,r6
81111640:	103ebf26 	beq	r2,zero,81111140 <__reset+0xfb0f1140>
81111644:	8985883a 	add	r2,r17,r6
81111648:	4247883a 	add	r3,r8,r9
8111164c:	1451803a 	cmpltu	r8,r2,r17
81111650:	40d1883a 	add	r8,r8,r3
81111654:	40c0202c 	andhi	r3,r8,128
81111658:	1023883a 	mov	r17,r2
8111165c:	183f1a26 	beq	r3,zero,811112c8 <__reset+0xfb0f12c8>
81111660:	00bfe034 	movhi	r2,65408
81111664:	10bfffc4 	addi	r2,r2,-1
81111668:	2021883a 	mov	r16,r4
8111166c:	4090703a 	and	r8,r8,r2
81111670:	003eb306 	br	81111140 <__reset+0xfb0f1140>
81111674:	4444b03a 	or	r2,r8,r17
81111678:	8000291e 	bne	r16,zero,81111720 <__adddf3+0x65c>
8111167c:	10004b1e 	bne	r2,zero,811117ac <__adddf3+0x6e8>
81111680:	4990b03a 	or	r8,r9,r6
81111684:	40008b26 	beq	r8,zero,811118b4 <__adddf3+0x7f0>
81111688:	4811883a 	mov	r8,r9
8111168c:	3023883a 	mov	r17,r6
81111690:	3825883a 	mov	r18,r7
81111694:	003eaa06 	br	81111140 <__reset+0xfb0f1140>
81111698:	1021883a 	mov	r16,r2
8111169c:	0011883a 	mov	r8,zero
811116a0:	0005883a 	mov	r2,zero
811116a4:	003f0f06 	br	811112e4 <__reset+0xfb0f12e4>
811116a8:	217ff804 	addi	r5,r4,-32
811116ac:	00800804 	movi	r2,32
811116b0:	494ad83a 	srl	r5,r9,r5
811116b4:	20807d26 	beq	r4,r2,811118ac <__adddf3+0x7e8>
811116b8:	00801004 	movi	r2,64
811116bc:	1109c83a 	sub	r4,r2,r4
811116c0:	4912983a 	sll	r9,r9,r4
811116c4:	498cb03a 	or	r6,r9,r6
811116c8:	300cc03a 	cmpne	r6,r6,zero
811116cc:	298ab03a 	or	r5,r5,r6
811116d0:	0013883a 	mov	r9,zero
811116d4:	003f1506 	br	8111132c <__reset+0xfb0f132c>
811116d8:	0101ffc4 	movi	r4,2047
811116dc:	113f9a1e 	bne	r2,r4,81111548 <__reset+0xfb0f1548>
811116e0:	4811883a 	mov	r8,r9
811116e4:	3023883a 	mov	r17,r6
811116e8:	1021883a 	mov	r16,r2
811116ec:	3825883a 	mov	r18,r7
811116f0:	003e9306 	br	81111140 <__reset+0xfb0f1140>
811116f4:	8000161e 	bne	r16,zero,81111750 <__adddf3+0x68c>
811116f8:	444ab03a 	or	r5,r8,r17
811116fc:	28005126 	beq	r5,zero,81111844 <__adddf3+0x780>
81111700:	0108303a 	nor	r4,zero,r4
81111704:	20004d1e 	bne	r4,zero,8111183c <__adddf3+0x778>
81111708:	89a3883a 	add	r17,r17,r6
8111170c:	4253883a 	add	r9,r8,r9
81111710:	898d803a 	cmpltu	r6,r17,r6
81111714:	3251883a 	add	r8,r6,r9
81111718:	1021883a 	mov	r16,r2
8111171c:	003f0806 	br	81111340 <__reset+0xfb0f1340>
81111720:	1000301e 	bne	r2,zero,811117e4 <__adddf3+0x720>
81111724:	4984b03a 	or	r2,r9,r6
81111728:	10007126 	beq	r2,zero,811118f0 <__adddf3+0x82c>
8111172c:	4811883a 	mov	r8,r9
81111730:	3023883a 	mov	r17,r6
81111734:	3825883a 	mov	r18,r7
81111738:	0401ffc4 	movi	r16,2047
8111173c:	003e8006 	br	81111140 <__reset+0xfb0f1140>
81111740:	4462b03a 	or	r17,r8,r17
81111744:	8822c03a 	cmpne	r17,r17,zero
81111748:	0007883a 	mov	r3,zero
8111174c:	003f8b06 	br	8111157c <__reset+0xfb0f157c>
81111750:	0141ffc4 	movi	r5,2047
81111754:	11403b26 	beq	r2,r5,81111844 <__adddf3+0x780>
81111758:	0109c83a 	sub	r4,zero,r4
8111175c:	42002034 	orhi	r8,r8,128
81111760:	01400e04 	movi	r5,56
81111764:	29006716 	blt	r5,r4,81111904 <__adddf3+0x840>
81111768:	014007c4 	movi	r5,31
8111176c:	29007016 	blt	r5,r4,81111930 <__adddf3+0x86c>
81111770:	01400804 	movi	r5,32
81111774:	290bc83a 	sub	r5,r5,r4
81111778:	4154983a 	sll	r10,r8,r5
8111177c:	890ed83a 	srl	r7,r17,r4
81111780:	894a983a 	sll	r5,r17,r5
81111784:	4108d83a 	srl	r4,r8,r4
81111788:	51e2b03a 	or	r17,r10,r7
8111178c:	280ac03a 	cmpne	r5,r5,zero
81111790:	8962b03a 	or	r17,r17,r5
81111794:	89a3883a 	add	r17,r17,r6
81111798:	2253883a 	add	r9,r4,r9
8111179c:	898d803a 	cmpltu	r6,r17,r6
811117a0:	3251883a 	add	r8,r6,r9
811117a4:	1021883a 	mov	r16,r2
811117a8:	003ee506 	br	81111340 <__reset+0xfb0f1340>
811117ac:	4984b03a 	or	r2,r9,r6
811117b0:	103e6326 	beq	r2,zero,81111140 <__reset+0xfb0f1140>
811117b4:	8987c83a 	sub	r3,r17,r6
811117b8:	88c9803a 	cmpltu	r4,r17,r3
811117bc:	4245c83a 	sub	r2,r8,r9
811117c0:	1105c83a 	sub	r2,r2,r4
811117c4:	1100202c 	andhi	r4,r2,128
811117c8:	203ebb26 	beq	r4,zero,811112b8 <__reset+0xfb0f12b8>
811117cc:	3463c83a 	sub	r17,r6,r17
811117d0:	4a07c83a 	sub	r3,r9,r8
811117d4:	344d803a 	cmpltu	r6,r6,r17
811117d8:	1991c83a 	sub	r8,r3,r6
811117dc:	3825883a 	mov	r18,r7
811117e0:	003e5706 	br	81111140 <__reset+0xfb0f1140>
811117e4:	4984b03a 	or	r2,r9,r6
811117e8:	10002e26 	beq	r2,zero,811118a4 <__adddf3+0x7e0>
811117ec:	4004d0fa 	srli	r2,r8,3
811117f0:	8822d0fa 	srli	r17,r17,3
811117f4:	4010977a 	slli	r8,r8,29
811117f8:	10c0022c 	andhi	r3,r2,8
811117fc:	4462b03a 	or	r17,r8,r17
81111800:	18000826 	beq	r3,zero,81111824 <__adddf3+0x760>
81111804:	4808d0fa 	srli	r4,r9,3
81111808:	20c0022c 	andhi	r3,r4,8
8111180c:	1800051e 	bne	r3,zero,81111824 <__adddf3+0x760>
81111810:	300cd0fa 	srli	r6,r6,3
81111814:	4806977a 	slli	r3,r9,29
81111818:	2005883a 	mov	r2,r4
8111181c:	3825883a 	mov	r18,r7
81111820:	19a2b03a 	or	r17,r3,r6
81111824:	8810d77a 	srli	r8,r17,29
81111828:	100490fa 	slli	r2,r2,3
8111182c:	882290fa 	slli	r17,r17,3
81111830:	0401ffc4 	movi	r16,2047
81111834:	4090b03a 	or	r8,r8,r2
81111838:	003e4106 	br	81111140 <__reset+0xfb0f1140>
8111183c:	0141ffc4 	movi	r5,2047
81111840:	117fc71e 	bne	r2,r5,81111760 <__reset+0xfb0f1760>
81111844:	4811883a 	mov	r8,r9
81111848:	3023883a 	mov	r17,r6
8111184c:	1021883a 	mov	r16,r2
81111850:	003e3b06 	br	81111140 <__reset+0xfb0f1140>
81111854:	10002f26 	beq	r2,zero,81111914 <__adddf3+0x850>
81111858:	4984b03a 	or	r2,r9,r6
8111185c:	10001126 	beq	r2,zero,811118a4 <__adddf3+0x7e0>
81111860:	4004d0fa 	srli	r2,r8,3
81111864:	8822d0fa 	srli	r17,r17,3
81111868:	4010977a 	slli	r8,r8,29
8111186c:	10c0022c 	andhi	r3,r2,8
81111870:	4462b03a 	or	r17,r8,r17
81111874:	183feb26 	beq	r3,zero,81111824 <__reset+0xfb0f1824>
81111878:	4808d0fa 	srli	r4,r9,3
8111187c:	20c0022c 	andhi	r3,r4,8
81111880:	183fe81e 	bne	r3,zero,81111824 <__reset+0xfb0f1824>
81111884:	300cd0fa 	srli	r6,r6,3
81111888:	4806977a 	slli	r3,r9,29
8111188c:	2005883a 	mov	r2,r4
81111890:	19a2b03a 	or	r17,r3,r6
81111894:	003fe306 	br	81111824 <__reset+0xfb0f1824>
81111898:	0011883a 	mov	r8,zero
8111189c:	0005883a 	mov	r2,zero
811118a0:	003e3f06 	br	811111a0 <__reset+0xfb0f11a0>
811118a4:	0401ffc4 	movi	r16,2047
811118a8:	003e2506 	br	81111140 <__reset+0xfb0f1140>
811118ac:	0013883a 	mov	r9,zero
811118b0:	003f8406 	br	811116c4 <__reset+0xfb0f16c4>
811118b4:	0005883a 	mov	r2,zero
811118b8:	0007883a 	mov	r3,zero
811118bc:	003e8906 	br	811112e4 <__reset+0xfb0f12e4>
811118c0:	197ff804 	addi	r5,r3,-32
811118c4:	01000804 	movi	r4,32
811118c8:	414ad83a 	srl	r5,r8,r5
811118cc:	19002426 	beq	r3,r4,81111960 <__adddf3+0x89c>
811118d0:	01001004 	movi	r4,64
811118d4:	20c7c83a 	sub	r3,r4,r3
811118d8:	40c6983a 	sll	r3,r8,r3
811118dc:	1c46b03a 	or	r3,r3,r17
811118e0:	1806c03a 	cmpne	r3,r3,zero
811118e4:	28e2b03a 	or	r17,r5,r3
811118e8:	0007883a 	mov	r3,zero
811118ec:	003f2306 	br	8111157c <__reset+0xfb0f157c>
811118f0:	0007883a 	mov	r3,zero
811118f4:	5811883a 	mov	r8,r11
811118f8:	00bfffc4 	movi	r2,-1
811118fc:	0401ffc4 	movi	r16,2047
81111900:	003e7806 	br	811112e4 <__reset+0xfb0f12e4>
81111904:	4462b03a 	or	r17,r8,r17
81111908:	8822c03a 	cmpne	r17,r17,zero
8111190c:	0009883a 	mov	r4,zero
81111910:	003fa006 	br	81111794 <__reset+0xfb0f1794>
81111914:	4811883a 	mov	r8,r9
81111918:	3023883a 	mov	r17,r6
8111191c:	0401ffc4 	movi	r16,2047
81111920:	003e0706 	br	81111140 <__reset+0xfb0f1140>
81111924:	4811883a 	mov	r8,r9
81111928:	3023883a 	mov	r17,r6
8111192c:	003e0406 	br	81111140 <__reset+0xfb0f1140>
81111930:	21fff804 	addi	r7,r4,-32
81111934:	01400804 	movi	r5,32
81111938:	41ced83a 	srl	r7,r8,r7
8111193c:	21400a26 	beq	r4,r5,81111968 <__adddf3+0x8a4>
81111940:	01401004 	movi	r5,64
81111944:	2909c83a 	sub	r4,r5,r4
81111948:	4108983a 	sll	r4,r8,r4
8111194c:	2448b03a 	or	r4,r4,r17
81111950:	2008c03a 	cmpne	r4,r4,zero
81111954:	3922b03a 	or	r17,r7,r4
81111958:	0009883a 	mov	r4,zero
8111195c:	003f8d06 	br	81111794 <__reset+0xfb0f1794>
81111960:	0007883a 	mov	r3,zero
81111964:	003fdd06 	br	811118dc <__reset+0xfb0f18dc>
81111968:	0009883a 	mov	r4,zero
8111196c:	003ff706 	br	8111194c <__reset+0xfb0f194c>

81111970 <__divdf3>:
81111970:	defff204 	addi	sp,sp,-56
81111974:	dd400915 	stw	r21,36(sp)
81111978:	282ad53a 	srli	r21,r5,20
8111197c:	dd000815 	stw	r20,32(sp)
81111980:	2828d7fa 	srli	r20,r5,31
81111984:	dc000415 	stw	r16,16(sp)
81111988:	04000434 	movhi	r16,16
8111198c:	df000c15 	stw	fp,48(sp)
81111990:	843fffc4 	addi	r16,r16,-1
81111994:	dfc00d15 	stw	ra,52(sp)
81111998:	ddc00b15 	stw	r23,44(sp)
8111199c:	dd800a15 	stw	r22,40(sp)
811119a0:	dcc00715 	stw	r19,28(sp)
811119a4:	dc800615 	stw	r18,24(sp)
811119a8:	dc400515 	stw	r17,20(sp)
811119ac:	ad41ffcc 	andi	r21,r21,2047
811119b0:	2c20703a 	and	r16,r5,r16
811119b4:	a7003fcc 	andi	fp,r20,255
811119b8:	a8006126 	beq	r21,zero,81111b40 <__divdf3+0x1d0>
811119bc:	0081ffc4 	movi	r2,2047
811119c0:	2025883a 	mov	r18,r4
811119c4:	a8803726 	beq	r21,r2,81111aa4 <__divdf3+0x134>
811119c8:	80800434 	orhi	r2,r16,16
811119cc:	100490fa 	slli	r2,r2,3
811119d0:	2020d77a 	srli	r16,r4,29
811119d4:	202490fa 	slli	r18,r4,3
811119d8:	ad7f0044 	addi	r21,r21,-1023
811119dc:	80a0b03a 	or	r16,r16,r2
811119e0:	0027883a 	mov	r19,zero
811119e4:	0013883a 	mov	r9,zero
811119e8:	3804d53a 	srli	r2,r7,20
811119ec:	382cd7fa 	srli	r22,r7,31
811119f0:	04400434 	movhi	r17,16
811119f4:	8c7fffc4 	addi	r17,r17,-1
811119f8:	1081ffcc 	andi	r2,r2,2047
811119fc:	3011883a 	mov	r8,r6
81111a00:	3c62703a 	and	r17,r7,r17
81111a04:	b5c03fcc 	andi	r23,r22,255
81111a08:	10006c26 	beq	r2,zero,81111bbc <__divdf3+0x24c>
81111a0c:	00c1ffc4 	movi	r3,2047
81111a10:	10c06426 	beq	r2,r3,81111ba4 <__divdf3+0x234>
81111a14:	88c00434 	orhi	r3,r17,16
81111a18:	180690fa 	slli	r3,r3,3
81111a1c:	3022d77a 	srli	r17,r6,29
81111a20:	301090fa 	slli	r8,r6,3
81111a24:	10bf0044 	addi	r2,r2,-1023
81111a28:	88e2b03a 	or	r17,r17,r3
81111a2c:	000f883a 	mov	r7,zero
81111a30:	a58cf03a 	xor	r6,r20,r22
81111a34:	3cc8b03a 	or	r4,r7,r19
81111a38:	a8abc83a 	sub	r21,r21,r2
81111a3c:	008003c4 	movi	r2,15
81111a40:	3007883a 	mov	r3,r6
81111a44:	34c03fcc 	andi	r19,r6,255
81111a48:	11009036 	bltu	r2,r4,81111c8c <__divdf3+0x31c>
81111a4c:	200890ba 	slli	r4,r4,2
81111a50:	00a04474 	movhi	r2,33041
81111a54:	10869904 	addi	r2,r2,6756
81111a58:	2089883a 	add	r4,r4,r2
81111a5c:	20800017 	ldw	r2,0(r4)
81111a60:	1000683a 	jmp	r2
81111a64:	81111c8c 	andi	r4,r16,17522
81111a68:	81111adc 	xori	r4,r16,17515
81111a6c:	81111c7c 	xorhi	r4,r16,17521
81111a70:	81111ad0 	cmplti	r4,r16,17515
81111a74:	81111c7c 	xorhi	r4,r16,17521
81111a78:	81111c50 	cmplti	r4,r16,17521
81111a7c:	81111c7c 	xorhi	r4,r16,17521
81111a80:	81111ad0 	cmplti	r4,r16,17515
81111a84:	81111adc 	xori	r4,r16,17515
81111a88:	81111adc 	xori	r4,r16,17515
81111a8c:	81111c50 	cmplti	r4,r16,17521
81111a90:	81111ad0 	cmplti	r4,r16,17515
81111a94:	81111ac0 	call	881111ac <__reset+0x20f11ac>
81111a98:	81111ac0 	call	881111ac <__reset+0x20f11ac>
81111a9c:	81111ac0 	call	881111ac <__reset+0x20f11ac>
81111aa0:	81111f70 	cmpltui	r4,r16,17533
81111aa4:	2404b03a 	or	r2,r4,r16
81111aa8:	1000661e 	bne	r2,zero,81111c44 <__divdf3+0x2d4>
81111aac:	04c00204 	movi	r19,8
81111ab0:	0021883a 	mov	r16,zero
81111ab4:	0025883a 	mov	r18,zero
81111ab8:	02400084 	movi	r9,2
81111abc:	003fca06 	br	811119e8 <__reset+0xfb0f19e8>
81111ac0:	8023883a 	mov	r17,r16
81111ac4:	9011883a 	mov	r8,r18
81111ac8:	e02f883a 	mov	r23,fp
81111acc:	480f883a 	mov	r7,r9
81111ad0:	00800084 	movi	r2,2
81111ad4:	3881311e 	bne	r7,r2,81111f9c <__divdf3+0x62c>
81111ad8:	b827883a 	mov	r19,r23
81111adc:	98c0004c 	andi	r3,r19,1
81111ae0:	0081ffc4 	movi	r2,2047
81111ae4:	000b883a 	mov	r5,zero
81111ae8:	0025883a 	mov	r18,zero
81111aec:	1004953a 	slli	r2,r2,20
81111af0:	18c03fcc 	andi	r3,r3,255
81111af4:	04400434 	movhi	r17,16
81111af8:	8c7fffc4 	addi	r17,r17,-1
81111afc:	180697fa 	slli	r3,r3,31
81111b00:	2c4a703a 	and	r5,r5,r17
81111b04:	288ab03a 	or	r5,r5,r2
81111b08:	28c6b03a 	or	r3,r5,r3
81111b0c:	9005883a 	mov	r2,r18
81111b10:	dfc00d17 	ldw	ra,52(sp)
81111b14:	df000c17 	ldw	fp,48(sp)
81111b18:	ddc00b17 	ldw	r23,44(sp)
81111b1c:	dd800a17 	ldw	r22,40(sp)
81111b20:	dd400917 	ldw	r21,36(sp)
81111b24:	dd000817 	ldw	r20,32(sp)
81111b28:	dcc00717 	ldw	r19,28(sp)
81111b2c:	dc800617 	ldw	r18,24(sp)
81111b30:	dc400517 	ldw	r17,20(sp)
81111b34:	dc000417 	ldw	r16,16(sp)
81111b38:	dec00e04 	addi	sp,sp,56
81111b3c:	f800283a 	ret
81111b40:	2404b03a 	or	r2,r4,r16
81111b44:	2027883a 	mov	r19,r4
81111b48:	10003926 	beq	r2,zero,81111c30 <__divdf3+0x2c0>
81111b4c:	80012e26 	beq	r16,zero,81112008 <__divdf3+0x698>
81111b50:	8009883a 	mov	r4,r16
81111b54:	d9800315 	stw	r6,12(sp)
81111b58:	d9c00215 	stw	r7,8(sp)
81111b5c:	1106c200 	call	81106c20 <__clzsi2>
81111b60:	d9800317 	ldw	r6,12(sp)
81111b64:	d9c00217 	ldw	r7,8(sp)
81111b68:	113ffd44 	addi	r4,r2,-11
81111b6c:	00c00704 	movi	r3,28
81111b70:	19012116 	blt	r3,r4,81111ff8 <__divdf3+0x688>
81111b74:	00c00744 	movi	r3,29
81111b78:	147ffe04 	addi	r17,r2,-8
81111b7c:	1907c83a 	sub	r3,r3,r4
81111b80:	8460983a 	sll	r16,r16,r17
81111b84:	98c6d83a 	srl	r3,r19,r3
81111b88:	9c64983a 	sll	r18,r19,r17
81111b8c:	1c20b03a 	or	r16,r3,r16
81111b90:	1080fcc4 	addi	r2,r2,1011
81111b94:	00abc83a 	sub	r21,zero,r2
81111b98:	0027883a 	mov	r19,zero
81111b9c:	0013883a 	mov	r9,zero
81111ba0:	003f9106 	br	811119e8 <__reset+0xfb0f19e8>
81111ba4:	3446b03a 	or	r3,r6,r17
81111ba8:	18001f1e 	bne	r3,zero,81111c28 <__divdf3+0x2b8>
81111bac:	0023883a 	mov	r17,zero
81111bb0:	0011883a 	mov	r8,zero
81111bb4:	01c00084 	movi	r7,2
81111bb8:	003f9d06 	br	81111a30 <__reset+0xfb0f1a30>
81111bbc:	3446b03a 	or	r3,r6,r17
81111bc0:	18001526 	beq	r3,zero,81111c18 <__divdf3+0x2a8>
81111bc4:	88011b26 	beq	r17,zero,81112034 <__divdf3+0x6c4>
81111bc8:	8809883a 	mov	r4,r17
81111bcc:	d9800315 	stw	r6,12(sp)
81111bd0:	da400115 	stw	r9,4(sp)
81111bd4:	1106c200 	call	81106c20 <__clzsi2>
81111bd8:	d9800317 	ldw	r6,12(sp)
81111bdc:	da400117 	ldw	r9,4(sp)
81111be0:	113ffd44 	addi	r4,r2,-11
81111be4:	00c00704 	movi	r3,28
81111be8:	19010e16 	blt	r3,r4,81112024 <__divdf3+0x6b4>
81111bec:	00c00744 	movi	r3,29
81111bf0:	123ffe04 	addi	r8,r2,-8
81111bf4:	1907c83a 	sub	r3,r3,r4
81111bf8:	8a22983a 	sll	r17,r17,r8
81111bfc:	30c6d83a 	srl	r3,r6,r3
81111c00:	3210983a 	sll	r8,r6,r8
81111c04:	1c62b03a 	or	r17,r3,r17
81111c08:	1080fcc4 	addi	r2,r2,1011
81111c0c:	0085c83a 	sub	r2,zero,r2
81111c10:	000f883a 	mov	r7,zero
81111c14:	003f8606 	br	81111a30 <__reset+0xfb0f1a30>
81111c18:	0023883a 	mov	r17,zero
81111c1c:	0011883a 	mov	r8,zero
81111c20:	01c00044 	movi	r7,1
81111c24:	003f8206 	br	81111a30 <__reset+0xfb0f1a30>
81111c28:	01c000c4 	movi	r7,3
81111c2c:	003f8006 	br	81111a30 <__reset+0xfb0f1a30>
81111c30:	04c00104 	movi	r19,4
81111c34:	0021883a 	mov	r16,zero
81111c38:	0025883a 	mov	r18,zero
81111c3c:	02400044 	movi	r9,1
81111c40:	003f6906 	br	811119e8 <__reset+0xfb0f19e8>
81111c44:	04c00304 	movi	r19,12
81111c48:	024000c4 	movi	r9,3
81111c4c:	003f6606 	br	811119e8 <__reset+0xfb0f19e8>
81111c50:	01400434 	movhi	r5,16
81111c54:	0007883a 	mov	r3,zero
81111c58:	297fffc4 	addi	r5,r5,-1
81111c5c:	04bfffc4 	movi	r18,-1
81111c60:	0081ffc4 	movi	r2,2047
81111c64:	003fa106 	br	81111aec <__reset+0xfb0f1aec>
81111c68:	00c00044 	movi	r3,1
81111c6c:	1887c83a 	sub	r3,r3,r2
81111c70:	01000e04 	movi	r4,56
81111c74:	20c1210e 	bge	r4,r3,811120fc <__divdf3+0x78c>
81111c78:	98c0004c 	andi	r3,r19,1
81111c7c:	0005883a 	mov	r2,zero
81111c80:	000b883a 	mov	r5,zero
81111c84:	0025883a 	mov	r18,zero
81111c88:	003f9806 	br	81111aec <__reset+0xfb0f1aec>
81111c8c:	8c00fd36 	bltu	r17,r16,81112084 <__divdf3+0x714>
81111c90:	8440fb26 	beq	r16,r17,81112080 <__divdf3+0x710>
81111c94:	8007883a 	mov	r3,r16
81111c98:	ad7fffc4 	addi	r21,r21,-1
81111c9c:	0021883a 	mov	r16,zero
81111ca0:	4004d63a 	srli	r2,r8,24
81111ca4:	8822923a 	slli	r17,r17,8
81111ca8:	1809883a 	mov	r4,r3
81111cac:	402c923a 	slli	r22,r8,8
81111cb0:	88b8b03a 	or	fp,r17,r2
81111cb4:	e028d43a 	srli	r20,fp,16
81111cb8:	d8c00015 	stw	r3,0(sp)
81111cbc:	e5ffffcc 	andi	r23,fp,65535
81111cc0:	a00b883a 	mov	r5,r20
81111cc4:	11110080 	call	81111008 <__udivsi3>
81111cc8:	d8c00017 	ldw	r3,0(sp)
81111ccc:	a00b883a 	mov	r5,r20
81111cd0:	d8800315 	stw	r2,12(sp)
81111cd4:	1809883a 	mov	r4,r3
81111cd8:	111106c0 	call	8111106c <__umodsi3>
81111cdc:	d9800317 	ldw	r6,12(sp)
81111ce0:	1006943a 	slli	r3,r2,16
81111ce4:	9004d43a 	srli	r2,r18,16
81111ce8:	b9a3383a 	mul	r17,r23,r6
81111cec:	10c4b03a 	or	r2,r2,r3
81111cf0:	1440062e 	bgeu	r2,r17,81111d0c <__divdf3+0x39c>
81111cf4:	1705883a 	add	r2,r2,fp
81111cf8:	30ffffc4 	addi	r3,r6,-1
81111cfc:	1700ee36 	bltu	r2,fp,811120b8 <__divdf3+0x748>
81111d00:	1440ed2e 	bgeu	r2,r17,811120b8 <__divdf3+0x748>
81111d04:	31bfff84 	addi	r6,r6,-2
81111d08:	1705883a 	add	r2,r2,fp
81111d0c:	1463c83a 	sub	r17,r2,r17
81111d10:	a00b883a 	mov	r5,r20
81111d14:	8809883a 	mov	r4,r17
81111d18:	d9800315 	stw	r6,12(sp)
81111d1c:	11110080 	call	81111008 <__udivsi3>
81111d20:	a00b883a 	mov	r5,r20
81111d24:	8809883a 	mov	r4,r17
81111d28:	d8800215 	stw	r2,8(sp)
81111d2c:	111106c0 	call	8111106c <__umodsi3>
81111d30:	d9c00217 	ldw	r7,8(sp)
81111d34:	1004943a 	slli	r2,r2,16
81111d38:	94bfffcc 	andi	r18,r18,65535
81111d3c:	b9d1383a 	mul	r8,r23,r7
81111d40:	90a4b03a 	or	r18,r18,r2
81111d44:	d9800317 	ldw	r6,12(sp)
81111d48:	9200062e 	bgeu	r18,r8,81111d64 <__divdf3+0x3f4>
81111d4c:	9725883a 	add	r18,r18,fp
81111d50:	38bfffc4 	addi	r2,r7,-1
81111d54:	9700d636 	bltu	r18,fp,811120b0 <__divdf3+0x740>
81111d58:	9200d52e 	bgeu	r18,r8,811120b0 <__divdf3+0x740>
81111d5c:	39ffff84 	addi	r7,r7,-2
81111d60:	9725883a 	add	r18,r18,fp
81111d64:	3004943a 	slli	r2,r6,16
81111d68:	b012d43a 	srli	r9,r22,16
81111d6c:	b1bfffcc 	andi	r6,r22,65535
81111d70:	11e2b03a 	or	r17,r2,r7
81111d74:	8806d43a 	srli	r3,r17,16
81111d78:	893fffcc 	andi	r4,r17,65535
81111d7c:	218b383a 	mul	r5,r4,r6
81111d80:	30c5383a 	mul	r2,r6,r3
81111d84:	2249383a 	mul	r4,r4,r9
81111d88:	280ed43a 	srli	r7,r5,16
81111d8c:	9225c83a 	sub	r18,r18,r8
81111d90:	2089883a 	add	r4,r4,r2
81111d94:	3909883a 	add	r4,r7,r4
81111d98:	1a47383a 	mul	r3,r3,r9
81111d9c:	2080022e 	bgeu	r4,r2,81111da8 <__divdf3+0x438>
81111da0:	00800074 	movhi	r2,1
81111da4:	1887883a 	add	r3,r3,r2
81111da8:	2004d43a 	srli	r2,r4,16
81111dac:	2008943a 	slli	r4,r4,16
81111db0:	297fffcc 	andi	r5,r5,65535
81111db4:	10c7883a 	add	r3,r2,r3
81111db8:	2149883a 	add	r4,r4,r5
81111dbc:	90c0a536 	bltu	r18,r3,81112054 <__divdf3+0x6e4>
81111dc0:	90c0bf26 	beq	r18,r3,811120c0 <__divdf3+0x750>
81111dc4:	90c7c83a 	sub	r3,r18,r3
81111dc8:	810fc83a 	sub	r7,r16,r4
81111dcc:	81e5803a 	cmpltu	r18,r16,r7
81111dd0:	1ca5c83a 	sub	r18,r3,r18
81111dd4:	e480c126 	beq	fp,r18,811120dc <__divdf3+0x76c>
81111dd8:	a00b883a 	mov	r5,r20
81111ddc:	9009883a 	mov	r4,r18
81111de0:	d9800315 	stw	r6,12(sp)
81111de4:	d9c00215 	stw	r7,8(sp)
81111de8:	da400115 	stw	r9,4(sp)
81111dec:	11110080 	call	81111008 <__udivsi3>
81111df0:	a00b883a 	mov	r5,r20
81111df4:	9009883a 	mov	r4,r18
81111df8:	d8800015 	stw	r2,0(sp)
81111dfc:	111106c0 	call	8111106c <__umodsi3>
81111e00:	d9c00217 	ldw	r7,8(sp)
81111e04:	da000017 	ldw	r8,0(sp)
81111e08:	1006943a 	slli	r3,r2,16
81111e0c:	3804d43a 	srli	r2,r7,16
81111e10:	ba21383a 	mul	r16,r23,r8
81111e14:	d9800317 	ldw	r6,12(sp)
81111e18:	10c4b03a 	or	r2,r2,r3
81111e1c:	da400117 	ldw	r9,4(sp)
81111e20:	1400062e 	bgeu	r2,r16,81111e3c <__divdf3+0x4cc>
81111e24:	1705883a 	add	r2,r2,fp
81111e28:	40ffffc4 	addi	r3,r8,-1
81111e2c:	1700ad36 	bltu	r2,fp,811120e4 <__divdf3+0x774>
81111e30:	1400ac2e 	bgeu	r2,r16,811120e4 <__divdf3+0x774>
81111e34:	423fff84 	addi	r8,r8,-2
81111e38:	1705883a 	add	r2,r2,fp
81111e3c:	1421c83a 	sub	r16,r2,r16
81111e40:	a00b883a 	mov	r5,r20
81111e44:	8009883a 	mov	r4,r16
81111e48:	d9800315 	stw	r6,12(sp)
81111e4c:	d9c00215 	stw	r7,8(sp)
81111e50:	da000015 	stw	r8,0(sp)
81111e54:	da400115 	stw	r9,4(sp)
81111e58:	11110080 	call	81111008 <__udivsi3>
81111e5c:	8009883a 	mov	r4,r16
81111e60:	a00b883a 	mov	r5,r20
81111e64:	1025883a 	mov	r18,r2
81111e68:	111106c0 	call	8111106c <__umodsi3>
81111e6c:	d9c00217 	ldw	r7,8(sp)
81111e70:	1004943a 	slli	r2,r2,16
81111e74:	bcaf383a 	mul	r23,r23,r18
81111e78:	393fffcc 	andi	r4,r7,65535
81111e7c:	2088b03a 	or	r4,r4,r2
81111e80:	d9800317 	ldw	r6,12(sp)
81111e84:	da000017 	ldw	r8,0(sp)
81111e88:	da400117 	ldw	r9,4(sp)
81111e8c:	25c0062e 	bgeu	r4,r23,81111ea8 <__divdf3+0x538>
81111e90:	2709883a 	add	r4,r4,fp
81111e94:	90bfffc4 	addi	r2,r18,-1
81111e98:	27009436 	bltu	r4,fp,811120ec <__divdf3+0x77c>
81111e9c:	25c0932e 	bgeu	r4,r23,811120ec <__divdf3+0x77c>
81111ea0:	94bfff84 	addi	r18,r18,-2
81111ea4:	2709883a 	add	r4,r4,fp
81111ea8:	4004943a 	slli	r2,r8,16
81111eac:	25efc83a 	sub	r23,r4,r23
81111eb0:	1490b03a 	or	r8,r2,r18
81111eb4:	4008d43a 	srli	r4,r8,16
81111eb8:	40ffffcc 	andi	r3,r8,65535
81111ebc:	30c5383a 	mul	r2,r6,r3
81111ec0:	1a47383a 	mul	r3,r3,r9
81111ec4:	310d383a 	mul	r6,r6,r4
81111ec8:	100ad43a 	srli	r5,r2,16
81111ecc:	4913383a 	mul	r9,r9,r4
81111ed0:	1987883a 	add	r3,r3,r6
81111ed4:	28c7883a 	add	r3,r5,r3
81111ed8:	1980022e 	bgeu	r3,r6,81111ee4 <__divdf3+0x574>
81111edc:	01000074 	movhi	r4,1
81111ee0:	4913883a 	add	r9,r9,r4
81111ee4:	1808d43a 	srli	r4,r3,16
81111ee8:	1806943a 	slli	r3,r3,16
81111eec:	10bfffcc 	andi	r2,r2,65535
81111ef0:	2253883a 	add	r9,r4,r9
81111ef4:	1887883a 	add	r3,r3,r2
81111ef8:	ba403836 	bltu	r23,r9,81111fdc <__divdf3+0x66c>
81111efc:	ba403626 	beq	r23,r9,81111fd8 <__divdf3+0x668>
81111f00:	42000054 	ori	r8,r8,1
81111f04:	a880ffc4 	addi	r2,r21,1023
81111f08:	00bf570e 	bge	zero,r2,81111c68 <__reset+0xfb0f1c68>
81111f0c:	40c001cc 	andi	r3,r8,7
81111f10:	18000726 	beq	r3,zero,81111f30 <__divdf3+0x5c0>
81111f14:	40c003cc 	andi	r3,r8,15
81111f18:	01000104 	movi	r4,4
81111f1c:	19000426 	beq	r3,r4,81111f30 <__divdf3+0x5c0>
81111f20:	4107883a 	add	r3,r8,r4
81111f24:	1a11803a 	cmpltu	r8,r3,r8
81111f28:	8a23883a 	add	r17,r17,r8
81111f2c:	1811883a 	mov	r8,r3
81111f30:	88c0402c 	andhi	r3,r17,256
81111f34:	18000426 	beq	r3,zero,81111f48 <__divdf3+0x5d8>
81111f38:	00ffc034 	movhi	r3,65280
81111f3c:	18ffffc4 	addi	r3,r3,-1
81111f40:	a8810004 	addi	r2,r21,1024
81111f44:	88e2703a 	and	r17,r17,r3
81111f48:	00c1ff84 	movi	r3,2046
81111f4c:	18bee316 	blt	r3,r2,81111adc <__reset+0xfb0f1adc>
81111f50:	8824977a 	slli	r18,r17,29
81111f54:	4010d0fa 	srli	r8,r8,3
81111f58:	8822927a 	slli	r17,r17,9
81111f5c:	1081ffcc 	andi	r2,r2,2047
81111f60:	9224b03a 	or	r18,r18,r8
81111f64:	880ad33a 	srli	r5,r17,12
81111f68:	98c0004c 	andi	r3,r19,1
81111f6c:	003edf06 	br	81111aec <__reset+0xfb0f1aec>
81111f70:	8080022c 	andhi	r2,r16,8
81111f74:	10001226 	beq	r2,zero,81111fc0 <__divdf3+0x650>
81111f78:	8880022c 	andhi	r2,r17,8
81111f7c:	1000101e 	bne	r2,zero,81111fc0 <__divdf3+0x650>
81111f80:	00800434 	movhi	r2,16
81111f84:	89400234 	orhi	r5,r17,8
81111f88:	10bfffc4 	addi	r2,r2,-1
81111f8c:	b007883a 	mov	r3,r22
81111f90:	288a703a 	and	r5,r5,r2
81111f94:	4025883a 	mov	r18,r8
81111f98:	003f3106 	br	81111c60 <__reset+0xfb0f1c60>
81111f9c:	008000c4 	movi	r2,3
81111fa0:	3880a626 	beq	r7,r2,8111223c <__divdf3+0x8cc>
81111fa4:	00800044 	movi	r2,1
81111fa8:	3880521e 	bne	r7,r2,811120f4 <__divdf3+0x784>
81111fac:	b807883a 	mov	r3,r23
81111fb0:	0005883a 	mov	r2,zero
81111fb4:	000b883a 	mov	r5,zero
81111fb8:	0025883a 	mov	r18,zero
81111fbc:	003ecb06 	br	81111aec <__reset+0xfb0f1aec>
81111fc0:	00800434 	movhi	r2,16
81111fc4:	81400234 	orhi	r5,r16,8
81111fc8:	10bfffc4 	addi	r2,r2,-1
81111fcc:	a007883a 	mov	r3,r20
81111fd0:	288a703a 	and	r5,r5,r2
81111fd4:	003f2206 	br	81111c60 <__reset+0xfb0f1c60>
81111fd8:	183fca26 	beq	r3,zero,81111f04 <__reset+0xfb0f1f04>
81111fdc:	e5ef883a 	add	r23,fp,r23
81111fe0:	40bfffc4 	addi	r2,r8,-1
81111fe4:	bf00392e 	bgeu	r23,fp,811120cc <__divdf3+0x75c>
81111fe8:	1011883a 	mov	r8,r2
81111fec:	ba7fc41e 	bne	r23,r9,81111f00 <__reset+0xfb0f1f00>
81111ff0:	b0ffc31e 	bne	r22,r3,81111f00 <__reset+0xfb0f1f00>
81111ff4:	003fc306 	br	81111f04 <__reset+0xfb0f1f04>
81111ff8:	143ff604 	addi	r16,r2,-40
81111ffc:	9c20983a 	sll	r16,r19,r16
81112000:	0025883a 	mov	r18,zero
81112004:	003ee206 	br	81111b90 <__reset+0xfb0f1b90>
81112008:	d9800315 	stw	r6,12(sp)
8111200c:	d9c00215 	stw	r7,8(sp)
81112010:	1106c200 	call	81106c20 <__clzsi2>
81112014:	10800804 	addi	r2,r2,32
81112018:	d9c00217 	ldw	r7,8(sp)
8111201c:	d9800317 	ldw	r6,12(sp)
81112020:	003ed106 	br	81111b68 <__reset+0xfb0f1b68>
81112024:	147ff604 	addi	r17,r2,-40
81112028:	3462983a 	sll	r17,r6,r17
8111202c:	0011883a 	mov	r8,zero
81112030:	003ef506 	br	81111c08 <__reset+0xfb0f1c08>
81112034:	3009883a 	mov	r4,r6
81112038:	d9800315 	stw	r6,12(sp)
8111203c:	da400115 	stw	r9,4(sp)
81112040:	1106c200 	call	81106c20 <__clzsi2>
81112044:	10800804 	addi	r2,r2,32
81112048:	da400117 	ldw	r9,4(sp)
8111204c:	d9800317 	ldw	r6,12(sp)
81112050:	003ee306 	br	81111be0 <__reset+0xfb0f1be0>
81112054:	85a1883a 	add	r16,r16,r22
81112058:	8585803a 	cmpltu	r2,r16,r22
8111205c:	1705883a 	add	r2,r2,fp
81112060:	14a5883a 	add	r18,r2,r18
81112064:	88bfffc4 	addi	r2,r17,-1
81112068:	e4800c2e 	bgeu	fp,r18,8111209c <__divdf3+0x72c>
8111206c:	90c03e36 	bltu	r18,r3,81112168 <__divdf3+0x7f8>
81112070:	1c806926 	beq	r3,r18,81112218 <__divdf3+0x8a8>
81112074:	90c7c83a 	sub	r3,r18,r3
81112078:	1023883a 	mov	r17,r2
8111207c:	003f5206 	br	81111dc8 <__reset+0xfb0f1dc8>
81112080:	923f0436 	bltu	r18,r8,81111c94 <__reset+0xfb0f1c94>
81112084:	800897fa 	slli	r4,r16,31
81112088:	9004d07a 	srli	r2,r18,1
8111208c:	8006d07a 	srli	r3,r16,1
81112090:	902097fa 	slli	r16,r18,31
81112094:	20a4b03a 	or	r18,r4,r2
81112098:	003f0106 	br	81111ca0 <__reset+0xfb0f1ca0>
8111209c:	e4bff51e 	bne	fp,r18,81112074 <__reset+0xfb0f2074>
811120a0:	85bff22e 	bgeu	r16,r22,8111206c <__reset+0xfb0f206c>
811120a4:	e0c7c83a 	sub	r3,fp,r3
811120a8:	1023883a 	mov	r17,r2
811120ac:	003f4606 	br	81111dc8 <__reset+0xfb0f1dc8>
811120b0:	100f883a 	mov	r7,r2
811120b4:	003f2b06 	br	81111d64 <__reset+0xfb0f1d64>
811120b8:	180d883a 	mov	r6,r3
811120bc:	003f1306 	br	81111d0c <__reset+0xfb0f1d0c>
811120c0:	813fe436 	bltu	r16,r4,81112054 <__reset+0xfb0f2054>
811120c4:	0007883a 	mov	r3,zero
811120c8:	003f3f06 	br	81111dc8 <__reset+0xfb0f1dc8>
811120cc:	ba402c36 	bltu	r23,r9,81112180 <__divdf3+0x810>
811120d0:	4dc05426 	beq	r9,r23,81112224 <__divdf3+0x8b4>
811120d4:	1011883a 	mov	r8,r2
811120d8:	003f8906 	br	81111f00 <__reset+0xfb0f1f00>
811120dc:	023fffc4 	movi	r8,-1
811120e0:	003f8806 	br	81111f04 <__reset+0xfb0f1f04>
811120e4:	1811883a 	mov	r8,r3
811120e8:	003f5406 	br	81111e3c <__reset+0xfb0f1e3c>
811120ec:	1025883a 	mov	r18,r2
811120f0:	003f6d06 	br	81111ea8 <__reset+0xfb0f1ea8>
811120f4:	b827883a 	mov	r19,r23
811120f8:	003f8206 	br	81111f04 <__reset+0xfb0f1f04>
811120fc:	010007c4 	movi	r4,31
81112100:	20c02616 	blt	r4,r3,8111219c <__divdf3+0x82c>
81112104:	00800804 	movi	r2,32
81112108:	10c5c83a 	sub	r2,r2,r3
8111210c:	888a983a 	sll	r5,r17,r2
81112110:	40c8d83a 	srl	r4,r8,r3
81112114:	4084983a 	sll	r2,r8,r2
81112118:	88e2d83a 	srl	r17,r17,r3
8111211c:	2906b03a 	or	r3,r5,r4
81112120:	1004c03a 	cmpne	r2,r2,zero
81112124:	1886b03a 	or	r3,r3,r2
81112128:	188001cc 	andi	r2,r3,7
8111212c:	10000726 	beq	r2,zero,8111214c <__divdf3+0x7dc>
81112130:	188003cc 	andi	r2,r3,15
81112134:	01000104 	movi	r4,4
81112138:	11000426 	beq	r2,r4,8111214c <__divdf3+0x7dc>
8111213c:	1805883a 	mov	r2,r3
81112140:	10c00104 	addi	r3,r2,4
81112144:	1885803a 	cmpltu	r2,r3,r2
81112148:	88a3883a 	add	r17,r17,r2
8111214c:	8880202c 	andhi	r2,r17,128
81112150:	10002726 	beq	r2,zero,811121f0 <__divdf3+0x880>
81112154:	98c0004c 	andi	r3,r19,1
81112158:	00800044 	movi	r2,1
8111215c:	000b883a 	mov	r5,zero
81112160:	0025883a 	mov	r18,zero
81112164:	003e6106 	br	81111aec <__reset+0xfb0f1aec>
81112168:	85a1883a 	add	r16,r16,r22
8111216c:	8585803a 	cmpltu	r2,r16,r22
81112170:	1705883a 	add	r2,r2,fp
81112174:	14a5883a 	add	r18,r2,r18
81112178:	8c7fff84 	addi	r17,r17,-2
8111217c:	003f1106 	br	81111dc4 <__reset+0xfb0f1dc4>
81112180:	b589883a 	add	r4,r22,r22
81112184:	25ad803a 	cmpltu	r22,r4,r22
81112188:	b739883a 	add	fp,r22,fp
8111218c:	40bfff84 	addi	r2,r8,-2
81112190:	bf2f883a 	add	r23,r23,fp
81112194:	202d883a 	mov	r22,r4
81112198:	003f9306 	br	81111fe8 <__reset+0xfb0f1fe8>
8111219c:	013ff844 	movi	r4,-31
811121a0:	2085c83a 	sub	r2,r4,r2
811121a4:	8888d83a 	srl	r4,r17,r2
811121a8:	00800804 	movi	r2,32
811121ac:	18802126 	beq	r3,r2,81112234 <__divdf3+0x8c4>
811121b0:	00801004 	movi	r2,64
811121b4:	10c5c83a 	sub	r2,r2,r3
811121b8:	8884983a 	sll	r2,r17,r2
811121bc:	1204b03a 	or	r2,r2,r8
811121c0:	1004c03a 	cmpne	r2,r2,zero
811121c4:	2084b03a 	or	r2,r4,r2
811121c8:	144001cc 	andi	r17,r2,7
811121cc:	88000d1e 	bne	r17,zero,81112204 <__divdf3+0x894>
811121d0:	000b883a 	mov	r5,zero
811121d4:	1024d0fa 	srli	r18,r2,3
811121d8:	98c0004c 	andi	r3,r19,1
811121dc:	0005883a 	mov	r2,zero
811121e0:	9464b03a 	or	r18,r18,r17
811121e4:	003e4106 	br	81111aec <__reset+0xfb0f1aec>
811121e8:	1007883a 	mov	r3,r2
811121ec:	0023883a 	mov	r17,zero
811121f0:	880a927a 	slli	r5,r17,9
811121f4:	1805883a 	mov	r2,r3
811121f8:	8822977a 	slli	r17,r17,29
811121fc:	280ad33a 	srli	r5,r5,12
81112200:	003ff406 	br	811121d4 <__reset+0xfb0f21d4>
81112204:	10c003cc 	andi	r3,r2,15
81112208:	01000104 	movi	r4,4
8111220c:	193ff626 	beq	r3,r4,811121e8 <__reset+0xfb0f21e8>
81112210:	0023883a 	mov	r17,zero
81112214:	003fca06 	br	81112140 <__reset+0xfb0f2140>
81112218:	813fd336 	bltu	r16,r4,81112168 <__reset+0xfb0f2168>
8111221c:	1023883a 	mov	r17,r2
81112220:	003fa806 	br	811120c4 <__reset+0xfb0f20c4>
81112224:	b0ffd636 	bltu	r22,r3,81112180 <__reset+0xfb0f2180>
81112228:	1011883a 	mov	r8,r2
8111222c:	b0ff341e 	bne	r22,r3,81111f00 <__reset+0xfb0f1f00>
81112230:	003f3406 	br	81111f04 <__reset+0xfb0f1f04>
81112234:	0005883a 	mov	r2,zero
81112238:	003fe006 	br	811121bc <__reset+0xfb0f21bc>
8111223c:	00800434 	movhi	r2,16
81112240:	89400234 	orhi	r5,r17,8
81112244:	10bfffc4 	addi	r2,r2,-1
81112248:	b807883a 	mov	r3,r23
8111224c:	288a703a 	and	r5,r5,r2
81112250:	4025883a 	mov	r18,r8
81112254:	003e8206 	br	81111c60 <__reset+0xfb0f1c60>

81112258 <__eqdf2>:
81112258:	2804d53a 	srli	r2,r5,20
8111225c:	3806d53a 	srli	r3,r7,20
81112260:	02000434 	movhi	r8,16
81112264:	423fffc4 	addi	r8,r8,-1
81112268:	1081ffcc 	andi	r2,r2,2047
8111226c:	0281ffc4 	movi	r10,2047
81112270:	2a12703a 	and	r9,r5,r8
81112274:	18c1ffcc 	andi	r3,r3,2047
81112278:	3a10703a 	and	r8,r7,r8
8111227c:	280ad7fa 	srli	r5,r5,31
81112280:	380ed7fa 	srli	r7,r7,31
81112284:	12801026 	beq	r2,r10,811122c8 <__eqdf2+0x70>
81112288:	0281ffc4 	movi	r10,2047
8111228c:	1a800a26 	beq	r3,r10,811122b8 <__eqdf2+0x60>
81112290:	10c00226 	beq	r2,r3,8111229c <__eqdf2+0x44>
81112294:	00800044 	movi	r2,1
81112298:	f800283a 	ret
8111229c:	4a3ffd1e 	bne	r9,r8,81112294 <__reset+0xfb0f2294>
811122a0:	21bffc1e 	bne	r4,r6,81112294 <__reset+0xfb0f2294>
811122a4:	29c00c26 	beq	r5,r7,811122d8 <__eqdf2+0x80>
811122a8:	103ffa1e 	bne	r2,zero,81112294 <__reset+0xfb0f2294>
811122ac:	2244b03a 	or	r2,r4,r9
811122b0:	1004c03a 	cmpne	r2,r2,zero
811122b4:	f800283a 	ret
811122b8:	3214b03a 	or	r10,r6,r8
811122bc:	503ff426 	beq	r10,zero,81112290 <__reset+0xfb0f2290>
811122c0:	00800044 	movi	r2,1
811122c4:	f800283a 	ret
811122c8:	2254b03a 	or	r10,r4,r9
811122cc:	503fee26 	beq	r10,zero,81112288 <__reset+0xfb0f2288>
811122d0:	00800044 	movi	r2,1
811122d4:	f800283a 	ret
811122d8:	0005883a 	mov	r2,zero
811122dc:	f800283a 	ret

811122e0 <__gedf2>:
811122e0:	2804d53a 	srli	r2,r5,20
811122e4:	3806d53a 	srli	r3,r7,20
811122e8:	02000434 	movhi	r8,16
811122ec:	423fffc4 	addi	r8,r8,-1
811122f0:	1081ffcc 	andi	r2,r2,2047
811122f4:	0241ffc4 	movi	r9,2047
811122f8:	2a14703a 	and	r10,r5,r8
811122fc:	18c1ffcc 	andi	r3,r3,2047
81112300:	3a10703a 	and	r8,r7,r8
81112304:	280ad7fa 	srli	r5,r5,31
81112308:	380ed7fa 	srli	r7,r7,31
8111230c:	12401d26 	beq	r2,r9,81112384 <__gedf2+0xa4>
81112310:	0241ffc4 	movi	r9,2047
81112314:	1a401226 	beq	r3,r9,81112360 <__gedf2+0x80>
81112318:	1000081e 	bne	r2,zero,8111233c <__gedf2+0x5c>
8111231c:	2296b03a 	or	r11,r4,r10
81112320:	5813003a 	cmpeq	r9,r11,zero
81112324:	1800091e 	bne	r3,zero,8111234c <__gedf2+0x6c>
81112328:	3218b03a 	or	r12,r6,r8
8111232c:	6000071e 	bne	r12,zero,8111234c <__gedf2+0x6c>
81112330:	0005883a 	mov	r2,zero
81112334:	5800101e 	bne	r11,zero,81112378 <__gedf2+0x98>
81112338:	f800283a 	ret
8111233c:	18000c1e 	bne	r3,zero,81112370 <__gedf2+0x90>
81112340:	3212b03a 	or	r9,r6,r8
81112344:	48000c26 	beq	r9,zero,81112378 <__gedf2+0x98>
81112348:	0013883a 	mov	r9,zero
8111234c:	39c03fcc 	andi	r7,r7,255
81112350:	48000826 	beq	r9,zero,81112374 <__gedf2+0x94>
81112354:	38000926 	beq	r7,zero,8111237c <__gedf2+0x9c>
81112358:	00800044 	movi	r2,1
8111235c:	f800283a 	ret
81112360:	3212b03a 	or	r9,r6,r8
81112364:	483fec26 	beq	r9,zero,81112318 <__reset+0xfb0f2318>
81112368:	00bfff84 	movi	r2,-2
8111236c:	f800283a 	ret
81112370:	39c03fcc 	andi	r7,r7,255
81112374:	29c00626 	beq	r5,r7,81112390 <__gedf2+0xb0>
81112378:	283ff726 	beq	r5,zero,81112358 <__reset+0xfb0f2358>
8111237c:	00bfffc4 	movi	r2,-1
81112380:	f800283a 	ret
81112384:	2292b03a 	or	r9,r4,r10
81112388:	483fe126 	beq	r9,zero,81112310 <__reset+0xfb0f2310>
8111238c:	003ff606 	br	81112368 <__reset+0xfb0f2368>
81112390:	18bff916 	blt	r3,r2,81112378 <__reset+0xfb0f2378>
81112394:	10c00316 	blt	r2,r3,811123a4 <__gedf2+0xc4>
81112398:	42bff736 	bltu	r8,r10,81112378 <__reset+0xfb0f2378>
8111239c:	52000326 	beq	r10,r8,811123ac <__gedf2+0xcc>
811123a0:	5200042e 	bgeu	r10,r8,811123b4 <__gedf2+0xd4>
811123a4:	283fec1e 	bne	r5,zero,81112358 <__reset+0xfb0f2358>
811123a8:	003ff406 	br	8111237c <__reset+0xfb0f237c>
811123ac:	313ff236 	bltu	r6,r4,81112378 <__reset+0xfb0f2378>
811123b0:	21bffc36 	bltu	r4,r6,811123a4 <__reset+0xfb0f23a4>
811123b4:	0005883a 	mov	r2,zero
811123b8:	f800283a 	ret

811123bc <__ledf2>:
811123bc:	2804d53a 	srli	r2,r5,20
811123c0:	3810d53a 	srli	r8,r7,20
811123c4:	00c00434 	movhi	r3,16
811123c8:	18ffffc4 	addi	r3,r3,-1
811123cc:	1081ffcc 	andi	r2,r2,2047
811123d0:	0241ffc4 	movi	r9,2047
811123d4:	28d4703a 	and	r10,r5,r3
811123d8:	4201ffcc 	andi	r8,r8,2047
811123dc:	38c6703a 	and	r3,r7,r3
811123e0:	280ad7fa 	srli	r5,r5,31
811123e4:	380ed7fa 	srli	r7,r7,31
811123e8:	12401f26 	beq	r2,r9,81112468 <__ledf2+0xac>
811123ec:	0241ffc4 	movi	r9,2047
811123f0:	42401426 	beq	r8,r9,81112444 <__ledf2+0x88>
811123f4:	1000091e 	bne	r2,zero,8111241c <__ledf2+0x60>
811123f8:	2296b03a 	or	r11,r4,r10
811123fc:	5813003a 	cmpeq	r9,r11,zero
81112400:	29403fcc 	andi	r5,r5,255
81112404:	40000a1e 	bne	r8,zero,81112430 <__ledf2+0x74>
81112408:	30d8b03a 	or	r12,r6,r3
8111240c:	6000081e 	bne	r12,zero,81112430 <__ledf2+0x74>
81112410:	0005883a 	mov	r2,zero
81112414:	5800111e 	bne	r11,zero,8111245c <__ledf2+0xa0>
81112418:	f800283a 	ret
8111241c:	29403fcc 	andi	r5,r5,255
81112420:	40000c1e 	bne	r8,zero,81112454 <__ledf2+0x98>
81112424:	30d2b03a 	or	r9,r6,r3
81112428:	48000c26 	beq	r9,zero,8111245c <__ledf2+0xa0>
8111242c:	0013883a 	mov	r9,zero
81112430:	39c03fcc 	andi	r7,r7,255
81112434:	48000826 	beq	r9,zero,81112458 <__ledf2+0x9c>
81112438:	38001126 	beq	r7,zero,81112480 <__ledf2+0xc4>
8111243c:	00800044 	movi	r2,1
81112440:	f800283a 	ret
81112444:	30d2b03a 	or	r9,r6,r3
81112448:	483fea26 	beq	r9,zero,811123f4 <__reset+0xfb0f23f4>
8111244c:	00800084 	movi	r2,2
81112450:	f800283a 	ret
81112454:	39c03fcc 	andi	r7,r7,255
81112458:	39400726 	beq	r7,r5,81112478 <__ledf2+0xbc>
8111245c:	2800081e 	bne	r5,zero,81112480 <__ledf2+0xc4>
81112460:	00800044 	movi	r2,1
81112464:	f800283a 	ret
81112468:	2292b03a 	or	r9,r4,r10
8111246c:	483fdf26 	beq	r9,zero,811123ec <__reset+0xfb0f23ec>
81112470:	00800084 	movi	r2,2
81112474:	f800283a 	ret
81112478:	4080030e 	bge	r8,r2,81112488 <__ledf2+0xcc>
8111247c:	383fef26 	beq	r7,zero,8111243c <__reset+0xfb0f243c>
81112480:	00bfffc4 	movi	r2,-1
81112484:	f800283a 	ret
81112488:	123feb16 	blt	r2,r8,81112438 <__reset+0xfb0f2438>
8111248c:	1abff336 	bltu	r3,r10,8111245c <__reset+0xfb0f245c>
81112490:	50c00326 	beq	r10,r3,811124a0 <__ledf2+0xe4>
81112494:	50c0042e 	bgeu	r10,r3,811124a8 <__ledf2+0xec>
81112498:	283fe81e 	bne	r5,zero,8111243c <__reset+0xfb0f243c>
8111249c:	003ff806 	br	81112480 <__reset+0xfb0f2480>
811124a0:	313fee36 	bltu	r6,r4,8111245c <__reset+0xfb0f245c>
811124a4:	21bffc36 	bltu	r4,r6,81112498 <__reset+0xfb0f2498>
811124a8:	0005883a 	mov	r2,zero
811124ac:	f800283a 	ret

811124b0 <__subdf3>:
811124b0:	02000434 	movhi	r8,16
811124b4:	423fffc4 	addi	r8,r8,-1
811124b8:	defffb04 	addi	sp,sp,-20
811124bc:	2a14703a 	and	r10,r5,r8
811124c0:	3812d53a 	srli	r9,r7,20
811124c4:	3a10703a 	and	r8,r7,r8
811124c8:	2006d77a 	srli	r3,r4,29
811124cc:	3004d77a 	srli	r2,r6,29
811124d0:	dc000015 	stw	r16,0(sp)
811124d4:	501490fa 	slli	r10,r10,3
811124d8:	2820d53a 	srli	r16,r5,20
811124dc:	401090fa 	slli	r8,r8,3
811124e0:	dc800215 	stw	r18,8(sp)
811124e4:	dc400115 	stw	r17,4(sp)
811124e8:	dfc00415 	stw	ra,16(sp)
811124ec:	202290fa 	slli	r17,r4,3
811124f0:	dcc00315 	stw	r19,12(sp)
811124f4:	4a41ffcc 	andi	r9,r9,2047
811124f8:	0101ffc4 	movi	r4,2047
811124fc:	2824d7fa 	srli	r18,r5,31
81112500:	8401ffcc 	andi	r16,r16,2047
81112504:	50c6b03a 	or	r3,r10,r3
81112508:	380ed7fa 	srli	r7,r7,31
8111250c:	408ab03a 	or	r5,r8,r2
81112510:	300c90fa 	slli	r6,r6,3
81112514:	49009626 	beq	r9,r4,81112770 <__subdf3+0x2c0>
81112518:	39c0005c 	xori	r7,r7,1
8111251c:	8245c83a 	sub	r2,r16,r9
81112520:	3c807426 	beq	r7,r18,811126f4 <__subdf3+0x244>
81112524:	0080af0e 	bge	zero,r2,811127e4 <__subdf3+0x334>
81112528:	48002a1e 	bne	r9,zero,811125d4 <__subdf3+0x124>
8111252c:	2988b03a 	or	r4,r5,r6
81112530:	20009a1e 	bne	r4,zero,8111279c <__subdf3+0x2ec>
81112534:	888001cc 	andi	r2,r17,7
81112538:	10000726 	beq	r2,zero,81112558 <__subdf3+0xa8>
8111253c:	888003cc 	andi	r2,r17,15
81112540:	01000104 	movi	r4,4
81112544:	11000426 	beq	r2,r4,81112558 <__subdf3+0xa8>
81112548:	890b883a 	add	r5,r17,r4
8111254c:	2c63803a 	cmpltu	r17,r5,r17
81112550:	1c47883a 	add	r3,r3,r17
81112554:	2823883a 	mov	r17,r5
81112558:	1880202c 	andhi	r2,r3,128
8111255c:	10005926 	beq	r2,zero,811126c4 <__subdf3+0x214>
81112560:	84000044 	addi	r16,r16,1
81112564:	0081ffc4 	movi	r2,2047
81112568:	8080be26 	beq	r16,r2,81112864 <__subdf3+0x3b4>
8111256c:	017fe034 	movhi	r5,65408
81112570:	297fffc4 	addi	r5,r5,-1
81112574:	1946703a 	and	r3,r3,r5
81112578:	1804977a 	slli	r2,r3,29
8111257c:	1806927a 	slli	r3,r3,9
81112580:	8822d0fa 	srli	r17,r17,3
81112584:	8401ffcc 	andi	r16,r16,2047
81112588:	180ad33a 	srli	r5,r3,12
8111258c:	9100004c 	andi	r4,r18,1
81112590:	1444b03a 	or	r2,r2,r17
81112594:	80c1ffcc 	andi	r3,r16,2047
81112598:	1820953a 	slli	r16,r3,20
8111259c:	20c03fcc 	andi	r3,r4,255
811125a0:	180897fa 	slli	r4,r3,31
811125a4:	00c00434 	movhi	r3,16
811125a8:	18ffffc4 	addi	r3,r3,-1
811125ac:	28c6703a 	and	r3,r5,r3
811125b0:	1c06b03a 	or	r3,r3,r16
811125b4:	1906b03a 	or	r3,r3,r4
811125b8:	dfc00417 	ldw	ra,16(sp)
811125bc:	dcc00317 	ldw	r19,12(sp)
811125c0:	dc800217 	ldw	r18,8(sp)
811125c4:	dc400117 	ldw	r17,4(sp)
811125c8:	dc000017 	ldw	r16,0(sp)
811125cc:	dec00504 	addi	sp,sp,20
811125d0:	f800283a 	ret
811125d4:	0101ffc4 	movi	r4,2047
811125d8:	813fd626 	beq	r16,r4,81112534 <__reset+0xfb0f2534>
811125dc:	29402034 	orhi	r5,r5,128
811125e0:	01000e04 	movi	r4,56
811125e4:	2080a316 	blt	r4,r2,81112874 <__subdf3+0x3c4>
811125e8:	010007c4 	movi	r4,31
811125ec:	2080c616 	blt	r4,r2,81112908 <__subdf3+0x458>
811125f0:	01000804 	movi	r4,32
811125f4:	2089c83a 	sub	r4,r4,r2
811125f8:	2910983a 	sll	r8,r5,r4
811125fc:	308ed83a 	srl	r7,r6,r2
81112600:	3108983a 	sll	r4,r6,r4
81112604:	2884d83a 	srl	r2,r5,r2
81112608:	41ccb03a 	or	r6,r8,r7
8111260c:	2008c03a 	cmpne	r4,r4,zero
81112610:	310cb03a 	or	r6,r6,r4
81112614:	898dc83a 	sub	r6,r17,r6
81112618:	89a3803a 	cmpltu	r17,r17,r6
8111261c:	1887c83a 	sub	r3,r3,r2
81112620:	1c47c83a 	sub	r3,r3,r17
81112624:	3023883a 	mov	r17,r6
81112628:	1880202c 	andhi	r2,r3,128
8111262c:	10002326 	beq	r2,zero,811126bc <__subdf3+0x20c>
81112630:	04c02034 	movhi	r19,128
81112634:	9cffffc4 	addi	r19,r19,-1
81112638:	1ce6703a 	and	r19,r3,r19
8111263c:	98007a26 	beq	r19,zero,81112828 <__subdf3+0x378>
81112640:	9809883a 	mov	r4,r19
81112644:	1106c200 	call	81106c20 <__clzsi2>
81112648:	113ffe04 	addi	r4,r2,-8
8111264c:	00c007c4 	movi	r3,31
81112650:	19007b16 	blt	r3,r4,81112840 <__subdf3+0x390>
81112654:	00800804 	movi	r2,32
81112658:	1105c83a 	sub	r2,r2,r4
8111265c:	8884d83a 	srl	r2,r17,r2
81112660:	9906983a 	sll	r3,r19,r4
81112664:	8922983a 	sll	r17,r17,r4
81112668:	10c4b03a 	or	r2,r2,r3
8111266c:	24007816 	blt	r4,r16,81112850 <__subdf3+0x3a0>
81112670:	2421c83a 	sub	r16,r4,r16
81112674:	80c00044 	addi	r3,r16,1
81112678:	010007c4 	movi	r4,31
8111267c:	20c09516 	blt	r4,r3,811128d4 <__subdf3+0x424>
81112680:	01400804 	movi	r5,32
81112684:	28cbc83a 	sub	r5,r5,r3
81112688:	88c8d83a 	srl	r4,r17,r3
8111268c:	8962983a 	sll	r17,r17,r5
81112690:	114a983a 	sll	r5,r2,r5
81112694:	10c6d83a 	srl	r3,r2,r3
81112698:	8804c03a 	cmpne	r2,r17,zero
8111269c:	290ab03a 	or	r5,r5,r4
811126a0:	28a2b03a 	or	r17,r5,r2
811126a4:	0021883a 	mov	r16,zero
811126a8:	003fa206 	br	81112534 <__reset+0xfb0f2534>
811126ac:	2090b03a 	or	r8,r4,r2
811126b0:	40018e26 	beq	r8,zero,81112cec <__subdf3+0x83c>
811126b4:	1007883a 	mov	r3,r2
811126b8:	2023883a 	mov	r17,r4
811126bc:	888001cc 	andi	r2,r17,7
811126c0:	103f9e1e 	bne	r2,zero,8111253c <__reset+0xfb0f253c>
811126c4:	1804977a 	slli	r2,r3,29
811126c8:	8822d0fa 	srli	r17,r17,3
811126cc:	1810d0fa 	srli	r8,r3,3
811126d0:	9100004c 	andi	r4,r18,1
811126d4:	1444b03a 	or	r2,r2,r17
811126d8:	00c1ffc4 	movi	r3,2047
811126dc:	80c02826 	beq	r16,r3,81112780 <__subdf3+0x2d0>
811126e0:	01400434 	movhi	r5,16
811126e4:	297fffc4 	addi	r5,r5,-1
811126e8:	80e0703a 	and	r16,r16,r3
811126ec:	414a703a 	and	r5,r8,r5
811126f0:	003fa806 	br	81112594 <__reset+0xfb0f2594>
811126f4:	0080630e 	bge	zero,r2,81112884 <__subdf3+0x3d4>
811126f8:	48003026 	beq	r9,zero,811127bc <__subdf3+0x30c>
811126fc:	0101ffc4 	movi	r4,2047
81112700:	813f8c26 	beq	r16,r4,81112534 <__reset+0xfb0f2534>
81112704:	29402034 	orhi	r5,r5,128
81112708:	01000e04 	movi	r4,56
8111270c:	2080a90e 	bge	r4,r2,811129b4 <__subdf3+0x504>
81112710:	298cb03a 	or	r6,r5,r6
81112714:	3012c03a 	cmpne	r9,r6,zero
81112718:	0005883a 	mov	r2,zero
8111271c:	4c53883a 	add	r9,r9,r17
81112720:	4c63803a 	cmpltu	r17,r9,r17
81112724:	10c7883a 	add	r3,r2,r3
81112728:	88c7883a 	add	r3,r17,r3
8111272c:	4823883a 	mov	r17,r9
81112730:	1880202c 	andhi	r2,r3,128
81112734:	1000d026 	beq	r2,zero,81112a78 <__subdf3+0x5c8>
81112738:	84000044 	addi	r16,r16,1
8111273c:	0081ffc4 	movi	r2,2047
81112740:	8080fe26 	beq	r16,r2,81112b3c <__subdf3+0x68c>
81112744:	00bfe034 	movhi	r2,65408
81112748:	10bfffc4 	addi	r2,r2,-1
8111274c:	1886703a 	and	r3,r3,r2
81112750:	880ad07a 	srli	r5,r17,1
81112754:	180497fa 	slli	r2,r3,31
81112758:	8900004c 	andi	r4,r17,1
8111275c:	2922b03a 	or	r17,r5,r4
81112760:	1806d07a 	srli	r3,r3,1
81112764:	1462b03a 	or	r17,r2,r17
81112768:	3825883a 	mov	r18,r7
8111276c:	003f7106 	br	81112534 <__reset+0xfb0f2534>
81112770:	2984b03a 	or	r2,r5,r6
81112774:	103f6826 	beq	r2,zero,81112518 <__reset+0xfb0f2518>
81112778:	39c03fcc 	andi	r7,r7,255
8111277c:	003f6706 	br	8111251c <__reset+0xfb0f251c>
81112780:	4086b03a 	or	r3,r8,r2
81112784:	18015226 	beq	r3,zero,81112cd0 <__subdf3+0x820>
81112788:	00c00434 	movhi	r3,16
8111278c:	41400234 	orhi	r5,r8,8
81112790:	18ffffc4 	addi	r3,r3,-1
81112794:	28ca703a 	and	r5,r5,r3
81112798:	003f7e06 	br	81112594 <__reset+0xfb0f2594>
8111279c:	10bfffc4 	addi	r2,r2,-1
811127a0:	1000491e 	bne	r2,zero,811128c8 <__subdf3+0x418>
811127a4:	898fc83a 	sub	r7,r17,r6
811127a8:	89e3803a 	cmpltu	r17,r17,r7
811127ac:	1947c83a 	sub	r3,r3,r5
811127b0:	1c47c83a 	sub	r3,r3,r17
811127b4:	3823883a 	mov	r17,r7
811127b8:	003f9b06 	br	81112628 <__reset+0xfb0f2628>
811127bc:	2988b03a 	or	r4,r5,r6
811127c0:	203f5c26 	beq	r4,zero,81112534 <__reset+0xfb0f2534>
811127c4:	10bfffc4 	addi	r2,r2,-1
811127c8:	1000931e 	bne	r2,zero,81112a18 <__subdf3+0x568>
811127cc:	898d883a 	add	r6,r17,r6
811127d0:	3463803a 	cmpltu	r17,r6,r17
811127d4:	1947883a 	add	r3,r3,r5
811127d8:	88c7883a 	add	r3,r17,r3
811127dc:	3023883a 	mov	r17,r6
811127e0:	003fd306 	br	81112730 <__reset+0xfb0f2730>
811127e4:	1000541e 	bne	r2,zero,81112938 <__subdf3+0x488>
811127e8:	80800044 	addi	r2,r16,1
811127ec:	1081ffcc 	andi	r2,r2,2047
811127f0:	01000044 	movi	r4,1
811127f4:	2080a20e 	bge	r4,r2,81112a80 <__subdf3+0x5d0>
811127f8:	8989c83a 	sub	r4,r17,r6
811127fc:	8905803a 	cmpltu	r2,r17,r4
81112800:	1967c83a 	sub	r19,r3,r5
81112804:	98a7c83a 	sub	r19,r19,r2
81112808:	9880202c 	andhi	r2,r19,128
8111280c:	10006326 	beq	r2,zero,8111299c <__subdf3+0x4ec>
81112810:	3463c83a 	sub	r17,r6,r17
81112814:	28c7c83a 	sub	r3,r5,r3
81112818:	344d803a 	cmpltu	r6,r6,r17
8111281c:	19a7c83a 	sub	r19,r3,r6
81112820:	3825883a 	mov	r18,r7
81112824:	983f861e 	bne	r19,zero,81112640 <__reset+0xfb0f2640>
81112828:	8809883a 	mov	r4,r17
8111282c:	1106c200 	call	81106c20 <__clzsi2>
81112830:	10800804 	addi	r2,r2,32
81112834:	113ffe04 	addi	r4,r2,-8
81112838:	00c007c4 	movi	r3,31
8111283c:	193f850e 	bge	r3,r4,81112654 <__reset+0xfb0f2654>
81112840:	10bff604 	addi	r2,r2,-40
81112844:	8884983a 	sll	r2,r17,r2
81112848:	0023883a 	mov	r17,zero
8111284c:	243f880e 	bge	r4,r16,81112670 <__reset+0xfb0f2670>
81112850:	00ffe034 	movhi	r3,65408
81112854:	18ffffc4 	addi	r3,r3,-1
81112858:	8121c83a 	sub	r16,r16,r4
8111285c:	10c6703a 	and	r3,r2,r3
81112860:	003f3406 	br	81112534 <__reset+0xfb0f2534>
81112864:	9100004c 	andi	r4,r18,1
81112868:	000b883a 	mov	r5,zero
8111286c:	0005883a 	mov	r2,zero
81112870:	003f4806 	br	81112594 <__reset+0xfb0f2594>
81112874:	298cb03a 	or	r6,r5,r6
81112878:	300cc03a 	cmpne	r6,r6,zero
8111287c:	0005883a 	mov	r2,zero
81112880:	003f6406 	br	81112614 <__reset+0xfb0f2614>
81112884:	10009a1e 	bne	r2,zero,81112af0 <__subdf3+0x640>
81112888:	82400044 	addi	r9,r16,1
8111288c:	4881ffcc 	andi	r2,r9,2047
81112890:	02800044 	movi	r10,1
81112894:	5080670e 	bge	r10,r2,81112a34 <__subdf3+0x584>
81112898:	0081ffc4 	movi	r2,2047
8111289c:	4880af26 	beq	r9,r2,81112b5c <__subdf3+0x6ac>
811128a0:	898d883a 	add	r6,r17,r6
811128a4:	1945883a 	add	r2,r3,r5
811128a8:	3447803a 	cmpltu	r3,r6,r17
811128ac:	1887883a 	add	r3,r3,r2
811128b0:	182297fa 	slli	r17,r3,31
811128b4:	300cd07a 	srli	r6,r6,1
811128b8:	1806d07a 	srli	r3,r3,1
811128bc:	4821883a 	mov	r16,r9
811128c0:	89a2b03a 	or	r17,r17,r6
811128c4:	003f1b06 	br	81112534 <__reset+0xfb0f2534>
811128c8:	0101ffc4 	movi	r4,2047
811128cc:	813f441e 	bne	r16,r4,811125e0 <__reset+0xfb0f25e0>
811128d0:	003f1806 	br	81112534 <__reset+0xfb0f2534>
811128d4:	843ff844 	addi	r16,r16,-31
811128d8:	01400804 	movi	r5,32
811128dc:	1408d83a 	srl	r4,r2,r16
811128e0:	19405026 	beq	r3,r5,81112a24 <__subdf3+0x574>
811128e4:	01401004 	movi	r5,64
811128e8:	28c7c83a 	sub	r3,r5,r3
811128ec:	10c4983a 	sll	r2,r2,r3
811128f0:	88a2b03a 	or	r17,r17,r2
811128f4:	8822c03a 	cmpne	r17,r17,zero
811128f8:	2462b03a 	or	r17,r4,r17
811128fc:	0007883a 	mov	r3,zero
81112900:	0021883a 	mov	r16,zero
81112904:	003f6d06 	br	811126bc <__reset+0xfb0f26bc>
81112908:	11fff804 	addi	r7,r2,-32
8111290c:	01000804 	movi	r4,32
81112910:	29ced83a 	srl	r7,r5,r7
81112914:	11004526 	beq	r2,r4,81112a2c <__subdf3+0x57c>
81112918:	01001004 	movi	r4,64
8111291c:	2089c83a 	sub	r4,r4,r2
81112920:	2904983a 	sll	r2,r5,r4
81112924:	118cb03a 	or	r6,r2,r6
81112928:	300cc03a 	cmpne	r6,r6,zero
8111292c:	398cb03a 	or	r6,r7,r6
81112930:	0005883a 	mov	r2,zero
81112934:	003f3706 	br	81112614 <__reset+0xfb0f2614>
81112938:	80002a26 	beq	r16,zero,811129e4 <__subdf3+0x534>
8111293c:	0101ffc4 	movi	r4,2047
81112940:	49006626 	beq	r9,r4,81112adc <__subdf3+0x62c>
81112944:	0085c83a 	sub	r2,zero,r2
81112948:	18c02034 	orhi	r3,r3,128
8111294c:	01000e04 	movi	r4,56
81112950:	20807e16 	blt	r4,r2,81112b4c <__subdf3+0x69c>
81112954:	010007c4 	movi	r4,31
81112958:	2080e716 	blt	r4,r2,81112cf8 <__subdf3+0x848>
8111295c:	01000804 	movi	r4,32
81112960:	2089c83a 	sub	r4,r4,r2
81112964:	1914983a 	sll	r10,r3,r4
81112968:	8890d83a 	srl	r8,r17,r2
8111296c:	8908983a 	sll	r4,r17,r4
81112970:	1884d83a 	srl	r2,r3,r2
81112974:	5222b03a 	or	r17,r10,r8
81112978:	2006c03a 	cmpne	r3,r4,zero
8111297c:	88e2b03a 	or	r17,r17,r3
81112980:	3463c83a 	sub	r17,r6,r17
81112984:	2885c83a 	sub	r2,r5,r2
81112988:	344d803a 	cmpltu	r6,r6,r17
8111298c:	1187c83a 	sub	r3,r2,r6
81112990:	4821883a 	mov	r16,r9
81112994:	3825883a 	mov	r18,r7
81112998:	003f2306 	br	81112628 <__reset+0xfb0f2628>
8111299c:	24d0b03a 	or	r8,r4,r19
811129a0:	40001b1e 	bne	r8,zero,81112a10 <__subdf3+0x560>
811129a4:	0005883a 	mov	r2,zero
811129a8:	0009883a 	mov	r4,zero
811129ac:	0021883a 	mov	r16,zero
811129b0:	003f4906 	br	811126d8 <__reset+0xfb0f26d8>
811129b4:	010007c4 	movi	r4,31
811129b8:	20803a16 	blt	r4,r2,81112aa4 <__subdf3+0x5f4>
811129bc:	01000804 	movi	r4,32
811129c0:	2089c83a 	sub	r4,r4,r2
811129c4:	2912983a 	sll	r9,r5,r4
811129c8:	3090d83a 	srl	r8,r6,r2
811129cc:	3108983a 	sll	r4,r6,r4
811129d0:	2884d83a 	srl	r2,r5,r2
811129d4:	4a12b03a 	or	r9,r9,r8
811129d8:	2008c03a 	cmpne	r4,r4,zero
811129dc:	4912b03a 	or	r9,r9,r4
811129e0:	003f4e06 	br	8111271c <__reset+0xfb0f271c>
811129e4:	1c48b03a 	or	r4,r3,r17
811129e8:	20003c26 	beq	r4,zero,81112adc <__subdf3+0x62c>
811129ec:	0084303a 	nor	r2,zero,r2
811129f0:	1000381e 	bne	r2,zero,81112ad4 <__subdf3+0x624>
811129f4:	3463c83a 	sub	r17,r6,r17
811129f8:	28c5c83a 	sub	r2,r5,r3
811129fc:	344d803a 	cmpltu	r6,r6,r17
81112a00:	1187c83a 	sub	r3,r2,r6
81112a04:	4821883a 	mov	r16,r9
81112a08:	3825883a 	mov	r18,r7
81112a0c:	003f0606 	br	81112628 <__reset+0xfb0f2628>
81112a10:	2023883a 	mov	r17,r4
81112a14:	003f0906 	br	8111263c <__reset+0xfb0f263c>
81112a18:	0101ffc4 	movi	r4,2047
81112a1c:	813f3a1e 	bne	r16,r4,81112708 <__reset+0xfb0f2708>
81112a20:	003ec406 	br	81112534 <__reset+0xfb0f2534>
81112a24:	0005883a 	mov	r2,zero
81112a28:	003fb106 	br	811128f0 <__reset+0xfb0f28f0>
81112a2c:	0005883a 	mov	r2,zero
81112a30:	003fbc06 	br	81112924 <__reset+0xfb0f2924>
81112a34:	1c44b03a 	or	r2,r3,r17
81112a38:	80008e1e 	bne	r16,zero,81112c74 <__subdf3+0x7c4>
81112a3c:	1000c826 	beq	r2,zero,81112d60 <__subdf3+0x8b0>
81112a40:	2984b03a 	or	r2,r5,r6
81112a44:	103ebb26 	beq	r2,zero,81112534 <__reset+0xfb0f2534>
81112a48:	8989883a 	add	r4,r17,r6
81112a4c:	1945883a 	add	r2,r3,r5
81112a50:	2447803a 	cmpltu	r3,r4,r17
81112a54:	1887883a 	add	r3,r3,r2
81112a58:	1880202c 	andhi	r2,r3,128
81112a5c:	2023883a 	mov	r17,r4
81112a60:	103f1626 	beq	r2,zero,811126bc <__reset+0xfb0f26bc>
81112a64:	00bfe034 	movhi	r2,65408
81112a68:	10bfffc4 	addi	r2,r2,-1
81112a6c:	5021883a 	mov	r16,r10
81112a70:	1886703a 	and	r3,r3,r2
81112a74:	003eaf06 	br	81112534 <__reset+0xfb0f2534>
81112a78:	3825883a 	mov	r18,r7
81112a7c:	003f0f06 	br	811126bc <__reset+0xfb0f26bc>
81112a80:	1c44b03a 	or	r2,r3,r17
81112a84:	8000251e 	bne	r16,zero,81112b1c <__subdf3+0x66c>
81112a88:	1000661e 	bne	r2,zero,81112c24 <__subdf3+0x774>
81112a8c:	2990b03a 	or	r8,r5,r6
81112a90:	40009626 	beq	r8,zero,81112cec <__subdf3+0x83c>
81112a94:	2807883a 	mov	r3,r5
81112a98:	3023883a 	mov	r17,r6
81112a9c:	3825883a 	mov	r18,r7
81112aa0:	003ea406 	br	81112534 <__reset+0xfb0f2534>
81112aa4:	127ff804 	addi	r9,r2,-32
81112aa8:	01000804 	movi	r4,32
81112aac:	2a52d83a 	srl	r9,r5,r9
81112ab0:	11008c26 	beq	r2,r4,81112ce4 <__subdf3+0x834>
81112ab4:	01001004 	movi	r4,64
81112ab8:	2085c83a 	sub	r2,r4,r2
81112abc:	2884983a 	sll	r2,r5,r2
81112ac0:	118cb03a 	or	r6,r2,r6
81112ac4:	300cc03a 	cmpne	r6,r6,zero
81112ac8:	4992b03a 	or	r9,r9,r6
81112acc:	0005883a 	mov	r2,zero
81112ad0:	003f1206 	br	8111271c <__reset+0xfb0f271c>
81112ad4:	0101ffc4 	movi	r4,2047
81112ad8:	493f9c1e 	bne	r9,r4,8111294c <__reset+0xfb0f294c>
81112adc:	2807883a 	mov	r3,r5
81112ae0:	3023883a 	mov	r17,r6
81112ae4:	4821883a 	mov	r16,r9
81112ae8:	3825883a 	mov	r18,r7
81112aec:	003e9106 	br	81112534 <__reset+0xfb0f2534>
81112af0:	80001f1e 	bne	r16,zero,81112b70 <__subdf3+0x6c0>
81112af4:	1c48b03a 	or	r4,r3,r17
81112af8:	20005a26 	beq	r4,zero,81112c64 <__subdf3+0x7b4>
81112afc:	0084303a 	nor	r2,zero,r2
81112b00:	1000561e 	bne	r2,zero,81112c5c <__subdf3+0x7ac>
81112b04:	89a3883a 	add	r17,r17,r6
81112b08:	1945883a 	add	r2,r3,r5
81112b0c:	898d803a 	cmpltu	r6,r17,r6
81112b10:	3087883a 	add	r3,r6,r2
81112b14:	4821883a 	mov	r16,r9
81112b18:	003f0506 	br	81112730 <__reset+0xfb0f2730>
81112b1c:	10002b1e 	bne	r2,zero,81112bcc <__subdf3+0x71c>
81112b20:	2984b03a 	or	r2,r5,r6
81112b24:	10008026 	beq	r2,zero,81112d28 <__subdf3+0x878>
81112b28:	2807883a 	mov	r3,r5
81112b2c:	3023883a 	mov	r17,r6
81112b30:	3825883a 	mov	r18,r7
81112b34:	0401ffc4 	movi	r16,2047
81112b38:	003e7e06 	br	81112534 <__reset+0xfb0f2534>
81112b3c:	3809883a 	mov	r4,r7
81112b40:	0011883a 	mov	r8,zero
81112b44:	0005883a 	mov	r2,zero
81112b48:	003ee306 	br	811126d8 <__reset+0xfb0f26d8>
81112b4c:	1c62b03a 	or	r17,r3,r17
81112b50:	8822c03a 	cmpne	r17,r17,zero
81112b54:	0005883a 	mov	r2,zero
81112b58:	003f8906 	br	81112980 <__reset+0xfb0f2980>
81112b5c:	3809883a 	mov	r4,r7
81112b60:	4821883a 	mov	r16,r9
81112b64:	0011883a 	mov	r8,zero
81112b68:	0005883a 	mov	r2,zero
81112b6c:	003eda06 	br	811126d8 <__reset+0xfb0f26d8>
81112b70:	0101ffc4 	movi	r4,2047
81112b74:	49003b26 	beq	r9,r4,81112c64 <__subdf3+0x7b4>
81112b78:	0085c83a 	sub	r2,zero,r2
81112b7c:	18c02034 	orhi	r3,r3,128
81112b80:	01000e04 	movi	r4,56
81112b84:	20806e16 	blt	r4,r2,81112d40 <__subdf3+0x890>
81112b88:	010007c4 	movi	r4,31
81112b8c:	20807716 	blt	r4,r2,81112d6c <__subdf3+0x8bc>
81112b90:	01000804 	movi	r4,32
81112b94:	2089c83a 	sub	r4,r4,r2
81112b98:	1914983a 	sll	r10,r3,r4
81112b9c:	8890d83a 	srl	r8,r17,r2
81112ba0:	8908983a 	sll	r4,r17,r4
81112ba4:	1884d83a 	srl	r2,r3,r2
81112ba8:	5222b03a 	or	r17,r10,r8
81112bac:	2006c03a 	cmpne	r3,r4,zero
81112bb0:	88e2b03a 	or	r17,r17,r3
81112bb4:	89a3883a 	add	r17,r17,r6
81112bb8:	1145883a 	add	r2,r2,r5
81112bbc:	898d803a 	cmpltu	r6,r17,r6
81112bc0:	3087883a 	add	r3,r6,r2
81112bc4:	4821883a 	mov	r16,r9
81112bc8:	003ed906 	br	81112730 <__reset+0xfb0f2730>
81112bcc:	2984b03a 	or	r2,r5,r6
81112bd0:	10004226 	beq	r2,zero,81112cdc <__subdf3+0x82c>
81112bd4:	1808d0fa 	srli	r4,r3,3
81112bd8:	8822d0fa 	srli	r17,r17,3
81112bdc:	1806977a 	slli	r3,r3,29
81112be0:	2080022c 	andhi	r2,r4,8
81112be4:	1c62b03a 	or	r17,r3,r17
81112be8:	10000826 	beq	r2,zero,81112c0c <__subdf3+0x75c>
81112bec:	2812d0fa 	srli	r9,r5,3
81112bf0:	4880022c 	andhi	r2,r9,8
81112bf4:	1000051e 	bne	r2,zero,81112c0c <__subdf3+0x75c>
81112bf8:	300cd0fa 	srli	r6,r6,3
81112bfc:	2804977a 	slli	r2,r5,29
81112c00:	4809883a 	mov	r4,r9
81112c04:	3825883a 	mov	r18,r7
81112c08:	11a2b03a 	or	r17,r2,r6
81112c0c:	8806d77a 	srli	r3,r17,29
81112c10:	200890fa 	slli	r4,r4,3
81112c14:	882290fa 	slli	r17,r17,3
81112c18:	0401ffc4 	movi	r16,2047
81112c1c:	1906b03a 	or	r3,r3,r4
81112c20:	003e4406 	br	81112534 <__reset+0xfb0f2534>
81112c24:	2984b03a 	or	r2,r5,r6
81112c28:	103e4226 	beq	r2,zero,81112534 <__reset+0xfb0f2534>
81112c2c:	8989c83a 	sub	r4,r17,r6
81112c30:	8911803a 	cmpltu	r8,r17,r4
81112c34:	1945c83a 	sub	r2,r3,r5
81112c38:	1205c83a 	sub	r2,r2,r8
81112c3c:	1200202c 	andhi	r8,r2,128
81112c40:	403e9a26 	beq	r8,zero,811126ac <__reset+0xfb0f26ac>
81112c44:	3463c83a 	sub	r17,r6,r17
81112c48:	28c5c83a 	sub	r2,r5,r3
81112c4c:	344d803a 	cmpltu	r6,r6,r17
81112c50:	1187c83a 	sub	r3,r2,r6
81112c54:	3825883a 	mov	r18,r7
81112c58:	003e3606 	br	81112534 <__reset+0xfb0f2534>
81112c5c:	0101ffc4 	movi	r4,2047
81112c60:	493fc71e 	bne	r9,r4,81112b80 <__reset+0xfb0f2b80>
81112c64:	2807883a 	mov	r3,r5
81112c68:	3023883a 	mov	r17,r6
81112c6c:	4821883a 	mov	r16,r9
81112c70:	003e3006 	br	81112534 <__reset+0xfb0f2534>
81112c74:	10003626 	beq	r2,zero,81112d50 <__subdf3+0x8a0>
81112c78:	2984b03a 	or	r2,r5,r6
81112c7c:	10001726 	beq	r2,zero,81112cdc <__subdf3+0x82c>
81112c80:	1808d0fa 	srli	r4,r3,3
81112c84:	8822d0fa 	srli	r17,r17,3
81112c88:	1806977a 	slli	r3,r3,29
81112c8c:	2080022c 	andhi	r2,r4,8
81112c90:	1c62b03a 	or	r17,r3,r17
81112c94:	10000726 	beq	r2,zero,81112cb4 <__subdf3+0x804>
81112c98:	2812d0fa 	srli	r9,r5,3
81112c9c:	4880022c 	andhi	r2,r9,8
81112ca0:	1000041e 	bne	r2,zero,81112cb4 <__subdf3+0x804>
81112ca4:	300cd0fa 	srli	r6,r6,3
81112ca8:	2804977a 	slli	r2,r5,29
81112cac:	4809883a 	mov	r4,r9
81112cb0:	11a2b03a 	or	r17,r2,r6
81112cb4:	8806d77a 	srli	r3,r17,29
81112cb8:	200890fa 	slli	r4,r4,3
81112cbc:	882290fa 	slli	r17,r17,3
81112cc0:	3825883a 	mov	r18,r7
81112cc4:	1906b03a 	or	r3,r3,r4
81112cc8:	0401ffc4 	movi	r16,2047
81112ccc:	003e1906 	br	81112534 <__reset+0xfb0f2534>
81112cd0:	000b883a 	mov	r5,zero
81112cd4:	0005883a 	mov	r2,zero
81112cd8:	003e2e06 	br	81112594 <__reset+0xfb0f2594>
81112cdc:	0401ffc4 	movi	r16,2047
81112ce0:	003e1406 	br	81112534 <__reset+0xfb0f2534>
81112ce4:	0005883a 	mov	r2,zero
81112ce8:	003f7506 	br	81112ac0 <__reset+0xfb0f2ac0>
81112cec:	0005883a 	mov	r2,zero
81112cf0:	0009883a 	mov	r4,zero
81112cf4:	003e7806 	br	811126d8 <__reset+0xfb0f26d8>
81112cf8:	123ff804 	addi	r8,r2,-32
81112cfc:	01000804 	movi	r4,32
81112d00:	1a10d83a 	srl	r8,r3,r8
81112d04:	11002526 	beq	r2,r4,81112d9c <__subdf3+0x8ec>
81112d08:	01001004 	movi	r4,64
81112d0c:	2085c83a 	sub	r2,r4,r2
81112d10:	1884983a 	sll	r2,r3,r2
81112d14:	1444b03a 	or	r2,r2,r17
81112d18:	1004c03a 	cmpne	r2,r2,zero
81112d1c:	40a2b03a 	or	r17,r8,r2
81112d20:	0005883a 	mov	r2,zero
81112d24:	003f1606 	br	81112980 <__reset+0xfb0f2980>
81112d28:	02000434 	movhi	r8,16
81112d2c:	0009883a 	mov	r4,zero
81112d30:	423fffc4 	addi	r8,r8,-1
81112d34:	00bfffc4 	movi	r2,-1
81112d38:	0401ffc4 	movi	r16,2047
81112d3c:	003e6606 	br	811126d8 <__reset+0xfb0f26d8>
81112d40:	1c62b03a 	or	r17,r3,r17
81112d44:	8822c03a 	cmpne	r17,r17,zero
81112d48:	0005883a 	mov	r2,zero
81112d4c:	003f9906 	br	81112bb4 <__reset+0xfb0f2bb4>
81112d50:	2807883a 	mov	r3,r5
81112d54:	3023883a 	mov	r17,r6
81112d58:	0401ffc4 	movi	r16,2047
81112d5c:	003df506 	br	81112534 <__reset+0xfb0f2534>
81112d60:	2807883a 	mov	r3,r5
81112d64:	3023883a 	mov	r17,r6
81112d68:	003df206 	br	81112534 <__reset+0xfb0f2534>
81112d6c:	123ff804 	addi	r8,r2,-32
81112d70:	01000804 	movi	r4,32
81112d74:	1a10d83a 	srl	r8,r3,r8
81112d78:	11000a26 	beq	r2,r4,81112da4 <__subdf3+0x8f4>
81112d7c:	01001004 	movi	r4,64
81112d80:	2085c83a 	sub	r2,r4,r2
81112d84:	1884983a 	sll	r2,r3,r2
81112d88:	1444b03a 	or	r2,r2,r17
81112d8c:	1004c03a 	cmpne	r2,r2,zero
81112d90:	40a2b03a 	or	r17,r8,r2
81112d94:	0005883a 	mov	r2,zero
81112d98:	003f8606 	br	81112bb4 <__reset+0xfb0f2bb4>
81112d9c:	0005883a 	mov	r2,zero
81112da0:	003fdc06 	br	81112d14 <__reset+0xfb0f2d14>
81112da4:	0005883a 	mov	r2,zero
81112da8:	003ff706 	br	81112d88 <__reset+0xfb0f2d88>

81112dac <__fixdfsi>:
81112dac:	280cd53a 	srli	r6,r5,20
81112db0:	00c00434 	movhi	r3,16
81112db4:	18ffffc4 	addi	r3,r3,-1
81112db8:	3181ffcc 	andi	r6,r6,2047
81112dbc:	01c0ff84 	movi	r7,1022
81112dc0:	28c6703a 	and	r3,r5,r3
81112dc4:	280ad7fa 	srli	r5,r5,31
81112dc8:	3980120e 	bge	r7,r6,81112e14 <__fixdfsi+0x68>
81112dcc:	00810744 	movi	r2,1053
81112dd0:	11800c16 	blt	r2,r6,81112e04 <__fixdfsi+0x58>
81112dd4:	00810cc4 	movi	r2,1075
81112dd8:	1185c83a 	sub	r2,r2,r6
81112ddc:	01c007c4 	movi	r7,31
81112de0:	18c00434 	orhi	r3,r3,16
81112de4:	38800d16 	blt	r7,r2,81112e1c <__fixdfsi+0x70>
81112de8:	31befb44 	addi	r6,r6,-1043
81112dec:	2084d83a 	srl	r2,r4,r2
81112df0:	1986983a 	sll	r3,r3,r6
81112df4:	1884b03a 	or	r2,r3,r2
81112df8:	28000726 	beq	r5,zero,81112e18 <__fixdfsi+0x6c>
81112dfc:	0085c83a 	sub	r2,zero,r2
81112e00:	f800283a 	ret
81112e04:	00a00034 	movhi	r2,32768
81112e08:	10bfffc4 	addi	r2,r2,-1
81112e0c:	2885883a 	add	r2,r5,r2
81112e10:	f800283a 	ret
81112e14:	0005883a 	mov	r2,zero
81112e18:	f800283a 	ret
81112e1c:	008104c4 	movi	r2,1043
81112e20:	1185c83a 	sub	r2,r2,r6
81112e24:	1884d83a 	srl	r2,r3,r2
81112e28:	003ff306 	br	81112df8 <__reset+0xfb0f2df8>

81112e2c <__floatsidf>:
81112e2c:	defffd04 	addi	sp,sp,-12
81112e30:	dfc00215 	stw	ra,8(sp)
81112e34:	dc400115 	stw	r17,4(sp)
81112e38:	dc000015 	stw	r16,0(sp)
81112e3c:	20002b26 	beq	r4,zero,81112eec <__floatsidf+0xc0>
81112e40:	2023883a 	mov	r17,r4
81112e44:	2020d7fa 	srli	r16,r4,31
81112e48:	20002d16 	blt	r4,zero,81112f00 <__floatsidf+0xd4>
81112e4c:	8809883a 	mov	r4,r17
81112e50:	1106c200 	call	81106c20 <__clzsi2>
81112e54:	01410784 	movi	r5,1054
81112e58:	288bc83a 	sub	r5,r5,r2
81112e5c:	01010cc4 	movi	r4,1075
81112e60:	2149c83a 	sub	r4,r4,r5
81112e64:	00c007c4 	movi	r3,31
81112e68:	1900160e 	bge	r3,r4,81112ec4 <__floatsidf+0x98>
81112e6c:	00c104c4 	movi	r3,1043
81112e70:	1947c83a 	sub	r3,r3,r5
81112e74:	88c6983a 	sll	r3,r17,r3
81112e78:	00800434 	movhi	r2,16
81112e7c:	10bfffc4 	addi	r2,r2,-1
81112e80:	1886703a 	and	r3,r3,r2
81112e84:	2941ffcc 	andi	r5,r5,2047
81112e88:	800d883a 	mov	r6,r16
81112e8c:	0005883a 	mov	r2,zero
81112e90:	280a953a 	slli	r5,r5,20
81112e94:	31803fcc 	andi	r6,r6,255
81112e98:	01000434 	movhi	r4,16
81112e9c:	300c97fa 	slli	r6,r6,31
81112ea0:	213fffc4 	addi	r4,r4,-1
81112ea4:	1906703a 	and	r3,r3,r4
81112ea8:	1946b03a 	or	r3,r3,r5
81112eac:	1986b03a 	or	r3,r3,r6
81112eb0:	dfc00217 	ldw	ra,8(sp)
81112eb4:	dc400117 	ldw	r17,4(sp)
81112eb8:	dc000017 	ldw	r16,0(sp)
81112ebc:	dec00304 	addi	sp,sp,12
81112ec0:	f800283a 	ret
81112ec4:	00c002c4 	movi	r3,11
81112ec8:	1887c83a 	sub	r3,r3,r2
81112ecc:	88c6d83a 	srl	r3,r17,r3
81112ed0:	8904983a 	sll	r2,r17,r4
81112ed4:	01000434 	movhi	r4,16
81112ed8:	213fffc4 	addi	r4,r4,-1
81112edc:	2941ffcc 	andi	r5,r5,2047
81112ee0:	1906703a 	and	r3,r3,r4
81112ee4:	800d883a 	mov	r6,r16
81112ee8:	003fe906 	br	81112e90 <__reset+0xfb0f2e90>
81112eec:	000d883a 	mov	r6,zero
81112ef0:	000b883a 	mov	r5,zero
81112ef4:	0007883a 	mov	r3,zero
81112ef8:	0005883a 	mov	r2,zero
81112efc:	003fe406 	br	81112e90 <__reset+0xfb0f2e90>
81112f00:	0123c83a 	sub	r17,zero,r4
81112f04:	003fd106 	br	81112e4c <__reset+0xfb0f2e4c>

81112f08 <__floatunsidf>:
81112f08:	defffe04 	addi	sp,sp,-8
81112f0c:	dc000015 	stw	r16,0(sp)
81112f10:	dfc00115 	stw	ra,4(sp)
81112f14:	2021883a 	mov	r16,r4
81112f18:	20002226 	beq	r4,zero,81112fa4 <__floatunsidf+0x9c>
81112f1c:	1106c200 	call	81106c20 <__clzsi2>
81112f20:	01010784 	movi	r4,1054
81112f24:	2089c83a 	sub	r4,r4,r2
81112f28:	01810cc4 	movi	r6,1075
81112f2c:	310dc83a 	sub	r6,r6,r4
81112f30:	00c007c4 	movi	r3,31
81112f34:	1980120e 	bge	r3,r6,81112f80 <__floatunsidf+0x78>
81112f38:	00c104c4 	movi	r3,1043
81112f3c:	1907c83a 	sub	r3,r3,r4
81112f40:	80ca983a 	sll	r5,r16,r3
81112f44:	00800434 	movhi	r2,16
81112f48:	10bfffc4 	addi	r2,r2,-1
81112f4c:	2101ffcc 	andi	r4,r4,2047
81112f50:	0021883a 	mov	r16,zero
81112f54:	288a703a 	and	r5,r5,r2
81112f58:	2008953a 	slli	r4,r4,20
81112f5c:	00c00434 	movhi	r3,16
81112f60:	18ffffc4 	addi	r3,r3,-1
81112f64:	28c6703a 	and	r3,r5,r3
81112f68:	8005883a 	mov	r2,r16
81112f6c:	1906b03a 	or	r3,r3,r4
81112f70:	dfc00117 	ldw	ra,4(sp)
81112f74:	dc000017 	ldw	r16,0(sp)
81112f78:	dec00204 	addi	sp,sp,8
81112f7c:	f800283a 	ret
81112f80:	00c002c4 	movi	r3,11
81112f84:	188bc83a 	sub	r5,r3,r2
81112f88:	814ad83a 	srl	r5,r16,r5
81112f8c:	00c00434 	movhi	r3,16
81112f90:	18ffffc4 	addi	r3,r3,-1
81112f94:	81a0983a 	sll	r16,r16,r6
81112f98:	2101ffcc 	andi	r4,r4,2047
81112f9c:	28ca703a 	and	r5,r5,r3
81112fa0:	003fed06 	br	81112f58 <__reset+0xfb0f2f58>
81112fa4:	0009883a 	mov	r4,zero
81112fa8:	000b883a 	mov	r5,zero
81112fac:	003fea06 	br	81112f58 <__reset+0xfb0f2f58>

81112fb0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
81112fb0:	defffd04 	addi	sp,sp,-12
81112fb4:	dfc00215 	stw	ra,8(sp)
81112fb8:	dc400115 	stw	r17,4(sp)
81112fbc:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
81112fc0:	20001f16 	blt	r4,zero,81113040 <close+0x90>
81112fc4:	20c00324 	muli	r3,r4,12
81112fc8:	00a044b4 	movhi	r2,33042
81112fcc:	10aa9104 	addi	r2,r2,-21948
81112fd0:	1885883a 	add	r2,r3,r2
81112fd4:	2021883a 	mov	r16,r4

  if (fd)
81112fd8:	10001926 	beq	r2,zero,81113040 <close+0x90>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
81112fdc:	10c00017 	ldw	r3,0(r2)
81112fe0:	18c00417 	ldw	r3,16(r3)
81112fe4:	18000c26 	beq	r3,zero,81113018 <close+0x68>
81112fe8:	1009883a 	mov	r4,r2
81112fec:	183ee83a 	callr	r3

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
81112ff0:	8009883a 	mov	r4,r16
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
81112ff4:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
81112ff8:	11143ac0 	call	811143ac <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
81112ffc:	0005883a 	mov	r2,zero
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
81113000:	88000816 	blt	r17,zero,81113024 <close+0x74>
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
81113004:	dfc00217 	ldw	ra,8(sp)
81113008:	dc400117 	ldw	r17,4(sp)
8111300c:	dc000017 	ldw	r16,0(sp)
81113010:	dec00304 	addi	sp,sp,12
81113014:	f800283a 	ret

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
81113018:	11143ac0 	call	811143ac <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
8111301c:	0005883a 	mov	r2,zero
81113020:	003ff806 	br	81113004 <__reset+0xfb0f3004>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
81113024:	d0a00b17 	ldw	r2,-32724(gp)
81113028:	10000c26 	beq	r2,zero,8111305c <close+0xac>
8111302c:	103ee83a 	callr	r2
    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
81113030:	0463c83a 	sub	r17,zero,r17
81113034:	14400015 	stw	r17,0(r2)
      return -1;
81113038:	00bfffc4 	movi	r2,-1
8111303c:	003ff106 	br	81113004 <__reset+0xfb0f3004>
81113040:	d0a00b17 	ldw	r2,-32724(gp)
81113044:	10000726 	beq	r2,zero,81113064 <close+0xb4>
81113048:	103ee83a 	callr	r2
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
8111304c:	00c01444 	movi	r3,81
81113050:	10c00015 	stw	r3,0(r2)
    return -1;
81113054:	00bfffc4 	movi	r2,-1
81113058:	003fea06 	br	81113004 <__reset+0xfb0f3004>
8111305c:	d0a01a04 	addi	r2,gp,-32664
81113060:	003ff306 	br	81113030 <__reset+0xfb0f3030>
81113064:	d0a01a04 	addi	r2,gp,-32664
81113068:	003ff806 	br	8111304c <__reset+0xfb0f304c>

8111306c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
8111306c:	f800283a 	ret

81113070 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
81113070:	3005883a 	mov	r2,r6
81113074:	f800283a 	ret

81113078 <fstat>:
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81113078:	20000d16 	blt	r4,zero,811130b0 <fstat+0x38>
8111307c:	21000324 	muli	r4,r4,12
81113080:	00a044b4 	movhi	r2,33042
81113084:	10aa9104 	addi	r2,r2,-21948
81113088:	2089883a 	add	r4,r4,r2
  
  if (fd)
8111308c:	20000826 	beq	r4,zero,811130b0 <fstat+0x38>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
81113090:	20800017 	ldw	r2,0(r4)
81113094:	10800817 	ldw	r2,32(r2)
81113098:	10000126 	beq	r2,zero,811130a0 <fstat+0x28>
    {
      return fd->dev->fstat(fd, st);
8111309c:	1000683a 	jmp	r2
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
811130a0:	00880004 	movi	r2,8192
811130a4:	28800115 	stw	r2,4(r5)
      return 0;
811130a8:	0005883a 	mov	r2,zero
811130ac:	f800283a 	ret
811130b0:	d0a00b17 	ldw	r2,-32724(gp)
811130b4:	10000926 	beq	r2,zero,811130dc <fstat+0x64>
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
811130b8:	deffff04 	addi	sp,sp,-4
811130bc:	dfc00015 	stw	ra,0(sp)
811130c0:	103ee83a 	callr	r2
      return 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
811130c4:	00c01444 	movi	r3,81
811130c8:	10c00015 	stw	r3,0(r2)
    return -1;
811130cc:	00bfffc4 	movi	r2,-1
  }
}
811130d0:	dfc00017 	ldw	ra,0(sp)
811130d4:	dec00104 	addi	sp,sp,4
811130d8:	f800283a 	ret
811130dc:	d0a01a04 	addi	r2,gp,-32664
      return 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
811130e0:	00c01444 	movi	r3,81
811130e4:	10c00015 	stw	r3,0(r2)
    return -1;
811130e8:	00bfffc4 	movi	r2,-1
  }
}
811130ec:	f800283a 	ret

811130f0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
811130f0:	defff004 	addi	sp,sp,-64
811130f4:	dfc00f15 	stw	ra,60(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811130f8:	20001316 	blt	r4,zero,81113148 <isatty+0x58>
811130fc:	20800324 	muli	r2,r4,12
81113100:	00e044b4 	movhi	r3,33042
81113104:	18ea9104 	addi	r3,r3,-21948
81113108:	10c5883a 	add	r2,r2,r3
  
  if (fd)
8111310c:	10000e26 	beq	r2,zero,81113148 <isatty+0x58>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
81113110:	10800017 	ldw	r2,0(r2)
81113114:	10800817 	ldw	r2,32(r2)
81113118:	10000726 	beq	r2,zero,81113138 <isatty+0x48>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
8111311c:	d80b883a 	mov	r5,sp
81113120:	11130780 	call	81113078 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
81113124:	d8800117 	ldw	r2,4(sp)
81113128:	10880020 	cmpeqi	r2,r2,8192
  else
  {
    ALT_ERRNO = EBADFD;
    return 0;
  }
}
8111312c:	dfc00f17 	ldw	ra,60(sp)
81113130:	dec01004 	addi	sp,sp,64
81113134:	f800283a 	ret
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    {
      return 1;
81113138:	00800044 	movi	r2,1
  else
  {
    ALT_ERRNO = EBADFD;
    return 0;
  }
}
8111313c:	dfc00f17 	ldw	ra,60(sp)
81113140:	dec01004 	addi	sp,sp,64
81113144:	f800283a 	ret
81113148:	d0a00b17 	ldw	r2,-32724(gp)
8111314c:	10000726 	beq	r2,zero,8111316c <isatty+0x7c>
81113150:	103ee83a 	callr	r2
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81113154:	00c01444 	movi	r3,81
81113158:	10c00015 	stw	r3,0(r2)
    return 0;
8111315c:	0005883a 	mov	r2,zero
  }
}
81113160:	dfc00f17 	ldw	ra,60(sp)
81113164:	dec01004 	addi	sp,sp,64
81113168:	f800283a 	ret
8111316c:	d0a01a04 	addi	r2,gp,-32664
81113170:	003ff806 	br	81113154 <__reset+0xfb0f3154>

81113174 <tx_log_str>:
	#include "sys/alt_log_printf.h"

        .global tx_log_str
tx_log_str:
	/* load base uart / jtag uart address into r6 */
	movhi r6, %hiadj(ALT_LOG_PORT_BASE)
81113174:	01a04834 	movhi	r6,33056
	addi r6, r6, %lo(ALT_LOG_PORT_BASE)
81113178:	31882404 	addi	r6,r6,8336

8111317c <tx_next_char>:
tx_next_char:
        /* if pointer points to null, return 
         * r4 is the pointer to the str to be printed, set by ALT_LOG_PUTS */
	ldb r7, (r4)
8111317c:	21c00007 	ldb	r7,0(r4)
	beq r0, r7, end_tx
81113180:	01c00826 	beq	zero,r7,811131a4 <end_tx>

81113184 <wait_tx_ready_loop>:

	/* check device transmit ready  */
wait_tx_ready_loop:
        ldwio   r8, ALT_LOG_PRINT_REG_OFFSET(r6)
81113184:	32000137 	ldwio	r8,4(r6)
        /*UART, ALT_LOG_PRINT_MSK == 0x40
          JTAG UART, ALT_LOG_PRINT_MSK == 0xFFFF0000 */
        andhi   r5, r8, %hi(ALT_LOG_PRINT_MSK)
81113188:	417fffec 	andhi	r5,r8,65535
        andi    r8, r8, %lo(ALT_LOG_PRINT_MSK)
8111318c:	4200000c 	andi	r8,r8,0
        or      r5, r5, r8
81113190:	2a0ab03a 	or	r5,r5,r8
        beq     r5, r0, wait_tx_ready_loop	
81113194:	283ffb26 	beq	r5,zero,81113184 <__reset+0xfb0f3184>
	/* write char */
	stwio   r7, ALT_LOG_PRINT_TXDATA_REG_OFFSET (r6)		
81113198:	31c00035 	stwio	r7,0(r6)
	/* advance string pointer */
	addi r4, r4, 1
8111319c:	21000044 	addi	r4,r4,1
	br tx_next_char
811131a0:	003ff606 	br	8111317c <__reset+0xfb0f317c>

811131a4 <end_tx>:
end_tx:	
        ret
811131a4:	f800283a 	ret

811131a8 <alt_log_txchar>:



/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
811131a8:	28c00104 	addi	r3,r5,4
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811131ac:	18800037 	ldwio	r2,0(r3)
811131b0:	10bfffec 	andhi	r2,r2,65535
811131b4:	103ffd26 	beq	r2,zero,811131ac <__reset+0xfb0f31ac>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
811131b8:	29000035 	stwio	r4,0(r5)
811131bc:	f800283a 	ret

811131c0 <alt_log_repchar>:


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811131c0:	29ffffc4 	addi	r7,r5,-1
811131c4:	01400b0e 	bge	zero,r5,811131f4 <alt_log_repchar+0x34>
811131c8:	21003fcc 	andi	r4,r4,255
811131cc:	2100201c 	xori	r4,r4,128
811131d0:	213fe004 	addi	r4,r4,-128
811131d4:	30c00104 	addi	r3,r6,4
811131d8:	017fffc4 	movi	r5,-1

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811131dc:	18800037 	ldwio	r2,0(r3)
811131e0:	10bfffec 	andhi	r2,r2,65535
811131e4:	103ffd26 	beq	r2,zero,811131dc <__reset+0xfb0f31dc>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
811131e8:	31000035 	stwio	r4,0(r6)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811131ec:	39ffffc4 	addi	r7,r7,-1
811131f0:	397ffa1e 	bne	r7,r5,811131dc <__reset+0xfb0f31dc>
811131f4:	f800283a 	ret

811131f8 <alt_log_private_printf>:
}


/* Stripped down printf function */
void alt_log_private_printf(const char *fmt,int base,va_list args)
  {
811131f8:	deffee04 	addi	sp,sp,-72
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
811131fc:	03204474 	movhi	r12,33041
}


/* Stripped down printf function */
void alt_log_private_printf(const char *fmt,int base,va_list args)
  {
81113200:	df001015 	stw	fp,64(sp)
81113204:	ddc00f15 	stw	r23,60(sp)
81113208:	dd800e15 	stw	r22,56(sp)
8111320c:	dd400d15 	stw	r21,52(sp)
81113210:	dd000c15 	stw	r20,48(sp)
81113214:	dc800a15 	stw	r18,40(sp)
81113218:	dc000815 	stw	r16,32(sp)
8111321c:	dfc01115 	stw	ra,68(sp)
81113220:	dcc00b15 	stw	r19,44(sp)
81113224:	dc400915 	stw	r17,36(sp)
81113228:	2025883a 	mov	r18,r4
  while(0 != (c = *w++))
    {
    switch(state)
      {
      case pfState_chars:
        if(c == '%')
8111322c:	07000944 	movi	fp,37
          alt_log_txchar(c,(char*)base);
        }
        break;

      case pfState_firstFmtChar:
        if(c == '0')
81113230:	05c00c04 	movi	r23,48

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
        {
          fmtAfterDecimal = 0;
81113234:	053fffc4 	movi	r20,-1
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
81113238:	02400b84 	movi	r9,46
        {
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
8111323c:	02800244 	movi	r10,9
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
          }
        }
        else if(c == 'l')
81113240:	02c01b04 	movi	r11,108
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113244:	05400804 	movi	r21,32
81113248:	630cdf04 	addi	r12,r12,13180
8111324c:	2c000104 	addi	r16,r5,4
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113250:	03400b44 	movi	r13,45
                  {
                  unsigned char d;

                  d = v / p;
                  d += '0';
                  if(d > '9')
81113254:	05800e44 	movi	r22,57
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113258:	90c00007 	ldb	r3,0(r18)
8111325c:	94800044 	addi	r18,r18,1
81113260:	18000826 	beq	r3,zero,81113284 <alt_log_private_printf+0x8c>
    {
    switch(state)
      {
      case pfState_chars:
        if(c == '%')
81113264:	1f001326 	beq	r3,fp,811132b4 <alt_log_private_printf+0xbc>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113268:	80800037 	ldwio	r2,0(r16)
8111326c:	10bfffec 	andhi	r2,r2,65535
81113270:	103ffd26 	beq	r2,zero,81113268 <__reset+0xfb0f3268>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113274:	28c00035 	stwio	r3,0(r5)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113278:	90c00007 	ldb	r3,0(r18)
8111327c:	94800044 	addi	r18,r18,1
81113280:	183ff81e 	bne	r3,zero,81113264 <__reset+0xfb0f3264>
          state=pfState_chars;
          }
        break;
      } /* switch */
    } /* while chars left */
  } /* printf */
81113284:	dfc01117 	ldw	ra,68(sp)
81113288:	df001017 	ldw	fp,64(sp)
8111328c:	ddc00f17 	ldw	r23,60(sp)
81113290:	dd800e17 	ldw	r22,56(sp)
81113294:	dd400d17 	ldw	r21,52(sp)
81113298:	dd000c17 	ldw	r20,48(sp)
8111329c:	dcc00b17 	ldw	r19,44(sp)
811132a0:	dc800a17 	ldw	r18,40(sp)
811132a4:	dc400917 	ldw	r17,36(sp)
811132a8:	dc000817 	ldw	r16,32(sp)
811132ac:	dec01204 	addi	sp,sp,72
811132b0:	f800283a 	ret
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
811132b4:	90800003 	ldbu	r2,0(r18)
811132b8:	94400044 	addi	r17,r18,1
811132bc:	11c03fcc 	andi	r7,r2,255
811132c0:	39c0201c 	xori	r7,r7,128
811132c4:	39ffe004 	addi	r7,r7,-128
811132c8:	383fee26 	beq	r7,zero,81113284 <__reset+0xfb0f3284>
          alt_log_txchar(c,(char*)base);
        }
        break;

      case pfState_firstFmtChar:
        if(c == '0')
811132cc:	3dc04c26 	beq	r7,r23,81113400 <alt_log_private_printf+0x208>
        {
          fmtLeadingZero = 1;
          state = pfState_otherFmtChar;
        }
        else if(c == '%')
811132d0:	3f001a26 	beq	r7,fp,8111333c <alt_log_private_printf+0x144>
811132d4:	001f883a 	mov	r15,zero

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
        {
          fmtAfterDecimal = 0;
811132d8:	013fffc4 	movi	r4,-1
811132dc:	2027883a 	mov	r19,r4
811132e0:	8825883a 	mov	r18,r17
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
811132e4:	3a400e26 	beq	r7,r9,81113320 <alt_log_private_printf+0x128>
        {
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
811132e8:	10fff404 	addi	r3,r2,-48
811132ec:	18c03fcc 	andi	r3,r3,255
811132f0:	50c01a36 	bltu	r10,r3,8111335c <alt_log_private_printf+0x164>
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
811132f4:	25005426 	beq	r4,r20,81113448 <alt_log_private_printf+0x250>
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
811132f8:	88800003 	ldbu	r2,0(r17)
            }
            fmtBeforeDecimal += c;
          }
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
811132fc:	210002a4 	muli	r4,r4,10
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113300:	11c03fcc 	andi	r7,r2,255
81113304:	39c0201c 	xori	r7,r7,128
81113308:	39ffe004 	addi	r7,r7,-128
            }
            fmtBeforeDecimal += c;
          }
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
8111330c:	1909883a 	add	r4,r3,r4
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113310:	383fdc26 	beq	r7,zero,81113284 <__reset+0xfb0f3284>
81113314:	8c400044 	addi	r17,r17,1
81113318:	8825883a 	mov	r18,r17
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
8111331c:	3a7ff21e 	bne	r7,r9,811132e8 <__reset+0xfb0f32e8>
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113320:	88800003 	ldbu	r2,0(r17)
81113324:	11c03fcc 	andi	r7,r2,255
81113328:	39c0201c 	xori	r7,r7,128
8111332c:	39ffe004 	addi	r7,r7,-128
81113330:	383fd426 	beq	r7,zero,81113284 <__reset+0xfb0f3284>

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
        {
          fmtAfterDecimal = 0;
81113334:	0009883a 	mov	r4,zero
81113338:	003ff606 	br	81113314 <__reset+0xfb0f3314>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
8111333c:	80800037 	ldwio	r2,0(r16)
81113340:	10bfffec 	andhi	r2,r2,65535
81113344:	103ffd26 	beq	r2,zero,8111333c <__reset+0xfb0f333c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113348:	2f000035 	stwio	fp,0(r5)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
8111334c:	90c00047 	ldb	r3,1(r18)
81113350:	94800084 	addi	r18,r18,2
81113354:	183fc31e 	bne	r3,zero,81113264 <__reset+0xfb0f3264>
81113358:	003fca06 	br	81113284 <__reset+0xfb0f3284>
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
          }
        }
        else if(c == 'l')
8111335c:	3ac03426 	beq	r7,r11,81113430 <alt_log_private_printf+0x238>
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113360:	10bfea04 	addi	r2,r2,-88
81113364:	10803fcc 	andi	r2,r2,255
81113368:	a8802d36 	bltu	r21,r2,81113420 <alt_log_private_printf+0x228>
8111336c:	100490ba 	slli	r2,r2,2
81113370:	1305883a 	add	r2,r2,r12
81113374:	10800017 	ldw	r2,0(r2)
81113378:	1000683a 	jmp	r2
8111337c:	811135e4 	muli	r4,r16,17623
81113380:	81113420 	cmpeqi	r4,r16,17616
81113384:	81113420 	cmpeqi	r4,r16,17616
81113388:	81113420 	cmpeqi	r4,r16,17616
8111338c:	81113420 	cmpeqi	r4,r16,17616
81113390:	81113420 	cmpeqi	r4,r16,17616
81113394:	81113420 	cmpeqi	r4,r16,17616
81113398:	81113420 	cmpeqi	r4,r16,17616
8111339c:	81113420 	cmpeqi	r4,r16,17616
811133a0:	81113420 	cmpeqi	r4,r16,17616
811133a4:	81113420 	cmpeqi	r4,r16,17616
811133a8:	811135f0 	cmpltui	r4,r16,17623
811133ac:	81113640 	call	88111364 <__reset+0x20f1364>
811133b0:	81113420 	cmpeqi	r4,r16,17616
811133b4:	81113420 	cmpeqi	r4,r16,17616
811133b8:	81113420 	cmpeqi	r4,r16,17616
811133bc:	81113420 	cmpeqi	r4,r16,17616
811133c0:	81113640 	call	88111364 <__reset+0x20f1364>
811133c4:	81113420 	cmpeqi	r4,r16,17616
811133c8:	81113420 	cmpeqi	r4,r16,17616
811133cc:	81113420 	cmpeqi	r4,r16,17616
811133d0:	81113420 	cmpeqi	r4,r16,17616
811133d4:	81113420 	cmpeqi	r4,r16,17616
811133d8:	8111346c 	andhi	r4,r16,17617
811133dc:	81113420 	cmpeqi	r4,r16,17616
811133e0:	81113420 	cmpeqi	r4,r16,17616
811133e4:	81113420 	cmpeqi	r4,r16,17616
811133e8:	81113530 	cmpltui	r4,r16,17620
811133ec:	81113420 	cmpeqi	r4,r16,17616
811133f0:	811135cc 	andi	r4,r16,17623
811133f4:	81113420 	cmpeqi	r4,r16,17616
811133f8:	81113420 	cmpeqi	r4,r16,17616
811133fc:	811135d8 	cmpnei	r4,r16,17623
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113400:	90800043 	ldbu	r2,1(r18)
81113404:	94400084 	addi	r17,r18,2
81113408:	11c03fcc 	andi	r7,r2,255
8111340c:	39c0201c 	xori	r7,r7,128
81113410:	39ffe004 	addi	r7,r7,-128
81113414:	383f9b26 	beq	r7,zero,81113284 <__reset+0xfb0f3284>
        break;

      case pfState_firstFmtChar:
        if(c == '0')
        {
          fmtLeadingZero = 1;
81113418:	03c00044 	movi	r15,1
8111341c:	003fae06 	br	811132d8 <__reset+0xfb0f32d8>
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113420:	88c00007 	ldb	r3,0(r17)
81113424:	8c800044 	addi	r18,r17,1
81113428:	183f8e1e 	bne	r3,zero,81113264 <__reset+0xfb0f3264>
8111342c:	003f9506 	br	81113284 <__reset+0xfb0f3284>
81113430:	88800003 	ldbu	r2,0(r17)
81113434:	11c03fcc 	andi	r7,r2,255
81113438:	39c0201c 	xori	r7,r7,128
8111343c:	39ffe004 	addi	r7,r7,-128
81113440:	383fb41e 	bne	r7,zero,81113314 <__reset+0xfb0f3314>
81113444:	003f8f06 	br	81113284 <__reset+0xfb0f3284>
        else if('0' <= c && c <= '9')
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
          {
            if(fmtBeforeDecimal < 0)
81113448:	99009926 	beq	r19,r4,811136b0 <alt_log_private_printf+0x4b8>
            {
              fmtBeforeDecimal = 0;
            }
            else
            {
              fmtBeforeDecimal *= 10;
8111344c:	9cc002a4 	muli	r19,r19,10
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113450:	88800003 	ldbu	r2,0(r17)
            }
            else
            {
              fmtBeforeDecimal *= 10;
            }
            fmtBeforeDecimal += c;
81113454:	1ce7883a 	add	r19,r3,r19
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113458:	11c03fcc 	andi	r7,r2,255
8111345c:	39c0201c 	xori	r7,r7,128
81113460:	39ffe004 	addi	r7,r7,-128
81113464:	383fab1e 	bne	r7,zero,81113314 <__reset+0xfb0f3314>
81113468:	003f8606 	br	81113284 <__reset+0xfb0f3284>
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
8111346c:	01c00204 	movi	r7,8
81113470:	0011883a 	mov	r8,zero
                  {
                    v = va_arg(args,int);
                  }
                  else
                  {
                    v = va_arg(args,unsigned int);
81113474:	31000017 	ldw	r4,0(r6)
81113478:	31800104 	addi	r6,r6,4
                  }
                }

                /* Strip sign */
                sign = 0;
8111347c:	001d883a 	mov	r14,zero

                /* Count digits, and get largest place value */
                vShrink = v;
                p = 1;
                digitCount = 1;
                while( (vShrink = vShrink / fmtBase) > 0 )
81113480:	07c00044 	movi	ra,1
81113484:	21c5203a 	divu	r2,r4,r7
81113488:	f807883a 	mov	r3,ra
8111348c:	10000426 	beq	r2,zero,811134a0 <alt_log_private_printf+0x2a8>
81113490:	11c5203a 	divu	r2,r2,r7
                  {
                  digitCount++;
81113494:	ffc00044 	addi	ra,ra,1
                  p *= fmtBase;
81113498:	19c7383a 	mul	r3,r3,r7

                /* Count digits, and get largest place value */
                vShrink = v;
                p = 1;
                digitCount = 1;
                while( (vShrink = vShrink / fmtBase) > 0 )
8111349c:	103ffc1e 	bne	r2,zero,81113490 <__reset+0xfb0f3490>
                  digitCount++;
                  p *= fmtBase;
                  }

                /* Print leading characters & sign */
                fmtBeforeDecimal -= digitCount;
811134a0:	9fe7c83a 	sub	r19,r19,ra
                if(fmtLeadingZero)
811134a4:	78006c26 	beq	r15,zero,81113658 <alt_log_private_printf+0x460>
                  {
                  if(sign)
811134a8:	70001b1e 	bne	r14,zero,81113518 <alt_log_private_printf+0x320>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811134ac:	9bbfffc4 	addi	r14,r19,-1
811134b0:	04c0060e 	bge	zero,r19,811134cc <alt_log_private_printf+0x2d4>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811134b4:	80800037 	ldwio	r2,0(r16)
811134b8:	10bfffec 	andhi	r2,r2,65535
811134bc:	103ffd26 	beq	r2,zero,811134b4 <__reset+0xfb0f34b4>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
811134c0:	2dc00035 	stwio	r23,0(r5)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811134c4:	73bfffc4 	addi	r14,r14,-1
811134c8:	753ffa1e 	bne	r14,r20,811134b4 <__reset+0xfb0f34b4>
                      alt_log_txchar('-',(char*)base);
                    }
                  }

                /* Print numbery parts */
                while(p)
811134cc:	183fd426 	beq	r3,zero,81113420 <__reset+0xfb0f3420>
811134d0:	40007226 	beq	r8,zero,8111369c <alt_log_private_printf+0x4a4>
811134d4:	03c001c4 	movi	r15,7
                  {
                  unsigned char d;

                  d = v / p;
811134d8:	20d1203a 	divu	r8,r4,r3
                  d += '0';
811134dc:	43800c04 	addi	r14,r8,48
                  if(d > '9')
811134e0:	74403fcc 	andi	r17,r14,255
                while(p)
                  {
                  unsigned char d;

                  d = v / p;
                  d += '0';
811134e4:	7005883a 	mov	r2,r14
                  if(d > '9')
811134e8:	b440012e 	bgeu	r22,r17,811134f0 <alt_log_private_printf+0x2f8>
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
811134ec:	73c5883a 	add	r2,r14,r15
                  }
                  alt_log_txchar(d,(char*)base);
811134f0:	13803fcc 	andi	r14,r2,255

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811134f4:	80800037 	ldwio	r2,0(r16)
811134f8:	10bfffec 	andhi	r2,r2,65535
811134fc:	103ffd26 	beq	r2,zero,811134f4 <__reset+0xfb0f34f4>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113500:	2b800035 	stwio	r14,0(r5)
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
                  }
                  alt_log_txchar(d,(char*)base);

                  v = v % p;
81113504:	40d1383a 	mul	r8,r8,r3
                  p = p / fmtBase;
81113508:	19c7203a 	divu	r3,r3,r7
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
                  }
                  alt_log_txchar(d,(char*)base);

                  v = v % p;
8111350c:	2209c83a 	sub	r4,r4,r8
                      alt_log_txchar('-',(char*)base);
                    }
                  }

                /* Print numbery parts */
                while(p)
81113510:	183ff11e 	bne	r3,zero,811134d8 <__reset+0xfb0f34d8>
81113514:	003f5006 	br	81113258 <__reset+0xfb0f3258>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113518:	80800037 	ldwio	r2,0(r16)
8111351c:	10bfffec 	andhi	r2,r2,65535
81113520:	103ffd26 	beq	r2,zero,81113518 <__reset+0xfb0f3518>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113524:	2b400035 	stwio	r13,0(r5)
                if(fmtLeadingZero)
                  {
                  if(sign)
                    {
                    alt_log_txchar('-',(char*)base);
                    fmtBeforeDecimal--;
81113528:	9cffffc4 	addi	r19,r19,-1
8111352c:	003fdf06 	br	811134ac <__reset+0xfb0f34ac>

            case 's':
                {
                char *s;

                s = va_arg(args,char *);
81113530:	30c00017 	ldw	r3,0(r6)
81113534:	31800104 	addi	r6,r6,4
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);
81113538:	d9400515 	stw	r5,20(sp)
8111353c:	1809883a 	mov	r4,r3
81113540:	d8c00715 	stw	r3,28(sp)
81113544:	d9800615 	stw	r6,24(sp)
81113548:	da400015 	stw	r9,0(sp)
8111354c:	da800115 	stw	r10,4(sp)
81113550:	dac00215 	stw	r11,8(sp)
81113554:	db000315 	stw	r12,12(sp)
81113558:	db400415 	stw	r13,16(sp)
8111355c:	1106f2c0 	call	81106f2c <strlen>
81113560:	9885c83a 	sub	r2,r19,r2


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113564:	113fffc4 	addi	r4,r2,-1
81113568:	d8c00717 	ldw	r3,28(sp)
8111356c:	d9400517 	ldw	r5,20(sp)
81113570:	d9800617 	ldw	r6,24(sp)
81113574:	da400017 	ldw	r9,0(sp)
81113578:	da800117 	ldw	r10,4(sp)
8111357c:	dac00217 	ldw	r11,8(sp)
81113580:	db000317 	ldw	r12,12(sp)
81113584:	db400417 	ldw	r13,16(sp)
81113588:	0080060e 	bge	zero,r2,811135a4 <alt_log_private_printf+0x3ac>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
8111358c:	80800037 	ldwio	r2,0(r16)
81113590:	10bfffec 	andhi	r2,r2,65535
81113594:	103ffd26 	beq	r2,zero,8111358c <__reset+0xfb0f358c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113598:	2d400035 	stwio	r21,0(r5)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
8111359c:	213fffc4 	addi	r4,r4,-1
811135a0:	253ffa1e 	bne	r4,r20,8111358c <__reset+0xfb0f358c>
                char *s;

                s = va_arg(args,char *);
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);

                while(*s)
811135a4:	19000007 	ldb	r4,0(r3)
811135a8:	203f9d26 	beq	r4,zero,81113420 <__reset+0xfb0f3420>
                  alt_log_txchar(*s++,(char*)base);
811135ac:	18c00044 	addi	r3,r3,1

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811135b0:	80800037 	ldwio	r2,0(r16)
811135b4:	10bfffec 	andhi	r2,r2,65535
811135b8:	103ffd26 	beq	r2,zero,811135b0 <__reset+0xfb0f35b0>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
811135bc:	29000035 	stwio	r4,0(r5)
                char *s;

                s = va_arg(args,char *);
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);

                while(*s)
811135c0:	19000007 	ldb	r4,0(r3)
811135c4:	203ff91e 	bne	r4,zero,811135ac <__reset+0xfb0f35ac>
811135c8:	003f2306 	br	81113258 <__reset+0xfb0f3258>
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
811135cc:	01c00284 	movi	r7,10
811135d0:	0011883a 	mov	r8,zero
811135d4:	003fa706 	br	81113474 <__reset+0xfb0f3474>
811135d8:	01c00404 	movi	r7,16
811135dc:	0011883a 	mov	r8,zero
811135e0:	003fa406 	br	81113474 <__reset+0xfb0f3474>
              goto doIntegerPrint;
            case 'X':
              fmtSigned = 0;
              fmtBase = 16;
              fmtCase = 1;
              goto doIntegerPrint;
811135e4:	01c00404 	movi	r7,16
              fmtBase = 16;
              goto doIntegerPrint;
            case 'X':
              fmtSigned = 0;
              fmtBase = 16;
              fmtCase = 1;
811135e8:	02000044 	movi	r8,1
              goto doIntegerPrint;
811135ec:	003fa106 	br	81113474 <__reset+0xfb0f3474>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811135f0:	00800044 	movi	r2,1
811135f4:	98ffff84 	addi	r3,r19,-2
811135f8:	14c0060e 	bge	r2,r19,81113614 <alt_log_private_printf+0x41c>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811135fc:	80800037 	ldwio	r2,0(r16)
81113600:	10bfffec 	andhi	r2,r2,65535
81113604:	103ffd26 	beq	r2,zero,811135fc <__reset+0xfb0f35fc>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113608:	2d400035 	stwio	r21,0(r5)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
8111360c:	18ffffc4 	addi	r3,r3,-1
81113610:	1d3ffa1e 	bne	r3,r20,811135fc <__reset+0xfb0f35fc>
              fmtCase = 1;
              goto doIntegerPrint;

            case 'c':
              alt_log_repchar(' ',fmtBeforeDecimal-1,base);
              alt_log_txchar(va_arg(args,int),(char*)base);
81113614:	30c00017 	ldw	r3,0(r6)
81113618:	31000104 	addi	r4,r6,4

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
8111361c:	80800037 	ldwio	r2,0(r16)
81113620:	10bfffec 	andhi	r2,r2,65535
81113624:	103ffd26 	beq	r2,zero,8111361c <__reset+0xfb0f361c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113628:	28c00035 	stwio	r3,0(r5)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
8111362c:	88c00007 	ldb	r3,0(r17)
81113630:	8c800044 	addi	r18,r17,1
81113634:	183f1326 	beq	r3,zero,81113284 <__reset+0xfb0f3284>
              fmtCase = 1;
              goto doIntegerPrint;

            case 'c':
              alt_log_repchar(' ',fmtBeforeDecimal-1,base);
              alt_log_txchar(va_arg(args,int),(char*)base);
81113638:	200d883a 	mov	r6,r4
8111363c:	003f0906 	br	81113264 <__reset+0xfb0f3264>
                /* Get the value */
                if(fmtLong)
                {
                  if (fmtSigned)
                  {
                    v = va_arg(args,long);
81113640:	31000017 	ldw	r4,0(r6)
81113644:	31800104 	addi	r6,r6,4
                }

                /* Strip sign */
                sign = 0;
                  /* (assumes sign bit is #31) */
                if( fmtSigned && (v & (0x80000000)) )
81113648:	20001b16 	blt	r4,zero,811136b8 <alt_log_private_printf+0x4c0>
8111364c:	01c00284 	movi	r7,10
81113650:	0011883a 	mov	r8,zero
81113654:	003f8906 	br	8111347c <__reset+0xfb0f347c>
                    }
                  alt_log_repchar('0',fmtBeforeDecimal,base);
                  }
                else
                  {
                    if(sign)
81113658:	70001226 	beq	r14,zero,811136a4 <alt_log_private_printf+0x4ac>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
8111365c:	00800044 	movi	r2,1
81113660:	9bffff84 	addi	r15,r19,-2
81113664:	14c0080e 	bge	r2,r19,81113688 <alt_log_private_printf+0x490>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113668:	80800037 	ldwio	r2,0(r16)
8111366c:	10bfffec 	andhi	r2,r2,65535
81113670:	103ffd26 	beq	r2,zero,81113668 <__reset+0xfb0f3668>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113674:	2d400035 	stwio	r21,0(r5)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113678:	7bffffc4 	addi	r15,r15,-1
8111367c:	78800044 	addi	r2,r15,1
81113680:	00bff916 	blt	zero,r2,81113668 <__reset+0xfb0f3668>
                    if(sign)
                    {
                      fmtBeforeDecimal--;
                    }
                    alt_log_repchar(' ',fmtBeforeDecimal,base);
                    if(sign)
81113684:	703f9126 	beq	r14,zero,811134cc <__reset+0xfb0f34cc>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113688:	80800037 	ldwio	r2,0(r16)
8111368c:	10bfffec 	andhi	r2,r2,65535
81113690:	103ffd26 	beq	r2,zero,81113688 <__reset+0xfb0f3688>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113694:	2b400035 	stwio	r13,0(r5)
81113698:	003f8c06 	br	811134cc <__reset+0xfb0f34cc>
8111369c:	03c009c4 	movi	r15,39
811136a0:	003f8d06 	br	811134d8 <__reset+0xfb0f34d8>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811136a4:	9bffffc4 	addi	r15,r19,-1
811136a8:	04ffef16 	blt	zero,r19,81113668 <__reset+0xfb0f3668>
811136ac:	003f8706 	br	811134cc <__reset+0xfb0f34cc>
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
          {
            if(fmtBeforeDecimal < 0)
            {
              fmtBeforeDecimal = 0;
811136b0:	0027883a 	mov	r19,zero
811136b4:	003f6606 	br	81113450 <__reset+0xfb0f3450>
                /* Strip sign */
                sign = 0;
                  /* (assumes sign bit is #31) */
                if( fmtSigned && (v & (0x80000000)) )
                  {
                  v = ~v + 1;
811136b8:	0109c83a 	sub	r4,zero,r4
811136bc:	01c00284 	movi	r7,10
811136c0:	0011883a 	mov	r8,zero
                  sign = 1;
811136c4:	03800044 	movi	r14,1
811136c8:	003f6d06 	br	81113480 <__reset+0xfb0f3480>

811136cc <alt_log_printf_proc>:
    } /* while chars left */
  } /* printf */

/* Main logging printf function */
int alt_log_printf_proc(const char *fmt, ... )
{
811136cc:	deffeb04 	addi	sp,sp,-84
811136d0:	dc800a15 	stw	r18,40(sp)
811136d4:	2025883a 	mov	r18,r4
811136d8:	dfc01115 	stw	ra,68(sp)
811136dc:	df001015 	stw	fp,64(sp)
811136e0:	ddc00f15 	stw	r23,60(sp)
811136e4:	dd800e15 	stw	r22,56(sp)
811136e8:	dd400d15 	stw	r21,52(sp)
811136ec:	dd000c15 	stw	r20,48(sp)
811136f0:	dcc00b15 	stw	r19,44(sp)
811136f4:	dc400915 	stw	r17,36(sp)
811136f8:	dc000815 	stw	r16,32(sp)
811136fc:	d9401215 	stw	r5,72(sp)
81113700:	d9801315 	stw	r6,76(sp)
81113704:	d9c01415 	stw	r7,80(sp)
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113708:	03204474 	movhi	r12,33041

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
8111370c:	04204834 	movhi	r16,33056
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113710:	04e04834 	movhi	r19,33056
  while(0 != (c = *w++))
    {
    switch(state)
      {
      case pfState_chars:
        if(c == '%')
81113714:	01c00944 	movi	r7,37
/* Main logging printf function */
int alt_log_printf_proc(const char *fmt, ... )
{
    va_list args;

    va_start (args, fmt);
81113718:	da801204 	addi	r10,sp,72
          alt_log_txchar(c,(char*)base);
        }
        break;

      case pfState_firstFmtChar:
        if(c == '0')
8111371c:	07000c04 	movi	fp,48

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
        {
          fmtAfterDecimal = 0;
81113720:	057fffc4 	movi	r21,-1
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
81113724:	02000b84 	movi	r8,46
        {
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
81113728:	02400244 	movi	r9,9
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
          }
        }
        else if(c == 'l')
8111372c:	02c01b04 	movi	r11,108
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113730:	05800804 	movi	r22,32
81113734:	630e1c04 	addi	r12,r12,14448

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113738:	84082504 	addi	r16,r16,8340
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
8111373c:	9cc82404 	addi	r19,r19,8336
81113740:	03400b44 	movi	r13,45
                  {
                  unsigned char d;

                  d = v / p;
                  d += '0';
                  if(d > '9')
81113744:	05c00e44 	movi	r23,57
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113748:	90c00007 	ldb	r3,0(r18)
8111374c:	94800044 	addi	r18,r18,1
81113750:	18000826 	beq	r3,zero,81113774 <alt_log_printf_proc+0xa8>
    {
    switch(state)
      {
      case pfState_chars:
        if(c == '%')
81113754:	19c01426 	beq	r3,r7,811137a8 <alt_log_printf_proc+0xdc>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113758:	80800037 	ldwio	r2,0(r16)
8111375c:	10bfffec 	andhi	r2,r2,65535
81113760:	103ffd26 	beq	r2,zero,81113758 <__reset+0xfb0f3758>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113764:	98c00035 	stwio	r3,0(r19)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113768:	90c00007 	ldb	r3,0(r18)
8111376c:	94800044 	addi	r18,r18,1
81113770:	183ff81e 	bne	r3,zero,81113754 <__reset+0xfb0f3754>
    va_list args;

    va_start (args, fmt);
    alt_log_private_printf(fmt,ALT_LOG_PORT_BASE,args);
    return (0);
}
81113774:	0005883a 	mov	r2,zero
81113778:	dfc01117 	ldw	ra,68(sp)
8111377c:	df001017 	ldw	fp,64(sp)
81113780:	ddc00f17 	ldw	r23,60(sp)
81113784:	dd800e17 	ldw	r22,56(sp)
81113788:	dd400d17 	ldw	r21,52(sp)
8111378c:	dd000c17 	ldw	r20,48(sp)
81113790:	dcc00b17 	ldw	r19,44(sp)
81113794:	dc800a17 	ldw	r18,40(sp)
81113798:	dc400917 	ldw	r17,36(sp)
8111379c:	dc000817 	ldw	r16,32(sp)
811137a0:	dec01504 	addi	sp,sp,84
811137a4:	f800283a 	ret
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
811137a8:	90800003 	ldbu	r2,0(r18)
811137ac:	94400044 	addi	r17,r18,1
811137b0:	10c03fcc 	andi	r3,r2,255
811137b4:	18c0201c 	xori	r3,r3,128
811137b8:	18ffe004 	addi	r3,r3,-128
811137bc:	183fed26 	beq	r3,zero,81113774 <__reset+0xfb0f3774>
          alt_log_txchar(c,(char*)base);
        }
        break;

      case pfState_firstFmtChar:
        if(c == '0')
811137c0:	1f004c26 	beq	r3,fp,811138f4 <alt_log_printf_proc+0x228>
        {
          fmtLeadingZero = 1;
          state = pfState_otherFmtChar;
        }
        else if(c == '%')
811137c4:	19c01a26 	beq	r3,r7,81113830 <alt_log_printf_proc+0x164>
811137c8:	001f883a 	mov	r15,zero

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
        {
          fmtAfterDecimal = 0;
811137cc:	053fffc4 	movi	r20,-1
811137d0:	a00b883a 	mov	r5,r20
811137d4:	8825883a 	mov	r18,r17
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
811137d8:	1a000e26 	beq	r3,r8,81113814 <alt_log_printf_proc+0x148>
        {
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
811137dc:	113ff404 	addi	r4,r2,-48
811137e0:	21003fcc 	andi	r4,r4,255
811137e4:	49001a36 	bltu	r9,r4,81113850 <alt_log_printf_proc+0x184>
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
811137e8:	2d405426 	beq	r5,r21,8111393c <alt_log_printf_proc+0x270>
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
811137ec:	88800003 	ldbu	r2,0(r17)
            }
            fmtBeforeDecimal += c;
          }
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
811137f0:	294002a4 	muli	r5,r5,10
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
811137f4:	10c03fcc 	andi	r3,r2,255
811137f8:	18c0201c 	xori	r3,r3,128
811137fc:	18ffe004 	addi	r3,r3,-128
            }
            fmtBeforeDecimal += c;
          }
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
81113800:	214b883a 	add	r5,r4,r5
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113804:	183fdb26 	beq	r3,zero,81113774 <__reset+0xfb0f3774>
81113808:	8c400044 	addi	r17,r17,1
8111380c:	8825883a 	mov	r18,r17
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
81113810:	1a3ff21e 	bne	r3,r8,811137dc <__reset+0xfb0f37dc>
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113814:	88800003 	ldbu	r2,0(r17)
81113818:	10c03fcc 	andi	r3,r2,255
8111381c:	18c0201c 	xori	r3,r3,128
81113820:	18ffe004 	addi	r3,r3,-128
81113824:	183fd326 	beq	r3,zero,81113774 <__reset+0xfb0f3774>

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
        {
          fmtAfterDecimal = 0;
81113828:	000b883a 	mov	r5,zero
8111382c:	003ff606 	br	81113808 <__reset+0xfb0f3808>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113830:	80800037 	ldwio	r2,0(r16)
81113834:	10bfffec 	andhi	r2,r2,65535
81113838:	103ffd26 	beq	r2,zero,81113830 <__reset+0xfb0f3830>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
8111383c:	99c00035 	stwio	r7,0(r19)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113840:	90c00047 	ldb	r3,1(r18)
81113844:	94800084 	addi	r18,r18,2
81113848:	183fc21e 	bne	r3,zero,81113754 <__reset+0xfb0f3754>
8111384c:	003fc906 	br	81113774 <__reset+0xfb0f3774>
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
          }
        }
        else if(c == 'l')
81113850:	1ac03426 	beq	r3,r11,81113924 <alt_log_printf_proc+0x258>
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113854:	10bfea04 	addi	r2,r2,-88
81113858:	10803fcc 	andi	r2,r2,255
8111385c:	b0802d36 	bltu	r22,r2,81113914 <alt_log_printf_proc+0x248>
81113860:	100490ba 	slli	r2,r2,2
81113864:	1305883a 	add	r2,r2,r12
81113868:	10800017 	ldw	r2,0(r2)
8111386c:	1000683a 	jmp	r2
81113870:	81113ad8 	cmpnei	r4,r16,17643
81113874:	81113914 	ori	r4,r16,17636
81113878:	81113914 	ori	r4,r16,17636
8111387c:	81113914 	ori	r4,r16,17636
81113880:	81113914 	ori	r4,r16,17636
81113884:	81113914 	ori	r4,r16,17636
81113888:	81113914 	ori	r4,r16,17636
8111388c:	81113914 	ori	r4,r16,17636
81113890:	81113914 	ori	r4,r16,17636
81113894:	81113914 	ori	r4,r16,17636
81113898:	81113914 	ori	r4,r16,17636
8111389c:	81113ae4 	muli	r4,r16,17643
811138a0:	81113b34 	orhi	r4,r16,17644
811138a4:	81113914 	ori	r4,r16,17636
811138a8:	81113914 	ori	r4,r16,17636
811138ac:	81113914 	ori	r4,r16,17636
811138b0:	81113914 	ori	r4,r16,17636
811138b4:	81113b34 	orhi	r4,r16,17644
811138b8:	81113914 	ori	r4,r16,17636
811138bc:	81113914 	ori	r4,r16,17636
811138c0:	81113914 	ori	r4,r16,17636
811138c4:	81113914 	ori	r4,r16,17636
811138c8:	81113914 	ori	r4,r16,17636
811138cc:	81113960 	cmpeqi	r4,r16,17637
811138d0:	81113914 	ori	r4,r16,17636
811138d4:	81113914 	ori	r4,r16,17636
811138d8:	81113914 	ori	r4,r16,17636
811138dc:	81113a24 	muli	r4,r16,17640
811138e0:	81113914 	ori	r4,r16,17636
811138e4:	81113ac0 	call	881113ac <__reset+0x20f13ac>
811138e8:	81113914 	ori	r4,r16,17636
811138ec:	81113914 	ori	r4,r16,17636
811138f0:	81113acc 	andi	r4,r16,17643
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
811138f4:	90800043 	ldbu	r2,1(r18)
811138f8:	94400084 	addi	r17,r18,2
811138fc:	10c03fcc 	andi	r3,r2,255
81113900:	18c0201c 	xori	r3,r3,128
81113904:	18ffe004 	addi	r3,r3,-128
81113908:	183f9a26 	beq	r3,zero,81113774 <__reset+0xfb0f3774>
        break;

      case pfState_firstFmtChar:
        if(c == '0')
        {
          fmtLeadingZero = 1;
8111390c:	03c00044 	movi	r15,1
81113910:	003fae06 	br	811137cc <__reset+0xfb0f37cc>
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113914:	88c00007 	ldb	r3,0(r17)
81113918:	8c800044 	addi	r18,r17,1
8111391c:	183f8d1e 	bne	r3,zero,81113754 <__reset+0xfb0f3754>
81113920:	003f9406 	br	81113774 <__reset+0xfb0f3774>
81113924:	88800003 	ldbu	r2,0(r17)
81113928:	10c03fcc 	andi	r3,r2,255
8111392c:	18c0201c 	xori	r3,r3,128
81113930:	18ffe004 	addi	r3,r3,-128
81113934:	183fb41e 	bne	r3,zero,81113808 <__reset+0xfb0f3808>
81113938:	003f8e06 	br	81113774 <__reset+0xfb0f3774>
        else if('0' <= c && c <= '9')
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
          {
            if(fmtBeforeDecimal < 0)
8111393c:	a1409926 	beq	r20,r5,81113ba4 <alt_log_printf_proc+0x4d8>
            {
              fmtBeforeDecimal = 0;
            }
            else
            {
              fmtBeforeDecimal *= 10;
81113940:	a50002a4 	muli	r20,r20,10
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113944:	88800003 	ldbu	r2,0(r17)
            }
            else
            {
              fmtBeforeDecimal *= 10;
            }
            fmtBeforeDecimal += c;
81113948:	2529883a 	add	r20,r4,r20
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
8111394c:	10c03fcc 	andi	r3,r2,255
81113950:	18c0201c 	xori	r3,r3,128
81113954:	18ffe004 	addi	r3,r3,-128
81113958:	183fab1e 	bne	r3,zero,81113808 <__reset+0xfb0f3808>
8111395c:	003f8506 	br	81113774 <__reset+0xfb0f3774>
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113960:	01400204 	movi	r5,8
81113964:	000d883a 	mov	r6,zero
                  {
                    v = va_arg(args,int);
                  }
                  else
                  {
                    v = va_arg(args,unsigned int);
81113968:	51000017 	ldw	r4,0(r10)
8111396c:	52800104 	addi	r10,r10,4
                  }
                }

                /* Strip sign */
                sign = 0;
81113970:	001d883a 	mov	r14,zero

                /* Count digits, and get largest place value */
                vShrink = v;
                p = 1;
                digitCount = 1;
                while( (vShrink = vShrink / fmtBase) > 0 )
81113974:	00c00044 	movi	r3,1
81113978:	2145203a 	divu	r2,r4,r5
8111397c:	183f883a 	mov	ra,r3
81113980:	10000426 	beq	r2,zero,81113994 <alt_log_printf_proc+0x2c8>
81113984:	1145203a 	divu	r2,r2,r5
                  {
                  digitCount++;
81113988:	ffc00044 	addi	ra,ra,1
                  p *= fmtBase;
8111398c:	1947383a 	mul	r3,r3,r5

                /* Count digits, and get largest place value */
                vShrink = v;
                p = 1;
                digitCount = 1;
                while( (vShrink = vShrink / fmtBase) > 0 )
81113990:	103ffc1e 	bne	r2,zero,81113984 <__reset+0xfb0f3984>
                  digitCount++;
                  p *= fmtBase;
                  }

                /* Print leading characters & sign */
                fmtBeforeDecimal -= digitCount;
81113994:	a7e9c83a 	sub	r20,r20,ra
                if(fmtLeadingZero)
81113998:	78006c26 	beq	r15,zero,81113b4c <alt_log_printf_proc+0x480>
                  {
                  if(sign)
8111399c:	70001b1e 	bne	r14,zero,81113a0c <alt_log_printf_proc+0x340>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811139a0:	a3bfffc4 	addi	r14,r20,-1
811139a4:	0500060e 	bge	zero,r20,811139c0 <alt_log_printf_proc+0x2f4>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811139a8:	80800037 	ldwio	r2,0(r16)
811139ac:	10bfffec 	andhi	r2,r2,65535
811139b0:	103ffd26 	beq	r2,zero,811139a8 <__reset+0xfb0f39a8>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
811139b4:	9f000035 	stwio	fp,0(r19)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
811139b8:	73bfffc4 	addi	r14,r14,-1
811139bc:	757ffa1e 	bne	r14,r21,811139a8 <__reset+0xfb0f39a8>
                      alt_log_txchar('-',(char*)base);
                    }
                  }

                /* Print numbery parts */
                while(p)
811139c0:	183fd426 	beq	r3,zero,81113914 <__reset+0xfb0f3914>
811139c4:	30007226 	beq	r6,zero,81113b90 <alt_log_printf_proc+0x4c4>
811139c8:	03c001c4 	movi	r15,7
                  {
                  unsigned char d;

                  d = v / p;
811139cc:	20cd203a 	divu	r6,r4,r3
                  d += '0';
811139d0:	33800c04 	addi	r14,r6,48
                  if(d > '9')
811139d4:	74403fcc 	andi	r17,r14,255
                while(p)
                  {
                  unsigned char d;

                  d = v / p;
                  d += '0';
811139d8:	7005883a 	mov	r2,r14
                  if(d > '9')
811139dc:	bc40012e 	bgeu	r23,r17,811139e4 <alt_log_printf_proc+0x318>
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
811139e0:	73c5883a 	add	r2,r14,r15
                  }
                  alt_log_txchar(d,(char*)base);
811139e4:	13803fcc 	andi	r14,r2,255

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
811139e8:	80800037 	ldwio	r2,0(r16)
811139ec:	10bfffec 	andhi	r2,r2,65535
811139f0:	103ffd26 	beq	r2,zero,811139e8 <__reset+0xfb0f39e8>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
811139f4:	9b800035 	stwio	r14,0(r19)
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
                  }
                  alt_log_txchar(d,(char*)base);

                  v = v % p;
811139f8:	30cd383a 	mul	r6,r6,r3
                  p = p / fmtBase;
811139fc:	1947203a 	divu	r3,r3,r5
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
                  }
                  alt_log_txchar(d,(char*)base);

                  v = v % p;
81113a00:	2189c83a 	sub	r4,r4,r6
                      alt_log_txchar('-',(char*)base);
                    }
                  }

                /* Print numbery parts */
                while(p)
81113a04:	183ff11e 	bne	r3,zero,811139cc <__reset+0xfb0f39cc>
81113a08:	003f4f06 	br	81113748 <__reset+0xfb0f3748>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113a0c:	80800037 	ldwio	r2,0(r16)
81113a10:	10bfffec 	andhi	r2,r2,65535
81113a14:	103ffd26 	beq	r2,zero,81113a0c <__reset+0xfb0f3a0c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113a18:	9b400035 	stwio	r13,0(r19)
                if(fmtLeadingZero)
                  {
                  if(sign)
                    {
                    alt_log_txchar('-',(char*)base);
                    fmtBeforeDecimal--;
81113a1c:	a53fffc4 	addi	r20,r20,-1
81113a20:	003fdf06 	br	811139a0 <__reset+0xfb0f39a0>

            case 's':
                {
                char *s;

                s = va_arg(args,char *);
81113a24:	50c00017 	ldw	r3,0(r10)
81113a28:	52800104 	addi	r10,r10,4
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);
81113a2c:	d9c00015 	stw	r7,0(sp)
81113a30:	1809883a 	mov	r4,r3
81113a34:	d8c00715 	stw	r3,28(sp)
81113a38:	da000115 	stw	r8,4(sp)
81113a3c:	da400215 	stw	r9,8(sp)
81113a40:	da800615 	stw	r10,24(sp)
81113a44:	dac00315 	stw	r11,12(sp)
81113a48:	db000415 	stw	r12,16(sp)
81113a4c:	db400515 	stw	r13,20(sp)
81113a50:	1106f2c0 	call	81106f2c <strlen>
81113a54:	a085c83a 	sub	r2,r20,r2


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113a58:	113fffc4 	addi	r4,r2,-1
81113a5c:	d8c00717 	ldw	r3,28(sp)
81113a60:	d9c00017 	ldw	r7,0(sp)
81113a64:	da000117 	ldw	r8,4(sp)
81113a68:	da400217 	ldw	r9,8(sp)
81113a6c:	da800617 	ldw	r10,24(sp)
81113a70:	dac00317 	ldw	r11,12(sp)
81113a74:	db000417 	ldw	r12,16(sp)
81113a78:	db400517 	ldw	r13,20(sp)
81113a7c:	0080060e 	bge	zero,r2,81113a98 <alt_log_printf_proc+0x3cc>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113a80:	80800037 	ldwio	r2,0(r16)
81113a84:	10bfffec 	andhi	r2,r2,65535
81113a88:	103ffd26 	beq	r2,zero,81113a80 <__reset+0xfb0f3a80>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113a8c:	9d800035 	stwio	r22,0(r19)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113a90:	213fffc4 	addi	r4,r4,-1
81113a94:	257ffa1e 	bne	r4,r21,81113a80 <__reset+0xfb0f3a80>
                char *s;

                s = va_arg(args,char *);
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);

                while(*s)
81113a98:	19000007 	ldb	r4,0(r3)
81113a9c:	203f9d26 	beq	r4,zero,81113914 <__reset+0xfb0f3914>
                  alt_log_txchar(*s++,(char*)base);
81113aa0:	18c00044 	addi	r3,r3,1

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113aa4:	80800037 	ldwio	r2,0(r16)
81113aa8:	10bfffec 	andhi	r2,r2,65535
81113aac:	103ffd26 	beq	r2,zero,81113aa4 <__reset+0xfb0f3aa4>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113ab0:	99000035 	stwio	r4,0(r19)
                char *s;

                s = va_arg(args,char *);
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);

                while(*s)
81113ab4:	19000007 	ldb	r4,0(r3)
81113ab8:	203ff91e 	bne	r4,zero,81113aa0 <__reset+0xfb0f3aa0>
81113abc:	003f2206 	br	81113748 <__reset+0xfb0f3748>
        {
          fmtLong = 1;
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
81113ac0:	01400284 	movi	r5,10
81113ac4:	000d883a 	mov	r6,zero
81113ac8:	003fa706 	br	81113968 <__reset+0xfb0f3968>
81113acc:	01400404 	movi	r5,16
81113ad0:	000d883a 	mov	r6,zero
81113ad4:	003fa406 	br	81113968 <__reset+0xfb0f3968>
81113ad8:	01400404 	movi	r5,16
              fmtBase = 16;
              goto doIntegerPrint;
            case 'X':
              fmtSigned = 0;
              fmtBase = 16;
              fmtCase = 1;
81113adc:	01800044 	movi	r6,1
81113ae0:	003fa106 	br	81113968 <__reset+0xfb0f3968>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113ae4:	00800044 	movi	r2,1
81113ae8:	a0ffff84 	addi	r3,r20,-2
81113aec:	1500060e 	bge	r2,r20,81113b08 <alt_log_printf_proc+0x43c>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113af0:	80800037 	ldwio	r2,0(r16)
81113af4:	10bfffec 	andhi	r2,r2,65535
81113af8:	103ffd26 	beq	r2,zero,81113af0 <__reset+0xfb0f3af0>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113afc:	9d800035 	stwio	r22,0(r19)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113b00:	18ffffc4 	addi	r3,r3,-1
81113b04:	1d7ffa1e 	bne	r3,r21,81113af0 <__reset+0xfb0f3af0>
              fmtCase = 1;
              goto doIntegerPrint;

            case 'c':
              alt_log_repchar(' ',fmtBeforeDecimal-1,base);
              alt_log_txchar(va_arg(args,int),(char*)base);
81113b08:	50c00017 	ldw	r3,0(r10)
81113b0c:	51000104 	addi	r4,r10,4

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113b10:	80800037 	ldwio	r2,0(r16)
81113b14:	10bfffec 	andhi	r2,r2,65535
81113b18:	103ffd26 	beq	r2,zero,81113b10 <__reset+0xfb0f3b10>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113b1c:	98c00035 	stwio	r3,0(r19)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
81113b20:	88c00007 	ldb	r3,0(r17)
81113b24:	8c800044 	addi	r18,r17,1
81113b28:	183f1226 	beq	r3,zero,81113774 <__reset+0xfb0f3774>
              fmtCase = 1;
              goto doIntegerPrint;

            case 'c':
              alt_log_repchar(' ',fmtBeforeDecimal-1,base);
              alt_log_txchar(va_arg(args,int),(char*)base);
81113b2c:	2015883a 	mov	r10,r4
81113b30:	003f0806 	br	81113754 <__reset+0xfb0f3754>
                /* Get the value */
                if(fmtLong)
                {
                  if (fmtSigned)
                  {
                    v = va_arg(args,long);
81113b34:	51000017 	ldw	r4,0(r10)
81113b38:	52800104 	addi	r10,r10,4
                }

                /* Strip sign */
                sign = 0;
                  /* (assumes sign bit is #31) */
                if( fmtSigned && (v & (0x80000000)) )
81113b3c:	20001b16 	blt	r4,zero,81113bac <alt_log_printf_proc+0x4e0>
81113b40:	01400284 	movi	r5,10
81113b44:	000d883a 	mov	r6,zero
81113b48:	003f8906 	br	81113970 <__reset+0xfb0f3970>
                    }
                  alt_log_repchar('0',fmtBeforeDecimal,base);
                  }
                else
                  {
                    if(sign)
81113b4c:	70001226 	beq	r14,zero,81113b98 <alt_log_printf_proc+0x4cc>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113b50:	00800044 	movi	r2,1
81113b54:	a3ffff84 	addi	r15,r20,-2
81113b58:	1500080e 	bge	r2,r20,81113b7c <alt_log_printf_proc+0x4b0>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113b5c:	80800037 	ldwio	r2,0(r16)
81113b60:	10bfffec 	andhi	r2,r2,65535
81113b64:	103ffd26 	beq	r2,zero,81113b5c <__reset+0xfb0f3b5c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113b68:	9d800035 	stwio	r22,0(r19)


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113b6c:	7bffffc4 	addi	r15,r15,-1
81113b70:	78800044 	addi	r2,r15,1
81113b74:	00bff916 	blt	zero,r2,81113b5c <__reset+0xfb0f3b5c>
                    if(sign)
                    {
                      fmtBeforeDecimal--;
                    }
                    alt_log_repchar(' ',fmtBeforeDecimal,base);
                    if(sign)
81113b78:	703f9126 	beq	r14,zero,811139c0 <__reset+0xfb0f39c0>

/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
81113b7c:	80800037 	ldwio	r2,0(r16)
81113b80:	10bfffec 	andhi	r2,r2,65535
81113b84:	103ffd26 	beq	r2,zero,81113b7c <__reset+0xfb0f3b7c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
81113b88:	9b400035 	stwio	r13,0(r19)
81113b8c:	003f8c06 	br	811139c0 <__reset+0xfb0f39c0>
81113b90:	03c009c4 	movi	r15,39
81113b94:	003f8d06 	br	811139cc <__reset+0xfb0f39cc>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
81113b98:	a3ffffc4 	addi	r15,r20,-1
81113b9c:	053fef16 	blt	zero,r20,81113b5c <__reset+0xfb0f3b5c>
81113ba0:	003f8706 	br	811139c0 <__reset+0xfb0f39c0>
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
          {
            if(fmtBeforeDecimal < 0)
            {
              fmtBeforeDecimal = 0;
81113ba4:	0029883a 	mov	r20,zero
81113ba8:	003f6606 	br	81113944 <__reset+0xfb0f3944>
                /* Strip sign */
                sign = 0;
                  /* (assumes sign bit is #31) */
                if( fmtSigned && (v & (0x80000000)) )
                  {
                  v = ~v + 1;
81113bac:	0109c83a 	sub	r4,zero,r4
81113bb0:	01400284 	movi	r5,10
81113bb4:	000d883a 	mov	r6,zero
                  sign = 1;
81113bb8:	03800044 	movi	r14,1
81113bbc:	003f6d06 	br	81113974 <__reset+0xfb0f3974>

81113bc0 <altera_avalon_jtag_uart_report_log>:
 * of the JTAG UART Control register, every ALT_LOG_JTAG_UART_TICKS.
 * If the flag is off, the alarm should never be registered, and this
 * function should never run */
alt_u32 altera_avalon_jtag_uart_report_log(void * context)
{
    if (alt_log_jtag_uart_alarm_on_flag) {
81113bc0:	d0a01b83 	ldbu	r2,-32658(gp)
81113bc4:	10803fcc 	andi	r2,r2,255
81113bc8:	1000021e 	bne	r2,zero,81113bd4 <altera_avalon_jtag_uart_report_log+0x14>
    }
    else 
    {  
        /* If flag is not on, return 0 to disable future alarms.
        * Should never be here, alarm should not be enabled at all. */
        return 0;
81113bcc:	0005883a 	mov	r2,zero
81113bd0:	f800283a 	ret
}

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113bd4:	20800017 	ldw	r2,0(r4)
 * This function, when turned on, prints out the status
 * of the JTAG UART Control register, every ALT_LOG_JTAG_UART_TICKS.
 * If the flag is off, the alarm should never be registered, and this
 * function should never run */
alt_u32 altera_avalon_jtag_uart_report_log(void * context)
{
81113bd8:	defffa04 	addi	sp,sp,-24
81113bdc:	2007883a 	mov	r3,r4
81113be0:	dfc00515 	stw	ra,20(sp)
}

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113be4:	10800137 	ldwio	r2,4(r2)
#ifdef ALTERA_AVALON_JTAG_UART_SMALL
    ALT_LOG_PRINTF(
     "%s HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,space,ac,wi,ri,we,re);
#else
    ALT_LOG_PRINTF(
81113be8:	016044b4 	movhi	r5,33042
81113bec:	11c1000c 	andi	r7,r2,1024
81113bf0:	1280008c 	andi	r10,r2,2
81113bf4:	1240400c 	andi	r9,r2,256
81113bf8:	1200800c 	andi	r8,r2,512
81113bfc:	1ac00d17 	ldw	r11,52(r3)
81113c00:	19800c17 	ldw	r6,48(r3)
81113c04:	5014d07a 	srli	r10,r10,1
81113c08:	3806d2ba 	srli	r3,r7,10
81113c0c:	4812d23a 	srli	r9,r9,8
81113c10:	4010d27a 	srli	r8,r8,9
81113c14:	100ed43a 	srli	r7,r2,16
81113c18:	012044b4 	movhi	r4,33042
81113c1c:	1080004c 	andi	r2,r2,1
81113c20:	d8c00015 	stw	r3,0(sp)
81113c24:	29671604 	addi	r5,r5,-25512
81113c28:	21271904 	addi	r4,r4,-25500
81113c2c:	d8800415 	stw	r2,16(sp)
81113c30:	da800315 	stw	r10,12(sp)
81113c34:	da400215 	stw	r9,8(sp)
81113c38:	da000115 	stw	r8,4(sp)
81113c3c:	598dc83a 	sub	r6,r11,r6
81113c40:	11136cc0 	call	811136cc <alt_log_printf_proc>
{
    if (alt_log_jtag_uart_alarm_on_flag) {
    altera_avalon_jtag_uart_state* dev = (altera_avalon_jtag_uart_state*) context;
        const char* header="JTAG Alarm:";
        alt_log_jtag_uart_print_control_reg(dev, dev->base, header);
        return ALT_LOG_JTAG_UART_TICKS;
81113c44:	d0a02317 	ldw	r2,-32628(gp)
81113c48:	00f33374 	movhi	r3,52429
81113c4c:	18f33344 	addi	r3,r3,-13107
81113c50:	10c4383a 	mulxuu	r2,r2,r3
81113c54:	1004d0fa 	srli	r2,r2,3
    {  
        /* If flag is not on, return 0 to disable future alarms.
        * Should never be here, alarm should not be enabled at all. */
        return 0;
    }
}
81113c58:	dfc00517 	ldw	ra,20(sp)
81113c5c:	dec00604 	addi	sp,sp,24
81113c60:	f800283a 	ret

81113c64 <alt_log_jtag_uart_print_control_reg>:

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
81113c64:	defffa04 	addi	sp,sp,-24
81113c68:	200f883a 	mov	r7,r4
81113c6c:	3015883a 	mov	r10,r6
81113c70:	dfc00515 	stw	ra,20(sp)
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113c74:	28800137 	ldwio	r2,4(r5)
#ifdef ALTERA_AVALON_JTAG_UART_SMALL
    ALT_LOG_PRINTF(
     "%s HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,space,ac,wi,ri,we,re);
#else
    ALT_LOG_PRINTF(
81113c78:	012044b4 	movhi	r4,33042
81113c7c:	1240008c 	andi	r9,r2,2
81113c80:	1200400c 	andi	r8,r2,256
81113c84:	1140800c 	andi	r5,r2,512
81113c88:	10c1000c 	andi	r3,r2,1024
81113c8c:	3ac00d17 	ldw	r11,52(r7)
81113c90:	39800c17 	ldw	r6,48(r7)
81113c94:	4812d07a 	srli	r9,r9,1
81113c98:	4010d23a 	srli	r8,r8,8
81113c9c:	1806d2ba 	srli	r3,r3,10
81113ca0:	280ad27a 	srli	r5,r5,9
81113ca4:	100ed43a 	srli	r7,r2,16
81113ca8:	1080004c 	andi	r2,r2,1
81113cac:	d9400115 	stw	r5,4(sp)
81113cb0:	21271904 	addi	r4,r4,-25500
81113cb4:	d8800415 	stw	r2,16(sp)
81113cb8:	da400315 	stw	r9,12(sp)
81113cbc:	da000215 	stw	r8,8(sp)
81113cc0:	d8c00015 	stw	r3,0(sp)
81113cc4:	598dc83a 	sub	r6,r11,r6
81113cc8:	500b883a 	mov	r5,r10
81113ccc:	11136cc0 	call	811136cc <alt_log_printf_proc>
         header,(dev->tx_out-dev->tx_in),space,ac,wi,ri,we,re);
#endif   
         
     return;

}
81113cd0:	dfc00517 	ldw	ra,20(sp)
81113cd4:	dec00604 	addi	sp,sp,24
81113cd8:	f800283a 	ret

81113cdc <alt_log_jtag_uart_startup_info>:
/* In altera_avalon_jtag_uart.c
 * Same output as the alarm function above, but this is called in the driver
 * init function.  Hence, it gives the status of the JTAG UART control register
 * right at the initialization of the driver */ 
void alt_log_jtag_uart_startup_info(altera_avalon_jtag_uart_state* dev, int base)
{
81113cdc:	defffa04 	addi	sp,sp,-24
81113ce0:	200f883a 	mov	r7,r4
81113ce4:	dfc00515 	stw	ra,20(sp)
}

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113ce8:	28800137 	ldwio	r2,4(r5)
#ifdef ALTERA_AVALON_JTAG_UART_SMALL
    ALT_LOG_PRINTF(
     "%s HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,space,ac,wi,ri,we,re);
#else
    ALT_LOG_PRINTF(
81113cec:	016044b4 	movhi	r5,33042
81113cf0:	1280008c 	andi	r10,r2,2
81113cf4:	1240400c 	andi	r9,r2,256
81113cf8:	1200800c 	andi	r8,r2,512
81113cfc:	10c1000c 	andi	r3,r2,1024
81113d00:	3ac00d17 	ldw	r11,52(r7)
81113d04:	39800c17 	ldw	r6,48(r7)
81113d08:	5014d07a 	srli	r10,r10,1
81113d0c:	4812d23a 	srli	r9,r9,8
81113d10:	4010d27a 	srli	r8,r8,9
81113d14:	1806d2ba 	srli	r3,r3,10
81113d18:	100ed43a 	srli	r7,r2,16
81113d1c:	012044b4 	movhi	r4,33042
81113d20:	1080004c 	andi	r2,r2,1
81113d24:	29672b04 	addi	r5,r5,-25428
81113d28:	21271904 	addi	r4,r4,-25500
81113d2c:	d8800415 	stw	r2,16(sp)
81113d30:	da800315 	stw	r10,12(sp)
81113d34:	da400215 	stw	r9,8(sp)
81113d38:	da000115 	stw	r8,4(sp)
81113d3c:	d8c00015 	stw	r3,0(sp)
81113d40:	598dc83a 	sub	r6,r11,r6
81113d44:	11136cc0 	call	811136cc <alt_log_printf_proc>
void alt_log_jtag_uart_startup_info(altera_avalon_jtag_uart_state* dev, int base)
{
     const char* header="JTAG Startup Info:";
     alt_log_jtag_uart_print_control_reg(dev, base, header);
     return;
}
81113d48:	dfc00517 	ldw	ra,20(sp)
81113d4c:	dec00604 	addi	sp,sp,24
81113d50:	f800283a 	ret

81113d54 <alt_log_jtag_uart_isr_proc>:
/* In altera_avalon_jtag_uart.c
 * When turned on, this function will print out the status of the jtag uart
 * control register every time there is a jtag uart "almost-empty" interrupt. */
void alt_log_jtag_uart_isr_proc(int base, altera_avalon_jtag_uart_state* dev) 
{
    if (alt_log_jtag_uart_isr_on_flag) {
81113d54:	d0a01b43 	ldbu	r2,-32659(gp)
81113d58:	10803fcc 	andi	r2,r2,255
81113d5c:	10001d26 	beq	r2,zero,81113dd4 <alt_log_jtag_uart_isr_proc+0x80>

/* In altera_avalon_jtag_uart.c
 * When turned on, this function will print out the status of the jtag uart
 * control register every time there is a jtag uart "almost-empty" interrupt. */
void alt_log_jtag_uart_isr_proc(int base, altera_avalon_jtag_uart_state* dev) 
{
81113d60:	defffa04 	addi	sp,sp,-24
81113d64:	2807883a 	mov	r3,r5
81113d68:	dfc00515 	stw	ra,20(sp)
}

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113d6c:	20800137 	ldwio	r2,4(r4)
#ifdef ALTERA_AVALON_JTAG_UART_SMALL
    ALT_LOG_PRINTF(
     "%s HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,space,ac,wi,ri,we,re);
#else
    ALT_LOG_PRINTF(
81113d70:	016044b4 	movhi	r5,33042
81113d74:	11c1000c 	andi	r7,r2,1024
81113d78:	1280008c 	andi	r10,r2,2
81113d7c:	1240400c 	andi	r9,r2,256
81113d80:	1200800c 	andi	r8,r2,512
81113d84:	1ac00d17 	ldw	r11,52(r3)
81113d88:	19800c17 	ldw	r6,48(r3)
81113d8c:	5014d07a 	srli	r10,r10,1
81113d90:	3806d2ba 	srli	r3,r7,10
81113d94:	4812d23a 	srli	r9,r9,8
81113d98:	4010d27a 	srli	r8,r8,9
81113d9c:	100ed43a 	srli	r7,r2,16
81113da0:	012044b4 	movhi	r4,33042
81113da4:	1080004c 	andi	r2,r2,1
81113da8:	29673004 	addi	r5,r5,-25408
81113dac:	21271904 	addi	r4,r4,-25500
81113db0:	d8800415 	stw	r2,16(sp)
81113db4:	da800315 	stw	r10,12(sp)
81113db8:	da400215 	stw	r9,8(sp)
81113dbc:	da000115 	stw	r8,4(sp)
81113dc0:	d8c00015 	stw	r3,0(sp)
81113dc4:	598dc83a 	sub	r6,r11,r6
81113dc8:	11136cc0 	call	811136cc <alt_log_printf_proc>
    if (alt_log_jtag_uart_isr_on_flag) {
        const char* header="JTAG IRQ:";
        alt_log_jtag_uart_print_control_reg(dev, base, header);
    }
    return;
}
81113dcc:	dfc00517 	ldw	ra,20(sp)
81113dd0:	dec00604 	addi	sp,sp,24
81113dd4:	f800283a 	ret

81113dd8 <alt_log_write>:
 * every time alt_write gets called.  The first 
 * ALT_LOG_WRITE_ECHO_LEN characters of every printf command (or any command
 * that eventually calls write()) gets echoed to the alt_log output. */
void alt_log_write(const void *ptr, size_t len)
{
    if (alt_log_write_on_flag) {
81113dd8:	d0a01c03 	ldbu	r2,-32656(gp)
81113ddc:	10803fcc 	andi	r2,r2,255
81113de0:	10006b26 	beq	r2,zero,81113f90 <alt_log_write+0x1b8>
 * When the alt_log_write_on_flag is turned on, this function gets called
 * every time alt_write gets called.  The first 
 * ALT_LOG_WRITE_ECHO_LEN characters of every printf command (or any command
 * that eventually calls write()) gets echoed to the alt_log output. */
void alt_log_write(const void *ptr, size_t len)
{
81113de4:	defffd04 	addi	sp,sp,-12
81113de8:	dc000015 	stw	r16,0(sp)
81113dec:	dfc00215 	stw	ra,8(sp)
81113df0:	dc400115 	stw	r17,4(sp)
    if (alt_log_write_on_flag) {
    int temp_cnt;
        int length=(ALT_LOG_WRITE_ECHO_LEN>len) ? len : ALT_LOG_WRITE_ECHO_LEN;
81113df4:	008003c4 	movi	r2,15
81113df8:	2821883a 	mov	r16,r5
81113dfc:	11405d36 	bltu	r2,r5,81113f74 <alt_log_write+0x19c>

        if (length < 2) return;
81113e00:	00800044 	movi	r2,1
81113e04:	14005e2e 	bgeu	r2,r16,81113f80 <alt_log_write+0x1a8>

        strncpy (alt_log_write_buf,ptr,length);
81113e08:	046044b4 	movhi	r17,33042
81113e0c:	8c711604 	addi	r17,r17,-15272
81113e10:	200b883a 	mov	r5,r4
81113e14:	800d883a 	mov	r6,r16
81113e18:	8809883a 	mov	r4,r17
81113e1c:	1116eb80 	call	81116eb8 <strncpy>
    alt_log_write_buf[length-1]='\n';
81113e20:	8c05883a 	add	r2,r17,r16
81113e24:	00c00284 	movi	r3,10
81113e28:	10ffffc5 	stb	r3,-1(r2)
    alt_log_write_buf[length]='\r';
81113e2c:	00c00344 	movi	r3,13
81113e30:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length+1]='\0';
81113e34:	10000045 	stb	zero,1(r2)

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113e38:	88c00007 	ldb	r3,0(r17)
81113e3c:	00800104 	movi	r2,4
81113e40:	18805426 	beq	r3,r2,81113f94 <alt_log_write+0x1bc>
81113e44:	88c00047 	ldb	r3,1(r17)
81113e48:	00800104 	movi	r2,4
81113e4c:	18805626 	beq	r3,r2,81113fa8 <alt_log_write+0x1d0>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113e50:	00800084 	movi	r2,2
81113e54:	80803e26 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113e58:	88c00087 	ldb	r3,2(r17)
81113e5c:	00800104 	movi	r2,4
81113e60:	18809226 	beq	r3,r2,811140ac <alt_log_write+0x2d4>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113e64:	008000c4 	movi	r2,3
81113e68:	80803926 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113e6c:	88c000c7 	ldb	r3,3(r17)
81113e70:	00800104 	movi	r2,4
81113e74:	18808826 	beq	r3,r2,81114098 <alt_log_write+0x2c0>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113e78:	00800104 	movi	r2,4
81113e7c:	80803426 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113e80:	88c00107 	ldb	r3,4(r17)
81113e84:	18807f26 	beq	r3,r2,81114084 <alt_log_write+0x2ac>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113e88:	00800144 	movi	r2,5
81113e8c:	80803026 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113e90:	88c00147 	ldb	r3,5(r17)
81113e94:	00800104 	movi	r2,4
81113e98:	18807526 	beq	r3,r2,81114070 <alt_log_write+0x298>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113e9c:	00800184 	movi	r2,6
81113ea0:	80802b26 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113ea4:	88c00187 	ldb	r3,6(r17)
81113ea8:	00800104 	movi	r2,4
81113eac:	18806b26 	beq	r3,r2,8111405c <alt_log_write+0x284>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113eb0:	008001c4 	movi	r2,7
81113eb4:	80802626 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113eb8:	88c001c7 	ldb	r3,7(r17)
81113ebc:	00800104 	movi	r2,4
81113ec0:	18806126 	beq	r3,r2,81114048 <alt_log_write+0x270>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113ec4:	00800204 	movi	r2,8
81113ec8:	80802126 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113ecc:	88c00207 	ldb	r3,8(r17)
81113ed0:	00800104 	movi	r2,4
81113ed4:	18805726 	beq	r3,r2,81114034 <alt_log_write+0x25c>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113ed8:	00800244 	movi	r2,9
81113edc:	80801c26 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113ee0:	88c00247 	ldb	r3,9(r17)
81113ee4:	00800104 	movi	r2,4
81113ee8:	18804d26 	beq	r3,r2,81114020 <alt_log_write+0x248>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113eec:	00800284 	movi	r2,10
81113ef0:	80801726 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113ef4:	88c00287 	ldb	r3,10(r17)
81113ef8:	00800104 	movi	r2,4
81113efc:	18804326 	beq	r3,r2,8111400c <alt_log_write+0x234>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113f00:	008002c4 	movi	r2,11
81113f04:	80801226 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113f08:	88c002c7 	ldb	r3,11(r17)
81113f0c:	00800104 	movi	r2,4
81113f10:	18803926 	beq	r3,r2,81113ff8 <alt_log_write+0x220>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113f14:	00800304 	movi	r2,12
81113f18:	80800d26 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113f1c:	88c00307 	ldb	r3,12(r17)
81113f20:	00800104 	movi	r2,4
81113f24:	18802f26 	beq	r3,r2,81113fe4 <alt_log_write+0x20c>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113f28:	00800344 	movi	r2,13
81113f2c:	80800826 	beq	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113f30:	88c00347 	ldb	r3,13(r17)
81113f34:	00800104 	movi	r2,4
81113f38:	18802526 	beq	r3,r2,81113fd0 <alt_log_write+0x1f8>
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
81113f3c:	008003c4 	movi	r2,15
81113f40:	8080031e 	bne	r16,r2,81113f50 <alt_log_write+0x178>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113f44:	88c00387 	ldb	r3,14(r17)
81113f48:	00800104 	movi	r2,4
81113f4c:	18801b26 	beq	r3,r2,81113fbc <alt_log_write+0x1e4>
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
81113f50:	016044b4 	movhi	r5,33042
81113f54:	012044b4 	movhi	r4,33042
81113f58:	29711604 	addi	r5,r5,-15272
81113f5c:	21273304 	addi	r4,r4,-25396
    }
}
81113f60:	dfc00217 	ldw	ra,8(sp)
81113f64:	dc400117 	ldw	r17,4(sp)
81113f68:	dc000017 	ldw	r16,0(sp)
81113f6c:	dec00304 	addi	sp,sp,12
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
        if (alt_log_write_buf[temp_cnt]== 0x4) {
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
81113f70:	11136cc1 	jmpi	811136cc <alt_log_printf_proc>
 * that eventually calls write()) gets echoed to the alt_log output. */
void alt_log_write(const void *ptr, size_t len)
{
    if (alt_log_write_on_flag) {
    int temp_cnt;
        int length=(ALT_LOG_WRITE_ECHO_LEN>len) ? len : ALT_LOG_WRITE_ECHO_LEN;
81113f74:	1021883a 	mov	r16,r2

        if (length < 2) return;
81113f78:	00800044 	movi	r2,1
81113f7c:	143fa236 	bltu	r2,r16,81113e08 <__reset+0xfb0f3e08>
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
    }
}
81113f80:	dfc00217 	ldw	ra,8(sp)
81113f84:	dc400117 	ldw	r17,4(sp)
81113f88:	dc000017 	ldw	r16,0(sp)
81113f8c:	dec00304 	addi	sp,sp,12
81113f90:	f800283a 	ret
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113f94:	88c00047 	ldb	r3,1(r17)
            alt_log_write_buf[temp_cnt]='D';
81113f98:	00801104 	movi	r2,68
81113f9c:	88800005 	stb	r2,0(r17)
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
        if (alt_log_write_buf[temp_cnt]== 0x4) {
81113fa0:	00800104 	movi	r2,4
81113fa4:	18bfaa1e 	bne	r3,r2,81113e50 <__reset+0xfb0f3e50>
            alt_log_write_buf[temp_cnt]='D';
81113fa8:	00a044b4 	movhi	r2,33042
81113fac:	00c01104 	movi	r3,68
81113fb0:	10b11604 	addi	r2,r2,-15272
81113fb4:	10c00045 	stb	r3,1(r2)
81113fb8:	003fa506 	br	81113e50 <__reset+0xfb0f3e50>
81113fbc:	00a044b4 	movhi	r2,33042
81113fc0:	00c01104 	movi	r3,68
81113fc4:	10b11604 	addi	r2,r2,-15272
81113fc8:	10c00385 	stb	r3,14(r2)
81113fcc:	003fe006 	br	81113f50 <__reset+0xfb0f3f50>
81113fd0:	00a044b4 	movhi	r2,33042
81113fd4:	00c01104 	movi	r3,68
81113fd8:	10b11604 	addi	r2,r2,-15272
81113fdc:	10c00345 	stb	r3,13(r2)
81113fe0:	003fd606 	br	81113f3c <__reset+0xfb0f3f3c>
81113fe4:	00a044b4 	movhi	r2,33042
81113fe8:	00c01104 	movi	r3,68
81113fec:	10b11604 	addi	r2,r2,-15272
81113ff0:	10c00305 	stb	r3,12(r2)
81113ff4:	003fcc06 	br	81113f28 <__reset+0xfb0f3f28>
81113ff8:	00a044b4 	movhi	r2,33042
81113ffc:	00c01104 	movi	r3,68
81114000:	10b11604 	addi	r2,r2,-15272
81114004:	10c002c5 	stb	r3,11(r2)
81114008:	003fc206 	br	81113f14 <__reset+0xfb0f3f14>
8111400c:	00a044b4 	movhi	r2,33042
81114010:	00c01104 	movi	r3,68
81114014:	10b11604 	addi	r2,r2,-15272
81114018:	10c00285 	stb	r3,10(r2)
8111401c:	003fb806 	br	81113f00 <__reset+0xfb0f3f00>
81114020:	00a044b4 	movhi	r2,33042
81114024:	00c01104 	movi	r3,68
81114028:	10b11604 	addi	r2,r2,-15272
8111402c:	10c00245 	stb	r3,9(r2)
81114030:	003fae06 	br	81113eec <__reset+0xfb0f3eec>
81114034:	00a044b4 	movhi	r2,33042
81114038:	00c01104 	movi	r3,68
8111403c:	10b11604 	addi	r2,r2,-15272
81114040:	10c00205 	stb	r3,8(r2)
81114044:	003fa406 	br	81113ed8 <__reset+0xfb0f3ed8>
81114048:	00a044b4 	movhi	r2,33042
8111404c:	00c01104 	movi	r3,68
81114050:	10b11604 	addi	r2,r2,-15272
81114054:	10c001c5 	stb	r3,7(r2)
81114058:	003f9a06 	br	81113ec4 <__reset+0xfb0f3ec4>
8111405c:	00a044b4 	movhi	r2,33042
81114060:	00c01104 	movi	r3,68
81114064:	10b11604 	addi	r2,r2,-15272
81114068:	10c00185 	stb	r3,6(r2)
8111406c:	003f9006 	br	81113eb0 <__reset+0xfb0f3eb0>
81114070:	00a044b4 	movhi	r2,33042
81114074:	00c01104 	movi	r3,68
81114078:	10b11604 	addi	r2,r2,-15272
8111407c:	10c00145 	stb	r3,5(r2)
81114080:	003f8606 	br	81113e9c <__reset+0xfb0f3e9c>
81114084:	00a044b4 	movhi	r2,33042
81114088:	00c01104 	movi	r3,68
8111408c:	10b11604 	addi	r2,r2,-15272
81114090:	10c00105 	stb	r3,4(r2)
81114094:	003f7c06 	br	81113e88 <__reset+0xfb0f3e88>
81114098:	00a044b4 	movhi	r2,33042
8111409c:	00c01104 	movi	r3,68
811140a0:	10b11604 	addi	r2,r2,-15272
811140a4:	10c000c5 	stb	r3,3(r2)
811140a8:	003f7306 	br	81113e78 <__reset+0xfb0f3e78>
811140ac:	00a044b4 	movhi	r2,33042
811140b0:	00c01104 	movi	r3,68
811140b4:	10b11604 	addi	r2,r2,-15272
811140b8:	10c00085 	stb	r3,2(r2)
811140bc:	003f6906 	br	81113e64 <__reset+0xfb0f3e64>

811140c0 <alt_log_system_clock>:
/* In altera_avalon_timer_sc
 * This function prints out a system clock is alive message
 * every ALT_LOG_SYS_CLK_INTERVAL (in ticks).  */
void alt_log_system_clock()
{
    if (alt_log_sys_clk_on_flag) {
811140c0:	d0a01bc3 	ldbu	r2,-32657(gp)
811140c4:	10803fcc 	andi	r2,r2,255
811140c8:	10000626 	beq	r2,zero,811140e4 <alt_log_system_clock+0x24>
    alt_log_sys_clk_count++;
811140cc:	d0a01e17 	ldw	r2,-32648(gp)
        if (alt_log_sys_clk_count > ALT_LOG_SYS_CLK_INTERVAL) {
811140d0:	d0e02317 	ldw	r3,-32628(gp)
 * This function prints out a system clock is alive message
 * every ALT_LOG_SYS_CLK_INTERVAL (in ticks).  */
void alt_log_system_clock()
{
    if (alt_log_sys_clk_on_flag) {
    alt_log_sys_clk_count++;
811140d4:	10800044 	addi	r2,r2,1
811140d8:	d0a01e15 	stw	r2,-32648(gp)
        if (alt_log_sys_clk_count > ALT_LOG_SYS_CLK_INTERVAL) {
811140dc:	d0a01e17 	ldw	r2,-32648(gp)
811140e0:	18800136 	bltu	r3,r2,811140e8 <alt_log_system_clock+0x28>
811140e4:	f800283a 	ret
            alt_log_sys_clk_count = 0;
811140e8:	d0201e15 	stw	zero,-32648(gp)
            ALT_LOG_PRINTF("System Clock On %u\r\n",alt_system_clock_in_sec++);
811140ec:	d1601d17 	ldw	r5,-32652(gp)
811140f0:	012044b4 	movhi	r4,33042
811140f4:	21273704 	addi	r4,r4,-25380
811140f8:	28800044 	addi	r2,r5,1
811140fc:	d0a01d15 	stw	r2,-32652(gp)
81114100:	11136cc1 	jmpi	811136cc <alt_log_printf_proc>

81114104 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
81114104:	defffe04 	addi	sp,sp,-8
81114108:	dfc00115 	stw	ra,4(sp)
8111410c:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81114110:	20000e16 	blt	r4,zero,8111414c <lseek+0x48>
81114114:	21000324 	muli	r4,r4,12
81114118:	00a044b4 	movhi	r2,33042
8111411c:	10aa9104 	addi	r2,r2,-21948
81114120:	2089883a 	add	r4,r4,r2
  
  if (fd) 
81114124:	20000926 	beq	r4,zero,8111414c <lseek+0x48>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
81114128:	20800017 	ldw	r2,0(r4)
8111412c:	10800717 	ldw	r2,28(r2)
81114130:	10000d26 	beq	r2,zero,81114168 <lseek+0x64>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
81114134:	103ee83a 	callr	r2
  else  
  {
    rc = -EBADFD;
  }

  if (rc < 0)
81114138:	10000f16 	blt	r2,zero,81114178 <lseek+0x74>
    ALT_ERRNO = -rc;
    rc = -1;
  }

  return rc;
}
8111413c:	dfc00117 	ldw	ra,4(sp)
81114140:	dc000017 	ldw	r16,0(sp)
81114144:	dec00204 	addi	sp,sp,8
81114148:	f800283a 	ret
8111414c:	04001444 	movi	r16,81
81114150:	d0a00b17 	ldw	r2,-32724(gp)
81114154:	10000626 	beq	r2,zero,81114170 <lseek+0x6c>
81114158:	103ee83a 	callr	r2
    rc = -EBADFD;
  }

  if (rc < 0)
  {
    ALT_ERRNO = -rc;
8111415c:	14000015 	stw	r16,0(r2)
    rc = -1;
81114160:	00bfffc4 	movi	r2,-1
  }

  return rc;
81114164:	003ff506 	br	8111413c <__reset+0xfb0f413c>
81114168:	04002184 	movi	r16,134
8111416c:	003ff806 	br	81114150 <__reset+0xfb0f4150>
81114170:	d0a01a04 	addi	r2,gp,-32664
81114174:	003ff906 	br	8111415c <__reset+0xfb0f415c>
81114178:	00a1c83a 	sub	r16,zero,r2
8111417c:	003ff406 	br	81114150 <__reset+0xfb0f4150>

81114180 <alt_main>:
#ifndef ALT_NO_EXIT    
  int result;
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
81114180:	d0e00c17 	ldw	r3,-32720(gp)
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
81114184:	defffe04 	addi	sp,sp,-8
81114188:	dfc00115 	stw	ra,4(sp)
8111418c:	dc000015 	stw	r16,0(sp)
#ifndef ALT_NO_EXIT    
  int result;
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
81114190:	00800044 	movi	r2,1
81114194:	18802d26 	beq	r3,r2,8111424c <alt_main+0xcc>
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
81114198:	0009883a 	mov	r4,zero
8111419c:	111463c0 	call	8111463c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
811141a0:	d0e00c17 	ldw	r3,-32720(gp)
811141a4:	00800044 	movi	r2,1
811141a8:	18802c26 	beq	r3,r2,8111425c <alt_main+0xdc>
  /*
   * Initialize the semaphore used to control access to the file descriptor
   * list.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
811141ac:	d0e00c17 	ldw	r3,-32720(gp)
811141b0:	00800044 	movi	r2,1
811141b4:	18802d26 	beq	r3,r2,8111426c <alt_main+0xec>
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
811141b8:	d0e00c17 	ldw	r3,-32720(gp)
811141bc:	00800044 	movi	r2,1
811141c0:	18802e26 	beq	r3,r2,8111427c <alt_main+0xfc>
  alt_sys_init();
811141c4:	111465c0 	call	8111465c <alt_sys_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_sys_init.\r\n");
811141c8:	d0e00c17 	ldw	r3,-32720(gp)
811141cc:	00800044 	movi	r2,1
811141d0:	18802e26 	beq	r3,r2,8111428c <alt_main+0x10c>
   * been initialized. This is only done if the user has requested these
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
811141d4:	d0e00c17 	ldw	r3,-32720(gp)
811141d8:	00800044 	movi	r2,1
811141dc:	18802f26 	beq	r3,r2,8111429c <alt_main+0x11c>
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
811141e0:	01a044b4 	movhi	r6,33042
811141e4:	31a78204 	addi	r6,r6,-25080
811141e8:	300b883a 	mov	r5,r6
811141ec:	3009883a 	mov	r4,r6
811141f0:	11168740 	call	81116874 <alt_io_redirect>
#ifndef ALT_NO_C_PLUS_PLUS
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
811141f4:	d0e00c17 	ldw	r3,-32720(gp)
811141f8:	00800044 	movi	r2,1
811141fc:	18802b26 	beq	r3,r2,811142ac <alt_main+0x12c>
  _do_ctors ();
81114200:	11166400 	call	81116640 <_do_ctors>
   * if a clean exit has been requested (i.e. the exit() function has not been
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
81114204:	d0e00c17 	ldw	r3,-32720(gp)
81114208:	00800044 	movi	r2,1
8111420c:	18802b26 	beq	r3,r2,811142bc <alt_main+0x13c>
  atexit (_do_dtors);
81114210:	01204474 	movhi	r4,33041
81114214:	2119a904 	addi	r4,r4,26276
81114218:	1116df00 	call	81116df0 <atexit>
  /*
   * Finally, call main(). The return code is then passed to a subsequent
   * call to exit() unless the application is never supposed to exit.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");
8111421c:	d0e00c17 	ldw	r3,-32720(gp)
81114220:	00800044 	movi	r2,1
81114224:	18802926 	beq	r3,r2,811142cc <alt_main+0x14c>

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
81114228:	d1a01f17 	ldw	r6,-32644(gp)
8111422c:	d1602017 	ldw	r5,-32640(gp)
81114230:	d1202117 	ldw	r4,-32636(gp)
81114234:	1105d4c0 	call	81105d4c <main>
  close(STDOUT_FILENO);
81114238:	01000044 	movi	r4,1
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
8111423c:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
81114240:	1112fb00 	call	81112fb0 <close>
  exit (result);
81114244:	8009883a 	mov	r4,r16
81114248:	1116e040 	call	81116e04 <exit>
#ifndef ALT_NO_EXIT    
  int result;
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
8111424c:	012044b4 	movhi	r4,33042
81114250:	21273d04 	addi	r4,r4,-25356
81114254:	11136cc0 	call	811136cc <alt_log_printf_proc>
81114258:	003fcf06 	br	81114198 <__reset+0xfb0f4198>
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
8111425c:	012044b4 	movhi	r4,33042
81114260:	21274b04 	addi	r4,r4,-25300
81114264:	11136cc0 	call	811136cc <alt_log_printf_proc>
81114268:	003fd006 	br	811141ac <__reset+0xfb0f41ac>
  /*
   * Initialize the semaphore used to control access to the file descriptor
   * list.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
8111426c:	012044b4 	movhi	r4,33042
81114270:	21275904 	addi	r4,r4,-25244
81114274:	11136cc0 	call	811136cc <alt_log_printf_proc>
81114278:	003fcf06 	br	811141b8 <__reset+0xfb0f41b8>
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
8111427c:	012044b4 	movhi	r4,33042
81114280:	21276704 	addi	r4,r4,-25188
81114284:	11136cc0 	call	811136cc <alt_log_printf_proc>
81114288:	003fce06 	br	811141c4 <__reset+0xfb0f41c4>
  alt_sys_init();
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_sys_init.\r\n");
8111428c:	012044b4 	movhi	r4,33042
81114290:	21277104 	addi	r4,r4,-25148
81114294:	11136cc0 	call	811136cc <alt_log_printf_proc>
81114298:	003fce06 	br	811141d4 <__reset+0xfb0f41d4>
   * been initialized. This is only done if the user has requested these
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
8111429c:	012044b4 	movhi	r4,33042
811142a0:	21277a04 	addi	r4,r4,-25112
811142a4:	11136cc0 	call	811136cc <alt_log_printf_proc>
811142a8:	003fcd06 	br	811141e0 <__reset+0xfb0f41e0>
#ifndef ALT_NO_C_PLUS_PLUS
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
811142ac:	012044b4 	movhi	r4,33042
811142b0:	21278704 	addi	r4,r4,-25060
811142b4:	11136cc0 	call	811136cc <alt_log_printf_proc>
811142b8:	003fd106 	br	81114200 <__reset+0xfb0f4200>
   * if a clean exit has been requested (i.e. the exit() function has not been
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
811142bc:	012044b4 	movhi	r4,33042
811142c0:	21279204 	addi	r4,r4,-25016
811142c4:	11136cc0 	call	811136cc <alt_log_printf_proc>
811142c8:	003fd106 	br	81114210 <__reset+0xfb0f4210>
  /*
   * Finally, call main(). The return code is then passed to a subsequent
   * call to exit() unless the application is never supposed to exit.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");
811142cc:	012044b4 	movhi	r4,33042
811142d0:	21279a04 	addi	r4,r4,-24984
811142d4:	11136cc0 	call	811136cc <alt_log_printf_proc>
811142d8:	003fd306 	br	81114228 <__reset+0xfb0f4228>

811142dc <__malloc_lock>:
811142dc:	f800283a 	ret

811142e0 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
811142e0:	f800283a 	ret

811142e4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
811142e4:	defffe04 	addi	sp,sp,-8
811142e8:	dfc00115 	stw	ra,4(sp)
811142ec:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811142f0:	20002116 	blt	r4,zero,81114378 <read+0x94>
811142f4:	21000324 	muli	r4,r4,12
811142f8:	00a044b4 	movhi	r2,33042
811142fc:	10aa9104 	addi	r2,r2,-21948
81114300:	2089883a 	add	r4,r4,r2
  
  if (fd)
81114304:	20001c26 	beq	r4,zero,81114378 <read+0x94>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81114308:	20800217 	ldw	r2,8(r4)
8111430c:	00c00044 	movi	r3,1
81114310:	108000cc 	andi	r2,r2,3
81114314:	10c00a26 	beq	r2,r3,81114340 <read+0x5c>
        (fd->dev->read))
81114318:	20800017 	ldw	r2,0(r4)
8111431c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81114320:	10000726 	beq	r2,zero,81114340 <read+0x5c>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
81114324:	103ee83a 	callr	r2
81114328:	1021883a 	mov	r16,r2
8111432c:	10000b16 	blt	r2,zero,8111435c <read+0x78>
  else
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
}
81114330:	dfc00117 	ldw	ra,4(sp)
81114334:	dc000017 	ldw	r16,0(sp)
81114338:	dec00204 	addi	sp,sp,8
8111433c:	f800283a 	ret
81114340:	d0a00b17 	ldw	r2,-32724(gp)
81114344:	10001326 	beq	r2,zero,81114394 <read+0xb0>
81114348:	103ee83a 	callr	r2
        }
        return rval;
      }
      else
      {
        ALT_ERRNO = EACCES;
8111434c:	00c00344 	movi	r3,13
81114350:	10c00015 	stw	r3,0(r2)
    }
  else
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
81114354:	00bfffc4 	movi	r2,-1
81114358:	003ff506 	br	81114330 <__reset+0xfb0f4330>
8111435c:	d0a00b17 	ldw	r2,-32724(gp)
81114360:	10000e26 	beq	r2,zero,8111439c <read+0xb8>
81114364:	103ee83a 	callr	r2
    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
        {
          ALT_ERRNO = -rval;
81114368:	0421c83a 	sub	r16,zero,r16
8111436c:	14000015 	stw	r16,0(r2)
          return -1;
81114370:	00bfffc4 	movi	r2,-1
81114374:	003fee06 	br	81114330 <__reset+0xfb0f4330>
81114378:	d0a00b17 	ldw	r2,-32724(gp)
8111437c:	10000926 	beq	r2,zero,811143a4 <read+0xc0>
81114380:	103ee83a 	callr	r2
        ALT_ERRNO = EACCES;
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
81114384:	00c01444 	movi	r3,81
81114388:	10c00015 	stw	r3,0(r2)
  }
  return -1;
8111438c:	00bfffc4 	movi	r2,-1
81114390:	003fe706 	br	81114330 <__reset+0xfb0f4330>
81114394:	d0a01a04 	addi	r2,gp,-32664
81114398:	003fec06 	br	8111434c <__reset+0xfb0f434c>
8111439c:	d0a01a04 	addi	r2,gp,-32664
811143a0:	003ff106 	br	81114368 <__reset+0xfb0f4368>
811143a4:	d0a01a04 	addi	r2,gp,-32664
811143a8:	003ff606 	br	81114384 <__reset+0xfb0f4384>

811143ac <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
811143ac:	00800084 	movi	r2,2
811143b0:	1100060e 	bge	r2,r4,811143cc <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
811143b4:	21000324 	muli	r4,r4,12
811143b8:	00a044b4 	movhi	r2,33042
811143bc:	10aa9104 	addi	r2,r2,-21948
811143c0:	1109883a 	add	r4,r2,r4
811143c4:	20000215 	stw	zero,8(r4)
    alt_fd_list[fd].dev      = 0;
811143c8:	20000015 	stw	zero,0(r4)
811143cc:	f800283a 	ret

811143d0 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811143d0:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811143d4:	00bfff84 	movi	r2,-2
811143d8:	2884703a 	and	r2,r5,r2
811143dc:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
811143e0:	d0a00d17 	ldw	r2,-32716(gp)
811143e4:	00ffff04 	movi	r3,-4
811143e8:	108000c4 	addi	r2,r2,3
811143ec:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
811143f0:	00e047b4 	movhi	r3,33054
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
811143f4:	d0a00d15 	stw	r2,-32716(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
811143f8:	1109883a 	add	r4,r2,r4
811143fc:	18c00004 	addi	r3,r3,0
81114400:	19000336 	bltu	r3,r4,81114410 <sbrk+0x40>
    return (caddr_t)-1;
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
81114404:	d1200d15 	stw	r4,-32716(gp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114408:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
8111440c:	f800283a 	ret
81114410:	2801703a 	wrctl	status,r5
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
81114414:	00bfffc4 	movi	r2,-1
81114418:	f800283a 	ret

8111441c <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111441c:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114420:	00bfff84 	movi	r2,-2
81114424:	1884703a 	and	r2,r3,r2
81114428:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8111442c:	21400117 	ldw	r5,4(r4)
81114430:	20800017 	ldw	r2,0(r4)
81114434:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
81114438:	21400117 	ldw	r5,4(r4)
8111443c:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
81114440:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
81114444:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114448:	1801703a 	wrctl	status,r3
8111444c:	f800283a 	ret

81114450 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
81114450:	d0a02217 	ldw	r2,-32632(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
81114454:	defffa04 	addi	sp,sp,-24
81114458:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
8111445c:	d4200e17 	ldw	r16,-32712(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
81114460:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
81114464:	dc800215 	stw	r18,8(sp)
81114468:	dfc00515 	stw	ra,20(sp)
8111446c:	dd000415 	stw	r20,16(sp)
81114470:	dcc00315 	stw	r19,12(sp)
81114474:	dc400115 	stw	r17,4(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
81114478:	d4a00e04 	addi	r18,gp,-32712

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
8111447c:	d0a02215 	stw	r2,-32632(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81114480:	84801126 	beq	r16,r18,811144c8 <alt_tick+0x78>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
81114484:	04c00044 	movi	r19,1
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114488:	053fff84 	movi	r20,-2
8111448c:	00000606 	br	811144a8 <alt_tick+0x58>
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    {
      alarm->rollover = 0;
81114490:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81114494:	d0e02217 	ldw	r3,-32632(gp)
81114498:	80800217 	ldw	r2,8(r16)
8111449c:	1880122e 	bgeu	r3,r2,811144e8 <alt_tick+0x98>
811144a0:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811144a4:	8c800826 	beq	r17,r18,811144c8 <alt_tick+0x78>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
811144a8:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
811144ac:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
811144b0:	103ff826 	beq	r2,zero,81114494 <__reset+0xfb0f4494>
811144b4:	d0a02217 	ldw	r2,-32632(gp)
811144b8:	103ff526 	beq	r2,zero,81114490 <__reset+0xfb0f4490>
    {
      alarm->rollover = 0;
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
811144bc:	d0a02217 	ldw	r2,-32632(gp)
811144c0:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811144c4:	8cbff81e 	bne	r17,r18,811144a8 <__reset+0xfb0f44a8>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
811144c8:	dfc00517 	ldw	ra,20(sp)
811144cc:	dd000417 	ldw	r20,16(sp)
811144d0:	dcc00317 	ldw	r19,12(sp)
811144d4:	dc800217 	ldw	r18,8(sp)
811144d8:	dc400117 	ldw	r17,4(sp)
811144dc:	dc000017 	ldw	r16,0(sp)
811144e0:	dec00604 	addi	sp,sp,24
811144e4:	f800283a 	ret
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    {
      next_callback = alarm->callback (alarm->context);
811144e8:	80800317 	ldw	r2,12(r16)
811144ec:	81000517 	ldw	r4,20(r16)
811144f0:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
811144f4:	10000726 	beq	r2,zero,81114514 <alt_tick+0xc4>
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
811144f8:	80c00217 	ldw	r3,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
811144fc:	d1202217 	ldw	r4,-32632(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
81114500:	10c5883a 	add	r2,r2,r3
81114504:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
81114508:	113fe52e 	bgeu	r2,r4,811144a0 <__reset+0xfb0f44a0>
        {
          alarm->rollover = 1;
8111450c:	84c00405 	stb	r19,16(r16)
81114510:	003fe306 	br	811144a0 <__reset+0xfb0f44a0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114514:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114518:	1506703a 	and	r3,r2,r20
8111451c:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
81114520:	81000117 	ldw	r4,4(r16)
81114524:	80c00017 	ldw	r3,0(r16)
81114528:	19000115 	stw	r4,4(r3)
  entry->previous->next = entry->next;
8111452c:	81000117 	ldw	r4,4(r16)
81114530:	20c00015 	stw	r3,0(r4)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
81114534:	84000115 	stw	r16,4(r16)
  entry->next     = entry;
81114538:	84000015 	stw	r16,0(r16)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111453c:	1001703a 	wrctl	status,r2
81114540:	003fd706 	br	811144a0 <__reset+0xfb0f44a0>

81114544 <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
81114544:	11165741 	jmpi	81116574 <alt_busy_sleep>

81114548 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
81114548:	defffc04 	addi	sp,sp,-16
8111454c:	dfc00315 	stw	ra,12(sp)
81114550:	dc400215 	stw	r17,8(sp)
81114554:	dc000115 	stw	r16,4(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81114558:	20002d16 	blt	r4,zero,81114610 <write+0xc8>
8111455c:	21000324 	muli	r4,r4,12
81114560:	00a044b4 	movhi	r2,33042
81114564:	10aa9104 	addi	r2,r2,-21948
81114568:	20a1883a 	add	r16,r4,r2
  
  if (fd)
8111456c:	80002826 	beq	r16,zero,81114610 <write+0xc8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
81114570:	80800217 	ldw	r2,8(r16)
81114574:	108000cc 	andi	r2,r2,3
81114578:	10001526 	beq	r2,zero,811145d0 <write+0x88>
8111457c:	80800017 	ldw	r2,0(r16)
81114580:	10800617 	ldw	r2,24(r2)
81114584:	10001226 	beq	r2,zero,811145d0 <write+0x88>
81114588:	2823883a 	mov	r17,r5
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);
8111458c:	8809883a 	mov	r4,r17
81114590:	300b883a 	mov	r5,r6
81114594:	d9800015 	stw	r6,0(sp)
81114598:	1113dd80 	call	81113dd8 <alt_log_write>

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
8111459c:	80800017 	ldw	r2,0(r16)
811145a0:	d9800017 	ldw	r6,0(sp)
811145a4:	8009883a 	mov	r4,r16
811145a8:	10800617 	ldw	r2,24(r2)
811145ac:	880b883a 	mov	r5,r17
811145b0:	103ee83a 	callr	r2
811145b4:	1021883a 	mov	r16,r2
811145b8:	10000e16 	blt	r2,zero,811145f4 <write+0xac>
  else  
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
}
811145bc:	dfc00317 	ldw	ra,12(sp)
811145c0:	dc400217 	ldw	r17,8(sp)
811145c4:	dc000117 	ldw	r16,4(sp)
811145c8:	dec00404 	addi	sp,sp,16
811145cc:	f800283a 	ret
811145d0:	d0a00b17 	ldw	r2,-32724(gp)
811145d4:	10000526 	beq	r2,zero,811145ec <write+0xa4>
811145d8:	103ee83a 	callr	r2
      }
      return rval;
    }
    else
    {
      ALT_ERRNO = EACCES;
811145dc:	00c00344 	movi	r3,13
811145e0:	10c00015 	stw	r3,0(r2)
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
811145e4:	00bfffc4 	movi	r2,-1
811145e8:	003ff406 	br	811145bc <__reset+0xfb0f45bc>
811145ec:	d0a01a04 	addi	r2,gp,-32664
811145f0:	003ffa06 	br	811145dc <__reset+0xfb0f45dc>
811145f4:	d0a00b17 	ldw	r2,-32724(gp)
811145f8:	10000c26 	beq	r2,zero,8111462c <write+0xe4>
811145fc:	103ee83a 	callr	r2
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
      {
        ALT_ERRNO = -rval;
81114600:	0421c83a 	sub	r16,zero,r16
81114604:	14000015 	stw	r16,0(r2)
        return -1;
81114608:	00bfffc4 	movi	r2,-1
8111460c:	003feb06 	br	811145bc <__reset+0xfb0f45bc>
81114610:	d0a00b17 	ldw	r2,-32724(gp)
81114614:	10000726 	beq	r2,zero,81114634 <write+0xec>
81114618:	103ee83a 	callr	r2
      ALT_ERRNO = EACCES;
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
8111461c:	00c01444 	movi	r3,81
81114620:	10c00015 	stw	r3,0(r2)
  }
  return -1;
81114624:	00bfffc4 	movi	r2,-1
81114628:	003fe406 	br	811145bc <__reset+0xfb0f45bc>
8111462c:	d0a01a04 	addi	r2,gp,-32664
81114630:	003ff306 	br	81114600 <__reset+0xfb0f4600>
81114634:	d0a01a04 	addi	r2,gp,-32664
81114638:	003ff806 	br	8111461c <__reset+0xfb0f461c>

8111463c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
8111463c:	deffff04 	addi	sp,sp,-4
81114640:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
81114644:	1116c780 	call	81116c78 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
81114648:	00800044 	movi	r2,1
8111464c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
81114650:	dfc00017 	ldw	ra,0(sp)
81114654:	dec00104 	addi	sp,sp,4
81114658:	f800283a 	ret

8111465c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
8111465c:	defffc04 	addi	sp,sp,-16
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
81114660:	01200034 	movhi	r4,32768
81114664:	01c0fa04 	movi	r7,1000
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
81114668:	dc800215 	stw	r18,8(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
8111466c:	21022004 	addi	r4,r4,2176
81114670:	01800204 	movi	r6,8
81114674:	000b883a 	mov	r5,zero
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
81114678:	04a044b4 	movhi	r18,33042
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
8111467c:	dfc00315 	stw	ra,12(sp)
81114680:	dc400115 	stw	r17,4(sp)
81114684:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
81114688:	94ab9804 	addi	r18,r18,-20896
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
8111468c:	1114dd00 	call	81114dd0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
81114690:	018001c4 	movi	r6,7
81114694:	9009883a 	mov	r4,r18
81114698:	000b883a 	mov	r5,zero
8111469c:	11148e00 	call	811148e0 <altera_avalon_jtag_uart_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
811146a0:	d4200704 	addi	r16,gp,-32740
811146a4:	800b883a 	mov	r5,r16
811146a8:	913ff604 	addi	r4,r18,-40
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
811146ac:	046044b4 	movhi	r17,33042
811146b0:	11165d40 	call	811165d4 <alt_dev_llist_insert>
811146b4:	8c6b6704 	addi	r17,r17,-21092
811146b8:	018002c4 	movi	r6,11
811146bc:	8809883a 	mov	r4,r17
811146c0:	000b883a 	mov	r5,zero
811146c4:	1114f980 	call	81114f98 <altera_avalon_uart_init>
811146c8:	800b883a 	mov	r5,r16
811146cc:	893ff604 	addi	r4,r17,-40
811146d0:	11165d40 	call	811165d4 <alt_dev_llist_insert>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
811146d4:	012044b4 	movhi	r4,33042
811146d8:	212b4504 	addi	r4,r4,-21228
811146dc:	21800817 	ldw	r6,32(r4)
811146e0:	21400717 	ldw	r5,28(r4)
811146e4:	1115d180 	call	81115d18 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
811146e8:	012044b4 	movhi	r4,33042
811146ec:	212b2d04 	addi	r4,r4,-21324
811146f0:	21800817 	ldw	r6,32(r4)
811146f4:	21400717 	ldw	r5,28(r4)
811146f8:	1115d180 	call	81115d18 <alt_msgdma_init>
811146fc:	012044b4 	movhi	r4,33042
81114700:	800b883a 	mov	r5,r16
81114704:	212b2204 	addi	r4,r4,-21368
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
}
81114708:	dfc00317 	ldw	ra,12(sp)
8111470c:	dc800217 	ldw	r18,8(sp)
81114710:	dc400117 	ldw	r17,4(sp)
81114714:	dc000017 	ldw	r16,0(sp)
81114718:	dec00404 	addi	sp,sp,16
8111471c:	11165d41 	jmpi	811165d4 <alt_dev_llist_insert>

81114720 <altera_avalon_jtag_uart_read_fd>:
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
81114720:	20800017 	ldw	r2,0(r4)
81114724:	21c00217 	ldw	r7,8(r4)
81114728:	11000a04 	addi	r4,r2,40
8111472c:	1114a9c1 	jmpi	81114a9c <altera_avalon_jtag_uart_read>

81114730 <altera_avalon_jtag_uart_write_fd>:
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
81114730:	20800017 	ldw	r2,0(r4)
81114734:	21c00217 	ldw	r7,8(r4)
81114738:	11000a04 	addi	r4,r2,40
8111473c:	1114bf01 	jmpi	81114bf0 <altera_avalon_jtag_uart_write>

81114740 <altera_avalon_jtag_uart_close_fd>:
int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
81114740:	20800017 	ldw	r2,0(r4)
81114744:	21400217 	ldw	r5,8(r4)
81114748:	11000a04 	addi	r4,r2,40
8111474c:	11149dc1 	jmpi	811149dc <altera_avalon_jtag_uart_close>

81114750 <altera_avalon_jtag_uart_ioctl_fd>:
int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
81114750:	21000017 	ldw	r4,0(r4)
81114754:	21000a04 	addi	r4,r4,40
81114758:	1114a281 	jmpi	81114a28 <altera_avalon_jtag_uart_ioctl>

8111475c <altera_avalon_jtag_uart_timeout>:
static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
8111475c:	20800017 	ldw	r2,0(r4)
81114760:	10800104 	addi	r2,r2,4
81114764:	10c00037 	ldwio	r3,0(r2)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
81114768:	18c1000c 	andi	r3,r3,1024
8111476c:	1800081e 	bne	r3,zero,81114790 <altera_avalon_jtag_uart_timeout+0x34>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    sp->host_inactive = 0;
  }
  else if (sp->host_inactive < INT_MAX - 2) {
81114770:	20800917 	ldw	r2,36(r4)
81114774:	00e00034 	movhi	r3,32768
81114778:	18ffff04 	addi	r3,r3,-4
8111477c:	18800236 	bltu	r3,r2,81114788 <altera_avalon_jtag_uart_timeout+0x2c>
    sp->host_inactive++;
81114780:	10800044 	addi	r2,r2,1
81114784:	20800915 	stw	r2,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81114788:	d0a02317 	ldw	r2,-32628(gp)
8111478c:	f800283a 	ret

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
81114790:	20c00817 	ldw	r3,32(r4)
81114794:	18c10014 	ori	r3,r3,1024
81114798:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
8111479c:	20000915 	stw	zero,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
811147a0:	d0a02317 	ldw	r2,-32628(gp)
811147a4:	f800283a 	ret

811147a8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811147a8:	defffd04 	addi	sp,sp,-12
811147ac:	dc400115 	stw	r17,4(sp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
811147b0:	24400017 	ldw	r17,0(r4)
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811147b4:	dc000015 	stw	r16,0(sp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);
811147b8:	200b883a 	mov	r5,r4
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811147bc:	2021883a 	mov	r16,r4
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);
811147c0:	8809883a 	mov	r4,r17
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811147c4:	dfc00215 	stw	ra,8(sp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);
811147c8:	1113d540 	call	81113d54 <alt_log_jtag_uart_isr_proc>
811147cc:	89800104 	addi	r6,r17,4
      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811147d0:	01ffff84 	movi	r7,-2
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
811147d4:	023fff44 	movi	r8,-3
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811147d8:	31400037 	ldwio	r5,0(r6)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
811147dc:	2880c00c 	andi	r2,r5,768
811147e0:	10003426 	beq	r2,zero,811148b4 <altera_avalon_jtag_uart_irq+0x10c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
811147e4:	2880400c 	andi	r2,r5,256
811147e8:	10001726 	beq	r2,zero,81114848 <altera_avalon_jtag_uart_irq+0xa0>
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811147ec:	80800a17 	ldw	r2,40(r16)
        if (next == sp->rx_out)
811147f0:	80c00b17 	ldw	r3,44(r16)
811147f4:	10800044 	addi	r2,r2,1
811147f8:	1081ffcc 	andi	r2,r2,2047
811147fc:	18800d1e 	bne	r3,r2,81114834 <altera_avalon_jtag_uart_irq+0x8c>
81114800:	00003106 	br	811148c8 <altera_avalon_jtag_uart_irq+0x120>
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81114804:	80800a17 	ldw	r2,40(r16)
81114808:	8085883a 	add	r2,r16,r2
8111480c:	10c00e05 	stb	r3,56(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114810:	80800a17 	ldw	r2,40(r16)
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
81114814:	81000b17 	ldw	r4,44(r16)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114818:	10800044 	addi	r2,r2,1
8111481c:	1081ffcc 	andi	r2,r2,2047
81114820:	80800a15 	stw	r2,40(r16)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114824:	80800a17 	ldw	r2,40(r16)
        if (next == sp->rx_out)
81114828:	10800044 	addi	r2,r2,1
8111482c:	1081ffcc 	andi	r2,r2,2047
81114830:	11000326 	beq	r2,r4,81114840 <altera_avalon_jtag_uart_irq+0x98>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81114834:	88c00037 	ldwio	r3,0(r17)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
81114838:	18a0000c 	andi	r2,r3,32768
8111483c:	103ff11e 	bne	r2,zero,81114804 <__reset+0xfb0f4804>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
81114840:	18ffffec 	andhi	r3,r3,65535
81114844:	1800201e 	bne	r3,zero,811148c8 <altera_avalon_jtag_uart_irq+0x120>
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
81114848:	2880800c 	andi	r2,r5,512
8111484c:	103fe226 	beq	r2,zero,811147d8 <__reset+0xfb0f47d8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
81114850:	280ad43a 	srli	r5,r5,16

      while (space > 0 && sp->tx_out != sp->tx_in)
81114854:	28000b1e 	bne	r5,zero,81114884 <altera_avalon_jtag_uart_irq+0xdc>
81114858:	003fdf06 	br	811147d8 <__reset+0xfb0f47d8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
8111485c:	80800d17 	ldw	r2,52(r16)
81114860:	8085883a 	add	r2,r16,r2
81114864:	10820e07 	ldb	r2,2104(r2)
81114868:	88800035 	stwio	r2,0(r17)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8111486c:	80800d17 	ldw	r2,52(r16)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81114870:	297fffc4 	addi	r5,r5,-1

      while (space > 0 && sp->tx_out != sp->tx_in)
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114874:	10800044 	addi	r2,r2,1
81114878:	1081ffcc 	andi	r2,r2,2047
8111487c:	80800d15 	stw	r2,52(r16)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
81114880:	283fd526 	beq	r5,zero,811147d8 <__reset+0xfb0f47d8>
81114884:	80c00d17 	ldw	r3,52(r16)
81114888:	80800c17 	ldw	r2,48(r16)
8111488c:	18bff31e 	bne	r3,r2,8111485c <__reset+0xfb0f485c>
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114890:	80800817 	ldw	r2,32(r16)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114894:	80c00017 	ldw	r3,0(r16)
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114898:	1204703a 	and	r2,r2,r8
8111489c:	80800815 	stw	r2,32(r16)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
811148a0:	18800135 	stwio	r2,4(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811148a4:	30800037 	ldwio	r2,0(r6)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811148a8:	31400037 	ldwio	r5,0(r6)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
811148ac:	2880c00c 	andi	r2,r5,768
811148b0:	103fcc1e 	bne	r2,zero,811147e4 <__reset+0xfb0f47e4>
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
811148b4:	dfc00217 	ldw	ra,8(sp)
811148b8:	dc400117 	ldw	r17,4(sp)
811148bc:	dc000017 	ldw	r16,0(sp)
811148c0:	dec00304 	addi	sp,sp,12
811148c4:	f800283a 	ret
      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811148c8:	80800817 	ldw	r2,32(r16)
811148cc:	11c4703a 	and	r2,r2,r7
811148d0:	80800815 	stw	r2,32(r16)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
811148d4:	30800035 	stwio	r2,0(r6)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811148d8:	30800037 	ldwio	r2,0(r6)
811148dc:	003fda06 	br	81114848 <__reset+0xfb0f4848>

811148e0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
811148e0:	defffd04 	addi	sp,sp,-12
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
811148e4:	20c00017 	ldw	r3,0(r4)
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
811148e8:	dc000115 	stw	r16,4(sp)
811148ec:	dfc00215 	stw	ra,8(sp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811148f0:	00800044 	movi	r2,1
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
811148f4:	2021883a 	mov	r16,r4
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811148f8:	20800815 	stw	r2,32(r4)
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
811148fc:	2809883a 	mov	r4,r5
81114900:	300b883a 	mov	r5,r6
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81114904:	18800135 	stwio	r2,4(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
81114908:	01a04474 	movhi	r6,33041
8111490c:	3191ea04 	addi	r6,r6,18344
81114910:	800f883a 	mov	r7,r16
81114914:	d8000015 	stw	zero,0(sp)
81114918:	11167800 	call	81116780 <alt_ic_isr_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
8111491c:	d1602317 	ldw	r5,-32628(gp)
81114920:	01a04474 	movhi	r6,33041
81114924:	3191d704 	addi	r6,r6,18268
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81114928:	80000915 	stw	zero,36(r16)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
8111492c:	800f883a 	mov	r7,r16
81114930:	81000204 	addi	r4,r16,8
81114934:	11164f40 	call	811164f4 <alt_alarm_start>
81114938:	10000c16 	blt	r2,zero,8111496c <altera_avalon_jtag_uart_init+0x8c>
     */
    sp->timeout = INT_MAX;
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
8111493c:	d0a01b83 	ldbu	r2,-32658(gp)
81114940:	00c00044 	movi	r3,1
81114944:	10803fcc 	andi	r2,r2,255
81114948:	10c00f26 	beq	r2,r3,81114988 <altera_avalon_jtag_uart_init+0xa8>
8111494c:	d0a01b03 	ldbu	r2,-32660(gp)
81114950:	00c00044 	movi	r3,1
81114954:	10803fcc 	andi	r2,r2,255
81114958:	10c01a26 	beq	r2,r3,811149c4 <altera_avalon_jtag_uart_init+0xe4>
}
8111495c:	dfc00217 	ldw	ra,8(sp)
81114960:	dc000117 	ldw	r16,4(sp)
81114964:	dec00304 	addi	sp,sp,12
81114968:	f800283a 	ret
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
8111496c:	00a00034 	movhi	r2,32768
81114970:	10bfffc4 	addi	r2,r2,-1
81114974:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
81114978:	d0a01b83 	ldbu	r2,-32658(gp)
8111497c:	00c00044 	movi	r3,1
81114980:	10803fcc 	andi	r2,r2,255
81114984:	10fff11e 	bne	r2,r3,8111494c <__reset+0xfb0f494c>
81114988:	d0a02317 	ldw	r2,-32628(gp)
8111498c:	01733374 	movhi	r5,52429
81114990:	29733344 	addi	r5,r5,-13107
81114994:	114a383a 	mulxuu	r5,r2,r5
81114998:	01a04474 	movhi	r6,33041
8111499c:	012044b4 	movhi	r4,33042
811149a0:	280ad0fa 	srli	r5,r5,3
811149a4:	318ef004 	addi	r6,r6,15296
811149a8:	21311b04 	addi	r4,r4,-15252
811149ac:	800f883a 	mov	r7,r16
811149b0:	11164f40 	call	811164f4 <alt_alarm_start>
811149b4:	d0a01b03 	ldbu	r2,-32660(gp)
811149b8:	00c00044 	movi	r3,1
811149bc:	10803fcc 	andi	r2,r2,255
811149c0:	10ffe61e 	bne	r2,r3,8111495c <__reset+0xfb0f495c>
811149c4:	81400017 	ldw	r5,0(r16)
811149c8:	8009883a 	mov	r4,r16
}
811149cc:	dfc00217 	ldw	ra,8(sp)
811149d0:	dc000117 	ldw	r16,4(sp)
811149d4:	dec00304 	addi	sp,sp,12
     */
    sp->timeout = INT_MAX;
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
811149d8:	1113cdc1 	jmpi	81113cdc <alt_log_jtag_uart_startup_info>

811149dc <altera_avalon_jtag_uart_close>:
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    if (flags & O_NONBLOCK) {
811149dc:	2890000c 	andi	r2,r5,16384
811149e0:	21c00c17 	ldw	r7,48(r4)
811149e4:	10000426 	beq	r2,zero,811149f8 <altera_avalon_jtag_uart_close+0x1c>
811149e8:	00000606 	br	81114a04 <altera_avalon_jtag_uart_close+0x28>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
811149ec:	21800917 	ldw	r6,36(r4)
811149f0:	20c00117 	ldw	r3,4(r4)
811149f4:	30c00a2e 	bgeu	r6,r3,81114a20 <altera_avalon_jtag_uart_close+0x44>
811149f8:	20c00d17 	ldw	r3,52(r4)
811149fc:	38fffb1e 	bne	r7,r3,811149ec <__reset+0xfb0f49ec>
      return -EWOULDBLOCK; 
    }
  }

  return 0;
}
81114a00:	f800283a 	ret
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81114a04:	20800d17 	ldw	r2,52(r4)
81114a08:	11c00526 	beq	r2,r7,81114a20 <altera_avalon_jtag_uart_close+0x44>
81114a0c:	20c00917 	ldw	r3,36(r4)
81114a10:	20800117 	ldw	r2,4(r4)
81114a14:	1880022e 	bgeu	r3,r2,81114a20 <altera_avalon_jtag_uart_close+0x44>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
81114a18:	00bffd44 	movi	r2,-11
    }
  }

  return 0;
}
81114a1c:	f800283a 	ret
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81114a20:	0005883a 	mov	r2,zero
81114a24:	f800283a 	ret

81114a28 <altera_avalon_jtag_uart_ioctl>:
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  int rc = -ENOTTY;

  switch (req)
81114a28:	009a8044 	movi	r2,27137
81114a2c:	28800d26 	beq	r5,r2,81114a64 <altera_avalon_jtag_uart_ioctl+0x3c>
81114a30:	009a8084 	movi	r2,27138
81114a34:	2880091e 	bne	r5,r2,81114a5c <altera_avalon_jtag_uart_ioctl+0x34>
    }
    break;

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81114a38:	21400117 	ldw	r5,4(r4)
81114a3c:	00a00034 	movhi	r2,32768
81114a40:	10bfffc4 	addi	r2,r2,-1
81114a44:	28800526 	beq	r5,r2,81114a5c <altera_avalon_jtag_uart_ioctl+0x34>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81114a48:	20c00917 	ldw	r3,36(r4)
      rc = 0;
81114a4c:	0005883a 	mov	r2,zero

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81114a50:	1947803a 	cmpltu	r3,r3,r5
81114a54:	30c00015 	stw	r3,0(r6)
81114a58:	f800283a 	ret

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  int rc = -ENOTTY;
81114a5c:	00bff9c4 	movi	r2,-25
  default:
    break;
  }

  return rc;
}
81114a60:	f800283a 	ret

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
81114a64:	20c00117 	ldw	r3,4(r4)
81114a68:	00a00034 	movhi	r2,32768
81114a6c:	10bfffc4 	addi	r2,r2,-1
81114a70:	18bffa26 	beq	r3,r2,81114a5c <__reset+0xfb0f4a5c>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
81114a74:	30800017 	ldw	r2,0(r6)
81114a78:	01600034 	movhi	r5,32768
81114a7c:	297fff04 	addi	r5,r5,-4
81114a80:	10ffff84 	addi	r3,r2,-2
81114a84:	28c0022e 	bgeu	r5,r3,81114a90 <altera_avalon_jtag_uart_ioctl+0x68>
81114a88:	00a00034 	movhi	r2,32768
81114a8c:	10bfff84 	addi	r2,r2,-2
81114a90:	20800115 	stw	r2,4(r4)
      rc = 0;
81114a94:	0005883a 	mov	r2,zero
81114a98:	f800283a 	ret

81114a9c <altera_avalon_jtag_uart_read>:
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81114a9c:	01804e0e 	bge	zero,r6,81114bd8 <altera_avalon_jtag_uart_read+0x13c>
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81114aa0:	defff504 	addi	sp,sp,-44
81114aa4:	dc000115 	stw	r16,4(sp)
81114aa8:	24000b17 	ldw	r16,44(r4)
    /* If we read any data then return it */
    if (ptr != buffer)
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81114aac:	39d0000c 	andi	r7,r7,16384
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81114ab0:	dd800715 	stw	r22,28(sp)
81114ab4:	dd400615 	stw	r21,24(sp)
81114ab8:	dd000515 	stw	r20,20(sp)
81114abc:	dcc00415 	stw	r19,16(sp)
81114ac0:	dc800315 	stw	r18,12(sp)
81114ac4:	dfc00a15 	stw	ra,40(sp)
81114ac8:	df000915 	stw	fp,36(sp)
81114acc:	ddc00815 	stw	r23,32(sp)
81114ad0:	dc400215 	stw	r17,8(sp)
81114ad4:	3027883a 	mov	r19,r6
81114ad8:	2025883a 	mov	r18,r4
81114adc:	282d883a 	mov	r22,r5
    /* If we read any data then return it */
    if (ptr != buffer)
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81114ae0:	d9c00015 	stw	r7,0(sp)
      out = sp->rx_out;

      if (in >= out)
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81114ae4:	05420004 	movi	r21,2048
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
81114ae8:	25000e04 	addi	r20,r4,56
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81114aec:	b02f883a 	mov	r23,r22
81114af0:	00000a06 	br	81114b1c <altera_avalon_jtag_uart_read+0x80>
81114af4:	9880012e 	bgeu	r19,r2,81114afc <altera_avalon_jtag_uart_read+0x60>
81114af8:	9823883a 	mov	r17,r19

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114afc:	8461883a 	add	r16,r16,r17
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
81114b00:	880d883a 	mov	r6,r17
      ptr   += n;
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114b04:	8401ffcc 	andi	r16,r16,2047
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
81114b08:	1106c840 	call	81106c84 <memcpy>
      ptr   += n;
      space -= n;
81114b0c:	9c67c83a 	sub	r19,r19,r17

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114b10:	94000b15 	stw	r16,44(r18)

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
81114b14:	bc6f883a 	add	r23,r23,r17
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);
81114b18:	04c0080e 	bge	zero,r19,81114b3c <altera_avalon_jtag_uart_read+0xa0>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81114b1c:	97000a17 	ldw	fp,40(r18)
      out = sp->rx_out;

      if (in >= out)
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81114b20:	ac05c83a 	sub	r2,r21,r16
    do
    {
      in  = sp->rx_in;
      out = sp->rx_out;

      if (in >= out)
81114b24:	e4000136 	bltu	fp,r16,81114b2c <altera_avalon_jtag_uart_read+0x90>
        n = in - out;
81114b28:	e405c83a 	sub	r2,fp,r16
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
81114b2c:	a40b883a 	add	r5,r20,r16
81114b30:	b809883a 	mov	r4,r23
81114b34:	1023883a 	mov	r17,r2
      if (in >= out)
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
81114b38:	103fee1e 	bne	r2,zero,81114af4 <__reset+0xfb0f4af4>
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81114b3c:	bd800d1e 	bne	r23,r22,81114b74 <altera_avalon_jtag_uart_read+0xd8>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81114b40:	d8800017 	ldw	r2,0(sp)
81114b44:	10000426 	beq	r2,zero,81114b58 <altera_avalon_jtag_uart_read+0xbc>
81114b48:	00002106 	br	81114bd0 <altera_avalon_jtag_uart_read+0x134>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
81114b4c:	90c00917 	ldw	r3,36(r18)
81114b50:	90800117 	ldw	r2,4(r18)
81114b54:	1880022e 	bgeu	r3,r2,81114b60 <altera_avalon_jtag_uart_read+0xc4>
81114b58:	90800a17 	ldw	r2,40(r18)
81114b5c:	e0bffb26 	beq	fp,r2,81114b4c <__reset+0xfb0f4b4c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
81114b60:	90800a17 	ldw	r2,40(r18)
81114b64:	e0800126 	beq	fp,r2,81114b6c <altera_avalon_jtag_uart_read+0xd0>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81114b68:	04ffe016 	blt	zero,r19,81114aec <__reset+0xfb0f4aec>
  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
  else
    return -EIO;
81114b6c:	00bffec4 	movi	r2,-5
81114b70:	00000b06 	br	81114ba0 <altera_avalon_jtag_uart_read+0x104>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114b74:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114b78:	00bfff84 	movi	r2,-2
81114b7c:	2084703a 	and	r2,r4,r2
81114b80:	1001703a 	wrctl	status,r2

  if (ptr != buffer)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81114b84:	90800817 	ldw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114b88:	91400017 	ldw	r5,0(r18)

  if (ptr != buffer)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81114b8c:	10800054 	ori	r2,r2,1
81114b90:	90800815 	stw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114b94:	28800135 	stwio	r2,4(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114b98:	2001703a 	wrctl	status,r4
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
81114b9c:	bd85c83a 	sub	r2,r23,r22
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
  else
    return -EIO;
}
81114ba0:	dfc00a17 	ldw	ra,40(sp)
81114ba4:	df000917 	ldw	fp,36(sp)
81114ba8:	ddc00817 	ldw	r23,32(sp)
81114bac:	dd800717 	ldw	r22,28(sp)
81114bb0:	dd400617 	ldw	r21,24(sp)
81114bb4:	dd000517 	ldw	r20,20(sp)
81114bb8:	dcc00417 	ldw	r19,16(sp)
81114bbc:	dc800317 	ldw	r18,12(sp)
81114bc0:	dc400217 	ldw	r17,8(sp)
81114bc4:	dc000117 	ldw	r16,4(sp)
81114bc8:	dec00b04 	addi	sp,sp,44
81114bcc:	f800283a 	ret
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
81114bd0:	00bffd44 	movi	r2,-11
81114bd4:	003ff206 	br	81114ba0 <__reset+0xfb0f4ba0>
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
81114bd8:	39d0000c 	andi	r7,r7,16384
81114bdc:	3800021e 	bne	r7,zero,81114be8 <altera_avalon_jtag_uart_read+0x14c>
    return -EWOULDBLOCK;
  else
    return -EIO;
81114be0:	00bffec4 	movi	r2,-5
}
81114be4:	f800283a 	ret
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
81114be8:	00bffd44 	movi	r2,-11
  else
    return -EIO;
}
81114bec:	f800283a 	ret

81114bf0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81114bf0:	defff604 	addi	sp,sp,-40
81114bf4:	dc000015 	stw	r16,0(sp)
81114bf8:	dfc00915 	stw	ra,36(sp)
81114bfc:	df000815 	stw	fp,32(sp)
81114c00:	ddc00715 	stw	r23,28(sp)
81114c04:	dd800615 	stw	r22,24(sp)
81114c08:	dd400515 	stw	r21,20(sp)
81114c0c:	dd000415 	stw	r20,16(sp)
81114c10:	dcc00315 	stw	r19,12(sp)
81114c14:	dc800215 	stw	r18,8(sp)
81114c18:	dc400115 	stw	r17,4(sp)
81114c1c:	2021883a 	mov	r16,r4
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81114c20:	01804d0e 	bge	zero,r6,81114d58 <altera_avalon_jtag_uart_write+0x168>
81114c24:	302d883a 	mov	r22,r6
81114c28:	2829883a 	mov	r20,r5
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
81114c2c:	3c50000c 	andi	r17,r7,16384
81114c30:	282b883a 	mov	r21,r5
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114c34:	04ffff84 	movi	r19,-2
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
81114c38:	24820e04 	addi	r18,r4,2104
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81114c3c:	87000c17 	ldw	fp,48(r16)
      out = sp->tx_out;
81114c40:	80c00d17 	ldw	r3,52(r16)

      if (in < out)
81114c44:	e0c03a2e 	bgeu	fp,r3,81114d30 <altera_avalon_jtag_uart_write+0x140>
        n = out - 1 - in;
81114c48:	1dffffc4 	addi	r23,r3,-1
81114c4c:	bf2fc83a 	sub	r23,r23,fp
      else if (out > 0)
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
81114c50:	b800131e 	bne	r23,zero,81114ca0 <altera_avalon_jtag_uart_write+0xb0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114c54:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114c58:	24c4703a 	and	r2,r4,r19
81114c5c:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114c60:	80800817 	ldw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114c64:	81400017 	ldw	r5,0(r16)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114c68:	10800094 	ori	r2,r2,2
81114c6c:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114c70:	28800135 	stwio	r2,4(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114c74:	2001703a 	wrctl	status,r4
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
81114c78:	8800341e 	bne	r17,zero,81114d4c <altera_avalon_jtag_uart_write+0x15c>
81114c7c:	81000917 	ldw	r4,36(r16)
81114c80:	00000206 	br	81114c8c <altera_avalon_jtag_uart_write+0x9c>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
81114c84:	80800117 	ldw	r2,4(r16)
81114c88:	2080022e 	bgeu	r4,r2,81114c94 <altera_avalon_jtag_uart_write+0xa4>
81114c8c:	80800d17 	ldw	r2,52(r16)
81114c90:	18bffc26 	beq	r3,r2,81114c84 <__reset+0xfb0f4c84>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
81114c94:	203fe926 	beq	r4,zero,81114c3c <__reset+0xfb0f4c3c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81114c98:	ad00181e 	bne	r21,r20,81114cfc <altera_avalon_jtag_uart_write+0x10c>
81114c9c:	00003a06 	br	81114d88 <altera_avalon_jtag_uart_write+0x198>
81114ca0:	b5c0012e 	bgeu	r22,r23,81114ca8 <altera_avalon_jtag_uart_write+0xb8>
81114ca4:	b02f883a 	mov	r23,r22
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
81114ca8:	9709883a 	add	r4,r18,fp
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114cac:	e5f9883a 	add	fp,fp,r23
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
81114cb0:	a80b883a 	mov	r5,r21
81114cb4:	b80d883a 	mov	r6,r23
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114cb8:	e701ffcc 	andi	fp,fp,2047
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
81114cbc:	1106c840 	call	81106c84 <memcpy>
      ptr   += n;
      count -= n;
81114cc0:	b5edc83a 	sub	r22,r22,r23

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114cc4:	87000c15 	stw	fp,48(r16)

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
      ptr   += n;
81114cc8:	adeb883a 	add	r21,r21,r23
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81114ccc:	05bfdb16 	blt	zero,r22,81114c3c <__reset+0xfb0f4c3c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114cd0:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114cd4:	00bfff84 	movi	r2,-2
81114cd8:	1884703a 	and	r2,r3,r2
81114cdc:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114ce0:	80800817 	ldw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114ce4:	81000017 	ldw	r4,0(r16)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114ce8:	10800094 	ori	r2,r2,2
81114cec:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114cf0:	20800135 	stwio	r2,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114cf4:	1801703a 	wrctl	status,r3
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81114cf8:	a5402226 	beq	r20,r21,81114d84 <altera_avalon_jtag_uart_write+0x194>
    return ptr - start;
81114cfc:	ad05c83a 	sub	r2,r21,r20
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
}
81114d00:	dfc00917 	ldw	ra,36(sp)
81114d04:	df000817 	ldw	fp,32(sp)
81114d08:	ddc00717 	ldw	r23,28(sp)
81114d0c:	dd800617 	ldw	r22,24(sp)
81114d10:	dd400517 	ldw	r21,20(sp)
81114d14:	dd000417 	ldw	r20,16(sp)
81114d18:	dcc00317 	ldw	r19,12(sp)
81114d1c:	dc800217 	ldw	r18,8(sp)
81114d20:	dc400117 	ldw	r17,4(sp)
81114d24:	dc000017 	ldw	r16,0(sp)
81114d28:	dec00a04 	addi	sp,sp,40
81114d2c:	f800283a 	ret
      in  = sp->tx_in;
      out = sp->tx_out;

      if (in < out)
        n = out - 1 - in;
      else if (out > 0)
81114d30:	18000326 	beq	r3,zero,81114d40 <altera_avalon_jtag_uart_write+0x150>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
81114d34:	00820004 	movi	r2,2048
81114d38:	172fc83a 	sub	r23,r2,fp
81114d3c:	003fc406 	br	81114c50 <__reset+0xfb0f4c50>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81114d40:	0081ffc4 	movi	r2,2047
81114d44:	172fc83a 	sub	r23,r2,fp
81114d48:	003fc106 	br	81114c50 <__reset+0xfb0f4c50>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81114d4c:	ad3feb1e 	bne	r21,r20,81114cfc <__reset+0xfb0f4cfc>
    return ptr - start;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
81114d50:	00bffd44 	movi	r2,-11
81114d54:	003fea06 	br	81114d00 <__reset+0xfb0f4d00>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114d58:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114d5c:	00bfff84 	movi	r2,-2
81114d60:	1884703a 	and	r2,r3,r2
81114d64:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114d68:	20800817 	ldw	r2,32(r4)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114d6c:	21000017 	ldw	r4,0(r4)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114d70:	10800094 	ori	r2,r2,2
81114d74:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114d78:	20800135 	stwio	r2,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114d7c:	1801703a 	wrctl	status,r3
81114d80:	3c50000c 	andi	r17,r7,16384
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    return ptr - start;
  else if (flags & O_NONBLOCK)
81114d84:	883ff21e 	bne	r17,zero,81114d50 <__reset+0xfb0f4d50>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
81114d88:	00bffec4 	movi	r2,-5
81114d8c:	003fdc06 	br	81114d00 <__reset+0xfb0f4d00>

81114d90 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81114d90:	defffe04 	addi	sp,sp,-8
81114d94:	dfc00115 	stw	ra,4(sp)
81114d98:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81114d9c:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81114da0:	20800137 	ldwio	r2,4(r4)

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
  ALT_LOG_SYS_CLK_HEARTBEAT();
81114da4:	11140c00 	call	811140c0 <alt_log_system_clock>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114da8:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114dac:	00bfff84 	movi	r2,-2
81114db0:	8084703a 	and	r2,r16,r2
81114db4:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
81114db8:	11144500 	call	81114450 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114dbc:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
81114dc0:	dfc00117 	ldw	ra,4(sp)
81114dc4:	dc000017 	ldw	r16,0(sp)
81114dc8:	dec00204 	addi	sp,sp,8
81114dcc:	f800283a 	ret

81114dd0 <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
81114dd0:	d0e02317 	ldw	r3,-32628(gp)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
81114dd4:	defffe04 	addi	sp,sp,-8
81114dd8:	dfc00115 	stw	ra,4(sp)
81114ddc:	2005883a 	mov	r2,r4
81114de0:	2809883a 	mov	r4,r5
81114de4:	300b883a 	mov	r5,r6
81114de8:	1800011e 	bne	r3,zero,81114df0 <alt_avalon_timer_sc_init+0x20>
  {
    _alt_tick_rate = nticks;
81114dec:	d1e02315 	stw	r7,-32628(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
81114df0:	00c001c4 	movi	r3,7
81114df4:	10c00135 	stwio	r3,4(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81114df8:	01a04474 	movhi	r6,33041
81114dfc:	31936404 	addi	r6,r6,19856
81114e00:	d8000015 	stw	zero,0(sp)
81114e04:	100f883a 	mov	r7,r2
81114e08:	11167800 	call	81116780 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
81114e0c:	dfc00117 	ldw	ra,4(sp)
81114e10:	dec00204 	addi	sp,sp,8
81114e14:	f800283a 	ret

81114e18 <altera_avalon_uart_read_fd>:
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
81114e18:	20800017 	ldw	r2,0(r4)
81114e1c:	21c00217 	ldw	r7,8(r4)
81114e20:	11000a04 	addi	r4,r2,40
81114e24:	11150081 	jmpi	81115008 <altera_avalon_uart_read>

81114e28 <altera_avalon_uart_write_fd>:
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
81114e28:	20800017 	ldw	r2,0(r4)
81114e2c:	21c00217 	ldw	r7,8(r4)
81114e30:	11000a04 	addi	r4,r2,40
81114e34:	11151c41 	jmpi	811151c4 <altera_avalon_uart_write>

81114e38 <altera_avalon_uart_close_fd>:
int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
81114e38:	20800017 	ldw	r2,0(r4)
81114e3c:	21400217 	ldw	r5,8(r4)
81114e40:	11000a04 	addi	r4,r2,40
81114e44:	1114fd81 	jmpi	81114fd8 <altera_avalon_uart_close>

81114e48 <altera_avalon_uart_irq>:
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
81114e48:	20800017 	ldw	r2,0(r4)
81114e4c:	10800204 	addi	r2,r2,8
81114e50:	10c00037 	ldwio	r3,0(r2)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
81114e54:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
81114e58:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
81114e5c:	1880200c 	andi	r2,r3,128
81114e60:	10002e1e 	bne	r2,zero,81114f1c <altera_avalon_uart_irq+0xd4>
  {
    altera_avalon_uart_rxirq(sp, status);
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
81114e64:	1881100c 	andi	r2,r3,1088
81114e68:	1000011e 	bne	r2,zero,81114e70 <altera_avalon_uart_irq+0x28>
81114e6c:	f800283a 	ret
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
81114e70:	21400417 	ldw	r5,16(r4)
81114e74:	20800517 	ldw	r2,20(r4)
81114e78:	28804226 	beq	r5,r2,81114f84 <altera_avalon_uart_irq+0x13c>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
81114e7c:	20800617 	ldw	r2,24(r4)
81114e80:	1080008c 	andi	r2,r2,2
81114e84:	10000b26 	beq	r2,zero,81114eb4 <altera_avalon_uart_irq+0x6c>
81114e88:	18c2000c 	andi	r3,r3,2048
81114e8c:	1800091e 	bne	r3,zero,81114eb4 <altera_avalon_uart_irq+0x6c>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
81114e90:	21400017 	ldw	r5,0(r4)
81114e94:	28800237 	ldwio	r2,8(r5)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
81114e98:	1082000c 	andi	r2,r2,2048
81114e9c:	10003c1e 	bne	r2,zero,81114f90 <altera_avalon_uart_irq+0x148>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
81114ea0:	20c00117 	ldw	r3,4(r4)
81114ea4:	00bfefc4 	movi	r2,-65
81114ea8:	1884703a 	and	r2,r3,r2
81114eac:	20800115 	stw	r2,4(r4)
81114eb0:	00001206 	br	81114efc <altera_avalon_uart_irq+0xb4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
81114eb4:	20800417 	ldw	r2,16(r4)
81114eb8:	20800517 	ldw	r2,20(r4)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
81114ebc:	20800417 	ldw	r2,16(r4)
81114ec0:	20c00017 	ldw	r3,0(r4)
81114ec4:	2085883a 	add	r2,r4,r2
81114ec8:	10801704 	addi	r2,r2,92
81114ecc:	10800003 	ldbu	r2,0(r2)
81114ed0:	10803fcc 	andi	r2,r2,255
81114ed4:	18800135 	stwio	r2,4(r3)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
81114ed8:	20c00417 	ldw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
81114edc:	20800117 	ldw	r2,4(r4)
81114ee0:	21400017 	ldw	r5,0(r4)

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
81114ee4:	18c00044 	addi	r3,r3,1
81114ee8:	20c00415 	stw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
81114eec:	10801014 	ori	r2,r2,64

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
81114ef0:	18c00fcc 	andi	r3,r3,63
81114ef4:	20c00415 	stw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
81114ef8:	20800115 	stw	r2,4(r4)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
81114efc:	21800417 	ldw	r6,16(r4)
81114f00:	20c00517 	ldw	r3,20(r4)
81114f04:	30c0031e 	bne	r6,r3,81114f14 <altera_avalon_uart_irq+0xcc>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81114f08:	00feefc4 	movi	r3,-1089
81114f0c:	10c4703a 	and	r2,r2,r3
81114f10:	20800115 	stw	r2,4(r4)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81114f14:	28800335 	stwio	r2,12(r5)
81114f18:	f800283a 	ret
{
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
81114f1c:	188000cc 	andi	r2,r3,3
81114f20:	103fd01e 	bne	r2,zero,81114e64 <__reset+0xfb0f4e64>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
81114f24:	20800317 	ldw	r2,12(r4)
81114f28:	20800217 	ldw	r2,8(r4)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81114f2c:	20800317 	ldw	r2,12(r4)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
81114f30:	21800017 	ldw	r6,0(r4)
81114f34:	21400317 	ldw	r5,12(r4)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81114f38:	10800044 	addi	r2,r2,1
81114f3c:	10800fcc 	andi	r2,r2,63

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
81114f40:	31800037 	ldwio	r6,0(r6)
81114f44:	214b883a 	add	r5,r4,r5
81114f48:	29400704 	addi	r5,r5,28
81114f4c:	29800005 	stb	r6,0(r5)

  sp->rx_end = next;
81114f50:	20800315 	stw	r2,12(r4)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81114f54:	20800317 	ldw	r2,12(r4)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
81114f58:	21400217 	ldw	r5,8(r4)
81114f5c:	10800044 	addi	r2,r2,1
81114f60:	10800fcc 	andi	r2,r2,63
81114f64:	117fbf1e 	bne	r2,r5,81114e64 <__reset+0xfb0f4e64>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81114f68:	21800117 	ldw	r6,4(r4)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
81114f6c:	21400017 	ldw	r5,0(r4)
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81114f70:	00bfdfc4 	movi	r2,-129
81114f74:	3084703a 	and	r2,r6,r2
81114f78:	20800115 	stw	r2,4(r4)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
81114f7c:	28800335 	stwio	r2,12(r5)
81114f80:	003fb806 	br	81114e64 <__reset+0xfb0f4e64>
81114f84:	20800117 	ldw	r2,4(r4)
81114f88:	21400017 	ldw	r5,0(r4)
81114f8c:	003fdb06 	br	81114efc <__reset+0xfb0f4efc>
81114f90:	20800117 	ldw	r2,4(r4)
81114f94:	003fd906 	br	81114efc <__reset+0xfb0f4efc>

81114f98 <altera_avalon_uart_init>:

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  void* base = sp->base;
81114f98:	20c00017 	ldw	r3,0(r4)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
81114f9c:	defffe04 	addi	sp,sp,-8
81114fa0:	200f883a 	mov	r7,r4
81114fa4:	dfc00115 	stw	ra,4(sp)
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
81114fa8:	00832004 	movi	r2,3200
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
81114fac:	2809883a 	mov	r4,r5
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
81114fb0:	38800115 	stw	r2,4(r7)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
81114fb4:	300b883a 	mov	r5,r6
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
81114fb8:	18800335 	stwio	r2,12(r3)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
81114fbc:	01a04474 	movhi	r6,33041
81114fc0:	31939204 	addi	r6,r6,20040
81114fc4:	d8000015 	stw	zero,0(sp)
81114fc8:	11167800 	call	81116780 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
81114fcc:	dfc00117 	ldw	ra,4(sp)
81114fd0:	dec00204 	addi	sp,sp,8
81114fd4:	f800283a 	ret

81114fd8 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
81114fd8:	2950000c 	andi	r5,r5,16384
81114fdc:	2800051e 	bne	r5,zero,81114ff4 <altera_avalon_uart_close+0x1c>
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
81114fe0:	20c00417 	ldw	r3,16(r4)
81114fe4:	20800517 	ldw	r2,20(r4)
81114fe8:	18bffd1e 	bne	r3,r2,81114fe0 <__reset+0xfb0f4fe0>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81114fec:	0005883a 	mov	r2,zero
81114ff0:	f800283a 	ret
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
81114ff4:	20c00417 	ldw	r3,16(r4)
81114ff8:	20800517 	ldw	r2,20(r4)
81114ffc:	18bffb26 	beq	r3,r2,81114fec <__reset+0xfb0f4fec>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
81115000:	00bffd44 	movi	r2,-11
    }
  }

  return 0;
}
81115004:	f800283a 	ret

81115008 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
81115008:	defffe04 	addi	sp,sp,-8
8111500c:	dfc00115 	stw	ra,4(sp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
81115010:	39d0000c 	andi	r7,r7,16384
81115014:	30005626 	beq	r6,zero,81115170 <altera_avalon_uart_read+0x168>
81115018:	0005883a 	mov	r2,zero
8111501c:	38002d1e 	bne	r7,zero,811150d4 <altera_avalon_uart_read+0xcc>
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115020:	027fff84 	movi	r9,-2
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81115024:	11800f0e 	bge	r2,r6,81115064 <altera_avalon_uart_read+0x5c>
81115028:	21c00217 	ldw	r7,8(r4)
8111502c:	20c00317 	ldw	r3,12(r4)
81115030:	38c00c26 	beq	r7,r3,81115064 <altera_avalon_uart_read+0x5c>
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
81115034:	20c00217 	ldw	r3,8(r4)
81115038:	29400044 	addi	r5,r5,1
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
8111503c:	10800044 	addi	r2,r2,1
      *ptr++ = sp->rx_buf[sp->rx_start];
81115040:	20c7883a 	add	r3,r4,r3
81115044:	18c00704 	addi	r3,r3,28
81115048:	18c00003 	ldbu	r3,0(r3)
8111504c:	28ffffc5 	stb	r3,-1(r5)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
81115050:	20c00217 	ldw	r3,8(r4)
81115054:	18c00044 	addi	r3,r3,1
81115058:	18c00fcc 	andi	r3,r3,63
8111505c:	20c00215 	stw	r3,8(r4)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81115060:	11bff116 	blt	r2,r6,81115028 <__reset+0xfb0f5028>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
81115064:	10003326 	beq	r2,zero,81115134 <altera_avalon_uart_read+0x12c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115068:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111506c:	00ffff84 	movi	r3,-2
81115070:	28c6703a 	and	r3,r5,r3
81115074:	1801703a 	wrctl	status,r3
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81115078:	20c00117 	ldw	r3,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111507c:	21800017 	ldw	r6,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81115080:	18c02014 	ori	r3,r3,128
81115084:	20c00115 	stw	r3,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115088:	30c00335 	stwio	r3,12(r6)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111508c:	2801703a 	wrctl	status,r5
    return -EWOULDBLOCK;
  }
  else {
    return count;
  }
}
81115090:	dfc00117 	ldw	ra,4(sp)
81115094:	dec00204 	addi	sp,sp,8
81115098:	f800283a 	ret
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8111509c:	21c00217 	ldw	r7,8(r4)
811150a0:	20c00317 	ldw	r3,12(r4)
811150a4:	38c00c26 	beq	r7,r3,811150d8 <altera_avalon_uart_read+0xd0>
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
811150a8:	20c00217 	ldw	r3,8(r4)
811150ac:	29400044 	addi	r5,r5,1
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
811150b0:	10800044 	addi	r2,r2,1
      *ptr++ = sp->rx_buf[sp->rx_start];
811150b4:	20c7883a 	add	r3,r4,r3
811150b8:	18c00704 	addi	r3,r3,28
811150bc:	18c00003 	ldbu	r3,0(r3)
811150c0:	28ffffc5 	stb	r3,-1(r5)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
811150c4:	20c00217 	ldw	r3,8(r4)
811150c8:	18c00044 	addi	r3,r3,1
811150cc:	18c00fcc 	andi	r3,r3,63
811150d0:	20c00215 	stw	r3,8(r4)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
811150d4:	11bff116 	blt	r2,r6,8111509c <__reset+0xfb0f509c>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
811150d8:	103fe31e 	bne	r2,zero,81115068 <__reset+0xfb0f5068>
811150dc:	21c00217 	ldw	r7,8(r4)
811150e0:	20c00317 	ldw	r3,12(r4)
811150e4:	38fffb1e 	bne	r7,r3,811150d4 <__reset+0xfb0f50d4>
811150e8:	d0a00b17 	ldw	r2,-32724(gp)
811150ec:	10001e26 	beq	r2,zero,81115168 <altera_avalon_uart_read+0x160>
811150f0:	d9000015 	stw	r4,0(sp)
811150f4:	103ee83a 	callr	r2
811150f8:	d9000017 	ldw	r4,0(sp)
    {
      if (!block)
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
811150fc:	00c002c4 	movi	r3,11
81115100:	10c00015 	stw	r3,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115104:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115108:	00bfff84 	movi	r2,-2
8111510c:	1884703a 	and	r2,r3,r2
81115110:	1001703a 	wrctl	status,r2
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81115114:	20800117 	ldw	r2,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115118:	21400017 	ldw	r5,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8111511c:	10802014 	ori	r2,r2,128
81115120:	20800115 	stw	r2,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115124:	28800335 	stwio	r2,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115128:	1801703a 	wrctl	status,r3
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    return -EWOULDBLOCK;
8111512c:	00bffd44 	movi	r2,-11
81115130:	003fd706 	br	81115090 <__reset+0xfb0f5090>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
81115134:	21c00217 	ldw	r7,8(r4)
81115138:	20c00317 	ldw	r3,12(r4)
8111513c:	38ffb91e 	bne	r7,r3,81115024 <__reset+0xfb0f5024>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115140:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115144:	3a46703a 	and	r3,r7,r9
81115148:	1801703a 	wrctl	status,r3
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8111514c:	20c00117 	ldw	r3,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115150:	22000017 	ldw	r8,0(r4)
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81115154:	18c02014 	ori	r3,r3,128
81115158:	20c00115 	stw	r3,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111515c:	40c00335 	stwio	r3,12(r8)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115160:	3801703a 	wrctl	status,r7
81115164:	003faf06 	br	81115024 <__reset+0xfb0f5024>
81115168:	d0a01a04 	addi	r2,gp,-32664
8111516c:	003fe306 	br	811150fc <__reset+0xfb0f50fc>
81115170:	3800101e 	bne	r7,zero,811151b4 <altera_avalon_uart_read+0x1ac>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
81115174:	20c00217 	ldw	r3,8(r4)
81115178:	20800317 	ldw	r2,12(r4)
8111517c:	18800226 	beq	r3,r2,81115188 <altera_avalon_uart_read+0x180>
81115180:	0005883a 	mov	r2,zero
81115184:	003fb806 	br	81115068 <__reset+0xfb0f5068>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115188:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111518c:	00bfff84 	movi	r2,-2
81115190:	1884703a 	and	r2,r3,r2
81115194:	1001703a 	wrctl	status,r2
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81115198:	20800117 	ldw	r2,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111519c:	21400017 	ldw	r5,0(r4)
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
811151a0:	10802014 	ori	r2,r2,128
811151a4:	20800115 	stw	r2,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
811151a8:	28800335 	stwio	r2,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811151ac:	1801703a 	wrctl	status,r3
811151b0:	003ff306 	br	81115180 <__reset+0xfb0f5180>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
811151b4:	20800217 	ldw	r2,8(r4)
811151b8:	20c00317 	ldw	r3,12(r4)
811151bc:	18bff01e 	bne	r3,r2,81115180 <__reset+0xfb0f5180>
811151c0:	003fc906 	br	811150e8 <__reset+0xfb0f50e8>

811151c4 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
811151c4:	defffc04 	addi	sp,sp,-16
811151c8:	dfc00315 	stw	ra,12(sp)
811151cc:	dc000215 	stw	r16,8(sp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
811151d0:	30001f26 	beq	r6,zero,81115250 <altera_avalon_uart_write+0x8c>
811151d4:	39d0000c 	andi	r7,r7,16384
811151d8:	3021883a 	mov	r16,r6
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811151dc:	02bfff84 	movi	r10,-2
811151e0:	00000906 	br	81115208 <altera_avalon_uart_write+0x44>

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
811151e4:	20c00517 	ldw	r3,20(r4)
811151e8:	2a000003 	ldbu	r8,0(r5)
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
811151ec:	843fffc4 	addi	r16,r16,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
811151f0:	20c7883a 	add	r3,r4,r3
811151f4:	18c01704 	addi	r3,r3,92
811151f8:	1a000005 	stb	r8,0(r3)
    sp->tx_end = next;
811151fc:	20800515 	stw	r2,20(r4)
81115200:	29400044 	addi	r5,r5,1
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81115204:	80001226 	beq	r16,zero,81115250 <altera_avalon_uart_write+0x8c>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81115208:	20800517 	ldw	r2,20(r4)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
8111520c:	20c00417 	ldw	r3,16(r4)

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81115210:	10800044 	addi	r2,r2,1
81115214:	10800fcc 	andi	r2,r2,63

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
81115218:	10fff21e 	bne	r2,r3,811151e4 <__reset+0xfb0f51e4>
    {
      if (no_block)
8111521c:	38001c1e 	bne	r7,zero,81115290 <altera_avalon_uart_write+0xcc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115220:	0011303a 	rdctl	r8,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115224:	4286703a 	and	r3,r8,r10
81115228:	1801703a 	wrctl	status,r3
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111522c:	20c00117 	ldw	r3,4(r4)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115230:	22400017 	ldw	r9,0(r4)
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81115234:	18c11014 	ori	r3,r3,1088
81115238:	20c00115 	stw	r3,4(r4)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111523c:	48c00335 	stwio	r3,12(r9)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115240:	4001703a 	wrctl	status,r8
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
81115244:	20c00417 	ldw	r3,16(r4)
81115248:	10fffe26 	beq	r2,r3,81115244 <__reset+0xfb0f5244>
8111524c:	003fe506 	br	811151e4 <__reset+0xfb0f51e4>
81115250:	0021883a 	mov	r16,zero
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115254:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115258:	00bfff84 	movi	r2,-2
8111525c:	1884703a 	and	r2,r3,r2
81115260:	1001703a 	wrctl	status,r2
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81115264:	20800117 	ldw	r2,4(r4)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115268:	21400017 	ldw	r5,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111526c:	10811014 	ori	r2,r2,1088
81115270:	20800115 	stw	r2,4(r4)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81115274:	28800335 	stwio	r2,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115278:	1801703a 	wrctl	status,r3
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
}
8111527c:	3405c83a 	sub	r2,r6,r16
81115280:	dfc00317 	ldw	ra,12(sp)
81115284:	dc000217 	ldw	r16,8(sp)
81115288:	dec00404 	addi	sp,sp,16
8111528c:	f800283a 	ret
81115290:	d0a00b17 	ldw	r2,-32724(gp)
81115294:	10000826 	beq	r2,zero,811152b8 <altera_avalon_uart_write+0xf4>
81115298:	d9000015 	stw	r4,0(sp)
8111529c:	d9800115 	stw	r6,4(sp)
811152a0:	103ee83a 	callr	r2
811152a4:	d9000017 	ldw	r4,0(sp)
811152a8:	d9800117 	ldw	r6,4(sp)
    {
      if (no_block)
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
811152ac:	00c002c4 	movi	r3,11
811152b0:	10c00015 	stw	r3,0(r2)
        break;
811152b4:	003fe706 	br	81115254 <__reset+0xfb0f5254>
811152b8:	d0a01a04 	addi	r2,gp,-32664
811152bc:	003ffb06 	br	811152ac <__reset+0xfb0f52ac>

811152c0 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
811152c0:	defffd04 	addi	sp,sp,-12
811152c4:	dc000015 	stw	r16,0(sp)
811152c8:	dfc00215 	stw	ra,8(sp)
811152cc:	dc400115 	stw	r17,4(sp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
811152d0:	20801783 	ldbu	r2,94(r4)
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
811152d4:	2021883a 	mov	r16,r4
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
811152d8:	10001d26 	beq	r2,zero,81115350 <alt_msgdma_irq+0x90>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
811152dc:	20c00617 	ldw	r3,24(r4)
811152e0:	19000037 	ldwio	r4,0(r3)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
811152e4:	00bffdc4 	movi	r2,-9
811152e8:	2084703a 	and	r2,r4,r2
811152ec:	18800035 	stwio	r2,0(r3)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
811152f0:	80800617 	ldw	r2,24(r16)
811152f4:	00c00044 	movi	r3,1
811152f8:	10c00435 	stwio	r3,16(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
811152fc:	80c00b17 	ldw	r3,44(r16)
81115300:	18000726 	beq	r3,zero,81115320 <alt_msgdma_irq+0x60>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115304:	0023303a 	rdctl	r17,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115308:	00bfff84 	movi	r2,-2
8111530c:	8884703a 	and	r2,r17,r2
81115310:	1001703a 	wrctl	status,r2
    {
        cpu_sr = alt_irq_disable_all();
        dev->callback (dev->callback_context);
81115314:	81000c17 	ldw	r4,48(r16)
81115318:	183ee83a 	callr	r3
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111531c:	8801703a 	wrctl	status,r17
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
81115320:	80801783 	ldbu	r2,94(r16)
81115324:	1000141e 	bne	r2,zero,81115378 <alt_msgdma_irq+0xb8>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
81115328:	80800317 	ldw	r2,12(r16)
8111532c:	10800104 	addi	r2,r2,4
81115330:	10c00037 	ldwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81115334:	18c00414 	ori	r3,r3,16
81115338:	10c00035 	stwio	r3,0(r2)
    }

    return;
}
8111533c:	dfc00217 	ldw	ra,8(sp)
81115340:	dc400117 	ldw	r17,4(sp)
81115344:	dc000017 	ldw	r16,0(sp)
81115348:	dec00304 	addi	sp,sp,12
8111534c:	f800283a 	ret
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81115350:	20800317 	ldw	r2,12(r4)
81115354:	10800104 	addi	r2,r2,4
81115358:	11000037 	ldwio	r4,0(r2)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8111535c:	00fffbc4 	movi	r3,-17
81115360:	20c6703a 	and	r3,r4,r3
81115364:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81115368:	80800317 	ldw	r2,12(r16)
8111536c:	00c08004 	movi	r3,512
81115370:	10c00035 	stwio	r3,0(r2)
81115374:	003fe106 	br	811152fc <__reset+0xfb0f52fc>

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81115378:	80c00617 	ldw	r3,24(r16)
8111537c:	18800037 	ldwio	r2,0(r3)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81115380:	10800214 	ori	r2,r2,8
81115384:	18800035 	stwio	r2,0(r3)
81115388:	003fec06 	br	8111533c <__reset+0xfb0f533c>

8111538c <alt_msgdma_construct_standard_st_to_mm_descriptor>:
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
8111538c:	20801217 	ldw	r2,72(r4)
81115390:	11c00a36 	bltu	r2,r7,811153bc <alt_msgdma_construct_standard_st_to_mm_descriptor+0x30>
81115394:	20801703 	ldbu	r2,92(r4)
81115398:	1000081e 	bne	r2,zero,811153bc <alt_msgdma_construct_standard_st_to_mm_descriptor+0x30>
        return -EINVAL;
    }
    descriptor->read_address = read_address;
    descriptor->write_address = write_address;
    descriptor->transfer_length = length;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111539c:	d8800017 	ldw	r2,0(sp)
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
811153a0:	28000015 	stw	zero,0(r5)
    descriptor->write_address = write_address;
811153a4:	29800115 	stw	r6,4(r5)
    descriptor->transfer_length = length;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811153a8:	10a00034 	orhi	r2,r2,32768
811153ac:	28800315 	stw	r2,12(r5)
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
    descriptor->write_address = write_address;
    descriptor->transfer_length = length;
811153b0:	29c00215 	stw	r7,8(r5)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
811153b4:	0005883a 	mov	r2,zero
811153b8:	f800283a 	ret
{
    if(dev->max_byte < length ||
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
811153bc:	00bffa84 	movi	r2,-22
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
            write_address, length, control);
}
811153c0:	f800283a 	ret

811153c4 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
811153c4:	20801217 	ldw	r2,72(r4)
811153c8:	11c00a36 	bltu	r2,r7,811153f4 <alt_msgdma_construct_standard_mm_to_st_descriptor+0x30>
811153cc:	20801703 	ldbu	r2,92(r4)
811153d0:	1000081e 	bne	r2,zero,811153f4 <alt_msgdma_construct_standard_mm_to_st_descriptor+0x30>
        return -EINVAL;
    }
    descriptor->read_address = read_address;
    descriptor->write_address = write_address;
    descriptor->transfer_length = length;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811153d4:	d8800017 	ldw	r2,0(sp)
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
811153d8:	29800015 	stw	r6,0(r5)
    descriptor->write_address = write_address;
811153dc:	28000115 	stw	zero,4(r5)
    descriptor->transfer_length = length;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811153e0:	10a00034 	orhi	r2,r2,32768
811153e4:	28800315 	stw	r2,12(r5)
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
    descriptor->write_address = write_address;
    descriptor->transfer_length = length;
811153e8:	29c00215 	stw	r7,8(r5)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
811153ec:	0005883a 	mov	r2,zero
811153f0:	f800283a 	ret
{
    if(dev->max_byte < length ||
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
811153f4:	00bffa84 	movi	r2,-22
	alt_u32 control)
{
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
            NULL, length, control);

}
811153f8:	f800283a 	ret

811153fc <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
811153fc:	d8c00017 	ldw	r3,0(sp)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81115400:	20801217 	ldw	r2,72(r4)
81115404:	10c00a36 	bltu	r2,r3,81115430 <alt_msgdma_construct_standard_mm_to_mm_descriptor+0x34>
81115408:	20801703 	ldbu	r2,92(r4)
8111540c:	1000081e 	bne	r2,zero,81115430 <alt_msgdma_construct_standard_mm_to_mm_descriptor+0x34>
        return -EINVAL;
    }
    descriptor->read_address = read_address;
    descriptor->write_address = write_address;
    descriptor->transfer_length = length;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81115410:	d8800117 	ldw	r2,4(sp)
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
81115414:	29800015 	stw	r6,0(r5)
    descriptor->write_address = write_address;
81115418:	29c00115 	stw	r7,4(r5)
    descriptor->transfer_length = length;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111541c:	10a00034 	orhi	r2,r2,32768
81115420:	28800315 	stw	r2,12(r5)
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
    descriptor->write_address = write_address;
    descriptor->transfer_length = length;
81115424:	28c00215 	stw	r3,8(r5)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81115428:	0005883a 	mov	r2,zero
8111542c:	f800283a 	ret
{
    if(dev->max_byte < length ||
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81115430:	00bffa84 	movi	r2,-22
	alt_u32 length, 
	alt_u32 control)
{
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
            write_address, length, control);
}
81115434:	f800283a 	ret

81115438 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81115438:	20801217 	ldw	r2,72(r4)
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
8111543c:	da400117 	ldw	r9,4(sp)
81115440:	da000217 	ldw	r8,8(sp)
81115444:	d8c00317 	ldw	r3,12(sp)
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81115448:	11c01736 	bltu	r2,r7,811154a8 <alt_msgdma_construct_extended_st_to_mm_descriptor+0x70>
       dev->max_stride < read_stride ||
8111544c:	20801417 	ldw	r2,80(r4)
81115450:	1abfffcc 	andi	r10,r3,65535
81115454:	10001226 	beq	r2,zero,811154a0 <alt_msgdma_construct_extended_st_to_mm_descriptor+0x68>
       dev->max_stride < write_stride ||
81115458:	21001703 	ldbu	r4,92(r4)
8111545c:	00800044 	movi	r2,1
81115460:	2080111e 	bne	r4,r2,811154a8 <alt_msgdma_construct_extended_st_to_mm_descriptor+0x70>
    descriptor->write_burst_count = write_burst_count;
    descriptor->read_stride = read_stride;
    descriptor->write_stride = write_stride;
    descriptor->read_address_high = NULL;
    descriptor->write_address_high = NULL;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81115464:	d8800017 	ldw	r2,0(sp)
      )
    {
        return -EINVAL;
    }
    
    descriptor->read_address_low = read_address;
81115468:	28000015 	stw	zero,0(r5)
    descriptor->write_address_low = write_address;
8111546c:	29800115 	stw	r6,4(r5)
    descriptor->write_burst_count = write_burst_count;
    descriptor->read_stride = read_stride;
    descriptor->write_stride = write_stride;
    descriptor->read_address_high = NULL;
    descriptor->write_address_high = NULL;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81115470:	10a00034 	orhi	r2,r2,32768
81115474:	28800715 	stw	r2,28(r5)
        return -EINVAL;
    }
    
    descriptor->read_address_low = read_address;
    descriptor->write_address_low = write_address;
    descriptor->transfer_length = length;
81115478:	29c00215 	stw	r7,8(r5)
    descriptor->sequence_number = sequence_number;
8111547c:	2a40030d 	sth	r9,12(r5)
    descriptor->read_burst_count = read_burst_count;
81115480:	28000385 	stb	zero,14(r5)
    descriptor->write_burst_count = write_burst_count;
81115484:	2a0003c5 	stb	r8,15(r5)
    descriptor->read_stride = read_stride;
81115488:	2800040d 	sth	zero,16(r5)
    descriptor->write_stride = write_stride;
8111548c:	28c0048d 	sth	r3,18(r5)
    descriptor->read_address_high = NULL;
81115490:	28000515 	stw	zero,20(r5)
    descriptor->write_address_high = NULL;
81115494:	28000615 	stw	zero,24(r5)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81115498:	0005883a 	mov	r2,zero
8111549c:	f800283a 	ret
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
811154a0:	20801317 	ldw	r2,76(r4)
811154a4:	12bfec2e 	bgeu	r2,r10,81115458 <__reset+0xfb0f5458>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
811154a8:	00bffa84 	movi	r2,-22
	alt_u16 write_stride)
{
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
811154ac:	f800283a 	ret

811154b0 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
811154b0:	20801217 	ldw	r2,72(r4)
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
811154b4:	da400117 	ldw	r9,4(sp)
811154b8:	da000217 	ldw	r8,8(sp)
811154bc:	d8c00317 	ldw	r3,12(sp)
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
811154c0:	11c01736 	bltu	r2,r7,81115520 <alt_msgdma_construct_extended_mm_to_st_descriptor+0x70>
811154c4:	20801417 	ldw	r2,80(r4)
811154c8:	1abfffcc 	andi	r10,r3,65535
811154cc:	10001226 	beq	r2,zero,81115518 <alt_msgdma_construct_extended_mm_to_st_descriptor+0x68>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
811154d0:	21001703 	ldbu	r4,92(r4)
811154d4:	00800044 	movi	r2,1
811154d8:	2080111e 	bne	r4,r2,81115520 <alt_msgdma_construct_extended_mm_to_st_descriptor+0x70>
    descriptor->write_burst_count = write_burst_count;
    descriptor->read_stride = read_stride;
    descriptor->write_stride = write_stride;
    descriptor->read_address_high = NULL;
    descriptor->write_address_high = NULL;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811154dc:	d8800017 	ldw	r2,0(sp)
      )
    {
        return -EINVAL;
    }
    
    descriptor->read_address_low = read_address;
811154e0:	29800015 	stw	r6,0(r5)
    descriptor->write_address_low = write_address;
811154e4:	28000115 	stw	zero,4(r5)
    descriptor->write_burst_count = write_burst_count;
    descriptor->read_stride = read_stride;
    descriptor->write_stride = write_stride;
    descriptor->read_address_high = NULL;
    descriptor->write_address_high = NULL;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811154e8:	10a00034 	orhi	r2,r2,32768
811154ec:	28800715 	stw	r2,28(r5)
        return -EINVAL;
    }
    
    descriptor->read_address_low = read_address;
    descriptor->write_address_low = write_address;
    descriptor->transfer_length = length;
811154f0:	29c00215 	stw	r7,8(r5)
    descriptor->sequence_number = sequence_number;
811154f4:	2a40030d 	sth	r9,12(r5)
    descriptor->read_burst_count = read_burst_count;
811154f8:	2a000385 	stb	r8,14(r5)
    descriptor->write_burst_count = write_burst_count;
811154fc:	280003c5 	stb	zero,15(r5)
    descriptor->read_stride = read_stride;
81115500:	28c0040d 	sth	r3,16(r5)
    descriptor->write_stride = write_stride;
81115504:	2800048d 	sth	zero,18(r5)
    descriptor->read_address_high = NULL;
81115508:	28000515 	stw	zero,20(r5)
    descriptor->write_address_high = NULL;
8111550c:	28000615 	stw	zero,24(r5)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81115510:	0005883a 	mov	r2,zero
81115514:	f800283a 	ret
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81115518:	20801317 	ldw	r2,76(r4)
8111551c:	12bfec2e 	bgeu	r2,r10,811154d0 <__reset+0xfb0f54d0>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81115520:	00bffa84 	movi	r2,-22
{
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
81115524:	f800283a 	ret

81115528 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
81115528:	d8c00017 	ldw	r3,0(sp)
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
8111552c:	20801217 	ldw	r2,72(r4)
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
81115530:	db000217 	ldw	r12,8(sp)
81115534:	dac00317 	ldw	r11,12(sp)
81115538:	da800417 	ldw	r10,16(sp)
8111553c:	da000517 	ldw	r8,20(sp)
81115540:	da400617 	ldw	r9,24(sp)
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81115544:	10c01936 	bltu	r2,r3,811155ac <alt_msgdma_construct_extended_mm_to_mm_descriptor+0x84>
       dev->max_stride < read_stride ||
81115548:	20801417 	ldw	r2,80(r4)
8111554c:	23401317 	ldw	r13,76(r4)
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81115550:	43bfffcc 	andi	r14,r8,65535
81115554:	10001726 	beq	r2,zero,811155b4 <alt_msgdma_construct_extended_mm_to_mm_descriptor+0x8c>
       dev->max_stride < read_stride ||
81115558:	4bbfffcc 	andi	r14,r9,65535
8111555c:	10001226 	beq	r2,zero,811155a8 <alt_msgdma_construct_extended_mm_to_mm_descriptor+0x80>
       dev->max_stride < write_stride ||
81115560:	21001703 	ldbu	r4,92(r4)
81115564:	00800044 	movi	r2,1
81115568:	2080101e 	bne	r4,r2,811155ac <alt_msgdma_construct_extended_mm_to_mm_descriptor+0x84>
    descriptor->write_burst_count = write_burst_count;
    descriptor->read_stride = read_stride;
    descriptor->write_stride = write_stride;
    descriptor->read_address_high = NULL;
    descriptor->write_address_high = NULL;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111556c:	d8800117 	ldw	r2,4(sp)
      )
    {
        return -EINVAL;
    }
    
    descriptor->read_address_low = read_address;
81115570:	29800015 	stw	r6,0(r5)
    descriptor->write_address_low = write_address;
81115574:	29c00115 	stw	r7,4(r5)
    descriptor->write_burst_count = write_burst_count;
    descriptor->read_stride = read_stride;
    descriptor->write_stride = write_stride;
    descriptor->read_address_high = NULL;
    descriptor->write_address_high = NULL;
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81115578:	10a00034 	orhi	r2,r2,32768
8111557c:	28800715 	stw	r2,28(r5)
        return -EINVAL;
    }
    
    descriptor->read_address_low = read_address;
    descriptor->write_address_low = write_address;
    descriptor->transfer_length = length;
81115580:	28c00215 	stw	r3,8(r5)
    descriptor->sequence_number = sequence_number;
81115584:	2b00030d 	sth	r12,12(r5)
    descriptor->read_burst_count = read_burst_count;
81115588:	2ac00385 	stb	r11,14(r5)
    descriptor->write_burst_count = write_burst_count;
8111558c:	2a8003c5 	stb	r10,15(r5)
    descriptor->read_stride = read_stride;
81115590:	2a00040d 	sth	r8,16(r5)
    descriptor->write_stride = write_stride;
81115594:	2a40048d 	sth	r9,18(r5)
    descriptor->read_address_high = NULL;
81115598:	28000515 	stw	zero,20(r5)
    descriptor->write_address_high = NULL;
8111559c:	28000615 	stw	zero,24(r5)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
811155a0:	0005883a 	mov	r2,zero
811155a4:	f800283a 	ret
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
811155a8:	6bbfed2e 	bgeu	r13,r14,81115560 <__reset+0xfb0f5560>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
811155ac:	00bffa84 	movi	r2,-22
{
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
811155b0:	f800283a 	ret
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
811155b4:	6bbfe82e 	bgeu	r13,r14,81115558 <__reset+0xfb0f5558>
811155b8:	003ffc06 	br	811155ac <__reset+0xfb0f55ac>

811155bc <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
811155bc:	d8c00017 	ldw	r3,0(sp)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
811155c0:	20801217 	ldw	r2,72(r4)
811155c4:	10c00e36 	bltu	r2,r3,81115600 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor+0x44>
811155c8:	20801703 	ldbu	r2,92(r4)
811155cc:	10000c1e 	bne	r2,zero,81115600 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor+0x44>
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
811155d0:	d9000117 	ldw	r4,4(sp)
811155d4:	00900034 	movhi	r2,16384
811155d8:	10bfffc4 	addi	r2,r2,-1
811155dc:	2084703a 	and	r2,r4,r2
811155e0:	10a00034 	orhi	r2,r2,32768
811155e4:	28800715 	stw	r2,28(r5)
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
811155e8:	29800015 	stw	r6,0(r5)
    descriptor->write_address = write_address;
811155ec:	29c00115 	stw	r7,4(r5)
    descriptor->transfer_length = length;
811155f0:	28c00215 	stw	r3,8(r5)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
811155f4:	29400315 	stw	r5,12(r5)
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
811155f8:	0005883a 	mov	r2,zero
811155fc:	f800283a 	ret
{
    if(dev->max_byte < length ||
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81115600:	00bffa84 	movi	r2,-22
	alt_u32 length,
	alt_u32 control)
{
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
    		read_address, write_address, length, control);
}
81115604:	f800283a 	ret

81115608 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81115608:	20801217 	ldw	r2,72(r4)
8111560c:	11c00e36 	bltu	r2,r7,81115648 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor+0x40>
81115610:	20801703 	ldbu	r2,92(r4)
81115614:	10000c1e 	bne	r2,zero,81115648 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor+0x40>
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81115618:	d8c00017 	ldw	r3,0(sp)
8111561c:	00900034 	movhi	r2,16384
81115620:	10bfffc4 	addi	r2,r2,-1
81115624:	1884703a 	and	r2,r3,r2
81115628:	10a00034 	orhi	r2,r2,32768
8111562c:	28800715 	stw	r2,28(r5)
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
81115630:	28000015 	stw	zero,0(r5)
    descriptor->write_address = write_address;
81115634:	29800115 	stw	r6,4(r5)
    descriptor->transfer_length = length;
81115638:	29c00215 	stw	r7,8(r5)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
8111563c:	29400315 	stw	r5,12(r5)
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81115640:	0005883a 	mov	r2,zero
81115644:	f800283a 	ret
{
    if(dev->max_byte < length ||
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81115648:	00bffa84 	movi	r2,-22
	alt_u32 length, 
	alt_u32 control)
{
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
    		0, write_address, length, control);
}
8111564c:	f800283a 	ret

81115650 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81115650:	20801217 	ldw	r2,72(r4)
81115654:	11c00e36 	bltu	r2,r7,81115690 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor+0x40>
81115658:	20801703 	ldbu	r2,92(r4)
8111565c:	10000c1e 	bne	r2,zero,81115690 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor+0x40>
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81115660:	d8c00017 	ldw	r3,0(sp)
81115664:	00900034 	movhi	r2,16384
81115668:	10bfffc4 	addi	r2,r2,-1
8111566c:	1884703a 	and	r2,r3,r2
81115670:	10a00034 	orhi	r2,r2,32768
81115674:	28800715 	stw	r2,28(r5)
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    }
    descriptor->read_address = read_address;
81115678:	29800015 	stw	r6,0(r5)
    descriptor->write_address = write_address;
8111567c:	28000115 	stw	zero,4(r5)
    descriptor->transfer_length = length;
81115680:	29c00215 	stw	r7,8(r5)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
81115684:	29400315 	stw	r5,12(r5)
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81115688:	0005883a 	mov	r2,zero
8111568c:	f800283a 	ret
{
    if(dev->max_byte < length ||
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81115690:	00bffa84 	movi	r2,-22
	alt_u32 length, 
	alt_u32 control)
{
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
    		read_address, 0, length, control);
}
81115694:	f800283a 	ret

81115698 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
81115698:	d8c00017 	ldw	r3,0(sp)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111569c:	20801217 	ldw	r2,72(r4)
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
811156a0:	da800217 	ldw	r10,8(sp)
811156a4:	da400317 	ldw	r9,12(sp)
811156a8:	da000417 	ldw	r8,16(sp)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
811156ac:	10c01c36 	bltu	r2,r3,81115720 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor+0x88>
       dev->max_stride < read_stride ||
811156b0:	20801417 	ldw	r2,80(r4)
811156b4:	42ffffcc 	andi	r11,r8,65535
811156b8:	10001726 	beq	r2,zero,81115718 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor+0x80>
       dev->max_stride < write_stride ||
811156bc:	21001703 	ldbu	r4,92(r4)
811156c0:	00800044 	movi	r2,1
811156c4:	2080161e 	bne	r4,r2,81115720 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor+0x88>
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
811156c8:	d9000117 	ldw	r4,4(sp)
811156cc:	00900034 	movhi	r2,16384
811156d0:	10bfffc4 	addi	r2,r2,-1
811156d4:	2084703a 	and	r2,r4,r2
811156d8:	10a00034 	orhi	r2,r2,32768
811156dc:	28800f15 	stw	r2,60(r5)
      )
    {
        return -EINVAL;
    }
    
    descriptor->read_address_high = read_address_high;
811156e0:	28000915 	stw	zero,36(r5)
    descriptor->read_address_low = read_address_low;
811156e4:	28000015 	stw	zero,0(r5)
    descriptor->write_address_high = write_address_high;
811156e8:	29800a15 	stw	r6,40(r5)
    descriptor->write_address_low = write_address_low;
811156ec:	29c00115 	stw	r7,4(r5)
    descriptor->transfer_length = length;
811156f0:	28c00215 	stw	r3,8(r5)
    descriptor->sequence_number = sequence_number;
811156f4:	2a80070d 	sth	r10,28(r5)
    descriptor->read_burst_count = read_burst_count;
811156f8:	28000785 	stb	zero,30(r5)
    descriptor->write_burst_count = write_burst_count;
811156fc:	2a4007c5 	stb	r9,31(r5)
    descriptor->read_stride = read_stride;
81115700:	2800080d 	sth	zero,32(r5)
    descriptor->write_stride = write_stride;
81115704:	2a00088d 	sth	r8,34(r5)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
81115708:	29400315 	stw	r5,12(r5)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
8111570c:	28000b15 	stw	zero,44(r5)
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81115710:	0005883a 	mov	r2,zero
81115714:	f800283a 	ret
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81115718:	20801317 	ldw	r2,76(r4)
8111571c:	12ffe72e 	bgeu	r2,r11,811156bc <__reset+0xfb0f56bc>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81115720:	00bffa84 	movi	r2,-22
	alt_u16 write_stride)
{
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
81115724:	f800283a 	ret

81115728 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81115728:	d8c00017 	ldw	r3,0(sp)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111572c:	20801217 	ldw	r2,72(r4)
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81115730:	da800217 	ldw	r10,8(sp)
81115734:	da400317 	ldw	r9,12(sp)
81115738:	da000417 	ldw	r8,16(sp)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111573c:	10c01c36 	bltu	r2,r3,811157b0 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor+0x88>
81115740:	20801417 	ldw	r2,80(r4)
81115744:	42ffffcc 	andi	r11,r8,65535
81115748:	10001726 	beq	r2,zero,811157a8 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor+0x80>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111574c:	21001703 	ldbu	r4,92(r4)
81115750:	00800044 	movi	r2,1
81115754:	2080161e 	bne	r4,r2,811157b0 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor+0x88>
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
81115758:	d9000117 	ldw	r4,4(sp)
8111575c:	00900034 	movhi	r2,16384
81115760:	10bfffc4 	addi	r2,r2,-1
81115764:	2084703a 	and	r2,r4,r2
81115768:	10a00034 	orhi	r2,r2,32768
8111576c:	28800f15 	stw	r2,60(r5)
      )
    {
        return -EINVAL;
    }
    
    descriptor->read_address_high = read_address_high;
81115770:	29800915 	stw	r6,36(r5)
    descriptor->read_address_low = read_address_low;
81115774:	29c00015 	stw	r7,0(r5)
    descriptor->write_address_high = write_address_high;
81115778:	28000a15 	stw	zero,40(r5)
    descriptor->write_address_low = write_address_low;
8111577c:	28000115 	stw	zero,4(r5)
    descriptor->transfer_length = length;
81115780:	28c00215 	stw	r3,8(r5)
    descriptor->sequence_number = sequence_number;
81115784:	2a80070d 	sth	r10,28(r5)
    descriptor->read_burst_count = read_burst_count;
81115788:	2a400785 	stb	r9,30(r5)
    descriptor->write_burst_count = write_burst_count;
8111578c:	280007c5 	stb	zero,31(r5)
    descriptor->read_stride = read_stride;
81115790:	2a00080d 	sth	r8,32(r5)
    descriptor->write_stride = write_stride;
81115794:	2800088d 	sth	zero,34(r5)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
81115798:	29400315 	stw	r5,12(r5)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
8111579c:	28000b15 	stw	zero,44(r5)
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
811157a0:	0005883a 	mov	r2,zero
811157a4:	f800283a 	ret
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
811157a8:	20801317 	ldw	r2,76(r4)
811157ac:	12ffe72e 	bgeu	r2,r11,8111574c <__reset+0xfb0f574c>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
811157b0:	00bffa84 	movi	r2,-22
	alt_u16 read_stride)
{
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
811157b4:	f800283a 	ret

811157b8 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
811157b8:	d8c00217 	ldw	r3,8(sp)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
811157bc:	20801217 	ldw	r2,72(r4)
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
811157c0:	db000417 	ldw	r12,16(sp)
811157c4:	dac00517 	ldw	r11,20(sp)
811157c8:	da800617 	ldw	r10,24(sp)
811157cc:	da000717 	ldw	r8,28(sp)
811157d0:	da400817 	ldw	r9,32(sp)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
811157d4:	10c02036 	bltu	r2,r3,81115858 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor+0xa0>
       dev->max_stride < read_stride ||
811157d8:	20801417 	ldw	r2,80(r4)
811157dc:	23401317 	ldw	r13,76(r4)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
811157e0:	43bfffcc 	andi	r14,r8,65535
811157e4:	10001e26 	beq	r2,zero,81115860 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor+0xa8>
       dev->max_stride < read_stride ||
811157e8:	4bbfffcc 	andi	r14,r9,65535
811157ec:	10001926 	beq	r2,zero,81115854 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor+0x9c>
       dev->max_stride < write_stride ||
811157f0:	21001703 	ldbu	r4,92(r4)
811157f4:	00800044 	movi	r2,1
811157f8:	2080171e 	bne	r4,r2,81115858 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor+0xa0>
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
811157fc:	d9000317 	ldw	r4,12(sp)
81115800:	00900034 	movhi	r2,16384
81115804:	10bfffc4 	addi	r2,r2,-1
81115808:	2084703a 	and	r2,r4,r2
        return -EINVAL;
    }
    
    descriptor->read_address_high = read_address_high;
    descriptor->read_address_low = read_address_low;
    descriptor->write_address_high = write_address_high;
8111580c:	d9000017 	ldw	r4,0(sp)
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
81115810:	10a00034 	orhi	r2,r2,32768
81115814:	28800f15 	stw	r2,60(r5)
        return -EINVAL;
    }
    
    descriptor->read_address_high = read_address_high;
    descriptor->read_address_low = read_address_low;
    descriptor->write_address_high = write_address_high;
81115818:	29000a15 	stw	r4,40(r5)
    descriptor->write_address_low = write_address_low;
8111581c:	d9000117 	ldw	r4,4(sp)
      )
    {
        return -EINVAL;
    }
    
    descriptor->read_address_high = read_address_high;
81115820:	29800915 	stw	r6,36(r5)
    descriptor->read_address_low = read_address_low;
81115824:	29c00015 	stw	r7,0(r5)
    descriptor->write_address_high = write_address_high;
    descriptor->write_address_low = write_address_low;
81115828:	29000115 	stw	r4,4(r5)
    descriptor->transfer_length = length;
8111582c:	28c00215 	stw	r3,8(r5)
    descriptor->sequence_number = sequence_number;
81115830:	2b00070d 	sth	r12,28(r5)
    descriptor->read_burst_count = read_burst_count;
81115834:	2ac00785 	stb	r11,30(r5)
    descriptor->write_burst_count = write_burst_count;
81115838:	2a8007c5 	stb	r10,31(r5)
    descriptor->read_stride = read_stride;
8111583c:	2a00080d 	sth	r8,32(r5)
    descriptor->write_stride = write_stride;
81115840:	2a40088d 	sth	r9,34(r5)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
81115844:	29400315 	stw	r5,12(r5)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
81115848:	28000b15 	stw	zero,44(r5)
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
8111584c:	0005883a 	mov	r2,zero
81115850:	f800283a 	ret
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81115854:	6bbfe62e 	bgeu	r13,r14,811157f0 <__reset+0xfb0f57f0>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81115858:	00bffa84 	movi	r2,-22
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
8111585c:	f800283a 	ret
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81115860:	6bbfe12e 	bgeu	r13,r14,811157e8 <__reset+0xfb0f57e8>
81115864:	003ffc06 	br	81115858 <__reset+0xfb0f5858>

81115868 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
81115868:	28001226 	beq	r5,zero,811158b4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x4c>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
8111586c:	29800317 	ldw	r6,12(r5)
81115870:	2980101e 	bne	r5,r6,811158b4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x4c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
	}
	if (*list == NULL)
81115874:	20c00017 	ldw	r3,0(r4)
81115878:	18001026 	beq	r3,zero,811158bc <alt_msgdma_prefetcher_add_standard_desc_to_list+0x54>
	{
		*list = descriptor;  /* make this root-node if list is empty */
		return 0;  /* successfully added */
	}
	if (*list == descriptor)
8111587c:	28c00d26 	beq	r5,r3,811158b4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x4c>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81115880:	18800317 	ldw	r2,12(r3)
81115884:	1809883a 	mov	r4,r3
81115888:	18800626 	beq	r3,r2,811158a4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
8111588c:	2880021e 	bne	r5,r2,81115898 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x30>
81115890:	00000806 	br	811158b4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x4c>
81115894:	30800726 	beq	r6,r2,811158b4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x4c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
81115898:	1007883a 	mov	r3,r2
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8111589c:	10800317 	ldw	r2,12(r2)
811158a0:	113ffc1e 	bne	r2,r4,81115894 <__reset+0xfb0f5894>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
811158a4:	19800315 	stw	r6,12(r3)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
811158a8:	29000315 	stw	r4,12(r5)
	return 0; /* successfully added */
811158ac:	0005883a 	mov	r2,zero
811158b0:	f800283a 	ret
{
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
811158b4:	00bffa84 	movi	r2,-22
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
	return 0; /* successfully added */
}
811158b8:	f800283a 	ret
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
	}
	if (*list == NULL)
	{
		*list = descriptor;  /* make this root-node if list is empty */
811158bc:	21400015 	stw	r5,0(r4)
		return 0;  /* successfully added */
811158c0:	0005883a 	mov	r2,zero
811158c4:	f800283a 	ret

811158c8 <alt_msgdma_prefetcher_add_extended_desc_to_list>:
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
811158c8:	28001526 	beq	r5,zero,81115920 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
811158cc:	28800317 	ldw	r2,12(r5)
811158d0:	11400226 	beq	r2,r5,811158dc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x14>
811158d4:	28800b17 	ldw	r2,44(r5)
811158d8:	1000111e 	bne	r2,zero,81115920 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
	}
	
	if (*list == NULL)
811158dc:	21800017 	ldw	r6,0(r4)
811158e0:	30001726 	beq	r6,zero,81115940 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x78>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
		return 0;
	}
	if (*list == descriptor)
811158e4:	29800e26 	beq	r5,r6,81115920 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811158e8:	30800317 	ldw	r2,12(r6)
811158ec:	300f883a 	mov	r7,r6
811158f0:	30800d26 	beq	r6,r2,81115928 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
811158f4:	30c00b17 	ldw	r3,44(r6)
811158f8:	1800051e 	bne	r3,zero,81115910 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x48>
811158fc:	00000a06 	br	81115928 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81115900:	10800317 	ldw	r2,12(r2)
81115904:	11c00826 	beq	r2,r7,81115928 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81115908:	20c00b17 	ldw	r3,44(r4)
8111590c:	18000626 	beq	r3,zero,81115928 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81115910:	1009883a 	mov	r4,r2
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81115914:	100d883a 	mov	r6,r2
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
81115918:	28bff91e 	bne	r5,r2,81115900 <__reset+0xfb0f5900>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
8111591c:	183ff81e 	bne	r3,zero,81115900 <__reset+0xfb0f5900>
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81115920:	00bffa84 	movi	r2,-22
81115924:	f800283a 	ret
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
81115928:	31400315 	stw	r5,12(r6)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8111592c:	30000b15 	stw	zero,44(r6)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
81115930:	29c00315 	stw	r7,12(r5)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
81115934:	28000b15 	stw	zero,44(r5)
	return 0;
81115938:	0005883a 	mov	r2,zero
}
8111593c:	f800283a 	ret
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
	}
	
	if (*list == NULL)
	{
		*list = descriptor;  /* make this the root-node if list is empty */
81115940:	21400015 	stw	r5,0(r4)
		return 0;
81115944:	0005883a 	mov	r2,zero
81115948:	f800283a 	ret

8111594c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
	alt_u32 descriptor_control_field = 0;
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
8111594c:	20000e26 	beq	r4,zero,81115988 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81115950:	20800317 	ldw	r2,12(r4)
81115954:	200b883a 	mov	r5,r4
81115958:	11000626 	beq	r2,r4,81115974 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x28>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8111595c:	20c00717 	ldw	r3,28(r4)
81115960:	18d00034 	orhi	r3,r3,16384
81115964:	20c00715 	stw	r3,28(r4)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
81115968:	1009883a 	mov	r4,r2
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111596c:	10800317 	ldw	r2,12(r2)
81115970:	117ffa1e 	bne	r2,r5,8111595c <__reset+0xfb0f595c>
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81115974:	20c00717 	ldw	r3,28(r4)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
81115978:	0005883a 	mov	r2,zero
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8111597c:	18d00034 	orhi	r3,r3,16384
81115980:	20c00715 	stw	r3,28(r4)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
81115984:	f800283a 	ret
{
	alt_u32 descriptor_control_field = 0;
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
	{
		return -EINVAL;  /* this list cannot be empty */
81115988:	00bffa84 	movi	r2,-22
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
}
8111598c:	f800283a 	ret

81115990 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
{
	alt_u32 descriptor_control_field = 0;
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
81115990:	20001426 	beq	r4,zero,811159e4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x54>
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81115994:	20800317 	ldw	r2,12(r4)
81115998:	200d883a 	mov	r6,r4
8111599c:	20800c26 	beq	r4,r2,811159d0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x40>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
811159a0:	20c00b17 	ldw	r3,44(r4)
811159a4:	1800031e 	bne	r3,zero,811159b4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
811159a8:	00000906 	br	811159d0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x40>
811159ac:	28c00b17 	ldw	r3,44(r5)
811159b0:	18000726 	beq	r3,zero,811159d0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x40>
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
811159b4:	20c00f17 	ldw	r3,60(r4)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
811159b8:	100b883a 	mov	r5,r2
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
811159bc:	18d00034 	orhi	r3,r3,16384
811159c0:	20c00f15 	stw	r3,60(r4)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
811159c4:	1009883a 	mov	r4,r2
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811159c8:	10800317 	ldw	r2,12(r2)
811159cc:	11bff71e 	bne	r2,r6,811159ac <__reset+0xfb0f59ac>
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
811159d0:	20c00f17 	ldw	r3,60(r4)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
811159d4:	0005883a 	mov	r2,zero
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
811159d8:	18d00034 	orhi	r3,r3,16384
811159dc:	20c00f15 	stw	r3,60(r4)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
811159e0:	f800283a 	ret
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
	{
		return -EINVAL;  /* this list cannot be empty */
811159e4:	00bffa84 	movi	r2,-22
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
}
811159e8:	f800283a 	ret

811159ec <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
811159ec:	da400017 	ldw	r9,0(sp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
811159f0:	20800617 	ldw	r2,24(r4)
811159f4:	10800037 	ldwio	r2,0(r2)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
811159f8:	10c0004c 	andi	r3,r2,1
811159fc:	18003d1e 	bne	r3,zero,81115af4 <alt_msgdma_start_prefetcher_with_list_addr+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115a00:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115a04:	023fff84 	movi	r8,-2
81115a08:	1a14703a 	and	r10,r3,r8
81115a0c:	5001703a 	wrctl	status,r10
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81115a10:	22800317 	ldw	r10,12(r4)
81115a14:	02c00804 	movi	r11,32
81115a18:	52c00135 	stwio	r11,4(r10)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
81115a1c:	22800317 	ldw	r10,12(r4)
81115a20:	52c00037 	ldwio	r11,0(r10)
81115a24:	52c00035 	stwio	r11,0(r10)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115a28:	1801703a 	wrctl	status,r3
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
81115a2c:	20c00b17 	ldw	r3,44(r4)
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115a30:	22800d17 	ldw	r10,52(r4)
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
81115a34:	18002926 	beq	r3,zero,81115adc <alt_msgdma_start_prefetcher_with_list_addr+0xf0>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115a38:	00fff7c4 	movi	r3,-33
81115a3c:	50c6703a 	and	r3,r10,r3
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81115a40:	10800214 	ori	r2,r2,8
	 */
	if(dev->callback)
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115a44:	18c00514 	ori	r3,r3,20
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115a48:	0015303a 	rdctl	r10,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115a4c:	5210703a 	and	r8,r10,r8
81115a50:	4001703a 	wrctl	status,r8
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81115a54:	22000317 	ldw	r8,12(r4)
81115a58:	40c00135 	stwio	r3,4(r8)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81115a5c:	20c00617 	ldw	r3,24(r4)
81115a60:	18800035 	stwio	r2,0(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115a64:	5001703a 	wrctl	status,r10
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
81115a68:	20c00617 	ldw	r3,24(r4)
81115a6c:	19400135 	stwio	r5,4(r3)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
81115a70:	20c00617 	ldw	r3,24(r4)
81115a74:	19800235 	stwio	r6,8(r3)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
81115a78:	39c03fcc 	andi	r7,r7,255
81115a7c:	38000b1e 	bne	r7,zero,81115aac <alt_msgdma_start_prefetcher_with_list_addr+0xc0>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
81115a80:	00fffbc4 	movi	r3,-17
81115a84:	10c4703a 	and	r2,r2,r3
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115a88:	48c03fcc 	andi	r3,r9,255
81115a8c:	18000a1e 	bne	r3,zero,81115ab8 <alt_msgdma_start_prefetcher_with_list_addr+0xcc>
81115a90:	20c00617 	ldw	r3,24(r4)
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
81115a94:	013fff44 	movi	r4,-3
81115a98:	1104703a 	and	r2,r2,r4
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81115a9c:	10800054 	ori	r2,r2,1
81115aa0:	18800035 	stwio	r2,0(r3)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
81115aa4:	0005883a 	mov	r2,zero
81115aa8:	f800283a 	ret
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115aac:	48c03fcc 	andi	r3,r9,255
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
81115ab0:	10800414 	ori	r2,r2,16
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115ab4:	183ff626 	beq	r3,zero,81115a90 <__reset+0xfb0f5a90>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115ab8:	20c00617 	ldw	r3,24(r4)
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
	 }
	 
	 /* set poll-en */
	 if (poll_en){
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
81115abc:	10800094 	ori	r2,r2,2
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115ac0:	19400304 	addi	r5,r3,12
81115ac4:	29800037 	ldwio	r6,0(r5)
81115ac8:	303ff41e 	bne	r6,zero,81115a9c <__reset+0xfb0f5a9c>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115acc:	00c03fc4 	movi	r3,255
81115ad0:	28c00035 	stwio	r3,0(r5)
81115ad4:	20c00617 	ldw	r3,24(r4)
81115ad8:	003ff006 	br	81115a9c <__reset+0xfb0f5a9c>
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81115adc:	00fff3c4 	movi	r3,-49
81115ae0:	50c6703a 	and	r3,r10,r3
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81115ae4:	02bffdc4 	movi	r10,-9
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81115ae8:	18c00114 	ori	r3,r3,4
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81115aec:	1284703a 	and	r2,r2,r10
81115af0:	003fd506 	br	81115a48 <__reset+0xfb0f5a48>
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
81115af4:	00bffc04 	movi	r2,-16
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
}
81115af8:	f800283a 	ret

81115afc <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
	alt_u32 descriptor_control_field = 0;
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
81115afc:	28004726 	beq	r5,zero,81115c1c <alt_msgdma_start_prefetcher_with_std_desc_list+0x120>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81115b00:	28800317 	ldw	r2,12(r5)
81115b04:	2811883a 	mov	r8,r5
81115b08:	11400626 	beq	r2,r5,81115b24 <alt_msgdma_start_prefetcher_with_std_desc_list+0x28>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81115b0c:	28c00717 	ldw	r3,28(r5)
81115b10:	18d00034 	orhi	r3,r3,16384
81115b14:	28c00715 	stw	r3,28(r5)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
81115b18:	100b883a 	mov	r5,r2
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81115b1c:	10800317 	ldw	r2,12(r2)
81115b20:	123ffa1e 	bne	r2,r8,81115b0c <__reset+0xfb0f5b0c>
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81115b24:	28800717 	ldw	r2,28(r5)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
81115b28:	20c00617 	ldw	r3,24(r4)
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81115b2c:	10900034 	orhi	r2,r2,16384
81115b30:	28800715 	stw	r2,28(r5)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
81115b34:	18800037 	ldwio	r2,0(r3)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
81115b38:	10c0004c 	andi	r3,r2,1
81115b3c:	18003f1e 	bne	r3,zero,81115c3c <alt_msgdma_start_prefetcher_with_std_desc_list+0x140>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115b40:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115b44:	017fff84 	movi	r5,-2
81115b48:	1952703a 	and	r9,r3,r5
81115b4c:	4801703a 	wrctl	status,r9
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81115b50:	22400317 	ldw	r9,12(r4)
81115b54:	02800804 	movi	r10,32
81115b58:	4a800135 	stwio	r10,4(r9)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
81115b5c:	22400317 	ldw	r9,12(r4)
81115b60:	4a800037 	ldwio	r10,0(r9)
81115b64:	4a800035 	stwio	r10,0(r9)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115b68:	1801703a 	wrctl	status,r3
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
81115b6c:	20c00b17 	ldw	r3,44(r4)
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115b70:	22400d17 	ldw	r9,52(r4)
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
81115b74:	18002b26 	beq	r3,zero,81115c24 <alt_msgdma_start_prefetcher_with_std_desc_list+0x128>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115b78:	00fff7c4 	movi	r3,-33
81115b7c:	48c6703a 	and	r3,r9,r3
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81115b80:	10800214 	ori	r2,r2,8
	 */
	if(dev->callback)
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115b84:	18c00514 	ori	r3,r3,20
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115b88:	0013303a 	rdctl	r9,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115b8c:	494a703a 	and	r5,r9,r5
81115b90:	2801703a 	wrctl	status,r5
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81115b94:	21400317 	ldw	r5,12(r4)
81115b98:	28c00135 	stwio	r3,4(r5)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81115b9c:	20c00617 	ldw	r3,24(r4)
81115ba0:	18800035 	stwio	r2,0(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115ba4:	4801703a 	wrctl	status,r9
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
81115ba8:	20c00617 	ldw	r3,24(r4)
81115bac:	1a000135 	stwio	r8,4(r3)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
81115bb0:	20c00617 	ldw	r3,24(r4)
81115bb4:	18000235 	stwio	zero,8(r3)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
81115bb8:	31803fcc 	andi	r6,r6,255
81115bbc:	30000b1e 	bne	r6,zero,81115bec <alt_msgdma_start_prefetcher_with_std_desc_list+0xf0>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
81115bc0:	00fffbc4 	movi	r3,-17
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115bc4:	39c03fcc 	andi	r7,r7,255
	 /* set park-mode */
	 if (park_mode_en){
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
81115bc8:	10c4703a 	and	r2,r2,r3
	 }
	 
	 /* set poll-en */
	 if (poll_en){
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115bcc:	20c00617 	ldw	r3,24(r4)
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115bd0:	38000a1e 	bne	r7,zero,81115bfc <alt_msgdma_start_prefetcher_with_std_desc_list+0x100>
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
81115bd4:	013fff44 	movi	r4,-3
81115bd8:	1104703a 	and	r2,r2,r4
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81115bdc:	10800054 	ori	r2,r2,1
81115be0:	18800035 	stwio	r2,0(r3)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
81115be4:	0005883a 	mov	r2,zero
81115be8:	f800283a 	ret
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115bec:	39c03fcc 	andi	r7,r7,255
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
81115bf0:	10800414 	ori	r2,r2,16
	 }
	 
	 /* set poll-en */
	 if (poll_en){
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115bf4:	20c00617 	ldw	r3,24(r4)
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81115bf8:	383ff626 	beq	r7,zero,81115bd4 <__reset+0xfb0f5bd4>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
81115bfc:	10800094 	ori	r2,r2,2
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115c00:	19400304 	addi	r5,r3,12
81115c04:	29800037 	ldwio	r6,0(r5)
81115c08:	303ff41e 	bne	r6,zero,81115bdc <__reset+0xfb0f5bdc>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81115c0c:	00c03fc4 	movi	r3,255
81115c10:	28c00035 	stwio	r3,0(r5)
81115c14:	20c00617 	ldw	r3,24(r4)
81115c18:	003ff006 	br	81115bdc <__reset+0xfb0f5bdc>
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
		return -EINVAL;
81115c1c:	00bffa84 	movi	r2,-22
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
			park_mode_en, poll_en);
}
81115c20:	f800283a 	ret
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81115c24:	00fff3c4 	movi	r3,-49
81115c28:	48c6703a 	and	r3,r9,r3
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81115c2c:	027ffdc4 	movi	r9,-9
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81115c30:	18c00114 	ori	r3,r3,4
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81115c34:	1244703a 	and	r2,r2,r9
81115c38:	003fd306 	br	81115b88 <__reset+0xfb0f5b88>
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
81115c3c:	00bffc04 	movi	r2,-16
{	
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
		return -EINVAL;
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
81115c40:	f800283a 	ret

81115c44 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
81115c44:	defffe04 	addi	sp,sp,-8
81115c48:	dfc00115 	stw	ra,4(sp)
{
	alt_u32 descriptor_control_field = 0;
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
81115c4c:	28001c26 	beq	r5,zero,81115cc0 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x7c>
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81115c50:	28800317 	ldw	r2,12(r5)
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
81115c54:	2815883a 	mov	r10,r5

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81115c58:	2813883a 	mov	r9,r5
81115c5c:	28800c26 	beq	r5,r2,81115c90 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x4c>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81115c60:	28c00b17 	ldw	r3,44(r5)
81115c64:	1800031e 	bne	r3,zero,81115c74 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x30>
81115c68:	00000906 	br	81115c90 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x4c>
81115c6c:	40c00b17 	ldw	r3,44(r8)
81115c70:	18000726 	beq	r3,zero,81115c90 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x4c>
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81115c74:	28c00f17 	ldw	r3,60(r5)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81115c78:	1011883a 	mov	r8,r2
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81115c7c:	18d00034 	orhi	r3,r3,16384
81115c80:	28c00f15 	stw	r3,60(r5)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81115c84:	100b883a 	mov	r5,r2
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81115c88:	10800317 	ldw	r2,12(r2)
81115c8c:	127ff71e 	bne	r2,r9,81115c6c <__reset+0xfb0f5c6c>
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81115c90:	28c00f17 	ldw	r3,60(r5)
	alt_u8 poll_en)
{
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
		return -EINVAL;
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81115c94:	38803fcc 	andi	r2,r7,255
81115c98:	31c03fcc 	andi	r7,r6,255
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81115c9c:	18d00034 	orhi	r3,r3,16384
81115ca0:	28c00f15 	stw	r3,60(r5)
	alt_u8 poll_en)
{
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
		return -EINVAL;
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81115ca4:	d8800015 	stw	r2,0(sp)
81115ca8:	500b883a 	mov	r5,r10
81115cac:	000d883a 	mov	r6,zero
81115cb0:	11159ec0 	call	811159ec <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
81115cb4:	dfc00117 	ldw	ra,4(sp)
81115cb8:	dec00204 	addi	sp,sp,8
81115cbc:	f800283a 	ret
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
		return -EINVAL;
81115cc0:	00bffa84 	movi	r2,-22
81115cc4:	003ffb06 	br	81115cb4 <__reset+0xfb0f5cb4>

81115cc8 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
81115cc8:	defffe04 	addi	sp,sp,-8
    alt_msgdma_dev* dev = NULL;

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
81115ccc:	d1601004 	addi	r5,gp,-32704
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
81115cd0:	dc000015 	stw	r16,0(sp)
81115cd4:	dfc00115 	stw	ra,4(sp)
    alt_msgdma_dev* dev = NULL;

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
81115cd8:	11167080 	call	81116708 <alt_find_dev>
81115cdc:	1021883a 	mov	r16,r2

    if (NULL == dev)
81115ce0:	10000526 	beq	r2,zero,81115cf8 <alt_msgdma_open+0x30>
    {
        ALT_ERRNO = ENODEV;
    }

    return dev;
}
81115ce4:	8005883a 	mov	r2,r16
81115ce8:	dfc00117 	ldw	ra,4(sp)
81115cec:	dc000017 	ldw	r16,0(sp)
81115cf0:	dec00204 	addi	sp,sp,8
81115cf4:	f800283a 	ret
81115cf8:	d0a00b17 	ldw	r2,-32724(gp)
81115cfc:	10000426 	beq	r2,zero,81115d10 <alt_msgdma_open+0x48>
81115d00:	103ee83a 	callr	r2

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);

    if (NULL == dev)
    {
        ALT_ERRNO = ENODEV;
81115d04:	00c004c4 	movi	r3,19
81115d08:	10c00015 	stw	r3,0(r2)
81115d0c:	003ff506 	br	81115ce4 <__reset+0xfb0f5ce4>
81115d10:	d0a01a04 	addi	r2,gp,-32664
81115d14:	003ffb06 	br	81115d04 <__reset+0xfb0f5d04>

81115d18 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81115d18:	defffb04 	addi	sp,sp,-20
81115d1c:	dc800315 	stw	r18,12(sp)
81115d20:	dc400215 	stw	r17,8(sp)
81115d24:	dc000115 	stw	r16,4(sp)
81115d28:	dfc00415 	stw	ra,16(sp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
81115d2c:	20801783 	ldbu	r2,94(r4)
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81115d30:	2021883a 	mov	r16,r4
81115d34:	2823883a 	mov	r17,r5
81115d38:	3025883a 	mov	r18,r6
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
81115d3c:	1000261e 	bne	r2,zero,81115dd8 <alt_msgdma_init+0xc0>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81115d40:	80800317 	ldw	r2,12(r16)
81115d44:	00c00084 	movi	r3,2
81115d48:	10c00135 	stwio	r3,4(r2)
81115d4c:	80c00317 	ldw	r3,12(r16)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81115d50:	18800037 	ldwio	r2,0(r3)
81115d54:	1080100c 	andi	r2,r2,64
81115d58:	103ffd1e 	bne	r2,zero,81115d50 <__reset+0xfb0f5d50>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81115d5c:	18c00104 	addi	r3,r3,4
81115d60:	19000037 	ldwio	r4,0(r3)
81115d64:	00bffbc4 	movi	r2,-17
81115d68:	2084703a 	and	r2,r4,r2
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81115d6c:	10800814 	ori	r2,r2,32
81115d70:	18800035 	stwio	r2,0(r3)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
81115d74:	80800317 	ldw	r2,12(r16)
81115d78:	10c00037 	ldwio	r3,0(r2)
81115d7c:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
81115d80:	80801783 	ldbu	r2,94(r16)
81115d84:	10000426 	beq	r2,zero,81115d98 <alt_msgdma_init+0x80>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
81115d88:	80800617 	ldw	r2,24(r16)
81115d8c:	10800404 	addi	r2,r2,16
81115d90:	10c00037 	ldwio	r3,0(r2)
81115d94:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
81115d98:	8009883a 	mov	r4,r16
81115d9c:	d1601004 	addi	r5,gp,-32704
81115da0:	11165d40 	call	811165d4 <alt_dev_llist_insert>
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
            
    if (!error)
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
81115da4:	01a04474 	movhi	r6,33041
81115da8:	3194b004 	addi	r6,r6,21184
81115dac:	d8000015 	stw	zero,0(sp)
81115db0:	800f883a 	mov	r7,r16
81115db4:	900b883a 	mov	r5,r18
81115db8:	8809883a 	mov	r4,r17
81115dbc:	11167800 	call	81116780 <alt_ic_isr_register>
        alt_printf("failed to create semaphores\n");
    }
    
    return;

}
81115dc0:	dfc00417 	ldw	ra,16(sp)
81115dc4:	dc800317 	ldw	r18,12(sp)
81115dc8:	dc400217 	ldw	r17,8(sp)
81115dcc:	dc000117 	ldw	r16,4(sp)
81115dd0:	dec00504 	addi	sp,sp,20
81115dd4:	f800283a 	ret
    int error;

    if (dev->prefetcher_enable)
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
81115dd8:	20800617 	ldw	r2,24(r4)
81115ddc:	00c00104 	movi	r3,4
81115de0:	10c00035 	stwio	r3,0(r2)
81115de4:	20c00617 	ldw	r3,24(r4)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
81115de8:	18800037 	ldwio	r2,0(r3)
81115dec:	1080010c 	andi	r2,r2,4
81115df0:	103ffd1e 	bne	r2,zero,81115de8 <__reset+0xfb0f5de8>
81115df4:	003fd206 	br	81115d40 <__reset+0xfb0f5d40>

81115df8 <alt_msgdma_register_callback>:
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
    dev->callback         = callback;
81115df8:	21400b15 	stw	r5,44(r4)
    dev->callback_context = context;
81115dfc:	21c00c15 	stw	r7,48(r4)
    dev->control          = control;
81115e00:	21800d15 	stw	r6,52(r4)
81115e04:	f800283a 	ret

81115e08 <alt_msgdma_standard_descriptor_async_transfer>:
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115e08:	21c00317 	ldw	r7,12(r4)
81115e0c:	39800204 	addi	r6,r7,8
81115e10:	30800037 	ldwio	r2,0(r6)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81115e14:	10ffffcc 	andi	r3,r2,65535
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115e18:	30800037 	ldwio	r2,0(r6)
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81115e1c:	21800917 	ldw	r6,36(r4)
81115e20:	1004d43a 	srli	r2,r2,16
81115e24:	1180462e 	bgeu	r2,r6,81115f40 <alt_msgdma_standard_descriptor_async_transfer+0x138>
81115e28:	1980452e 	bgeu	r3,r6,81115f40 <alt_msgdma_standard_descriptor_async_transfer+0x138>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115e2c:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115e30:	00bfff84 	movi	r2,-2
81115e34:	1884703a 	and	r2,r3,r2
81115e38:	1001703a 	wrctl	status,r2
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81115e3c:	00800804 	movi	r2,32
81115e40:	38800135 	stwio	r2,4(r7)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
81115e44:	20800317 	ldw	r2,12(r4)
81115e48:	11800037 	ldwio	r6,0(r2)
81115e4c:	11800035 	stwio	r6,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115e50:	1801703a 	wrctl	status,r3
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81115e54:	28003326 	beq	r5,zero,81115f24 <alt_msgdma_standard_descriptor_async_transfer+0x11c>
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81115e58:	defffc04 	addi	sp,sp,-16
81115e5c:	dc800215 	stw	r18,8(sp)
81115e60:	dc400115 	stw	r17,4(sp)
81115e64:	dc000015 	stw	r16,0(sp)
81115e68:	dfc00315 	stw	ra,12(sp)
81115e6c:	2825883a 	mov	r18,r5
81115e70:	2023883a 	mov	r17,r4
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81115e74:	0404e244 	movi	r16,5001
81115e78:	00000506 	br	81115e90 <alt_msgdma_standard_descriptor_async_transfer+0x88>
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81115e7c:	11165740 	call	81116574 <alt_busy_sleep>
81115e80:	80bfffc4 	addi	r2,r16,-1
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81115e84:	10ffffcc 	andi	r3,r2,65535
81115e88:	1021883a 	mov	r16,r2
81115e8c:	18002726 	beq	r3,zero,81115f2c <alt_msgdma_standard_descriptor_async_transfer+0x124>

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81115e90:	88c00417 	ldw	r3,16(r17)
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81115e94:	88800317 	ldw	r2,12(r17)
81115e98:	10800037 	ldwio	r2,0(r2)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81115e9c:	01000044 	movi	r4,1
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81115ea0:	1080010c 	andi	r2,r2,4
81115ea4:	103ff51e 	bne	r2,zero,81115e7c <__reset+0xfb0f5e7c>
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81115ea8:	91000017 	ldw	r4,0(r18)
81115eac:	19000035 	stwio	r4,0(r3)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81115eb0:	91000117 	ldw	r4,4(r18)
81115eb4:	19000135 	stwio	r4,4(r3)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
81115eb8:	91000217 	ldw	r4,8(r18)
81115ebc:	19000235 	stwio	r4,8(r3)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
81115ec0:	91000317 	ldw	r4,12(r18)
81115ec4:	19000335 	stwio	r4,12(r3)
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
81115ec8:	88c00b17 	ldw	r3,44(r17)
    {

        control |= (dev->control |
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115ecc:	89000d17 	ldw	r4,52(r17)
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
81115ed0:	18001026 	beq	r3,zero,81115f14 <alt_msgdma_standard_descriptor_async_transfer+0x10c>
    {

        control |= (dev->control |
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81115ed4:	00fff7c4 	movi	r3,-33
81115ed8:	20c6703a 	and	r3,r4,r3
81115edc:	18c00514 	ori	r3,r3,20
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115ee0:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115ee4:	013fff84 	movi	r4,-2
81115ee8:	2908703a 	and	r4,r5,r4
81115eec:	2001703a 	wrctl	status,r4
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81115ef0:	89000317 	ldw	r4,12(r17)
81115ef4:	20c00135 	stwio	r3,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115ef8:	2801703a 	wrctl	status,r5
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);

}
81115efc:	dfc00317 	ldw	ra,12(sp)
81115f00:	dc800217 	ldw	r18,8(sp)
81115f04:	dc400117 	ldw	r17,4(sp)
81115f08:	dc000017 	ldw	r16,0(sp)
81115f0c:	dec00404 	addi	sp,sp,16
81115f10:	f800283a 	ret
    */
    else
    {
        control |= (dev->control |
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81115f14:	00fff3c4 	movi	r3,-49
81115f18:	20c6703a 	and	r3,r4,r3
81115f1c:	18c00114 	ori	r3,r3,4
81115f20:	003fef06 	br	81115ee0 <__reset+0xfb0f5ee0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81115f24:	00bfffc4 	movi	r2,-1
81115f28:	f800283a 	ret
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
            {
                alt_printf("time out after 5 msec while waiting" 
81115f2c:	012044b4 	movhi	r4,33042
81115f30:	2127c104 	addi	r4,r4,-24828
81115f34:	1116af00 	call	81116af0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81115f38:	00bff084 	movi	r2,-62
81115f3c:	003fef06 	br	81115efc <__reset+0xfb0f5efc>
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
81115f40:	00bff904 	movi	r2,-28
{
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
81115f44:	f800283a 	ret

81115f48 <alt_msgdma_extended_descriptor_async_transfer>:
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115f48:	21c00317 	ldw	r7,12(r4)
81115f4c:	39800204 	addi	r6,r7,8
81115f50:	30800037 	ldwio	r2,0(r6)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81115f54:	10ffffcc 	andi	r3,r2,65535
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115f58:	30800037 	ldwio	r2,0(r6)
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81115f5c:	21800917 	ldw	r6,36(r4)
81115f60:	1004d43a 	srli	r2,r2,16
81115f64:	11804f2e 	bgeu	r2,r6,811160a4 <alt_msgdma_extended_descriptor_async_transfer+0x15c>
81115f68:	19804e2e 	bgeu	r3,r6,811160a4 <alt_msgdma_extended_descriptor_async_transfer+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115f6c:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115f70:	00bfff84 	movi	r2,-2
81115f74:	1884703a 	and	r2,r3,r2
81115f78:	1001703a 	wrctl	status,r2
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81115f7c:	00800804 	movi	r2,32
81115f80:	38800135 	stwio	r2,4(r7)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
81115f84:	20800317 	ldw	r2,12(r4)
81115f88:	11800037 	ldwio	r6,0(r2)
81115f8c:	11800035 	stwio	r6,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115f90:	1801703a 	wrctl	status,r3
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81115f94:	28004526 	beq	r5,zero,811160ac <alt_msgdma_extended_descriptor_async_transfer+0x164>
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81115f98:	defffc04 	addi	sp,sp,-16
81115f9c:	dc800215 	stw	r18,8(sp)
81115fa0:	dc400115 	stw	r17,4(sp)
81115fa4:	dc000015 	stw	r16,0(sp)
81115fa8:	dfc00315 	stw	ra,12(sp)
81115fac:	2821883a 	mov	r16,r5
81115fb0:	2025883a 	mov	r18,r4
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81115fb4:	0444e244 	movi	r17,5001
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81115fb8:	90c00417 	ldw	r3,16(r18)
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81115fbc:	90800317 	ldw	r2,12(r18)
81115fc0:	10800037 	ldwio	r2,0(r2)
81115fc4:	1080010c 	andi	r2,r2,4
81115fc8:	1000271e 	bne	r2,zero,81116068 <alt_msgdma_extended_descriptor_async_transfer+0x120>
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81115fcc:	81000017 	ldw	r4,0(r16)
81115fd0:	19000035 	stwio	r4,0(r3)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
81115fd4:	81000117 	ldw	r4,4(r16)
81115fd8:	19000135 	stwio	r4,4(r3)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
81115fdc:	81000217 	ldw	r4,8(r16)
81115fe0:	19000235 	stwio	r4,8(r3)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
81115fe4:	8100030b 	ldhu	r4,12(r16)
81115fe8:	1900032d 	sthio	r4,12(r3)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
81115fec:	81000383 	ldbu	r4,14(r16)
81115ff0:	190003a5 	stbio	r4,14(r3)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
81115ff4:	810003c3 	ldbu	r4,15(r16)
81115ff8:	190003e5 	stbio	r4,15(r3)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
81115ffc:	8100040b 	ldhu	r4,16(r16)
81116000:	1900042d 	sthio	r4,16(r3)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
81116004:	8100048b 	ldhu	r4,18(r16)
81116008:	190004ad 	sthio	r4,18(r3)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
8111600c:	18000535 	stwio	zero,20(r3)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
81116010:	18000635 	stwio	zero,24(r3)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
81116014:	81000717 	ldw	r4,28(r16)
81116018:	19000735 	stwio	r4,28(r3)
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
8111601c:	90c00b17 	ldw	r3,44(r18)
    {

        control |= (dev->control |
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81116020:	91000d17 	ldw	r4,52(r18)
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
81116024:	18001b26 	beq	r3,zero,81116094 <alt_msgdma_extended_descriptor_async_transfer+0x14c>
    {

        control |= (dev->control |
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81116028:	00fff7c4 	movi	r3,-33
8111602c:	20c6703a 	and	r3,r4,r3
81116030:	18c00514 	ori	r3,r3,20
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116034:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116038:	013fff84 	movi	r4,-2
8111603c:	2908703a 	and	r4,r5,r4
81116040:	2001703a 	wrctl	status,r4
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81116044:	91000317 	ldw	r4,12(r18)
81116048:	20c00135 	stwio	r3,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111604c:	2801703a 	wrctl	status,r5
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
}
81116050:	dfc00317 	ldw	ra,12(sp)
81116054:	dc800217 	ldw	r18,8(sp)
81116058:	dc400117 	ldw	r17,4(sp)
8111605c:	dc000017 	ldw	r16,0(sp)
81116060:	dec00404 	addi	sp,sp,16
81116064:	f800283a 	ret
        while(0 != alt_msgdma_write_extended_descriptor (
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81116068:	01000044 	movi	r4,1
8111606c:	11165740 	call	81116574 <alt_busy_sleep>
81116070:	88bfffc4 	addi	r2,r17,-1
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116074:	10ffffcc 	andi	r3,r2,65535
81116078:	1023883a 	mov	r17,r2
8111607c:	183fce1e 	bne	r3,zero,81115fb8 <__reset+0xfb0f5fb8>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
81116080:	012044b4 	movhi	r4,33042
81116084:	2127d704 	addi	r4,r4,-24740
81116088:	1116af00 	call	81116af0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111608c:	00bff084 	movi	r2,-62
81116090:	003fef06 	br	81116050 <__reset+0xfb0f6050>
    */
    else
    {
        control |= (dev->control |
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81116094:	00fff3c4 	movi	r3,-49
81116098:	20c6703a 	and	r3,r4,r3
8111609c:	18c00114 	ori	r3,r3,4
811160a0:	003fe406 	br	81116034 <__reset+0xfb0f6034>
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
811160a4:	00bff904 	movi	r2,-28
{
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
811160a8:	f800283a 	ret
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
811160ac:	00bfffc4 	movi	r2,-1
811160b0:	f800283a 	ret

811160b4 <alt_msgdma_standard_descriptor_sync_transfer>:
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811160b4:	21800317 	ldw	r6,12(r4)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
811160b8:	defffa04 	addi	sp,sp,-24
811160bc:	dc800215 	stw	r18,8(sp)
811160c0:	dc400115 	stw	r17,4(sp)
811160c4:	2825883a 	mov	r18,r5
811160c8:	2023883a 	mov	r17,r4
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811160cc:	31000204 	addi	r4,r6,8
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
811160d0:	dfc00515 	stw	ra,20(sp)
811160d4:	dd000415 	stw	r20,16(sp)
811160d8:	dcc00315 	stw	r19,12(sp)
811160dc:	dc000015 	stw	r16,0(sp)
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811160e0:	20800037 	ldwio	r2,0(r4)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
811160e4:	10ffffcc 	andi	r3,r2,65535
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811160e8:	20800037 	ldwio	r2,0(r4)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
811160ec:	0404e244 	movi	r16,5001
811160f0:	1004d43a 	srli	r2,r2,16
811160f4:	00000b06 	br	81116124 <alt_msgdma_standard_descriptor_sync_transfer+0x70>
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
811160f8:	11165740 	call	81116574 <alt_busy_sleep>
811160fc:	80bfffc4 	addi	r2,r16,-1
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116100:	10ffffcc 	andi	r3,r2,65535
81116104:	1021883a 	mov	r16,r2
81116108:	18005426 	beq	r3,zero,8111625c <alt_msgdma_standard_descriptor_sync_transfer+0x1a8>
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111610c:	89800317 	ldw	r6,12(r17)
81116110:	31000204 	addi	r4,r6,8
81116114:	20800037 	ldwio	r2,0(r4)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81116118:	10ffffcc 	andi	r3,r2,65535
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111611c:	20800037 	ldwio	r2,0(r4)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
81116120:	1004d43a 	srli	r2,r2,16
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116124:	89400917 	ldw	r5,36(r17)
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
81116128:	01000044 	movi	r4,1
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111612c:	117ff22e 	bgeu	r2,r5,811160f8 <__reset+0xfb0f60f8>
81116130:	197ff12e 	bgeu	r3,r5,811160f8 <__reset+0xfb0f60f8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116134:	0029303a 	rdctl	r20,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116138:	00bfff84 	movi	r2,-2
8111613c:	a084703a 	and	r2,r20,r2
81116140:	1001703a 	wrctl	status,r2
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81116144:	00800804 	movi	r2,32
81116148:	30800135 	stwio	r2,4(r6)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111614c:	88800317 	ldw	r2,12(r17)
81116150:	10c00037 	ldwio	r3,0(r2)
81116154:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
81116158:	90005726 	beq	r18,zero,811162b8 <alt_msgdma_standard_descriptor_sync_transfer+0x204>
8111615c:	0404e244 	movi	r16,5001
81116160:	00000506 	br	81116178 <alt_msgdma_standard_descriptor_sync_transfer+0xc4>
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
81116164:	11165740 	call	81116574 <alt_busy_sleep>
81116168:	80bfffc4 	addi	r2,r16,-1
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111616c:	10ffffcc 	andi	r3,r2,65535
81116170:	1021883a 	mov	r16,r2
81116174:	18004b26 	beq	r3,zero,811162a4 <alt_msgdma_standard_descriptor_sync_transfer+0x1f0>
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81116178:	88800417 	ldw	r2,16(r17)
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8111617c:	88c00317 	ldw	r3,12(r17)
81116180:	1cc00037 	ldwio	r19,0(r3)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
81116184:	01000044 	movi	r4,1
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81116188:	9cc0010c 	andi	r19,r19,4
8111618c:	983ff51e 	bne	r19,zero,81116164 <__reset+0xfb0f6164>
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81116190:	90c00017 	ldw	r3,0(r18)
81116194:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81116198:	90c00117 	ldw	r3,4(r18)
8111619c:	10c00135 	stwio	r3,4(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
811161a0:	90c00217 	ldw	r3,8(r18)
811161a4:	10c00235 	stwio	r3,8(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
811161a8:	90c00317 	ldw	r3,12(r18)
811161ac:	10c00335 	stwio	r3,12(r2)
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
811161b0:	89000d17 	ldw	r4,52(r17)
811161b4:	88c00317 	ldw	r3,12(r17)
811161b8:	00bff2c4 	movi	r2,-53
811161bc:	2084703a 	and	r2,r4,r2
811161c0:	10800114 	ori	r2,r2,4
811161c4:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811161c8:	a001703a 	wrctl	status,r20
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
811161cc:	89800317 	ldw	r6,12(r17)
811161d0:	30800037 	ldwio	r2,0(r6)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811161d4:	10c0780c 	andi	r3,r2,480
811161d8:	1800161e 	bne	r3,zero,81116234 <alt_msgdma_standard_descriptor_sync_transfer+0x180>
811161dc:	1080004c 	andi	r2,r2,1
811161e0:	10002326 	beq	r2,zero,81116270 <alt_msgdma_standard_descriptor_sync_transfer+0x1bc>
    {
        alt_busy_sleep(1); /* delay 1us */
811161e4:	01000044 	movi	r4,1
811161e8:	11165740 	call	81116574 <alt_busy_sleep>
811161ec:	0404e204 	movi	r16,5000
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
        }
        counter++;
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
811161f0:	89800317 	ldw	r6,12(r17)
811161f4:	30800037 	ldwio	r2,0(r6)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
    {
        alt_busy_sleep(1); /* delay 1us */
811161f8:	01000044 	movi	r4,1
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811161fc:	10c0780c 	andi	r3,r2,480
81116200:	1104703a 	and	r2,r2,r4
81116204:	18000b1e 	bne	r3,zero,81116234 <alt_msgdma_standard_descriptor_sync_transfer+0x180>
81116208:	10001926 	beq	r2,zero,81116270 <alt_msgdma_standard_descriptor_sync_transfer+0x1bc>
    {
        alt_busy_sleep(1); /* delay 1us */
8111620c:	11165740 	call	81116574 <alt_busy_sleep>
81116210:	80bfffc4 	addi	r2,r16,-1
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116214:	10ffffcc 	andi	r3,r2,65535
81116218:	1021883a 	mov	r16,r2
8111621c:	183ff41e 	bne	r3,zero,811161f0 <__reset+0xfb0f61f0>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
81116220:	012044b4 	movhi	r4,33042
81116224:	21281204 	addi	r4,r4,-24504
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
81116228:	04fff084 	movi	r19,-62
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
    {
        alt_busy_sleep(1); /* delay 1us */
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8111622c:	1116af00 	call	81116af0 <alt_printf>
81116230:	00000106 	br	81116238 <alt_msgdma_standard_descriptor_sync_transfer+0x184>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
81116234:	04c07804 	movi	r19,480
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
}
81116238:	9805883a 	mov	r2,r19
8111623c:	dfc00517 	ldw	ra,20(sp)
81116240:	dd000417 	ldw	r20,16(sp)
81116244:	dcc00317 	ldw	r19,12(sp)
81116248:	dc800217 	ldw	r18,8(sp)
8111624c:	dc400117 	ldw	r17,4(sp)
81116250:	dc000017 	ldw	r16,0(sp)
81116254:	dec00604 	addi	sp,sp,24
81116258:	f800283a 	ret
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
8111625c:	012044b4 	movhi	r4,33042
81116260:	2127ed04 	addi	r4,r4,-24652
				" for storing descriptor\n");
            return -ETIME;
81116264:	04fff084 	movi	r19,-62
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
81116268:	1116af00 	call	81116af0 <alt_printf>
8111626c:	003ff206 	br	81116238 <__reset+0xfb0f6238>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
81116270:	31800104 	addi	r6,r6,4
81116274:	30800037 	ldwio	r2,0(r6)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116278:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111627c:	00ffff84 	movi	r3,-2
81116280:	20c6703a 	and	r3,r4,r3
81116284:	1801703a 	wrctl	status,r3
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81116288:	10800814 	ori	r2,r2,32
8111628c:	30800035 	stwio	r2,0(r6)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81116290:	88800317 	ldw	r2,12(r17)
81116294:	10c00037 	ldwio	r3,0(r2)
81116298:	10c00035 	stwio	r3,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111629c:	2001703a 	wrctl	status,r4
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
811162a0:	003fe506 	br	81116238 <__reset+0xfb0f6238>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
            {
                alt_printf("time out after 5 msec while writing standard" 
811162a4:	012044b4 	movhi	r4,33042
811162a8:	21280104 	addi	r4,r4,-24572
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811162ac:	04fff084 	movi	r19,-62
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
            {
                alt_printf("time out after 5 msec while writing standard" 
811162b0:	1116af00 	call	81116af0 <alt_printf>
811162b4:	003fe006 	br	81116238 <__reset+0xfb0f6238>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
811162b8:	04ffffc4 	movi	r19,-1
811162bc:	003fde06 	br	81116238 <__reset+0xfb0f6238>

811162c0 <alt_msgdma_extended_descriptor_sync_transfer>:
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811162c0:	20c00317 	ldw	r3,12(r4)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
811162c4:	defffa04 	addi	sp,sp,-24
811162c8:	dc800215 	stw	r18,8(sp)
811162cc:	dc000015 	stw	r16,0(sp)
811162d0:	2825883a 	mov	r18,r5
811162d4:	2021883a 	mov	r16,r4
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811162d8:	19000204 	addi	r4,r3,8
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
811162dc:	dfc00515 	stw	ra,20(sp)
811162e0:	dd000415 	stw	r20,16(sp)
811162e4:	dcc00315 	stw	r19,12(sp)
811162e8:	dc400115 	stw	r17,4(sp)
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811162ec:	20800037 	ldwio	r2,0(r4)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
811162f0:	117fffcc 	andi	r5,r2,65535
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811162f4:	20800037 	ldwio	r2,0(r4)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
811162f8:	0444e244 	movi	r17,5001
811162fc:	1004d43a 	srli	r2,r2,16
81116300:	00000b06 	br	81116330 <alt_msgdma_extended_descriptor_sync_transfer+0x70>
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
81116304:	11165740 	call	81116574 <alt_busy_sleep>
81116308:	88bfffc4 	addi	r2,r17,-1
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111630c:	10ffffcc 	andi	r3,r2,65535
81116310:	1023883a 	mov	r17,r2
81116314:	18007026 	beq	r3,zero,811164d8 <alt_msgdma_extended_descriptor_sync_transfer+0x218>
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116318:	80c00317 	ldw	r3,12(r16)
8111631c:	19000204 	addi	r4,r3,8
81116320:	20800037 	ldwio	r2,0(r4)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81116324:	117fffcc 	andi	r5,r2,65535
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116328:	20800037 	ldwio	r2,0(r4)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
8111632c:	1004d43a 	srli	r2,r2,16
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116330:	81800917 	ldw	r6,36(r16)
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
81116334:	01000044 	movi	r4,1
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116338:	11bff22e 	bgeu	r2,r6,81116304 <__reset+0xfb0f6304>
8111633c:	29bff12e 	bgeu	r5,r6,81116304 <__reset+0xfb0f6304>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116340:	0023303a 	rdctl	r17,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116344:	00bfff84 	movi	r2,-2
81116348:	8884703a 	and	r2,r17,r2
8111634c:	1001703a 	wrctl	status,r2
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81116350:	00800804 	movi	r2,32
81116354:	18800135 	stwio	r2,4(r3)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81116358:	80800317 	ldw	r2,12(r16)
8111635c:	10c00037 	ldwio	r3,0(r2)
81116360:	10c00035 	stwio	r3,0(r2)
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81116364:	90006126 	beq	r18,zero,811164ec <alt_msgdma_extended_descriptor_sync_transfer+0x22c>
81116368:	04c4e244 	movi	r19,5001
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111636c:	80c00417 	ldw	r3,16(r16)
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81116370:	80800317 	ldw	r2,12(r16)
81116374:	15000037 	ldwio	r20,0(r2)
81116378:	a500010c 	andi	r20,r20,4
8111637c:	a000341e 	bne	r20,zero,81116450 <alt_msgdma_extended_descriptor_sync_transfer+0x190>
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81116380:	90800017 	ldw	r2,0(r18)
81116384:	18800035 	stwio	r2,0(r3)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
81116388:	90800117 	ldw	r2,4(r18)
8111638c:	18800135 	stwio	r2,4(r3)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
81116390:	90800217 	ldw	r2,8(r18)
81116394:	18800235 	stwio	r2,8(r3)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
81116398:	9080030b 	ldhu	r2,12(r18)
8111639c:	1880032d 	sthio	r2,12(r3)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
811163a0:	90800383 	ldbu	r2,14(r18)
811163a4:	188003a5 	stbio	r2,14(r3)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
811163a8:	908003c3 	ldbu	r2,15(r18)
811163ac:	188003e5 	stbio	r2,15(r3)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
811163b0:	9080040b 	ldhu	r2,16(r18)
811163b4:	1880042d 	sthio	r2,16(r3)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
811163b8:	9080048b 	ldhu	r2,18(r18)
811163bc:	188004ad 	sthio	r2,18(r3)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
811163c0:	18000535 	stwio	zero,20(r3)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
811163c4:	18000635 	stwio	zero,24(r3)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
811163c8:	90800717 	ldw	r2,28(r18)
811163cc:	18800735 	stwio	r2,28(r3)
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
811163d0:	81000d17 	ldw	r4,52(r16)
811163d4:	80c00317 	ldw	r3,12(r16)
811163d8:	00bff2c4 	movi	r2,-53
811163dc:	2084703a 	and	r2,r4,r2
811163e0:	10800114 	ori	r2,r2,4
811163e4:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811163e8:	8801703a 	wrctl	status,r17
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
811163ec:	80c00317 	ldw	r3,12(r16)
811163f0:	18800037 	ldwio	r2,0(r3)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811163f4:	1100780c 	andi	r4,r2,480
811163f8:	2000201e 	bne	r4,zero,8111647c <alt_msgdma_extended_descriptor_sync_transfer+0x1bc>
811163fc:	1080004c 	andi	r2,r2,1
81116400:	10002826 	beq	r2,zero,811164a4 <alt_msgdma_extended_descriptor_sync_transfer+0x1e4>
    {
        alt_busy_sleep(1); /* delay 1us */
81116404:	01000044 	movi	r4,1
81116408:	11165740 	call	81116574 <alt_busy_sleep>
8111640c:	0444e204 	movi	r17,5000
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
        }
        counter++;
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81116410:	80c00317 	ldw	r3,12(r16)
81116414:	18800037 	ldwio	r2,0(r3)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
    {
        alt_busy_sleep(1); /* delay 1us */
81116418:	01000044 	movi	r4,1
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111641c:	1140780c 	andi	r5,r2,480
81116420:	1104703a 	and	r2,r2,r4
81116424:	2800151e 	bne	r5,zero,8111647c <alt_msgdma_extended_descriptor_sync_transfer+0x1bc>
81116428:	10001e26 	beq	r2,zero,811164a4 <alt_msgdma_extended_descriptor_sync_transfer+0x1e4>
    {
        alt_busy_sleep(1); /* delay 1us */
8111642c:	11165740 	call	81116574 <alt_busy_sleep>
81116430:	8c7fffc4 	addi	r17,r17,-1
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116434:	88bfffcc 	andi	r2,r17,65535
81116438:	103ff51e 	bne	r2,zero,81116410 <__reset+0xfb0f6410>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8111643c:	012044b4 	movhi	r4,33042
81116440:	21281204 	addi	r4,r4,-24504
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
81116444:	053ff084 	movi	r20,-62
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
    {
        alt_busy_sleep(1); /* delay 1us */
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
81116448:	1116af00 	call	81116af0 <alt_printf>
8111644c:	00000c06 	br	81116480 <alt_msgdma_extended_descriptor_sync_transfer+0x1c0>
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81116450:	01000044 	movi	r4,1
81116454:	11165740 	call	81116574 <alt_busy_sleep>
81116458:	98bfffc4 	addi	r2,r19,-1
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111645c:	10ffffcc 	andi	r3,r2,65535
81116460:	1027883a 	mov	r19,r2
81116464:	183fc11e 	bne	r3,zero,8111636c <__reset+0xfb0f636c>
            {
                alt_printf("time out after 5 msec while writing extended" 
81116468:	012044b4 	movhi	r4,33042
8111646c:	21282404 	addi	r4,r4,-24432
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81116470:	053ff084 	movi	r20,-62
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
            {
                alt_printf("time out after 5 msec while writing extended" 
81116474:	1116af00 	call	81116af0 <alt_printf>
81116478:	00000106 	br	81116480 <alt_msgdma_extended_descriptor_sync_transfer+0x1c0>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
8111647c:	05007804 	movi	r20,480
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
}
81116480:	a005883a 	mov	r2,r20
81116484:	dfc00517 	ldw	ra,20(sp)
81116488:	dd000417 	ldw	r20,16(sp)
8111648c:	dcc00317 	ldw	r19,12(sp)
81116490:	dc800217 	ldw	r18,8(sp)
81116494:	dc400117 	ldw	r17,4(sp)
81116498:	dc000017 	ldw	r16,0(sp)
8111649c:	dec00604 	addi	sp,sp,24
811164a0:	f800283a 	ret
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
811164a4:	18c00104 	addi	r3,r3,4
811164a8:	18800037 	ldwio	r2,0(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811164ac:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811164b0:	013fff84 	movi	r4,-2
811164b4:	2908703a 	and	r4,r5,r4
811164b8:	2001703a 	wrctl	status,r4
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811164bc:	10800814 	ori	r2,r2,32
811164c0:	18800035 	stwio	r2,0(r3)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
811164c4:	80800317 	ldw	r2,12(r16)
811164c8:	10c00037 	ldwio	r3,0(r2)
811164cc:	10c00035 	stwio	r3,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811164d0:	2801703a 	wrctl	status,r5
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
811164d4:	003fea06 	br	81116480 <__reset+0xfb0f6480>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
811164d8:	012044b4 	movhi	r4,33042
811164dc:	2127ed04 	addi	r4,r4,-24652
				" for storing descriptor\n");
            return -ETIME;
811164e0:	053ff084 	movi	r20,-62
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
811164e4:	1116af00 	call	81116af0 <alt_printf>
811164e8:	003fe506 	br	81116480 <__reset+0xfb0f6480>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
811164ec:	053fffc4 	movi	r20,-1
811164f0:	003fe306 	br	81116480 <__reset+0xfb0f6480>

811164f4 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
811164f4:	d0a02317 	ldw	r2,-32628(gp)
811164f8:	10001a26 	beq	r2,zero,81116564 <alt_alarm_start+0x70>
  {
    if (alarm)
811164fc:	20001b26 	beq	r4,zero,8111656c <alt_alarm_start+0x78>
    {
      alarm->callback = callback;
81116500:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
81116504:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116508:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111650c:	00bfff84 	movi	r2,-2
81116510:	1884703a 	and	r2,r3,r2
81116514:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81116518:	d0a02217 	ldw	r2,-32632(gp)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
8111651c:	11800044 	addi	r6,r2,1
81116520:	314b883a 	add	r5,r6,r5
81116524:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
81116528:	28800b36 	bltu	r5,r2,81116558 <alt_alarm_start+0x64>
      {
        alarm->rollover = 1;
      }
      else
      {
        alarm->rollover = 0;
8111652c:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81116530:	d0a00e04 	addi	r2,gp,-32712
81116534:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
81116538:	d0a00e17 	ldw	r2,-32712(gp)
8111653c:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
81116540:	d0a00e17 	ldw	r2,-32712(gp)
  list->next           = entry;
81116544:	d1200e15 	stw	r4,-32712(gp)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
81116548:	11000115 	stw	r4,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111654c:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
81116550:	0005883a 	mov	r2,zero
81116554:	f800283a 	ret
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
      {
        alarm->rollover = 1;
81116558:	00800044 	movi	r2,1
8111655c:	20800405 	stb	r2,16(r4)
81116560:	003ff306 	br	81116530 <__reset+0xfb0f6530>
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
81116564:	00bfde84 	movi	r2,-134
81116568:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
8111656c:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
81116570:	f800283a 	ret

81116574 <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
81116574:	00c0f874 	movhi	r3,993
81116578:	18fe0f84 	addi	r3,r3,-1986
8111657c:	20c7203a 	divu	r3,r4,r3
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81116580:	18000f26 	beq	r3,zero,811165c0 <alt_busy_sleep+0x4c>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81116584:	01a00034 	movhi	r6,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81116588:	017f07f4 	movhi	r5,64543
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
8111658c:	31bfffc4 	addi	r6,r6,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81116590:	2941f084 	addi	r5,r5,1986
81116594:	0005883a 	mov	r2,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81116598:	31bfffc4 	addi	r6,r6,-1
8111659c:	303ffe1e 	bne	r6,zero,81116598 <__reset+0xfb0f6598>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
811165a0:	10800044 	addi	r2,r2,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
811165a4:	2149883a 	add	r4,r4,r5
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
811165a8:	10fffb16 	blt	r2,r3,81116598 <__reset+0xfb0f6598>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811165ac:	21000864 	muli	r4,r4,33
811165b0:	213fffc4 	addi	r4,r4,-1
811165b4:	203ffe1e 	bne	r4,zero,811165b0 <__reset+0xfb0f65b0>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
811165b8:	0005883a 	mov	r2,zero
811165bc:	f800283a 	ret
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811165c0:	21000864 	muli	r4,r4,33
811165c4:	213fffc4 	addi	r4,r4,-1
811165c8:	013ffe16 	blt	zero,r4,811165c4 <__reset+0xfb0f65c4>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
811165cc:	0005883a 	mov	r2,zero
811165d0:	f800283a 	ret

811165d4 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
811165d4:	20000a26 	beq	r4,zero,81116600 <alt_dev_llist_insert+0x2c>
811165d8:	20800217 	ldw	r2,8(r4)
811165dc:	10000826 	beq	r2,zero,81116600 <alt_dev_llist_insert+0x2c>

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
811165e0:	28c00017 	ldw	r3,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
811165e4:	21400115 	stw	r5,4(r4)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
811165e8:	0005883a 	mov	r2,zero
  entry->next     = list->next;
811165ec:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
811165f0:	28c00017 	ldw	r3,0(r5)
811165f4:	19000115 	stw	r4,4(r3)
  list->next           = entry;
811165f8:	29000015 	stw	r4,0(r5)
811165fc:	f800283a 	ret
81116600:	d0a00b17 	ldw	r2,-32724(gp)
81116604:	10000926 	beq	r2,zero,8111662c <alt_dev_llist_insert+0x58>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
81116608:	deffff04 	addi	sp,sp,-4
8111660c:	dfc00015 	stw	ra,0(sp)
81116610:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
81116614:	00c00584 	movi	r3,22
81116618:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
8111661c:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
81116620:	dfc00017 	ldw	ra,0(sp)
81116624:	dec00104 	addi	sp,sp,4
81116628:	f800283a 	ret
8111662c:	d0a01a04 	addi	r2,gp,-32664
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
81116630:	00c00584 	movi	r3,22
81116634:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
81116638:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
8111663c:	f800283a 	ret

81116640 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
81116640:	defffc04 	addi	sp,sp,-16
81116644:	dc800215 	stw	r18,8(sp)
81116648:	dc000015 	stw	r16,0(sp)
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111664c:	04a04474 	movhi	r18,33041
81116650:	04204474 	movhi	r16,33041
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
81116654:	dfc00315 	stw	ra,12(sp)
81116658:	dc400115 	stw	r17,4(sp)
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111665c:	841cbb04 	addi	r16,r16,29420
81116660:	949cbc04 	addi	r18,r18,29424
81116664:	84800936 	bltu	r16,r18,8111668c <_do_ctors+0x4c>
81116668:	84a5c83a 	sub	r18,r16,r18
8111666c:	9024d0ba 	srli	r18,r18,2
81116670:	0023883a 	mov	r17,zero
81116674:	94800044 	addi	r18,r18,1
        (*ctor) (); 
81116678:	80800017 	ldw	r2,0(r16)
8111667c:	8c400044 	addi	r17,r17,1

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81116680:	843fff04 	addi	r16,r16,-4
        (*ctor) (); 
81116684:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81116688:	8cbffb1e 	bne	r17,r18,81116678 <__reset+0xfb0f6678>
        (*ctor) (); 
}
8111668c:	dfc00317 	ldw	ra,12(sp)
81116690:	dc800217 	ldw	r18,8(sp)
81116694:	dc400117 	ldw	r17,4(sp)
81116698:	dc000017 	ldw	r16,0(sp)
8111669c:	dec00404 	addi	sp,sp,16
811166a0:	f800283a 	ret

811166a4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
811166a4:	defffc04 	addi	sp,sp,-16
811166a8:	dc800215 	stw	r18,8(sp)
811166ac:	dc000015 	stw	r16,0(sp)
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811166b0:	04a04474 	movhi	r18,33041
811166b4:	04204474 	movhi	r16,33041
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
811166b8:	dfc00315 	stw	ra,12(sp)
811166bc:	dc400115 	stw	r17,4(sp)
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811166c0:	841cbb04 	addi	r16,r16,29420
811166c4:	949cbc04 	addi	r18,r18,29424
811166c8:	84800936 	bltu	r16,r18,811166f0 <_do_dtors+0x4c>
811166cc:	84a5c83a 	sub	r18,r16,r18
811166d0:	9024d0ba 	srli	r18,r18,2
811166d4:	0023883a 	mov	r17,zero
811166d8:	94800044 	addi	r18,r18,1
        (*dtor) (); 
811166dc:	80800017 	ldw	r2,0(r16)
811166e0:	8c400044 	addi	r17,r17,1

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811166e4:	843fff04 	addi	r16,r16,-4
        (*dtor) (); 
811166e8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811166ec:	8cbffb1e 	bne	r17,r18,811166dc <__reset+0xfb0f66dc>
        (*dtor) (); 
}
811166f0:	dfc00317 	ldw	ra,12(sp)
811166f4:	dc800217 	ldw	r18,8(sp)
811166f8:	dc400117 	ldw	r17,4(sp)
811166fc:	dc000017 	ldw	r16,0(sp)
81116700:	dec00404 	addi	sp,sp,16
81116704:	f800283a 	ret

81116708 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
81116708:	defffb04 	addi	sp,sp,-20
8111670c:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) llist->next;
81116710:	2c000017 	ldw	r16,0(r5)
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
81116714:	dc400115 	stw	r17,4(sp)
81116718:	2823883a 	mov	r17,r5
8111671c:	dcc00315 	stw	r19,12(sp)
81116720:	dfc00415 	stw	ra,16(sp)
81116724:	dc800215 	stw	r18,8(sp)
81116728:	2027883a 	mov	r19,r4
  alt_dev* next = (alt_dev*) llist->next;
  alt_32 len;

  len  = strlen(name) + 1;
8111672c:	1106f2c0 	call	81106f2c <strlen>
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81116730:	8c000b26 	beq	r17,r16,81116760 <alt_find_dev+0x58>
81116734:	14800044 	addi	r18,r2,1
81116738:	00000206 	br	81116744 <alt_find_dev+0x3c>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
8111673c:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81116740:	8c000726 	beq	r17,r16,81116760 <alt_find_dev+0x58>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
81116744:	81000217 	ldw	r4,8(r16)
81116748:	900d883a 	mov	r6,r18
8111674c:	980b883a 	mov	r5,r19
81116750:	1116e3c0 	call	81116e3c <memcmp>
81116754:	103ff91e 	bne	r2,zero,8111673c <__reset+0xfb0f673c>
81116758:	8005883a 	mov	r2,r16
8111675c:	00000106 	br	81116764 <alt_find_dev+0x5c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
81116760:	0005883a 	mov	r2,zero
}
81116764:	dfc00417 	ldw	ra,16(sp)
81116768:	dcc00317 	ldw	r19,12(sp)
8111676c:	dc800217 	ldw	r18,8(sp)
81116770:	dc400117 	ldw	r17,4(sp)
81116774:	dc000017 	ldw	r16,0(sp)
81116778:	dec00504 	addi	sp,sp,20
8111677c:	f800283a 	ret

81116780 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
81116780:	111680c1 	jmpi	8111680c <alt_iic_isr_register>

81116784 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116784:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116788:	00bfff84 	movi	r2,-2
8111678c:	2084703a 	and	r2,r4,r2
81116790:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
81116794:	00c00044 	movi	r3,1
81116798:	d0a02417 	ldw	r2,-32624(gp)
8111679c:	194a983a 	sll	r5,r3,r5
811167a0:	288ab03a 	or	r5,r5,r2
811167a4:	d1602415 	stw	r5,-32624(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
811167a8:	d0a02417 	ldw	r2,-32624(gp)
811167ac:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811167b0:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
811167b4:	0005883a 	mov	r2,zero
811167b8:	f800283a 	ret

811167bc <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811167bc:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811167c0:	00bfff84 	movi	r2,-2
811167c4:	2084703a 	and	r2,r4,r2
811167c8:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
811167cc:	00ffff84 	movi	r3,-2
811167d0:	d0a02417 	ldw	r2,-32624(gp)
811167d4:	194a183a 	rol	r5,r3,r5
811167d8:	288a703a 	and	r5,r5,r2
811167dc:	d1602415 	stw	r5,-32624(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
811167e0:	d0a02417 	ldw	r2,-32624(gp)
811167e4:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811167e8:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
811167ec:	0005883a 	mov	r2,zero
811167f0:	f800283a 	ret

811167f4 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
811167f4:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
811167f8:	00800044 	movi	r2,1
811167fc:	1144983a 	sll	r2,r2,r5
81116800:	10c4703a 	and	r2,r2,r3
}
81116804:	1004c03a 	cmpne	r2,r2,zero
81116808:	f800283a 	ret

8111680c <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
8111680c:	00c007c4 	movi	r3,31
81116810:	19401616 	blt	r3,r5,8111686c <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
81116814:	defffe04 	addi	sp,sp,-8
81116818:	dfc00115 	stw	ra,4(sp)
8111681c:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116820:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116824:	00ffff84 	movi	r3,-2
81116828:	80c6703a 	and	r3,r16,r3
8111682c:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
81116830:	280490fa 	slli	r2,r5,3
81116834:	00e044b4 	movhi	r3,33042
81116838:	18f12104 	addi	r3,r3,-15228
8111683c:	1885883a 	add	r2,r3,r2
81116840:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
81116844:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
81116848:	30000626 	beq	r6,zero,81116864 <alt_iic_isr_register+0x58>
8111684c:	11167840 	call	81116784 <alt_ic_irq_enable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116850:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
81116854:	dfc00117 	ldw	ra,4(sp)
81116858:	dc000017 	ldw	r16,0(sp)
8111685c:	dec00204 	addi	sp,sp,8
81116860:	f800283a 	ret
    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
81116864:	11167bc0 	call	811167bc <alt_ic_irq_disable>
81116868:	003ff906 	br	81116850 <__reset+0xfb0f6850>
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
8111686c:	00bffa84 	movi	r2,-22
81116870:	f800283a 	ret

81116874 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
81116874:	defffd04 	addi	sp,sp,-12
81116878:	dc400115 	stw	r17,4(sp)
8111687c:	dc000015 	stw	r16,0(sp)
81116880:	2823883a 	mov	r17,r5
81116884:	3021883a 	mov	r16,r6

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  int old;

  old = open (name, flags, mode);
81116888:	01400044 	movi	r5,1
8111688c:	01807fc4 	movi	r6,511
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
81116890:	dfc00215 	stw	ra,8(sp)

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  int old;

  old = open (name, flags, mode);
81116894:	11169780 	call	81116978 <open>

  if (old >= 0)
81116898:	10000c16 	blt	r2,zero,811168cc <alt_io_redirect+0x58>
  {
    fd->dev      = alt_fd_list[old].dev;
8111689c:	10c00324 	muli	r3,r2,12
811168a0:	016044b4 	movhi	r5,33042
811168a4:	296a9104 	addi	r5,r5,-21948
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
811168a8:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
811168ac:	28c5883a 	add	r2,r5,r3
811168b0:	11800017 	ldw	r6,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;
811168b4:	10c00217 	ldw	r3,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
811168b8:	29800315 	stw	r6,12(r5)
    fd->priv     = alt_fd_list[old].priv;
811168bc:	10800117 	ldw	r2,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
811168c0:	28c00515 	stw	r3,20(r5)
  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
811168c4:	28800415 	stw	r2,16(r5)
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
811168c8:	11143ac0 	call	811143ac <alt_release_fd>

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  int old;

  old = open (name, flags, mode);
811168cc:	01807fc4 	movi	r6,511
811168d0:	000b883a 	mov	r5,zero
811168d4:	8809883a 	mov	r4,r17
811168d8:	11169780 	call	81116978 <open>

  if (old >= 0)
811168dc:	10000c16 	blt	r2,zero,81116910 <alt_io_redirect+0x9c>
  {
    fd->dev      = alt_fd_list[old].dev;
811168e0:	10c00324 	muli	r3,r2,12
811168e4:	016044b4 	movhi	r5,33042
811168e8:	296a9104 	addi	r5,r5,-21948
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
811168ec:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
811168f0:	28c5883a 	add	r2,r5,r3
811168f4:	11800017 	ldw	r6,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;
811168f8:	10c00217 	ldw	r3,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
811168fc:	29800015 	stw	r6,0(r5)
    fd->priv     = alt_fd_list[old].priv;
81116900:	10800117 	ldw	r2,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
81116904:	28c00215 	stw	r3,8(r5)
  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
81116908:	28800115 	stw	r2,4(r5)
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
8111690c:	11143ac0 	call	811143ac <alt_release_fd>

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  int old;

  old = open (name, flags, mode);
81116910:	01807fc4 	movi	r6,511
81116914:	01400044 	movi	r5,1
81116918:	8009883a 	mov	r4,r16
8111691c:	11169780 	call	81116978 <open>

  if (old >= 0)
81116920:	10001016 	blt	r2,zero,81116964 <alt_io_redirect+0xf0>
  {
    fd->dev      = alt_fd_list[old].dev;
81116924:	10c00324 	muli	r3,r2,12
81116928:	016044b4 	movhi	r5,33042
8111692c:	296a9104 	addi	r5,r5,-21948
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
81116930:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
81116934:	28c5883a 	add	r2,r5,r3
81116938:	11800017 	ldw	r6,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;
8111693c:	10c00217 	ldw	r3,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
81116940:	29800615 	stw	r6,24(r5)
    fd->priv     = alt_fd_list[old].priv;
81116944:	10800117 	ldw	r2,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
81116948:	28c00815 	stw	r3,32(r5)
  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
8111694c:	28800715 	stw	r2,28(r5)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
}  
81116950:	dfc00217 	ldw	ra,8(sp)
81116954:	dc400117 	ldw	r17,4(sp)
81116958:	dc000017 	ldw	r16,0(sp)
8111695c:	dec00304 	addi	sp,sp,12
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
81116960:	11143ac1 	jmpi	811143ac <alt_release_fd>
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
}  
81116964:	dfc00217 	ldw	ra,8(sp)
81116968:	dc400117 	ldw	r17,4(sp)
8111696c:	dc000017 	ldw	r16,0(sp)
81116970:	dec00304 	addi	sp,sp,12
81116974:	f800283a 	ret

81116978 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
81116978:	defffa04 	addi	sp,sp,-24
8111697c:	dc000015 	stw	r16,0(sp)
81116980:	2821883a 	mov	r16,r5
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
81116984:	d1600704 	addi	r5,gp,-32740
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
81116988:	dc800215 	stw	r18,8(sp)
8111698c:	dc400115 	stw	r17,4(sp)
81116990:	dfc00515 	stw	ra,20(sp)
81116994:	dd000415 	stw	r20,16(sp)
81116998:	dcc00315 	stw	r19,12(sp)
8111699c:	2023883a 	mov	r17,r4
811169a0:	3025883a 	mov	r18,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
811169a4:	11167080 	call	81116708 <alt_find_dev>
811169a8:	10004626 	beq	r2,zero,81116ac4 <open+0x14c>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
811169ac:	1009883a 	mov	r4,r2
811169b0:	1029883a 	mov	r20,r2
811169b4:	1116d2c0 	call	81116d2c <alt_get_fd>
811169b8:	1027883a 	mov	r19,r2
811169bc:	1000090e 	bge	r2,zero,811169e4 <open+0x6c>
811169c0:	04e1c83a 	sub	r16,zero,r19

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
811169c4:	9809883a 	mov	r4,r19
811169c8:	11143ac0 	call	811143ac <alt_release_fd>
811169cc:	d0a00b17 	ldw	r2,-32724(gp)
811169d0:	10004326 	beq	r2,zero,81116ae0 <open+0x168>
811169d4:	103ee83a 	callr	r2
    ALT_ERRNO = -status;
811169d8:	14000015 	stw	r16,0(r2)
    return -1;
811169dc:	00bfffc4 	movi	r2,-1
811169e0:	00002e06 	br	81116a9c <open+0x124>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
811169e4:	99000324 	muli	r4,r19,12

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
811169e8:	00d00034 	movhi	r3,16384
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
811169ec:	00a044b4 	movhi	r2,33042

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
811169f0:	18ffffc4 	addi	r3,r3,-1
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
811169f4:	10aa9104 	addi	r2,r2,-21948

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
811169f8:	80c6703a 	and	r3,r16,r3
811169fc:	18d00034 	orhi	r3,r3,16384
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
81116a00:	2089883a 	add	r4,r4,r2

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
81116a04:	20c00215 	stw	r3,8(r4)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
81116a08:	d2200617 	ldw	r8,-32744(gp)
81116a0c:	21c00017 	ldw	r7,0(r4)
81116a10:	11400204 	addi	r5,r2,8
81116a14:	0007883a 	mov	r3,zero
81116a18:	00000306 	br	81116a28 <open+0xb0>
81116a1c:	10800304 	addi	r2,r2,12
81116a20:	29400304 	addi	r5,r5,12
81116a24:	40c01436 	bltu	r8,r3,81116a78 <open+0x100>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
81116a28:	11800017 	ldw	r6,0(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
81116a2c:	18c00044 	addi	r3,r3,1
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
81116a30:	31fffa1e 	bne	r6,r7,81116a1c <__reset+0xfb0f6a1c>
81116a34:	29800017 	ldw	r6,0(r5)
81116a38:	303ff80e 	bge	r6,zero,81116a1c <__reset+0xfb0f6a1c>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
81116a3c:	20bff726 	beq	r4,r2,81116a1c <__reset+0xfb0f6a1c>
81116a40:	04000344 	movi	r16,13
81116a44:	003fdf06 	br	811169c4 <__reset+0xfb0f69c4>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
81116a48:	1009883a 	mov	r4,r2
81116a4c:	1116d2c0 	call	81116d2c <alt_get_fd>
81116a50:	1027883a 	mov	r19,r2
81116a54:	103fda16 	blt	r2,zero,811169c0 <__reset+0xfb0f69c0>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
81116a58:	99000324 	muli	r4,r19,12
81116a5c:	00a044b4 	movhi	r2,33042
81116a60:	10aa9104 	addi	r2,r2,-21948
81116a64:	2089883a 	add	r4,r4,r2
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
81116a68:	00900034 	movhi	r2,16384
81116a6c:	10bfffc4 	addi	r2,r2,-1
81116a70:	8084703a 	and	r2,r16,r2
81116a74:	20800215 	stw	r2,8(r4)
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
81116a78:	a0800317 	ldw	r2,12(r20)
81116a7c:	10000f26 	beq	r2,zero,81116abc <open+0x144>
81116a80:	900f883a 	mov	r7,r18
81116a84:	800d883a 	mov	r6,r16
81116a88:	880b883a 	mov	r5,r17
81116a8c:	103ee83a 	callr	r2
81116a90:	1007883a 	mov	r3,r2
81116a94:	9805883a 	mov	r2,r19
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
81116a98:	18001316 	blt	r3,zero,81116ae8 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
}
81116a9c:	dfc00517 	ldw	ra,20(sp)
81116aa0:	dd000417 	ldw	r20,16(sp)
81116aa4:	dcc00317 	ldw	r19,12(sp)
81116aa8:	dc800217 	ldw	r18,8(sp)
81116aac:	dc400117 	ldw	r17,4(sp)
81116ab0:	dc000017 	ldw	r16,0(sp)
81116ab4:	dec00604 	addi	sp,sp,24
81116ab8:	f800283a 	ret
81116abc:	9805883a 	mov	r2,r19
81116ac0:	003ff606 	br	81116a9c <__reset+0xfb0f6a9c>
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
81116ac4:	8809883a 	mov	r4,r17
81116ac8:	1116c800 	call	81116c80 <alt_find_file>
81116acc:	1029883a 	mov	r20,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
81116ad0:	103fdd1e 	bne	r2,zero,81116a48 <__reset+0xfb0f6a48>
81116ad4:	040004c4 	movi	r16,19
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
81116ad8:	04ffffc4 	movi	r19,-1
81116adc:	003fb906 	br	811169c4 <__reset+0xfb0f69c4>
81116ae0:	d0a01a04 	addi	r2,gp,-32664
81116ae4:	003fbc06 	br	811169d8 <__reset+0xfb0f69d8>
81116ae8:	00e1c83a 	sub	r16,zero,r3
81116aec:	003fb506 	br	811169c4 <__reset+0xfb0f69c4>

81116af0 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
81116af0:	defff304 	addi	sp,sp,-52
81116af4:	dc000015 	stw	r16,0(sp)
81116af8:	2021883a 	mov	r16,r4
81116afc:	dfc00915 	stw	ra,36(sp)
81116b00:	df000815 	stw	fp,32(sp)
81116b04:	ddc00715 	stw	r23,28(sp)
81116b08:	dd800615 	stw	r22,24(sp)
81116b0c:	dd400515 	stw	r21,20(sp)
81116b10:	dd000415 	stw	r20,16(sp)
81116b14:	dcc00315 	stw	r19,12(sp)
81116b18:	dc800215 	stw	r18,8(sp)
81116b1c:	dc400115 	stw	r17,4(sp)
81116b20:	d9400a15 	stw	r5,40(sp)
81116b24:	d9800b15 	stw	r6,44(sp)
81116b28:	d9c00c15 	stw	r7,48(sp)
    w = fmt;
    while ((c = *w++) != 0)
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
81116b2c:	04400944 	movi	r17,37
 */
void 
alt_printf(const char* fmt, ... )
{
	va_list args;
	va_start(args, fmt);
81116b30:	dcc00a04 	addi	r19,sp,40
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
81116b34:	054018c4 	movi	r21,99
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
81116b38:	05801e04 	movi	r22,120
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81116b3c:	048003c4 	movi	r18,15
                        if (digit <= 9)
81116b40:	05000244 	movi	r20,9
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81116b44:	81000007 	ldb	r4,0(r16)
81116b48:	20000526 	beq	r4,zero,81116b60 <alt_printf+0x70>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
81116b4c:	24401026 	beq	r4,r17,81116b90 <alt_printf+0xa0>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81116b50:	84000044 	addi	r16,r16,1
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
        {
            alt_putchar(c);
81116b54:	1116c6c0 	call	81116c6c <alt_putchar>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81116b58:	81000007 	ldb	r4,0(r16)
81116b5c:	203ffb1e 	bne	r4,zero,81116b4c <__reset+0xfb0f6b4c>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81116b60:	dfc00917 	ldw	ra,36(sp)
81116b64:	df000817 	ldw	fp,32(sp)
81116b68:	ddc00717 	ldw	r23,28(sp)
81116b6c:	dd800617 	ldw	r22,24(sp)
81116b70:	dd400517 	ldw	r21,20(sp)
81116b74:	dd000417 	ldw	r20,16(sp)
81116b78:	dcc00317 	ldw	r19,12(sp)
81116b7c:	dc800217 	ldw	r18,8(sp)
81116b80:	dc400117 	ldw	r17,4(sp)
81116b84:	dc000017 	ldw	r16,0(sp)
81116b88:	dec00d04 	addi	sp,sp,52
81116b8c:	f800283a 	ret
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
81116b90:	80800047 	ldb	r2,1(r16)
81116b94:	84000084 	addi	r16,r16,2
81116b98:	103ff126 	beq	r2,zero,81116b60 <__reset+0xfb0f6b60>
            {
                if (c == '%')
81116b9c:	14402926 	beq	r2,r17,81116c44 <alt_printf+0x154>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
81116ba0:	15402b26 	beq	r2,r21,81116c50 <alt_printf+0x160>
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
81116ba4:	15800b26 	beq	r2,r22,81116bd4 <alt_printf+0xe4>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81116ba8:	00c01cc4 	movi	r3,115
81116bac:	10ffe51e 	bne	r2,r3,81116b44 <__reset+0xfb0f6b44>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
81116bb0:	9f000017 	ldw	fp,0(r19)
81116bb4:	9cc00104 	addi	r19,r19,4

                    while(*s)
81116bb8:	e1000007 	ldb	r4,0(fp)
81116bbc:	203fe126 	beq	r4,zero,81116b44 <__reset+0xfb0f6b44>
                      alt_putchar(*s++);
81116bc0:	e7000044 	addi	fp,fp,1
81116bc4:	1116c6c0 	call	81116c6c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81116bc8:	e1000007 	ldb	r4,0(fp)
81116bcc:	203ffc1e 	bne	r4,zero,81116bc0 <__reset+0xfb0f6bc0>
81116bd0:	003fdc06 	br	81116b44 <__reset+0xfb0f6b44>
                    alt_putchar(v);
                }
                else if (c == 'x')
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81116bd4:	9dc00017 	ldw	r23,0(r19)
81116bd8:	9cc00104 	addi	r19,r19,4
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
81116bdc:	b8002026 	beq	r23,zero,81116c60 <alt_printf+0x170>
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81116be0:	b8bc002c 	andhi	r2,r23,61440
81116be4:	07000704 	movi	fp,28
81116be8:	1000101e 	bne	r2,zero,81116c2c <alt_printf+0x13c>
                        digit_shift -= 4;
81116bec:	e73fff04 	addi	fp,fp,-4
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81116bf0:	9704983a 	sll	r2,r18,fp
81116bf4:	15c4703a 	and	r2,r2,r23
81116bf8:	103ffc26 	beq	r2,zero,81116bec <__reset+0xfb0f6bec>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81116bfc:	e03fd116 	blt	fp,zero,81116b44 <__reset+0xfb0f6b44>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81116c00:	9708983a 	sll	r4,r18,fp
81116c04:	25c8703a 	and	r4,r4,r23
81116c08:	2708d83a 	srl	r4,r4,fp
                        if (digit <= 9)
81116c0c:	a1000b36 	bltu	r20,r4,81116c3c <alt_printf+0x14c>
                            c = '0' + digit;
81116c10:	21000c04 	addi	r4,r4,48
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
81116c14:	21003fcc 	andi	r4,r4,255
81116c18:	2100201c 	xori	r4,r4,128
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81116c1c:	e73fff04 	addi	fp,fp,-4
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
                        if (digit <= 9)
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
81116c20:	213fe004 	addi	r4,r4,-128
81116c24:	1116c6c0 	call	81116c6c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81116c28:	e03fc616 	blt	fp,zero,81116b44 <__reset+0xfb0f6b44>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81116c2c:	9708983a 	sll	r4,r18,fp
81116c30:	25c8703a 	and	r4,r4,r23
81116c34:	2708d83a 	srl	r4,r4,fp
                        if (digit <= 9)
81116c38:	a13ff52e 	bgeu	r20,r4,81116c10 <__reset+0xfb0f6c10>
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
81116c3c:	210015c4 	addi	r4,r4,87
81116c40:	003ff406 	br	81116c14 <__reset+0xfb0f6c14>
            if ((c = *w++) != 0)
            {
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
81116c44:	8809883a 	mov	r4,r17
81116c48:	1116c6c0 	call	81116c6c <alt_putchar>
81116c4c:	003fbd06 	br	81116b44 <__reset+0xfb0f6b44>
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
81116c50:	99000017 	ldw	r4,0(r19)
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
81116c54:	9cc00104 	addi	r19,r19,4
                    alt_putchar(v);
81116c58:	1116c6c0 	call	81116c6c <alt_putchar>
81116c5c:	003fb906 	br	81116b44 <__reset+0xfb0f6b44>
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
                    {
                        alt_putchar('0');
81116c60:	01000c04 	movi	r4,48
81116c64:	1116c6c0 	call	81116c6c <alt_putchar>
                        continue;
81116c68:	003fb606 	br	81116b44 <__reset+0xfb0f6b44>

81116c6c <alt_putchar>:
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
81116c6c:	d0a00117 	ldw	r2,-32764(gp)
81116c70:	11400217 	ldw	r5,8(r2)
81116c74:	110dbd81 	jmpi	8110dbd8 <putc>

81116c78 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
81116c78:	000170fa 	wrctl	ienable,zero
81116c7c:	f800283a 	ret

81116c80 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
81116c80:	defffa04 	addi	sp,sp,-24
81116c84:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
81116c88:	d4200917 	ldw	r16,-32732(gp)
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
81116c8c:	dd000415 	stw	r20,16(sp)
81116c90:	dfc00515 	stw	ra,20(sp)
81116c94:	dcc00315 	stw	r19,12(sp)
81116c98:	dc800215 	stw	r18,8(sp)
81116c9c:	dc400115 	stw	r17,4(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
81116ca0:	d5200904 	addi	r20,gp,-32732
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81116ca4:	85001626 	beq	r16,r20,81116d00 <alt_find_file+0x80>
81116ca8:	2025883a 	mov	r18,r4
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
81116cac:	04c00bc4 	movi	r19,47
81116cb0:	00000806 	br	81116cd4 <alt_find_file+0x54>
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81116cb4:	9185883a 	add	r2,r18,r6
81116cb8:	10800007 	ldb	r2,0(r2)
81116cbc:	14c00126 	beq	r2,r19,81116cc4 <alt_find_file+0x44>
81116cc0:	1000021e 	bne	r2,zero,81116ccc <alt_find_file+0x4c>
        !memcmp (next->name, name, len))
81116cc4:	1116e3c0 	call	81116e3c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81116cc8:	10001626 	beq	r2,zero,81116d24 <alt_find_file+0xa4>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
81116ccc:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81116cd0:	85000b26 	beq	r16,r20,81116d00 <alt_find_file+0x80>
  {
    len = strlen(next->name);
81116cd4:	84400217 	ldw	r17,8(r16)
81116cd8:	8809883a 	mov	r4,r17
81116cdc:	1106f2c0 	call	81106f2c <strlen>
81116ce0:	100d883a 	mov	r6,r2
    
    if (next->name[len-1] == '/')
81116ce4:	8885883a 	add	r2,r17,r2
81116ce8:	10bfffc7 	ldb	r2,-1(r2)
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
        !memcmp (next->name, name, len))
81116cec:	900b883a 	mov	r5,r18
81116cf0:	8809883a 	mov	r4,r17
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
81116cf4:	14ffef1e 	bne	r2,r19,81116cb4 <__reset+0xfb0f6cb4>
    {
      len -= 1;
81116cf8:	31bfffc4 	addi	r6,r6,-1
81116cfc:	003fed06 	br	81116cb4 <__reset+0xfb0f6cb4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
81116d00:	0005883a 	mov	r2,zero
}
81116d04:	dfc00517 	ldw	ra,20(sp)
81116d08:	dd000417 	ldw	r20,16(sp)
81116d0c:	dcc00317 	ldw	r19,12(sp)
81116d10:	dc800217 	ldw	r18,8(sp)
81116d14:	dc400117 	ldw	r17,4(sp)
81116d18:	dc000017 	ldw	r16,0(sp)
81116d1c:	dec00604 	addi	sp,sp,24
81116d20:	f800283a 	ret
81116d24:	8005883a 	mov	r2,r16
81116d28:	003ff606 	br	81116d04 <__reset+0xfb0f6d04>

81116d2c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
81116d2c:	01e044b4 	movhi	r7,33042
81116d30:	39ea9104 	addi	r7,r7,-21948
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81116d34:	0005883a 	mov	r2,zero
81116d38:	3807883a 	mov	r3,r7
81116d3c:	01800804 	movi	r6,32
81116d40:	00000206 	br	81116d4c <alt_get_fd+0x20>
81116d44:	10800044 	addi	r2,r2,1
81116d48:	11800a26 	beq	r2,r6,81116d74 <alt_get_fd+0x48>
  {
    if (!alt_fd_list[i].dev)
81116d4c:	19400017 	ldw	r5,0(r3)
81116d50:	18c00304 	addi	r3,r3,12
81116d54:	283ffb1e 	bne	r5,zero,81116d44 <__reset+0xfb0f6d44>
    {
      alt_fd_list[i].dev = dev;
81116d58:	10c00324 	muli	r3,r2,12
81116d5c:	38cf883a 	add	r7,r7,r3
      if (i > alt_max_fd)
81116d60:	d0e00617 	ldw	r3,-32744(gp)

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
81116d64:	39000015 	stw	r4,0(r7)
      if (i > alt_max_fd)
81116d68:	1880030e 	bge	r3,r2,81116d78 <alt_get_fd+0x4c>
      {
        alt_max_fd = i;
81116d6c:	d0a00615 	stw	r2,-32744(gp)
81116d70:	f800283a 	ret
 */

int alt_get_fd (alt_dev* dev)
{
  alt_32 i;
  int rc = -EMFILE;
81116d74:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
81116d78:	f800283a 	ret

81116d7c <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
81116d7c:	213ffe84 	addi	r4,r4,-6
81116d80:	008003c4 	movi	r2,15
81116d84:	11001636 	bltu	r2,r4,81116de0 <alt_exception_cause_generated_bad_addr+0x64>
81116d88:	200890ba 	slli	r4,r4,2
81116d8c:	00a04474 	movhi	r2,33041
81116d90:	109b6804 	addi	r2,r2,28064
81116d94:	2089883a 	add	r4,r4,r2
81116d98:	20800017 	ldw	r2,0(r4)
81116d9c:	1000683a 	jmp	r2
81116da0:	81116de8 	cmpgeui	r4,r16,17847
81116da4:	81116de8 	cmpgeui	r4,r16,17847
81116da8:	81116de0 	cmpeqi	r4,r16,17847
81116dac:	81116de0 	cmpeqi	r4,r16,17847
81116db0:	81116de0 	cmpeqi	r4,r16,17847
81116db4:	81116de8 	cmpgeui	r4,r16,17847
81116db8:	81116de0 	cmpeqi	r4,r16,17847
81116dbc:	81116de0 	cmpeqi	r4,r16,17847
81116dc0:	81116de8 	cmpgeui	r4,r16,17847
81116dc4:	81116de8 	cmpgeui	r4,r16,17847
81116dc8:	81116de0 	cmpeqi	r4,r16,17847
81116dcc:	81116de8 	cmpgeui	r4,r16,17847
81116dd0:	81116de0 	cmpeqi	r4,r16,17847
81116dd4:	81116de0 	cmpeqi	r4,r16,17847
81116dd8:	81116de0 	cmpeqi	r4,r16,17847
81116ddc:	81116de8 	cmpgeui	r4,r16,17847
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
81116de0:	0005883a 	mov	r2,zero
81116de4:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
81116de8:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
81116dec:	f800283a 	ret

81116df0 <atexit>:
81116df0:	200b883a 	mov	r5,r4
81116df4:	000f883a 	mov	r7,zero
81116df8:	000d883a 	mov	r6,zero
81116dfc:	0009883a 	mov	r4,zero
81116e00:	1116fa41 	jmpi	81116fa4 <__register_exitproc>

81116e04 <exit>:
81116e04:	defffe04 	addi	sp,sp,-8
81116e08:	000b883a 	mov	r5,zero
81116e0c:	dc000015 	stw	r16,0(sp)
81116e10:	dfc00115 	stw	ra,4(sp)
81116e14:	2021883a 	mov	r16,r4
81116e18:	11170bc0 	call	811170bc <__call_exitprocs>
81116e1c:	00a044b4 	movhi	r2,33042
81116e20:	10afa604 	addi	r2,r2,-16744
81116e24:	11000017 	ldw	r4,0(r2)
81116e28:	20800f17 	ldw	r2,60(r4)
81116e2c:	10000126 	beq	r2,zero,81116e34 <exit+0x30>
81116e30:	103ee83a 	callr	r2
81116e34:	8009883a 	mov	r4,r16
81116e38:	111723c0 	call	8111723c <_exit>

81116e3c <memcmp>:
81116e3c:	01c000c4 	movi	r7,3
81116e40:	3980192e 	bgeu	r7,r6,81116ea8 <memcmp+0x6c>
81116e44:	2144b03a 	or	r2,r4,r5
81116e48:	11c4703a 	and	r2,r2,r7
81116e4c:	10000f26 	beq	r2,zero,81116e8c <memcmp+0x50>
81116e50:	20800003 	ldbu	r2,0(r4)
81116e54:	28c00003 	ldbu	r3,0(r5)
81116e58:	10c0151e 	bne	r2,r3,81116eb0 <memcmp+0x74>
81116e5c:	31bfff84 	addi	r6,r6,-2
81116e60:	01ffffc4 	movi	r7,-1
81116e64:	00000406 	br	81116e78 <memcmp+0x3c>
81116e68:	20800003 	ldbu	r2,0(r4)
81116e6c:	28c00003 	ldbu	r3,0(r5)
81116e70:	31bfffc4 	addi	r6,r6,-1
81116e74:	10c00e1e 	bne	r2,r3,81116eb0 <memcmp+0x74>
81116e78:	21000044 	addi	r4,r4,1
81116e7c:	29400044 	addi	r5,r5,1
81116e80:	31fff91e 	bne	r6,r7,81116e68 <__reset+0xfb0f6e68>
81116e84:	0005883a 	mov	r2,zero
81116e88:	f800283a 	ret
81116e8c:	20c00017 	ldw	r3,0(r4)
81116e90:	28800017 	ldw	r2,0(r5)
81116e94:	18bfee1e 	bne	r3,r2,81116e50 <__reset+0xfb0f6e50>
81116e98:	31bfff04 	addi	r6,r6,-4
81116e9c:	21000104 	addi	r4,r4,4
81116ea0:	29400104 	addi	r5,r5,4
81116ea4:	39bff936 	bltu	r7,r6,81116e8c <__reset+0xfb0f6e8c>
81116ea8:	303fe91e 	bne	r6,zero,81116e50 <__reset+0xfb0f6e50>
81116eac:	003ff506 	br	81116e84 <__reset+0xfb0f6e84>
81116eb0:	10c5c83a 	sub	r2,r2,r3
81116eb4:	f800283a 	ret

81116eb8 <strncpy>:
81116eb8:	2906b03a 	or	r3,r5,r4
81116ebc:	18c000cc 	andi	r3,r3,3
81116ec0:	2005883a 	mov	r2,r4
81116ec4:	18002c1e 	bne	r3,zero,81116f78 <strncpy+0xc0>
81116ec8:	010000c4 	movi	r4,3
81116ecc:	21802a2e 	bgeu	r4,r6,81116f78 <strncpy+0xc0>
81116ed0:	033fbff4 	movhi	r12,65279
81116ed4:	02e02074 	movhi	r11,32897
81116ed8:	633fbfc4 	addi	r12,r12,-257
81116edc:	5ae02004 	addi	r11,r11,-32640
81116ee0:	100f883a 	mov	r7,r2
81116ee4:	2a000017 	ldw	r8,0(r5)
81116ee8:	3815883a 	mov	r10,r7
81116eec:	4313883a 	add	r9,r8,r12
81116ef0:	0206303a 	nor	r3,zero,r8
81116ef4:	48c6703a 	and	r3,r9,r3
81116ef8:	1ac6703a 	and	r3,r3,r11
81116efc:	1800261e 	bne	r3,zero,81116f98 <strncpy+0xe0>
81116f00:	39c00104 	addi	r7,r7,4
81116f04:	52000015 	stw	r8,0(r10)
81116f08:	31bfff04 	addi	r6,r6,-4
81116f0c:	3811883a 	mov	r8,r7
81116f10:	29400104 	addi	r5,r5,4
81116f14:	21bff336 	bltu	r4,r6,81116ee4 <__reset+0xfb0f6ee4>
81116f18:	30001e26 	beq	r6,zero,81116f94 <strncpy+0xdc>
81116f1c:	29c00003 	ldbu	r7,0(r5)
81116f20:	31bfffc4 	addi	r6,r6,-1
81116f24:	40c00044 	addi	r3,r8,1
81116f28:	41c00005 	stb	r7,0(r8)
81116f2c:	39c03fcc 	andi	r7,r7,255
81116f30:	39c0201c 	xori	r7,r7,128
81116f34:	39ffe004 	addi	r7,r7,-128
81116f38:	29400044 	addi	r5,r5,1
81116f3c:	38001026 	beq	r7,zero,81116f80 <strncpy+0xc8>
81116f40:	1811883a 	mov	r8,r3
81116f44:	00000906 	br	81116f6c <strncpy+0xb4>
81116f48:	29c00003 	ldbu	r7,0(r5)
81116f4c:	31bfffc4 	addi	r6,r6,-1
81116f50:	29400044 	addi	r5,r5,1
81116f54:	41c00005 	stb	r7,0(r8)
81116f58:	39c03fcc 	andi	r7,r7,255
81116f5c:	39c0201c 	xori	r7,r7,128
81116f60:	39ffe004 	addi	r7,r7,-128
81116f64:	1811883a 	mov	r8,r3
81116f68:	38000526 	beq	r7,zero,81116f80 <strncpy+0xc8>
81116f6c:	18c00044 	addi	r3,r3,1
81116f70:	303ff51e 	bne	r6,zero,81116f48 <__reset+0xfb0f6f48>
81116f74:	f800283a 	ret
81116f78:	1011883a 	mov	r8,r2
81116f7c:	003fe606 	br	81116f18 <__reset+0xfb0f6f18>
81116f80:	30000726 	beq	r6,zero,81116fa0 <strncpy+0xe8>
81116f84:	198d883a 	add	r6,r3,r6
81116f88:	18000005 	stb	zero,0(r3)
81116f8c:	18c00044 	addi	r3,r3,1
81116f90:	19bffd1e 	bne	r3,r6,81116f88 <__reset+0xfb0f6f88>
81116f94:	f800283a 	ret
81116f98:	3811883a 	mov	r8,r7
81116f9c:	003fdf06 	br	81116f1c <__reset+0xfb0f6f1c>
81116fa0:	f800283a 	ret

81116fa4 <__register_exitproc>:
81116fa4:	defffa04 	addi	sp,sp,-24
81116fa8:	dc000315 	stw	r16,12(sp)
81116fac:	042044b4 	movhi	r16,33042
81116fb0:	842fa604 	addi	r16,r16,-16744
81116fb4:	80c00017 	ldw	r3,0(r16)
81116fb8:	dc400415 	stw	r17,16(sp)
81116fbc:	dfc00515 	stw	ra,20(sp)
81116fc0:	18805217 	ldw	r2,328(r3)
81116fc4:	2023883a 	mov	r17,r4
81116fc8:	10003726 	beq	r2,zero,811170a8 <__register_exitproc+0x104>
81116fcc:	10c00117 	ldw	r3,4(r2)
81116fd0:	010007c4 	movi	r4,31
81116fd4:	20c00e16 	blt	r4,r3,81117010 <__register_exitproc+0x6c>
81116fd8:	1a000044 	addi	r8,r3,1
81116fdc:	8800221e 	bne	r17,zero,81117068 <__register_exitproc+0xc4>
81116fe0:	18c00084 	addi	r3,r3,2
81116fe4:	18c7883a 	add	r3,r3,r3
81116fe8:	18c7883a 	add	r3,r3,r3
81116fec:	12000115 	stw	r8,4(r2)
81116ff0:	10c7883a 	add	r3,r2,r3
81116ff4:	19400015 	stw	r5,0(r3)
81116ff8:	0005883a 	mov	r2,zero
81116ffc:	dfc00517 	ldw	ra,20(sp)
81117000:	dc400417 	ldw	r17,16(sp)
81117004:	dc000317 	ldw	r16,12(sp)
81117008:	dec00604 	addi	sp,sp,24
8111700c:	f800283a 	ret
81117010:	00800034 	movhi	r2,0
81117014:	10800004 	addi	r2,r2,0
81117018:	10002626 	beq	r2,zero,811170b4 <__register_exitproc+0x110>
8111701c:	01006404 	movi	r4,400
81117020:	d9400015 	stw	r5,0(sp)
81117024:	d9800115 	stw	r6,4(sp)
81117028:	d9c00215 	stw	r7,8(sp)
8111702c:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81117030:	d9400017 	ldw	r5,0(sp)
81117034:	d9800117 	ldw	r6,4(sp)
81117038:	d9c00217 	ldw	r7,8(sp)
8111703c:	10001d26 	beq	r2,zero,811170b4 <__register_exitproc+0x110>
81117040:	81000017 	ldw	r4,0(r16)
81117044:	10000115 	stw	zero,4(r2)
81117048:	02000044 	movi	r8,1
8111704c:	22405217 	ldw	r9,328(r4)
81117050:	0007883a 	mov	r3,zero
81117054:	12400015 	stw	r9,0(r2)
81117058:	20805215 	stw	r2,328(r4)
8111705c:	10006215 	stw	zero,392(r2)
81117060:	10006315 	stw	zero,396(r2)
81117064:	883fde26 	beq	r17,zero,81116fe0 <__reset+0xfb0f6fe0>
81117068:	18c9883a 	add	r4,r3,r3
8111706c:	2109883a 	add	r4,r4,r4
81117070:	1109883a 	add	r4,r2,r4
81117074:	21802215 	stw	r6,136(r4)
81117078:	01800044 	movi	r6,1
8111707c:	12406217 	ldw	r9,392(r2)
81117080:	30cc983a 	sll	r6,r6,r3
81117084:	4992b03a 	or	r9,r9,r6
81117088:	12406215 	stw	r9,392(r2)
8111708c:	21c04215 	stw	r7,264(r4)
81117090:	01000084 	movi	r4,2
81117094:	893fd21e 	bne	r17,r4,81116fe0 <__reset+0xfb0f6fe0>
81117098:	11006317 	ldw	r4,396(r2)
8111709c:	218cb03a 	or	r6,r4,r6
811170a0:	11806315 	stw	r6,396(r2)
811170a4:	003fce06 	br	81116fe0 <__reset+0xfb0f6fe0>
811170a8:	18805304 	addi	r2,r3,332
811170ac:	18805215 	stw	r2,328(r3)
811170b0:	003fc606 	br	81116fcc <__reset+0xfb0f6fcc>
811170b4:	00bfffc4 	movi	r2,-1
811170b8:	003fd006 	br	81116ffc <__reset+0xfb0f6ffc>

811170bc <__call_exitprocs>:
811170bc:	defff504 	addi	sp,sp,-44
811170c0:	df000915 	stw	fp,36(sp)
811170c4:	dd400615 	stw	r21,24(sp)
811170c8:	dc800315 	stw	r18,12(sp)
811170cc:	dfc00a15 	stw	ra,40(sp)
811170d0:	ddc00815 	stw	r23,32(sp)
811170d4:	dd800715 	stw	r22,28(sp)
811170d8:	dd000515 	stw	r20,20(sp)
811170dc:	dcc00415 	stw	r19,16(sp)
811170e0:	dc400215 	stw	r17,8(sp)
811170e4:	dc000115 	stw	r16,4(sp)
811170e8:	d9000015 	stw	r4,0(sp)
811170ec:	2839883a 	mov	fp,r5
811170f0:	04800044 	movi	r18,1
811170f4:	057fffc4 	movi	r21,-1
811170f8:	00a044b4 	movhi	r2,33042
811170fc:	10afa604 	addi	r2,r2,-16744
81117100:	12000017 	ldw	r8,0(r2)
81117104:	45005217 	ldw	r20,328(r8)
81117108:	44c05204 	addi	r19,r8,328
8111710c:	a0001c26 	beq	r20,zero,81117180 <__call_exitprocs+0xc4>
81117110:	a0800117 	ldw	r2,4(r20)
81117114:	15ffffc4 	addi	r23,r2,-1
81117118:	b8000d16 	blt	r23,zero,81117150 <__call_exitprocs+0x94>
8111711c:	14000044 	addi	r16,r2,1
81117120:	8421883a 	add	r16,r16,r16
81117124:	8421883a 	add	r16,r16,r16
81117128:	84402004 	addi	r17,r16,128
8111712c:	a463883a 	add	r17,r20,r17
81117130:	a421883a 	add	r16,r20,r16
81117134:	e0001e26 	beq	fp,zero,811171b0 <__call_exitprocs+0xf4>
81117138:	80804017 	ldw	r2,256(r16)
8111713c:	e0801c26 	beq	fp,r2,811171b0 <__call_exitprocs+0xf4>
81117140:	bdffffc4 	addi	r23,r23,-1
81117144:	843fff04 	addi	r16,r16,-4
81117148:	8c7fff04 	addi	r17,r17,-4
8111714c:	bd7ff91e 	bne	r23,r21,81117134 <__reset+0xfb0f7134>
81117150:	00800034 	movhi	r2,0
81117154:	10800004 	addi	r2,r2,0
81117158:	10000926 	beq	r2,zero,81117180 <__call_exitprocs+0xc4>
8111715c:	a0800117 	ldw	r2,4(r20)
81117160:	1000301e 	bne	r2,zero,81117224 <__call_exitprocs+0x168>
81117164:	a0800017 	ldw	r2,0(r20)
81117168:	10003226 	beq	r2,zero,81117234 <__call_exitprocs+0x178>
8111716c:	a009883a 	mov	r4,r20
81117170:	98800015 	stw	r2,0(r19)
81117174:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81117178:	9d000017 	ldw	r20,0(r19)
8111717c:	a03fe41e 	bne	r20,zero,81117110 <__reset+0xfb0f7110>
81117180:	dfc00a17 	ldw	ra,40(sp)
81117184:	df000917 	ldw	fp,36(sp)
81117188:	ddc00817 	ldw	r23,32(sp)
8111718c:	dd800717 	ldw	r22,28(sp)
81117190:	dd400617 	ldw	r21,24(sp)
81117194:	dd000517 	ldw	r20,20(sp)
81117198:	dcc00417 	ldw	r19,16(sp)
8111719c:	dc800317 	ldw	r18,12(sp)
811171a0:	dc400217 	ldw	r17,8(sp)
811171a4:	dc000117 	ldw	r16,4(sp)
811171a8:	dec00b04 	addi	sp,sp,44
811171ac:	f800283a 	ret
811171b0:	a0800117 	ldw	r2,4(r20)
811171b4:	80c00017 	ldw	r3,0(r16)
811171b8:	10bfffc4 	addi	r2,r2,-1
811171bc:	15c01426 	beq	r2,r23,81117210 <__call_exitprocs+0x154>
811171c0:	80000015 	stw	zero,0(r16)
811171c4:	183fde26 	beq	r3,zero,81117140 <__reset+0xfb0f7140>
811171c8:	95c8983a 	sll	r4,r18,r23
811171cc:	a0806217 	ldw	r2,392(r20)
811171d0:	a5800117 	ldw	r22,4(r20)
811171d4:	2084703a 	and	r2,r4,r2
811171d8:	10000b26 	beq	r2,zero,81117208 <__call_exitprocs+0x14c>
811171dc:	a0806317 	ldw	r2,396(r20)
811171e0:	2088703a 	and	r4,r4,r2
811171e4:	20000c1e 	bne	r4,zero,81117218 <__call_exitprocs+0x15c>
811171e8:	89400017 	ldw	r5,0(r17)
811171ec:	d9000017 	ldw	r4,0(sp)
811171f0:	183ee83a 	callr	r3
811171f4:	a0800117 	ldw	r2,4(r20)
811171f8:	15bfbf1e 	bne	r2,r22,811170f8 <__reset+0xfb0f70f8>
811171fc:	98800017 	ldw	r2,0(r19)
81117200:	153fcf26 	beq	r2,r20,81117140 <__reset+0xfb0f7140>
81117204:	003fbc06 	br	811170f8 <__reset+0xfb0f70f8>
81117208:	183ee83a 	callr	r3
8111720c:	003ff906 	br	811171f4 <__reset+0xfb0f71f4>
81117210:	a5c00115 	stw	r23,4(r20)
81117214:	003feb06 	br	811171c4 <__reset+0xfb0f71c4>
81117218:	89000017 	ldw	r4,0(r17)
8111721c:	183ee83a 	callr	r3
81117220:	003ff406 	br	811171f4 <__reset+0xfb0f71f4>
81117224:	a0800017 	ldw	r2,0(r20)
81117228:	a027883a 	mov	r19,r20
8111722c:	1029883a 	mov	r20,r2
81117230:	003fb606 	br	8111710c <__reset+0xfb0f710c>
81117234:	0005883a 	mov	r2,zero
81117238:	003ffb06 	br	81117228 <__reset+0xfb0f7228>

8111723c <_exit>:
 */

void ALT_EXIT (int exit_code)
{
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
8111723c:	d0e00c17 	ldw	r3,-32720(gp)
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
81117240:	defffe04 	addi	sp,sp,-8
81117244:	dc000015 	stw	r16,0(sp)
81117248:	dfc00115 	stw	ra,4(sp)
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
8111724c:	00800044 	movi	r2,1
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
81117250:	2021883a 	mov	r16,r4
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
81117254:	18802226 	beq	r3,r2,811172e0 <_exit+0xa4>
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
81117258:	d0e00c17 	ldw	r3,-32720(gp)
8111725c:	00800044 	movi	r2,1
81117260:	18801a26 	beq	r3,r2,811172cc <_exit+0x90>
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
81117264:	d0e00c17 	ldw	r3,-32720(gp)
81117268:	00800044 	movi	r2,1
8111726c:	18801326 	beq	r3,r2,811172bc <_exit+0x80>
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
81117270:	d0e00c17 	ldw	r3,-32720(gp)
81117274:	00800044 	movi	r2,1
81117278:	18800c26 	beq	r3,r2,811172ac <_exit+0x70>
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8111727c:	80000926 	beq	r16,zero,811172a4 <_exit+0x68>
    ALT_SIM_FAIL();
81117280:	002af070 	cmpltui	zero,zero,43969
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
81117284:	d0e00c17 	ldw	r3,-32720(gp)
81117288:	00800044 	movi	r2,1
8111728c:	18800126 	beq	r3,r2,81117294 <_exit+0x58>
81117290:	003fff06 	br	81117290 <__reset+0xfb0f7290>
81117294:	012044b4 	movhi	r4,33042
81117298:	21285f04 	addi	r4,r4,-24196
8111729c:	11136cc0 	call	811136cc <alt_log_printf_proc>
811172a0:	003ffb06 	br	81117290 <__reset+0xfb0f7290>
  } else {
    ALT_SIM_PASS();
811172a4:	002af0b0 	cmpltui	zero,zero,43970
811172a8:	003ff606 	br	81117284 <__reset+0xfb0f7284>
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
811172ac:	012044b4 	movhi	r4,33042
811172b0:	21285504 	addi	r4,r4,-24236
811172b4:	11136cc0 	call	811136cc <alt_log_printf_proc>
811172b8:	003ff006 	br	8111727c <__reset+0xfb0f727c>
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
811172bc:	012044b4 	movhi	r4,33042
811172c0:	21284b04 	addi	r4,r4,-24276
811172c4:	11136cc0 	call	811136cc <alt_log_printf_proc>
811172c8:	003fe906 	br	81117270 <__reset+0xfb0f7270>

void ALT_EXIT (int exit_code)
{
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
811172cc:	012044b4 	movhi	r4,33042
811172d0:	21284004 	addi	r4,r4,-24320
811172d4:	800b883a 	mov	r5,r16
811172d8:	11136cc0 	call	811136cc <alt_log_printf_proc>
811172dc:	003fe106 	br	81117264 <__reset+0xfb0f7264>
 */

void ALT_EXIT (int exit_code)
{
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
811172e0:	012044b4 	movhi	r4,33042
811172e4:	21283504 	addi	r4,r4,-24364
811172e8:	11136cc0 	call	811136cc <alt_log_printf_proc>
811172ec:	003fda06 	br	81117258 <__reset+0xfb0f7258>
