--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml booth_multiplier.twx booth_multiplier.ncd -o
booth_multiplier.twr booth_multiplier.pcf

Design file:              booth_multiplier.ncd
Physical constraint file: booth_multiplier.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
start       |    1.870(R)|    0.106(R)|clock_BUFGP       |   0.000|
x<0>        |    1.772(R)|    0.569(R)|clock_BUFGP       |   0.000|
x<1>        |   -0.187(R)|    1.333(R)|clock_BUFGP       |   0.000|
x<2>        |   -0.114(R)|    1.274(R)|clock_BUFGP       |   0.000|
x<3>        |    0.128(R)|    1.063(R)|clock_BUFGP       |   0.000|
x<4>        |    0.127(R)|    1.062(R)|clock_BUFGP       |   0.000|
x<5>        |    0.205(R)|    1.000(R)|clock_BUFGP       |   0.000|
x<6>        |    0.068(R)|    1.109(R)|clock_BUFGP       |   0.000|
x<7>        |    0.078(R)|    1.097(R)|clock_BUFGP       |   0.000|
y<0>        |    0.267(R)|    0.947(R)|clock_BUFGP       |   0.000|
y<1>        |    0.216(R)|    0.988(R)|clock_BUFGP       |   0.000|
y<2>        |    0.016(R)|    1.148(R)|clock_BUFGP       |   0.000|
y<3>        |    0.410(R)|    0.833(R)|clock_BUFGP       |   0.000|
y<4>        |    0.553(R)|    0.719(R)|clock_BUFGP       |   0.000|
y<5>        |    0.003(R)|    1.159(R)|clock_BUFGP       |   0.000|
y<6>        |   -0.303(R)|    1.405(R)|clock_BUFGP       |   0.000|
y<7>        |   -0.314(R)|    1.414(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
result<0>   |    8.096(R)|clock_BUFGP       |   0.000|
result<1>   |    7.218(R)|clock_BUFGP       |   0.000|
result<2>   |    7.739(R)|clock_BUFGP       |   0.000|
result<3>   |    7.444(R)|clock_BUFGP       |   0.000|
result<4>   |    7.744(R)|clock_BUFGP       |   0.000|
result<5>   |    6.611(R)|clock_BUFGP       |   0.000|
result<6>   |    7.385(R)|clock_BUFGP       |   0.000|
result<7>   |    6.605(R)|clock_BUFGP       |   0.000|
result<8>   |    7.393(R)|clock_BUFGP       |   0.000|
result<9>   |    6.771(R)|clock_BUFGP       |   0.000|
result<10>  |    7.361(R)|clock_BUFGP       |   0.000|
result<11>  |    7.680(R)|clock_BUFGP       |   0.000|
result<12>  |    7.809(R)|clock_BUFGP       |   0.000|
result<13>  |    7.959(R)|clock_BUFGP       |   0.000|
result<14>  |    7.394(R)|clock_BUFGP       |   0.000|
result<15>  |    6.894(R)|clock_BUFGP       |   0.000|
stop        |    7.928(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.728|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 23 10:57:18 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 126 MB



