design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project4,project4,RUN_2025.05.22_00.40.45,flow completed,0h7m46s0ms,0h5m31s0ms,4121323.5294117643,0.16,35031.25,-1,47.2496,785.04,5324,0,0,0,0,0,0,0,2,2,0,0,219233,45329,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,133807427.0,0.0,41.27,38.97,15.67,13.76,0.58,3469,4797,54,1382,0,0,0,4471,1,0,14,36,319,79,15,2305,1074,1056,24,6766,2115,21,2938,5605,17445,146959.69600000003,0.00713,0.0031,4.73e-05,0.00901,0.00401,4.04e-08,0.0103,0.00479,5.33e-08,0.94,10.0,100.0,10,1,0.85,25,25,0.3,true,10,0.65,0,sky130_fd_sc_hd,AREA 0
