module ex2(input [3:0] i, output [2:0] o);
  assign o[0]=i[0];
  assign o[1]=(~i[2]&~i[0])|(~i[3]&~i[0]);
  assign o[2]=(~i[2]&~i[1])|(~i[3]&~i[2]&~i[0])|(i[3]&~i[2]&~i[1]);
  
endmodule

module ex2_tb;
  reg [3:0] i;
  wire [2:0] o;
  
  ex2 dut(
    .i(i),
    .o(o)
  );
  
  integer k;
  