	{ "mmGRBM_CNTL", REG_MMIO, 0x0000, 0, &mmGRBM_CNTL[0], sizeof(mmGRBM_CNTL)/sizeof(mmGRBM_CNTL[0]), 0, 0 },
	{ "mmGRBM_SKEW_CNTL", REG_MMIO, 0x0001, 0, &mmGRBM_SKEW_CNTL[0], sizeof(mmGRBM_SKEW_CNTL)/sizeof(mmGRBM_SKEW_CNTL[0]), 0, 0 },
	{ "mmGRBM_STATUS2", REG_MMIO, 0x0002, 0, &mmGRBM_STATUS2[0], sizeof(mmGRBM_STATUS2)/sizeof(mmGRBM_STATUS2[0]), 0, 0 },
	{ "mmGRBM_PWR_CNTL", REG_MMIO, 0x0003, 0, &mmGRBM_PWR_CNTL[0], sizeof(mmGRBM_PWR_CNTL)/sizeof(mmGRBM_PWR_CNTL[0]), 0, 0 },
	{ "mmGRBM_STATUS", REG_MMIO, 0x0004, 0, &mmGRBM_STATUS[0], sizeof(mmGRBM_STATUS)/sizeof(mmGRBM_STATUS[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE0", REG_MMIO, 0x0005, 0, &mmGRBM_STATUS_SE0[0], sizeof(mmGRBM_STATUS_SE0)/sizeof(mmGRBM_STATUS_SE0[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE1", REG_MMIO, 0x0006, 0, &mmGRBM_STATUS_SE1[0], sizeof(mmGRBM_STATUS_SE1)/sizeof(mmGRBM_STATUS_SE1[0]), 0, 0 },
	{ "mmGRBM_SOFT_RESET", REG_MMIO, 0x0008, 0, &mmGRBM_SOFT_RESET[0], sizeof(mmGRBM_SOFT_RESET)/sizeof(mmGRBM_SOFT_RESET[0]), 0, 0 },
	{ "mmGRBM_CGTT_CLK_CNTL", REG_MMIO, 0x000b, 0, &mmGRBM_CGTT_CLK_CNTL[0], sizeof(mmGRBM_CGTT_CLK_CNTL)/sizeof(mmGRBM_CGTT_CLK_CNTL[0]), 0, 0 },
	{ "mmGRBM_GFX_CLKEN_CNTL", REG_MMIO, 0x000c, 0, &mmGRBM_GFX_CLKEN_CNTL[0], sizeof(mmGRBM_GFX_CLKEN_CNTL)/sizeof(mmGRBM_GFX_CLKEN_CNTL[0]), 0, 0 },
	{ "mmGRBM_WAIT_IDLE_CLOCKS", REG_MMIO, 0x000d, 0, &mmGRBM_WAIT_IDLE_CLOCKS[0], sizeof(mmGRBM_WAIT_IDLE_CLOCKS)/sizeof(mmGRBM_WAIT_IDLE_CLOCKS[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE2", REG_MMIO, 0x000e, 0, &mmGRBM_STATUS_SE2[0], sizeof(mmGRBM_STATUS_SE2)/sizeof(mmGRBM_STATUS_SE2[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE3", REG_MMIO, 0x000f, 0, &mmGRBM_STATUS_SE3[0], sizeof(mmGRBM_STATUS_SE3)/sizeof(mmGRBM_STATUS_SE3[0]), 0, 0 },
	{ "mmGRBM_READ_ERROR", REG_MMIO, 0x0016, 0, &mmGRBM_READ_ERROR[0], sizeof(mmGRBM_READ_ERROR)/sizeof(mmGRBM_READ_ERROR[0]), 0, 0 },
	{ "mmGRBM_READ_ERROR2", REG_MMIO, 0x0017, 0, &mmGRBM_READ_ERROR2[0], sizeof(mmGRBM_READ_ERROR2)/sizeof(mmGRBM_READ_ERROR2[0]), 0, 0 },
	{ "mmGRBM_INT_CNTL", REG_MMIO, 0x0018, 0, &mmGRBM_INT_CNTL[0], sizeof(mmGRBM_INT_CNTL)/sizeof(mmGRBM_INT_CNTL[0]), 0, 0 },
	{ "mmGRBM_TRAP_OP", REG_MMIO, 0x0019, 0, &mmGRBM_TRAP_OP[0], sizeof(mmGRBM_TRAP_OP)/sizeof(mmGRBM_TRAP_OP[0]), 0, 0 },
	{ "mmGRBM_TRAP_ADDR", REG_MMIO, 0x001a, 0, &mmGRBM_TRAP_ADDR[0], sizeof(mmGRBM_TRAP_ADDR)/sizeof(mmGRBM_TRAP_ADDR[0]), 0, 0 },
	{ "mmGRBM_TRAP_ADDR_MSK", REG_MMIO, 0x001b, 0, &mmGRBM_TRAP_ADDR_MSK[0], sizeof(mmGRBM_TRAP_ADDR_MSK)/sizeof(mmGRBM_TRAP_ADDR_MSK[0]), 0, 0 },
	{ "mmGRBM_TRAP_WD", REG_MMIO, 0x001c, 0, &mmGRBM_TRAP_WD[0], sizeof(mmGRBM_TRAP_WD)/sizeof(mmGRBM_TRAP_WD[0]), 0, 0 },
	{ "mmGRBM_TRAP_WD_MSK", REG_MMIO, 0x001d, 0, &mmGRBM_TRAP_WD_MSK[0], sizeof(mmGRBM_TRAP_WD_MSK)/sizeof(mmGRBM_TRAP_WD_MSK[0]), 0, 0 },
	{ "mmGRBM_DSM_BYPASS", REG_MMIO, 0x001e, 0, &mmGRBM_DSM_BYPASS[0], sizeof(mmGRBM_DSM_BYPASS)/sizeof(mmGRBM_DSM_BYPASS[0]), 0, 0 },
	{ "mmGRBM_WRITE_ERROR", REG_MMIO, 0x001f, 0, &mmGRBM_WRITE_ERROR[0], sizeof(mmGRBM_WRITE_ERROR)/sizeof(mmGRBM_WRITE_ERROR[0]), 0, 0 },
	{ "mmGRBM_IOV_ERROR", REG_MMIO, 0x0020, 0, &mmGRBM_IOV_ERROR[0], sizeof(mmGRBM_IOV_ERROR)/sizeof(mmGRBM_IOV_ERROR[0]), 0, 0 },
	{ "mmGRBM_CHIP_REVISION", REG_MMIO, 0x0021, 0, &mmGRBM_CHIP_REVISION[0], sizeof(mmGRBM_CHIP_REVISION)/sizeof(mmGRBM_CHIP_REVISION[0]), 0, 0 },
	{ "mmGRBM_GFX_CNTL", REG_MMIO, 0x0022, 0, &mmGRBM_GFX_CNTL[0], sizeof(mmGRBM_GFX_CNTL)/sizeof(mmGRBM_GFX_CNTL[0]), 0, 0 },
	{ "mmGRBM_RSMU_CFG", REG_MMIO, 0x0023, 0, &mmGRBM_RSMU_CFG[0], sizeof(mmGRBM_RSMU_CFG)/sizeof(mmGRBM_RSMU_CFG[0]), 0, 0 },
	{ "mmGRBM_IH_CREDIT", REG_MMIO, 0x0024, 0, &mmGRBM_IH_CREDIT[0], sizeof(mmGRBM_IH_CREDIT)/sizeof(mmGRBM_IH_CREDIT[0]), 0, 0 },
	{ "mmGRBM_PWR_CNTL2", REG_MMIO, 0x0025, 0, &mmGRBM_PWR_CNTL2[0], sizeof(mmGRBM_PWR_CNTL2)/sizeof(mmGRBM_PWR_CNTL2[0]), 0, 0 },
	{ "mmGRBM_UTCL2_INVAL_RANGE_START", REG_MMIO, 0x0026, 0, &mmGRBM_UTCL2_INVAL_RANGE_START[0], sizeof(mmGRBM_UTCL2_INVAL_RANGE_START)/sizeof(mmGRBM_UTCL2_INVAL_RANGE_START[0]), 0, 0 },
	{ "mmGRBM_UTCL2_INVAL_RANGE_END", REG_MMIO, 0x0027, 0, &mmGRBM_UTCL2_INVAL_RANGE_END[0], sizeof(mmGRBM_UTCL2_INVAL_RANGE_END)/sizeof(mmGRBM_UTCL2_INVAL_RANGE_END[0]), 0, 0 },
	{ "mmGRBM_RSMU_READ_ERROR", REG_MMIO, 0x0028, 0, &mmGRBM_RSMU_READ_ERROR[0], sizeof(mmGRBM_RSMU_READ_ERROR)/sizeof(mmGRBM_RSMU_READ_ERROR[0]), 0, 0 },
	{ "mmGRBM_CHICKEN_BITS", REG_MMIO, 0x0029, 0, &mmGRBM_CHICKEN_BITS[0], sizeof(mmGRBM_CHICKEN_BITS)/sizeof(mmGRBM_CHICKEN_BITS[0]), 0, 0 },
	{ "mmGRBM_NOWHERE", REG_MMIO, 0x003f, 0, &mmGRBM_NOWHERE[0], sizeof(mmGRBM_NOWHERE)/sizeof(mmGRBM_NOWHERE[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG0", REG_MMIO, 0x0040, 0, &mmGRBM_SCRATCH_REG0[0], sizeof(mmGRBM_SCRATCH_REG0)/sizeof(mmGRBM_SCRATCH_REG0[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG1", REG_MMIO, 0x0041, 0, &mmGRBM_SCRATCH_REG1[0], sizeof(mmGRBM_SCRATCH_REG1)/sizeof(mmGRBM_SCRATCH_REG1[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG2", REG_MMIO, 0x0042, 0, &mmGRBM_SCRATCH_REG2[0], sizeof(mmGRBM_SCRATCH_REG2)/sizeof(mmGRBM_SCRATCH_REG2[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG3", REG_MMIO, 0x0043, 0, &mmGRBM_SCRATCH_REG3[0], sizeof(mmGRBM_SCRATCH_REG3)/sizeof(mmGRBM_SCRATCH_REG3[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG4", REG_MMIO, 0x0044, 0, &mmGRBM_SCRATCH_REG4[0], sizeof(mmGRBM_SCRATCH_REG4)/sizeof(mmGRBM_SCRATCH_REG4[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG5", REG_MMIO, 0x0045, 0, &mmGRBM_SCRATCH_REG5[0], sizeof(mmGRBM_SCRATCH_REG5)/sizeof(mmGRBM_SCRATCH_REG5[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG6", REG_MMIO, 0x0046, 0, &mmGRBM_SCRATCH_REG6[0], sizeof(mmGRBM_SCRATCH_REG6)/sizeof(mmGRBM_SCRATCH_REG6[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG7", REG_MMIO, 0x0047, 0, &mmGRBM_SCRATCH_REG7[0], sizeof(mmGRBM_SCRATCH_REG7)/sizeof(mmGRBM_SCRATCH_REG7[0]), 0, 0 },
	{ "mmCP_CPC_STATUS", REG_MMIO, 0x0084, 0, &mmCP_CPC_STATUS[0], sizeof(mmCP_CPC_STATUS)/sizeof(mmCP_CPC_STATUS[0]), 0, 0 },
	{ "mmCP_CPC_BUSY_STAT", REG_MMIO, 0x0085, 0, &mmCP_CPC_BUSY_STAT[0], sizeof(mmCP_CPC_BUSY_STAT)/sizeof(mmCP_CPC_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_CPC_STALLED_STAT1", REG_MMIO, 0x0086, 0, &mmCP_CPC_STALLED_STAT1[0], sizeof(mmCP_CPC_STALLED_STAT1)/sizeof(mmCP_CPC_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_CPF_STATUS", REG_MMIO, 0x0087, 0, &mmCP_CPF_STATUS[0], sizeof(mmCP_CPF_STATUS)/sizeof(mmCP_CPF_STATUS[0]), 0, 0 },
	{ "mmCP_CPF_BUSY_STAT", REG_MMIO, 0x0088, 0, &mmCP_CPF_BUSY_STAT[0], sizeof(mmCP_CPF_BUSY_STAT)/sizeof(mmCP_CPF_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_CPF_STALLED_STAT1", REG_MMIO, 0x0089, 0, &mmCP_CPF_STALLED_STAT1[0], sizeof(mmCP_CPF_STALLED_STAT1)/sizeof(mmCP_CPF_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_CPC_GRBM_FREE_COUNT", REG_MMIO, 0x008b, 0, &mmCP_CPC_GRBM_FREE_COUNT[0], sizeof(mmCP_CPC_GRBM_FREE_COUNT)/sizeof(mmCP_CPC_GRBM_FREE_COUNT[0]), 0, 0 },
	{ "mmCP_MEC_CNTL", REG_MMIO, 0x008d, 0, &mmCP_MEC_CNTL[0], sizeof(mmCP_MEC_CNTL)/sizeof(mmCP_MEC_CNTL[0]), 0, 0 },
	{ "mmCP_MEC_ME1_HEADER_DUMP", REG_MMIO, 0x008e, 0, &mmCP_MEC_ME1_HEADER_DUMP[0], sizeof(mmCP_MEC_ME1_HEADER_DUMP)/sizeof(mmCP_MEC_ME1_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_MEC_ME2_HEADER_DUMP", REG_MMIO, 0x008f, 0, &mmCP_MEC_ME2_HEADER_DUMP[0], sizeof(mmCP_MEC_ME2_HEADER_DUMP)/sizeof(mmCP_MEC_ME2_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_CPC_SCRATCH_INDEX", REG_MMIO, 0x0090, 0, &mmCP_CPC_SCRATCH_INDEX[0], sizeof(mmCP_CPC_SCRATCH_INDEX)/sizeof(mmCP_CPC_SCRATCH_INDEX[0]), 0, 0 },
	{ "mmCP_CPC_SCRATCH_DATA", REG_MMIO, 0x0091, 0, &mmCP_CPC_SCRATCH_DATA[0], sizeof(mmCP_CPC_SCRATCH_DATA)/sizeof(mmCP_CPC_SCRATCH_DATA[0]), 0, 0 },
	{ "mmCP_CPF_GRBM_FREE_COUNT", REG_MMIO, 0x0092, 0, &mmCP_CPF_GRBM_FREE_COUNT[0], sizeof(mmCP_CPF_GRBM_FREE_COUNT)/sizeof(mmCP_CPF_GRBM_FREE_COUNT[0]), 0, 0 },
	{ "mmCP_CPC_HALT_HYST_COUNT", REG_MMIO, 0x00a7, 0, &mmCP_CPC_HALT_HYST_COUNT[0], sizeof(mmCP_CPC_HALT_HYST_COUNT)/sizeof(mmCP_CPC_HALT_HYST_COUNT[0]), 0, 0 },
	{ "mmCP_PRT_LOD_STATS_CNTL0", REG_MMIO, 0x00ad, 0, &mmCP_PRT_LOD_STATS_CNTL0[0], sizeof(mmCP_PRT_LOD_STATS_CNTL0)/sizeof(mmCP_PRT_LOD_STATS_CNTL0[0]), 0, 0 },
	{ "mmCP_PRT_LOD_STATS_CNTL1", REG_MMIO, 0x00ae, 0, &mmCP_PRT_LOD_STATS_CNTL1[0], sizeof(mmCP_PRT_LOD_STATS_CNTL1)/sizeof(mmCP_PRT_LOD_STATS_CNTL1[0]), 0, 0 },
	{ "mmCP_PRT_LOD_STATS_CNTL2", REG_MMIO, 0x00af, 0, &mmCP_PRT_LOD_STATS_CNTL2[0], sizeof(mmCP_PRT_LOD_STATS_CNTL2)/sizeof(mmCP_PRT_LOD_STATS_CNTL2[0]), 0, 0 },
	{ "mmCP_PRT_LOD_STATS_CNTL3", REG_MMIO, 0x00b0, 0, &mmCP_PRT_LOD_STATS_CNTL3[0], sizeof(mmCP_PRT_LOD_STATS_CNTL3)/sizeof(mmCP_PRT_LOD_STATS_CNTL3[0]), 0, 0 },
	{ "mmCP_CE_COMPARE_COUNT", REG_MMIO, 0x00c0, 0, &mmCP_CE_COMPARE_COUNT[0], sizeof(mmCP_CE_COMPARE_COUNT)/sizeof(mmCP_CE_COMPARE_COUNT[0]), 0, 0 },
	{ "mmCP_CE_DE_COUNT", REG_MMIO, 0x00c1, 0, &mmCP_CE_DE_COUNT[0], sizeof(mmCP_CE_DE_COUNT)/sizeof(mmCP_CE_DE_COUNT[0]), 0, 0 },
	{ "mmCP_DE_CE_COUNT", REG_MMIO, 0x00c2, 0, &mmCP_DE_CE_COUNT[0], sizeof(mmCP_DE_CE_COUNT)/sizeof(mmCP_DE_CE_COUNT[0]), 0, 0 },
	{ "mmCP_DE_LAST_INVAL_COUNT", REG_MMIO, 0x00c3, 0, &mmCP_DE_LAST_INVAL_COUNT[0], sizeof(mmCP_DE_LAST_INVAL_COUNT)/sizeof(mmCP_DE_LAST_INVAL_COUNT[0]), 0, 0 },
	{ "mmCP_DE_DE_COUNT", REG_MMIO, 0x00c4, 0, &mmCP_DE_DE_COUNT[0], sizeof(mmCP_DE_DE_COUNT)/sizeof(mmCP_DE_DE_COUNT[0]), 0, 0 },
	{ "mmCP_STALLED_STAT3", REG_MMIO, 0x019c, 0, &mmCP_STALLED_STAT3[0], sizeof(mmCP_STALLED_STAT3)/sizeof(mmCP_STALLED_STAT3[0]), 0, 0 },
	{ "mmCP_STALLED_STAT1", REG_MMIO, 0x019d, 0, &mmCP_STALLED_STAT1[0], sizeof(mmCP_STALLED_STAT1)/sizeof(mmCP_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_STALLED_STAT2", REG_MMIO, 0x019e, 0, &mmCP_STALLED_STAT2[0], sizeof(mmCP_STALLED_STAT2)/sizeof(mmCP_STALLED_STAT2[0]), 0, 0 },
	{ "mmCP_BUSY_STAT", REG_MMIO, 0x019f, 0, &mmCP_BUSY_STAT[0], sizeof(mmCP_BUSY_STAT)/sizeof(mmCP_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_STAT", REG_MMIO, 0x01a0, 0, &mmCP_STAT[0], sizeof(mmCP_STAT)/sizeof(mmCP_STAT[0]), 0, 0 },
	{ "mmCP_ME_HEADER_DUMP", REG_MMIO, 0x01a1, 0, &mmCP_ME_HEADER_DUMP[0], sizeof(mmCP_ME_HEADER_DUMP)/sizeof(mmCP_ME_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_PFP_HEADER_DUMP", REG_MMIO, 0x01a2, 0, &mmCP_PFP_HEADER_DUMP[0], sizeof(mmCP_PFP_HEADER_DUMP)/sizeof(mmCP_PFP_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_GRBM_FREE_COUNT", REG_MMIO, 0x01a3, 0, &mmCP_GRBM_FREE_COUNT[0], sizeof(mmCP_GRBM_FREE_COUNT)/sizeof(mmCP_GRBM_FREE_COUNT[0]), 0, 0 },
	{ "mmCP_CE_HEADER_DUMP", REG_MMIO, 0x01a4, 0, &mmCP_CE_HEADER_DUMP[0], sizeof(mmCP_CE_HEADER_DUMP)/sizeof(mmCP_CE_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_PFP_INSTR_PNTR", REG_MMIO, 0x01a5, 0, &mmCP_PFP_INSTR_PNTR[0], sizeof(mmCP_PFP_INSTR_PNTR)/sizeof(mmCP_PFP_INSTR_PNTR[0]), 0, 0 },
	{ "mmCP_ME_INSTR_PNTR", REG_MMIO, 0x01a6, 0, &mmCP_ME_INSTR_PNTR[0], sizeof(mmCP_ME_INSTR_PNTR)/sizeof(mmCP_ME_INSTR_PNTR[0]), 0, 0 },
	{ "mmCP_CE_INSTR_PNTR", REG_MMIO, 0x01a7, 0, &mmCP_CE_INSTR_PNTR[0], sizeof(mmCP_CE_INSTR_PNTR)/sizeof(mmCP_CE_INSTR_PNTR[0]), 0, 0 },
	{ "mmCP_MEC1_INSTR_PNTR", REG_MMIO, 0x01a8, 0, &mmCP_MEC1_INSTR_PNTR[0], sizeof(mmCP_MEC1_INSTR_PNTR)/sizeof(mmCP_MEC1_INSTR_PNTR[0]), 0, 0 },
	{ "mmCP_MEC2_INSTR_PNTR", REG_MMIO, 0x01a9, 0, &mmCP_MEC2_INSTR_PNTR[0], sizeof(mmCP_MEC2_INSTR_PNTR)/sizeof(mmCP_MEC2_INSTR_PNTR[0]), 0, 0 },
	{ "mmCP_CSF_STAT", REG_MMIO, 0x01b4, 0, &mmCP_CSF_STAT[0], sizeof(mmCP_CSF_STAT)/sizeof(mmCP_CSF_STAT[0]), 0, 0 },
	{ "mmCP_ME_CNTL", REG_MMIO, 0x01b6, 0, &mmCP_ME_CNTL[0], sizeof(mmCP_ME_CNTL)/sizeof(mmCP_ME_CNTL[0]), 0, 0 },
	{ "mmCP_CNTX_STAT", REG_MMIO, 0x01b8, 0, &mmCP_CNTX_STAT[0], sizeof(mmCP_CNTX_STAT)/sizeof(mmCP_CNTX_STAT[0]), 0, 0 },
	{ "mmCP_ME_PREEMPTION", REG_MMIO, 0x01b9, 0, &mmCP_ME_PREEMPTION[0], sizeof(mmCP_ME_PREEMPTION)/sizeof(mmCP_ME_PREEMPTION[0]), 0, 0 },
	{ "mmCP_ROQ_THRESHOLDS", REG_MMIO, 0x01bc, 0, &mmCP_ROQ_THRESHOLDS[0], sizeof(mmCP_ROQ_THRESHOLDS)/sizeof(mmCP_ROQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_MEQ_STQ_THRESHOLD", REG_MMIO, 0x01bd, 0, &mmCP_MEQ_STQ_THRESHOLD[0], sizeof(mmCP_MEQ_STQ_THRESHOLD)/sizeof(mmCP_MEQ_STQ_THRESHOLD[0]), 0, 0 },
	{ "mmCP_RB2_RPTR", REG_MMIO, 0x01be, 0, &mmCP_RB2_RPTR[0], sizeof(mmCP_RB2_RPTR)/sizeof(mmCP_RB2_RPTR[0]), 0, 0 },
	{ "mmCP_RB1_RPTR", REG_MMIO, 0x01bf, 0, &mmCP_RB1_RPTR[0], sizeof(mmCP_RB1_RPTR)/sizeof(mmCP_RB1_RPTR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR", REG_MMIO, 0x01c0, 0, &mmCP_RB0_RPTR[0], sizeof(mmCP_RB0_RPTR)/sizeof(mmCP_RB0_RPTR[0]), 0, 0 },
	{ "mmCP_RB_RPTR", REG_MMIO, 0x01c0, 0, &mmCP_RB_RPTR[0], sizeof(mmCP_RB_RPTR)/sizeof(mmCP_RB_RPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR_DELAY", REG_MMIO, 0x01c1, 0, &mmCP_RB_WPTR_DELAY[0], sizeof(mmCP_RB_WPTR_DELAY)/sizeof(mmCP_RB_WPTR_DELAY[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_CNTL", REG_MMIO, 0x01c2, 0, &mmCP_RB_WPTR_POLL_CNTL[0], sizeof(mmCP_RB_WPTR_POLL_CNTL)/sizeof(mmCP_RB_WPTR_POLL_CNTL[0]), 0, 0 },
	{ "mmCP_ROQ1_THRESHOLDS", REG_MMIO, 0x01d5, 0, &mmCP_ROQ1_THRESHOLDS[0], sizeof(mmCP_ROQ1_THRESHOLDS)/sizeof(mmCP_ROQ1_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_ROQ2_THRESHOLDS", REG_MMIO, 0x01d6, 0, &mmCP_ROQ2_THRESHOLDS[0], sizeof(mmCP_ROQ2_THRESHOLDS)/sizeof(mmCP_ROQ2_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_STQ_THRESHOLDS", REG_MMIO, 0x01d7, 0, &mmCP_STQ_THRESHOLDS[0], sizeof(mmCP_STQ_THRESHOLDS)/sizeof(mmCP_STQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_QUEUE_THRESHOLDS", REG_MMIO, 0x01d8, 0, &mmCP_QUEUE_THRESHOLDS[0], sizeof(mmCP_QUEUE_THRESHOLDS)/sizeof(mmCP_QUEUE_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_MEQ_THRESHOLDS", REG_MMIO, 0x01d9, 0, &mmCP_MEQ_THRESHOLDS[0], sizeof(mmCP_MEQ_THRESHOLDS)/sizeof(mmCP_MEQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_ROQ_AVAIL", REG_MMIO, 0x01da, 0, &mmCP_ROQ_AVAIL[0], sizeof(mmCP_ROQ_AVAIL)/sizeof(mmCP_ROQ_AVAIL[0]), 0, 0 },
	{ "mmCP_STQ_AVAIL", REG_MMIO, 0x01db, 0, &mmCP_STQ_AVAIL[0], sizeof(mmCP_STQ_AVAIL)/sizeof(mmCP_STQ_AVAIL[0]), 0, 0 },
	{ "mmCP_ROQ2_AVAIL", REG_MMIO, 0x01dc, 0, &mmCP_ROQ2_AVAIL[0], sizeof(mmCP_ROQ2_AVAIL)/sizeof(mmCP_ROQ2_AVAIL[0]), 0, 0 },
	{ "mmCP_MEQ_AVAIL", REG_MMIO, 0x01dd, 0, &mmCP_MEQ_AVAIL[0], sizeof(mmCP_MEQ_AVAIL)/sizeof(mmCP_MEQ_AVAIL[0]), 0, 0 },
	{ "mmCP_CMD_INDEX", REG_MMIO, 0x01de, 0, &mmCP_CMD_INDEX[0], sizeof(mmCP_CMD_INDEX)/sizeof(mmCP_CMD_INDEX[0]), 0, 0 },
	{ "mmCP_CMD_DATA", REG_MMIO, 0x01df, 0, &mmCP_CMD_DATA[0], sizeof(mmCP_CMD_DATA)/sizeof(mmCP_CMD_DATA[0]), 0, 0 },
	{ "mmCP_ROQ_RB_STAT", REG_MMIO, 0x01e0, 0, &mmCP_ROQ_RB_STAT[0], sizeof(mmCP_ROQ_RB_STAT)/sizeof(mmCP_ROQ_RB_STAT[0]), 0, 0 },
	{ "mmCP_ROQ_IB1_STAT", REG_MMIO, 0x01e1, 0, &mmCP_ROQ_IB1_STAT[0], sizeof(mmCP_ROQ_IB1_STAT)/sizeof(mmCP_ROQ_IB1_STAT[0]), 0, 0 },
	{ "mmCP_ROQ_IB2_STAT", REG_MMIO, 0x01e2, 0, &mmCP_ROQ_IB2_STAT[0], sizeof(mmCP_ROQ_IB2_STAT)/sizeof(mmCP_ROQ_IB2_STAT[0]), 0, 0 },
	{ "mmCP_STQ_STAT", REG_MMIO, 0x01e3, 0, &mmCP_STQ_STAT[0], sizeof(mmCP_STQ_STAT)/sizeof(mmCP_STQ_STAT[0]), 0, 0 },
	{ "mmCP_STQ_WR_STAT", REG_MMIO, 0x01e4, 0, &mmCP_STQ_WR_STAT[0], sizeof(mmCP_STQ_WR_STAT)/sizeof(mmCP_STQ_WR_STAT[0]), 0, 0 },
	{ "mmCP_MEQ_STAT", REG_MMIO, 0x01e5, 0, &mmCP_MEQ_STAT[0], sizeof(mmCP_MEQ_STAT)/sizeof(mmCP_MEQ_STAT[0]), 0, 0 },
	{ "mmCP_CEQ1_AVAIL", REG_MMIO, 0x01e6, 0, &mmCP_CEQ1_AVAIL[0], sizeof(mmCP_CEQ1_AVAIL)/sizeof(mmCP_CEQ1_AVAIL[0]), 0, 0 },
	{ "mmCP_CEQ2_AVAIL", REG_MMIO, 0x01e7, 0, &mmCP_CEQ2_AVAIL[0], sizeof(mmCP_CEQ2_AVAIL)/sizeof(mmCP_CEQ2_AVAIL[0]), 0, 0 },
	{ "mmCP_CE_ROQ_RB_STAT", REG_MMIO, 0x01e8, 0, &mmCP_CE_ROQ_RB_STAT[0], sizeof(mmCP_CE_ROQ_RB_STAT)/sizeof(mmCP_CE_ROQ_RB_STAT[0]), 0, 0 },
	{ "mmCP_CE_ROQ_IB1_STAT", REG_MMIO, 0x01e9, 0, &mmCP_CE_ROQ_IB1_STAT[0], sizeof(mmCP_CE_ROQ_IB1_STAT)/sizeof(mmCP_CE_ROQ_IB1_STAT[0]), 0, 0 },
	{ "mmCP_CE_ROQ_IB2_STAT", REG_MMIO, 0x01ea, 0, &mmCP_CE_ROQ_IB2_STAT[0], sizeof(mmCP_CE_ROQ_IB2_STAT)/sizeof(mmCP_CE_ROQ_IB2_STAT[0]), 0, 0 },
	{ "mmCP_INT_STAT_DEBUG", REG_MMIO, 0x01f7, 0, &mmCP_INT_STAT_DEBUG[0], sizeof(mmCP_INT_STAT_DEBUG)/sizeof(mmCP_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmVGT_VTX_VECT_EJECT_REG", REG_MMIO, 0x022c, 0, &mmVGT_VTX_VECT_EJECT_REG[0], sizeof(mmVGT_VTX_VECT_EJECT_REG)/sizeof(mmVGT_VTX_VECT_EJECT_REG[0]), 0, 0 },
	{ "mmVGT_DMA_DATA_FIFO_DEPTH", REG_MMIO, 0x022d, 0, &mmVGT_DMA_DATA_FIFO_DEPTH[0], sizeof(mmVGT_DMA_DATA_FIFO_DEPTH)/sizeof(mmVGT_DMA_DATA_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_DMA_REQ_FIFO_DEPTH", REG_MMIO, 0x022e, 0, &mmVGT_DMA_REQ_FIFO_DEPTH[0], sizeof(mmVGT_DMA_REQ_FIFO_DEPTH)/sizeof(mmVGT_DMA_REQ_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_DRAW_INIT_FIFO_DEPTH", REG_MMIO, 0x022f, 0, &mmVGT_DRAW_INIT_FIFO_DEPTH[0], sizeof(mmVGT_DRAW_INIT_FIFO_DEPTH)/sizeof(mmVGT_DRAW_INIT_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_LAST_COPY_STATE", REG_MMIO, 0x0230, 0, &mmVGT_LAST_COPY_STATE[0], sizeof(mmVGT_LAST_COPY_STATE)/sizeof(mmVGT_LAST_COPY_STATE[0]), 0, 0 },
	{ "mmVGT_CACHE_INVALIDATION", REG_MMIO, 0x0231, 0, &mmVGT_CACHE_INVALIDATION[0], sizeof(mmVGT_CACHE_INVALIDATION)/sizeof(mmVGT_CACHE_INVALIDATION[0]), 0, 0 },
	{ "mmVGT_RESET_DEBUG", REG_MMIO, 0x0232, 0, &mmVGT_RESET_DEBUG[0], sizeof(mmVGT_RESET_DEBUG)/sizeof(mmVGT_RESET_DEBUG[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DELAY", REG_MMIO, 0x0233, 0, &mmVGT_STRMOUT_DELAY[0], sizeof(mmVGT_STRMOUT_DELAY)/sizeof(mmVGT_STRMOUT_DELAY[0]), 0, 0 },
	{ "mmVGT_FIFO_DEPTHS", REG_MMIO, 0x0234, 0, &mmVGT_FIFO_DEPTHS[0], sizeof(mmVGT_FIFO_DEPTHS)/sizeof(mmVGT_FIFO_DEPTHS[0]), 0, 0 },
	{ "mmVGT_GS_VERTEX_REUSE", REG_MMIO, 0x0235, 0, &mmVGT_GS_VERTEX_REUSE[0], sizeof(mmVGT_GS_VERTEX_REUSE)/sizeof(mmVGT_GS_VERTEX_REUSE[0]), 0, 0 },
	{ "mmVGT_MC_LAT_CNTL", REG_MMIO, 0x0236, 0, &mmVGT_MC_LAT_CNTL[0], sizeof(mmVGT_MC_LAT_CNTL)/sizeof(mmVGT_MC_LAT_CNTL[0]), 0, 0 },
	{ "mmIA_CNTL_STATUS", REG_MMIO, 0x0237, 0, &mmIA_CNTL_STATUS[0], sizeof(mmIA_CNTL_STATUS)/sizeof(mmIA_CNTL_STATUS[0]), 0, 0 },
	{ "mmVGT_CNTL_STATUS", REG_MMIO, 0x023c, 0, &mmVGT_CNTL_STATUS[0], sizeof(mmVGT_CNTL_STATUS)/sizeof(mmVGT_CNTL_STATUS[0]), 0, 0 },
	{ "mmWD_CNTL_STATUS", REG_MMIO, 0x023f, 0, &mmWD_CNTL_STATUS[0], sizeof(mmWD_CNTL_STATUS)/sizeof(mmWD_CNTL_STATUS[0]), 0, 0 },
	{ "mmCC_GC_PRIM_CONFIG", REG_MMIO, 0x0240, 0, &mmCC_GC_PRIM_CONFIG[0], sizeof(mmCC_GC_PRIM_CONFIG)/sizeof(mmCC_GC_PRIM_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_PRIM_CONFIG", REG_MMIO, 0x0241, 0, &mmGC_USER_PRIM_CONFIG[0], sizeof(mmGC_USER_PRIM_CONFIG)/sizeof(mmGC_USER_PRIM_CONFIG[0]), 0, 0 },
	{ "mmWD_QOS", REG_MMIO, 0x0242, 0, &mmWD_QOS[0], sizeof(mmWD_QOS)/sizeof(mmWD_QOS[0]), 0, 0 },
	{ "mmWD_UTCL1_CNTL", REG_MMIO, 0x0243, 0, &mmWD_UTCL1_CNTL[0], sizeof(mmWD_UTCL1_CNTL)/sizeof(mmWD_UTCL1_CNTL[0]), 0, 0 },
	{ "mmWD_UTCL1_STATUS", REG_MMIO, 0x0244, 0, &mmWD_UTCL1_STATUS[0], sizeof(mmWD_UTCL1_STATUS)/sizeof(mmWD_UTCL1_STATUS[0]), 0, 0 },
	{ "mmIA_UTCL1_CNTL", REG_MMIO, 0x0246, 0, &mmIA_UTCL1_CNTL[0], sizeof(mmIA_UTCL1_CNTL)/sizeof(mmIA_UTCL1_CNTL[0]), 0, 0 },
	{ "mmIA_UTCL1_STATUS", REG_MMIO, 0x0247, 0, &mmIA_UTCL1_STATUS[0], sizeof(mmIA_UTCL1_STATUS)/sizeof(mmIA_UTCL1_STATUS[0]), 0, 0 },
	{ "mmVGT_SYS_CONFIG", REG_MMIO, 0x0263, 0, &mmVGT_SYS_CONFIG[0], sizeof(mmVGT_SYS_CONFIG)/sizeof(mmVGT_SYS_CONFIG[0]), 0, 0 },
	{ "mmVGT_VS_MAX_WAVE_ID", REG_MMIO, 0x0268, 0, &mmVGT_VS_MAX_WAVE_ID[0], sizeof(mmVGT_VS_MAX_WAVE_ID)/sizeof(mmVGT_VS_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmVGT_GS_MAX_WAVE_ID", REG_MMIO, 0x0269, 0, &mmVGT_GS_MAX_WAVE_ID[0], sizeof(mmVGT_GS_MAX_WAVE_ID)/sizeof(mmVGT_GS_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmGFX_PIPE_CONTROL", REG_MMIO, 0x026d, 0, &mmGFX_PIPE_CONTROL[0], sizeof(mmGFX_PIPE_CONTROL)/sizeof(mmGFX_PIPE_CONTROL[0]), 0, 0 },
	{ "mmCC_GC_SHADER_ARRAY_CONFIG", REG_MMIO, 0x026f, 0, &mmCC_GC_SHADER_ARRAY_CONFIG[0], sizeof(mmCC_GC_SHADER_ARRAY_CONFIG)/sizeof(mmCC_GC_SHADER_ARRAY_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_SHADER_ARRAY_CONFIG", REG_MMIO, 0x0270, 0, &mmGC_USER_SHADER_ARRAY_CONFIG[0], sizeof(mmGC_USER_SHADER_ARRAY_CONFIG)/sizeof(mmGC_USER_SHADER_ARRAY_CONFIG[0]), 0, 0 },
	{ "mmVGT_DMA_PRIMITIVE_TYPE", REG_MMIO, 0x0271, 0, &mmVGT_DMA_PRIMITIVE_TYPE[0], sizeof(mmVGT_DMA_PRIMITIVE_TYPE)/sizeof(mmVGT_DMA_PRIMITIVE_TYPE[0]), 0, 0 },
	{ "mmVGT_DMA_CONTROL", REG_MMIO, 0x0272, 0, &mmVGT_DMA_CONTROL[0], sizeof(mmVGT_DMA_CONTROL)/sizeof(mmVGT_DMA_CONTROL[0]), 0, 0 },
	{ "mmVGT_DMA_LS_HS_CONFIG", REG_MMIO, 0x0273, 0, &mmVGT_DMA_LS_HS_CONFIG[0], sizeof(mmVGT_DMA_LS_HS_CONFIG)/sizeof(mmVGT_DMA_LS_HS_CONFIG[0]), 0, 0 },
	{ "mmWD_BUF_RESOURCE_1", REG_MMIO, 0x0276, 0, &mmWD_BUF_RESOURCE_1[0], sizeof(mmWD_BUF_RESOURCE_1)/sizeof(mmWD_BUF_RESOURCE_1[0]), 0, 0 },
	{ "mmWD_BUF_RESOURCE_2", REG_MMIO, 0x0277, 0, &mmWD_BUF_RESOURCE_2[0], sizeof(mmWD_BUF_RESOURCE_2)/sizeof(mmWD_BUF_RESOURCE_2[0]), 0, 0 },
	{ "mmPA_CL_CNTL_STATUS", REG_MMIO, 0x0284, 0, &mmPA_CL_CNTL_STATUS[0], sizeof(mmPA_CL_CNTL_STATUS)/sizeof(mmPA_CL_CNTL_STATUS[0]), 0, 0 },
	{ "mmPA_CL_ENHANCE", REG_MMIO, 0x0285, 0, &mmPA_CL_ENHANCE[0], sizeof(mmPA_CL_ENHANCE)/sizeof(mmPA_CL_ENHANCE[0]), 0, 0 },
	{ "mmPA_CL_RESET_DEBUG", REG_MMIO, 0x0286, 0, &mmPA_CL_RESET_DEBUG[0], sizeof(mmPA_CL_RESET_DEBUG)/sizeof(mmPA_CL_RESET_DEBUG[0]), 0, 0 },
	{ "mmPA_SU_CNTL_STATUS", REG_MMIO, 0x0294, 0, &mmPA_SU_CNTL_STATUS[0], sizeof(mmPA_SU_CNTL_STATUS)/sizeof(mmPA_SU_CNTL_STATUS[0]), 0, 0 },
	{ "mmPA_SC_FIFO_DEPTH_CNTL", REG_MMIO, 0x0295, 0, &mmPA_SC_FIFO_DEPTH_CNTL[0], sizeof(mmPA_SC_FIFO_DEPTH_CNTL)/sizeof(mmPA_SC_FIFO_DEPTH_CNTL[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK", REG_MMIO, 0x02c0, 0, &mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK[0], sizeof(mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK)/sizeof(mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK", REG_MMIO, 0x02c1, 0, &mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK[0], sizeof(mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK)/sizeof(mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_HV_LOCK", REG_MMIO, 0x02c2, 0, &mmPA_SC_TRAP_SCREEN_HV_LOCK[0], sizeof(mmPA_SC_TRAP_SCREEN_HV_LOCK)/sizeof(mmPA_SC_TRAP_SCREEN_HV_LOCK[0]), 0, 0 },
	{ "mmPA_SC_FORCE_EOV_MAX_CNTS", REG_MMIO, 0x02c9, 0, &mmPA_SC_FORCE_EOV_MAX_CNTS[0], sizeof(mmPA_SC_FORCE_EOV_MAX_CNTS)/sizeof(mmPA_SC_FORCE_EOV_MAX_CNTS[0]), 0, 0 },
	{ "mmPA_SC_BINNER_EVENT_CNTL_0", REG_MMIO, 0x02cc, 0, &mmPA_SC_BINNER_EVENT_CNTL_0[0], sizeof(mmPA_SC_BINNER_EVENT_CNTL_0)/sizeof(mmPA_SC_BINNER_EVENT_CNTL_0[0]), 0, 0 },
	{ "mmPA_SC_BINNER_EVENT_CNTL_1", REG_MMIO, 0x02cd, 0, &mmPA_SC_BINNER_EVENT_CNTL_1[0], sizeof(mmPA_SC_BINNER_EVENT_CNTL_1)/sizeof(mmPA_SC_BINNER_EVENT_CNTL_1[0]), 0, 0 },
	{ "mmPA_SC_BINNER_EVENT_CNTL_2", REG_MMIO, 0x02ce, 0, &mmPA_SC_BINNER_EVENT_CNTL_2[0], sizeof(mmPA_SC_BINNER_EVENT_CNTL_2)/sizeof(mmPA_SC_BINNER_EVENT_CNTL_2[0]), 0, 0 },
	{ "mmPA_SC_BINNER_EVENT_CNTL_3", REG_MMIO, 0x02cf, 0, &mmPA_SC_BINNER_EVENT_CNTL_3[0], sizeof(mmPA_SC_BINNER_EVENT_CNTL_3)/sizeof(mmPA_SC_BINNER_EVENT_CNTL_3[0]), 0, 0 },
	{ "mmPA_SC_BINNER_TIMEOUT_COUNTER", REG_MMIO, 0x02d0, 0, &mmPA_SC_BINNER_TIMEOUT_COUNTER[0], sizeof(mmPA_SC_BINNER_TIMEOUT_COUNTER)/sizeof(mmPA_SC_BINNER_TIMEOUT_COUNTER[0]), 0, 0 },
	{ "mmPA_SC_BINNER_PERF_CNTL_0", REG_MMIO, 0x02d1, 0, &mmPA_SC_BINNER_PERF_CNTL_0[0], sizeof(mmPA_SC_BINNER_PERF_CNTL_0)/sizeof(mmPA_SC_BINNER_PERF_CNTL_0[0]), 0, 0 },
	{ "mmPA_SC_BINNER_PERF_CNTL_1", REG_MMIO, 0x02d2, 0, &mmPA_SC_BINNER_PERF_CNTL_1[0], sizeof(mmPA_SC_BINNER_PERF_CNTL_1)/sizeof(mmPA_SC_BINNER_PERF_CNTL_1[0]), 0, 0 },
	{ "mmPA_SC_BINNER_PERF_CNTL_2", REG_MMIO, 0x02d3, 0, &mmPA_SC_BINNER_PERF_CNTL_2[0], sizeof(mmPA_SC_BINNER_PERF_CNTL_2)/sizeof(mmPA_SC_BINNER_PERF_CNTL_2[0]), 0, 0 },
	{ "mmPA_SC_BINNER_PERF_CNTL_3", REG_MMIO, 0x02d4, 0, &mmPA_SC_BINNER_PERF_CNTL_3[0], sizeof(mmPA_SC_BINNER_PERF_CNTL_3)/sizeof(mmPA_SC_BINNER_PERF_CNTL_3[0]), 0, 0 },
	{ "mmPA_SC_FIFO_SIZE", REG_MMIO, 0x02f3, 0, &mmPA_SC_FIFO_SIZE[0], sizeof(mmPA_SC_FIFO_SIZE)/sizeof(mmPA_SC_FIFO_SIZE[0]), 0, 0 },
	{ "mmPA_SC_IF_FIFO_SIZE", REG_MMIO, 0x02f5, 0, &mmPA_SC_IF_FIFO_SIZE[0], sizeof(mmPA_SC_IF_FIFO_SIZE)/sizeof(mmPA_SC_IF_FIFO_SIZE[0]), 0, 0 },
	{ "mmPA_SC_PKR_WAVE_TABLE_CNTL", REG_MMIO, 0x02f8, 0, &mmPA_SC_PKR_WAVE_TABLE_CNTL[0], sizeof(mmPA_SC_PKR_WAVE_TABLE_CNTL)/sizeof(mmPA_SC_PKR_WAVE_TABLE_CNTL[0]), 0, 0 },
	{ "mmPA_UTCL1_CNTL1", REG_MMIO, 0x02f9, 0, &mmPA_UTCL1_CNTL1[0], sizeof(mmPA_UTCL1_CNTL1)/sizeof(mmPA_UTCL1_CNTL1[0]), 0, 0 },
	{ "mmPA_UTCL1_CNTL2", REG_MMIO, 0x02fa, 0, &mmPA_UTCL1_CNTL2[0], sizeof(mmPA_UTCL1_CNTL2)/sizeof(mmPA_UTCL1_CNTL2[0]), 0, 0 },
	{ "mmPA_SIDEBAND_REQUEST_DELAYS", REG_MMIO, 0x02fb, 0, &mmPA_SIDEBAND_REQUEST_DELAYS[0], sizeof(mmPA_SIDEBAND_REQUEST_DELAYS)/sizeof(mmPA_SIDEBAND_REQUEST_DELAYS[0]), 0, 0 },
	{ "mmPA_SC_ENHANCE", REG_MMIO, 0x02fc, 0, &mmPA_SC_ENHANCE[0], sizeof(mmPA_SC_ENHANCE)/sizeof(mmPA_SC_ENHANCE[0]), 0, 0 },
	{ "mmPA_SC_ENHANCE_1", REG_MMIO, 0x02fd, 0, &mmPA_SC_ENHANCE_1[0], sizeof(mmPA_SC_ENHANCE_1)/sizeof(mmPA_SC_ENHANCE_1[0]), 0, 0 },
	{ "mmPA_SC_DSM_CNTL", REG_MMIO, 0x02fe, 0, &mmPA_SC_DSM_CNTL[0], sizeof(mmPA_SC_DSM_CNTL)/sizeof(mmPA_SC_DSM_CNTL[0]), 0, 0 },
	{ "mmPA_SC_TILE_STEERING_CREST_OVERRIDE", REG_MMIO, 0x02ff, 0, &mmPA_SC_TILE_STEERING_CREST_OVERRIDE[0], sizeof(mmPA_SC_TILE_STEERING_CREST_OVERRIDE)/sizeof(mmPA_SC_TILE_STEERING_CREST_OVERRIDE[0]), 0, 0 },
	{ "mmSQ_CONFIG", REG_MMIO, 0x0300, 0, &mmSQ_CONFIG[0], sizeof(mmSQ_CONFIG)/sizeof(mmSQ_CONFIG[0]), 0, 0 },
	{ "mmSQC_CONFIG", REG_MMIO, 0x0301, 0, &mmSQC_CONFIG[0], sizeof(mmSQC_CONFIG)/sizeof(mmSQC_CONFIG[0]), 0, 0 },
	{ "mmLDS_CONFIG", REG_MMIO, 0x0302, 0, &mmLDS_CONFIG[0], sizeof(mmLDS_CONFIG)/sizeof(mmLDS_CONFIG[0]), 0, 0 },
	{ "mmSQ_RANDOM_WAVE_PRI", REG_MMIO, 0x0303, 0, &mmSQ_RANDOM_WAVE_PRI[0], sizeof(mmSQ_RANDOM_WAVE_PRI)/sizeof(mmSQ_RANDOM_WAVE_PRI[0]), 0, 0 },
	{ "mmSQ_REG_CREDITS", REG_MMIO, 0x0304, 0, &mmSQ_REG_CREDITS[0], sizeof(mmSQ_REG_CREDITS)/sizeof(mmSQ_REG_CREDITS[0]), 0, 0 },
	{ "mmSQ_FIFO_SIZES", REG_MMIO, 0x0305, 0, &mmSQ_FIFO_SIZES[0], sizeof(mmSQ_FIFO_SIZES)/sizeof(mmSQ_FIFO_SIZES[0]), 0, 0 },
	{ "mmSQ_DSM_CNTL", REG_MMIO, 0x0306, 0, &mmSQ_DSM_CNTL[0], sizeof(mmSQ_DSM_CNTL)/sizeof(mmSQ_DSM_CNTL[0]), 0, 0 },
	{ "mmSQ_DSM_CNTL2", REG_MMIO, 0x0307, 0, &mmSQ_DSM_CNTL2[0], sizeof(mmSQ_DSM_CNTL2)/sizeof(mmSQ_DSM_CNTL2[0]), 0, 0 },
	{ "mmSQ_RUNTIME_CONFIG", REG_MMIO, 0x0308, 0, &mmSQ_RUNTIME_CONFIG[0], sizeof(mmSQ_RUNTIME_CONFIG)/sizeof(mmSQ_RUNTIME_CONFIG[0]), 0, 0 },
	{ "mmSH_MEM_BASES", REG_MMIO, 0x030a, 0, &mmSH_MEM_BASES[0], sizeof(mmSH_MEM_BASES)/sizeof(mmSH_MEM_BASES[0]), 0, 0 },
	{ "mmSH_MEM_CONFIG", REG_MMIO, 0x030d, 0, &mmSH_MEM_CONFIG[0], sizeof(mmSH_MEM_CONFIG)/sizeof(mmSH_MEM_CONFIG[0]), 0, 0 },
	{ "mmCC_GC_SHADER_RATE_CONFIG", REG_MMIO, 0x0312, 0, &mmCC_GC_SHADER_RATE_CONFIG[0], sizeof(mmCC_GC_SHADER_RATE_CONFIG)/sizeof(mmCC_GC_SHADER_RATE_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_SHADER_RATE_CONFIG", REG_MMIO, 0x0313, 0, &mmGC_USER_SHADER_RATE_CONFIG[0], sizeof(mmGC_USER_SHADER_RATE_CONFIG)/sizeof(mmGC_USER_SHADER_RATE_CONFIG[0]), 0, 0 },
	{ "mmSQ_INTERRUPT_AUTO_MASK", REG_MMIO, 0x0314, 0, &mmSQ_INTERRUPT_AUTO_MASK[0], sizeof(mmSQ_INTERRUPT_AUTO_MASK)/sizeof(mmSQ_INTERRUPT_AUTO_MASK[0]), 0, 0 },
	{ "mmSQ_INTERRUPT_MSG_CTRL", REG_MMIO, 0x0315, 0, &mmSQ_INTERRUPT_MSG_CTRL[0], sizeof(mmSQ_INTERRUPT_MSG_CTRL)/sizeof(mmSQ_INTERRUPT_MSG_CTRL[0]), 0, 0 },
	{ "mmSQ_UTCL1_CNTL1", REG_MMIO, 0x0317, 0, &mmSQ_UTCL1_CNTL1[0], sizeof(mmSQ_UTCL1_CNTL1)/sizeof(mmSQ_UTCL1_CNTL1[0]), 0, 0 },
	{ "mmSQ_UTCL1_CNTL2", REG_MMIO, 0x0318, 0, &mmSQ_UTCL1_CNTL2[0], sizeof(mmSQ_UTCL1_CNTL2)/sizeof(mmSQ_UTCL1_CNTL2[0]), 0, 0 },
	{ "mmSQ_UTCL1_STATUS", REG_MMIO, 0x0319, 0, &mmSQ_UTCL1_STATUS[0], sizeof(mmSQ_UTCL1_STATUS)/sizeof(mmSQ_UTCL1_STATUS[0]), 0, 0 },
	{ "mmSQ_SHADER_TBA_LO", REG_MMIO, 0x031c, 0, &mmSQ_SHADER_TBA_LO[0], sizeof(mmSQ_SHADER_TBA_LO)/sizeof(mmSQ_SHADER_TBA_LO[0]), 0, 0 },
	{ "mmSQ_SHADER_TBA_HI", REG_MMIO, 0x031d, 0, &mmSQ_SHADER_TBA_HI[0], sizeof(mmSQ_SHADER_TBA_HI)/sizeof(mmSQ_SHADER_TBA_HI[0]), 0, 0 },
	{ "mmSQ_SHADER_TMA_LO", REG_MMIO, 0x031e, 0, &mmSQ_SHADER_TMA_LO[0], sizeof(mmSQ_SHADER_TMA_LO)/sizeof(mmSQ_SHADER_TMA_LO[0]), 0, 0 },
	{ "mmSQ_SHADER_TMA_HI", REG_MMIO, 0x031f, 0, &mmSQ_SHADER_TMA_HI[0], sizeof(mmSQ_SHADER_TMA_HI)/sizeof(mmSQ_SHADER_TMA_HI[0]), 0, 0 },
	{ "mmSQC_DSM_CNTL", REG_MMIO, 0x0320, 0, &mmSQC_DSM_CNTL[0], sizeof(mmSQC_DSM_CNTL)/sizeof(mmSQC_DSM_CNTL[0]), 0, 0 },
	{ "mmSQC_DSM_CNTLA", REG_MMIO, 0x0321, 0, &mmSQC_DSM_CNTLA[0], sizeof(mmSQC_DSM_CNTLA)/sizeof(mmSQC_DSM_CNTLA[0]), 0, 0 },
	{ "mmSQC_DSM_CNTLB", REG_MMIO, 0x0322, 0, &mmSQC_DSM_CNTLB[0], sizeof(mmSQC_DSM_CNTLB)/sizeof(mmSQC_DSM_CNTLB[0]), 0, 0 },
	{ "mmSQC_DSM_CNTL2", REG_MMIO, 0x0325, 0, &mmSQC_DSM_CNTL2[0], sizeof(mmSQC_DSM_CNTL2)/sizeof(mmSQC_DSM_CNTL2[0]), 0, 0 },
	{ "mmSQC_DSM_CNTL2A", REG_MMIO, 0x0326, 0, &mmSQC_DSM_CNTL2A[0], sizeof(mmSQC_DSM_CNTL2A)/sizeof(mmSQC_DSM_CNTL2A[0]), 0, 0 },
	{ "mmSQC_DSM_CNTL2B", REG_MMIO, 0x0327, 0, &mmSQC_DSM_CNTL2B[0], sizeof(mmSQC_DSM_CNTL2B)/sizeof(mmSQC_DSM_CNTL2B[0]), 0, 0 },
	{ "mmSQC_EDC_FUE_CNTL", REG_MMIO, 0x032b, 0, &mmSQC_EDC_FUE_CNTL[0], sizeof(mmSQC_EDC_FUE_CNTL)/sizeof(mmSQC_EDC_FUE_CNTL[0]), 0, 0 },
	{ "mmSQC_EDC_CNT2", REG_MMIO, 0x032c, 0, &mmSQC_EDC_CNT2[0], sizeof(mmSQC_EDC_CNT2)/sizeof(mmSQC_EDC_CNT2[0]), 0, 0 },
	{ "mmSQC_EDC_CNT3", REG_MMIO, 0x032d, 0, &mmSQC_EDC_CNT3[0], sizeof(mmSQC_EDC_CNT3)/sizeof(mmSQC_EDC_CNT3[0]), 0, 0 },
	{ "mmSQ_REG_TIMESTAMP", REG_MMIO, 0x0374, 0, &mmSQ_REG_TIMESTAMP[0], sizeof(mmSQ_REG_TIMESTAMP)/sizeof(mmSQ_REG_TIMESTAMP[0]), 0, 0 },
	{ "mmSQ_CMD_TIMESTAMP", REG_MMIO, 0x0375, 0, &mmSQ_CMD_TIMESTAMP[0], sizeof(mmSQ_CMD_TIMESTAMP)/sizeof(mmSQ_CMD_TIMESTAMP[0]), 0, 0 },
	{ "mmSQ_IND_INDEX", REG_MMIO, 0x0378, 0, &mmSQ_IND_INDEX[0], sizeof(mmSQ_IND_INDEX)/sizeof(mmSQ_IND_INDEX[0]), 0, 0 },
	{ "mmSQ_IND_DATA", REG_MMIO, 0x0379, 0, &mmSQ_IND_DATA[0], sizeof(mmSQ_IND_DATA)/sizeof(mmSQ_IND_DATA[0]), 0, 0 },
	{ "mmSQ_CMD", REG_MMIO, 0x037b, 0, &mmSQ_CMD[0], sizeof(mmSQ_CMD)/sizeof(mmSQ_CMD[0]), 0, 0 },
	{ "mmSQ_TIME_HI", REG_MMIO, 0x037c, 0, &mmSQ_TIME_HI[0], sizeof(mmSQ_TIME_HI)/sizeof(mmSQ_TIME_HI[0]), 0, 0 },
	{ "mmSQ_TIME_LO", REG_MMIO, 0x037d, 0, &mmSQ_TIME_LO[0], sizeof(mmSQ_TIME_LO)/sizeof(mmSQ_TIME_LO[0]), 0, 0 },
	{ "mmSQ_DS_0", REG_MMIO, 0x037f, 0, &mmSQ_DS_0[0], sizeof(mmSQ_DS_0)/sizeof(mmSQ_DS_0[0]), 0, 0 },
	{ "mmSQ_DS_1", REG_MMIO, 0x037f, 0, &mmSQ_DS_1[0], sizeof(mmSQ_DS_1)/sizeof(mmSQ_DS_1[0]), 0, 0 },
	{ "mmSQ_EXP_0", REG_MMIO, 0x037f, 0, &mmSQ_EXP_0[0], sizeof(mmSQ_EXP_0)/sizeof(mmSQ_EXP_0[0]), 0, 0 },
	{ "mmSQ_EXP_1", REG_MMIO, 0x037f, 0, &mmSQ_EXP_1[0], sizeof(mmSQ_EXP_1)/sizeof(mmSQ_EXP_1[0]), 0, 0 },
	{ "mmSQ_FLAT_0", REG_MMIO, 0x037f, 0, &mmSQ_FLAT_0[0], sizeof(mmSQ_FLAT_0)/sizeof(mmSQ_FLAT_0[0]), 0, 0 },
	{ "mmSQ_FLAT_1", REG_MMIO, 0x037f, 0, &mmSQ_FLAT_1[0], sizeof(mmSQ_FLAT_1)/sizeof(mmSQ_FLAT_1[0]), 0, 0 },
	{ "mmSQ_GLBL_0", REG_MMIO, 0x037f, 0, &mmSQ_GLBL_0[0], sizeof(mmSQ_GLBL_0)/sizeof(mmSQ_GLBL_0[0]), 0, 0 },
	{ "mmSQ_GLBL_1", REG_MMIO, 0x037f, 0, &mmSQ_GLBL_1[0], sizeof(mmSQ_GLBL_1)/sizeof(mmSQ_GLBL_1[0]), 0, 0 },
	{ "mmSQ_INST", REG_MMIO, 0x037f, 0, &mmSQ_INST[0], sizeof(mmSQ_INST)/sizeof(mmSQ_INST[0]), 0, 0 },
	{ "mmSQ_MIMG_0", REG_MMIO, 0x037f, 0, &mmSQ_MIMG_0[0], sizeof(mmSQ_MIMG_0)/sizeof(mmSQ_MIMG_0[0]), 0, 0 },
	{ "mmSQ_MIMG_1", REG_MMIO, 0x037f, 0, &mmSQ_MIMG_1[0], sizeof(mmSQ_MIMG_1)/sizeof(mmSQ_MIMG_1[0]), 0, 0 },
	{ "mmSQ_MTBUF_0", REG_MMIO, 0x037f, 0, &mmSQ_MTBUF_0[0], sizeof(mmSQ_MTBUF_0)/sizeof(mmSQ_MTBUF_0[0]), 0, 0 },
	{ "mmSQ_MTBUF_1", REG_MMIO, 0x037f, 0, &mmSQ_MTBUF_1[0], sizeof(mmSQ_MTBUF_1)/sizeof(mmSQ_MTBUF_1[0]), 0, 0 },
	{ "mmSQ_MUBUF_0", REG_MMIO, 0x037f, 0, &mmSQ_MUBUF_0[0], sizeof(mmSQ_MUBUF_0)/sizeof(mmSQ_MUBUF_0[0]), 0, 0 },
	{ "mmSQ_MUBUF_1", REG_MMIO, 0x037f, 0, &mmSQ_MUBUF_1[0], sizeof(mmSQ_MUBUF_1)/sizeof(mmSQ_MUBUF_1[0]), 0, 0 },
	{ "mmSQ_SCRATCH_0", REG_MMIO, 0x037f, 0, &mmSQ_SCRATCH_0[0], sizeof(mmSQ_SCRATCH_0)/sizeof(mmSQ_SCRATCH_0[0]), 0, 0 },
	{ "mmSQ_SCRATCH_1", REG_MMIO, 0x037f, 0, &mmSQ_SCRATCH_1[0], sizeof(mmSQ_SCRATCH_1)/sizeof(mmSQ_SCRATCH_1[0]), 0, 0 },
	{ "mmSQ_SMEM_0", REG_MMIO, 0x037f, 0, &mmSQ_SMEM_0[0], sizeof(mmSQ_SMEM_0)/sizeof(mmSQ_SMEM_0[0]), 0, 0 },
	{ "mmSQ_SMEM_1", REG_MMIO, 0x037f, 0, &mmSQ_SMEM_1[0], sizeof(mmSQ_SMEM_1)/sizeof(mmSQ_SMEM_1[0]), 0, 0 },
	{ "mmSQ_SOP1", REG_MMIO, 0x037f, 0, &mmSQ_SOP1[0], sizeof(mmSQ_SOP1)/sizeof(mmSQ_SOP1[0]), 0, 0 },
	{ "mmSQ_SOP2", REG_MMIO, 0x037f, 0, &mmSQ_SOP2[0], sizeof(mmSQ_SOP2)/sizeof(mmSQ_SOP2[0]), 0, 0 },
	{ "mmSQ_SOPC", REG_MMIO, 0x037f, 0, &mmSQ_SOPC[0], sizeof(mmSQ_SOPC)/sizeof(mmSQ_SOPC[0]), 0, 0 },
	{ "mmSQ_SOPK", REG_MMIO, 0x037f, 0, &mmSQ_SOPK[0], sizeof(mmSQ_SOPK)/sizeof(mmSQ_SOPK[0]), 0, 0 },
	{ "mmSQ_SOPP", REG_MMIO, 0x037f, 0, &mmSQ_SOPP[0], sizeof(mmSQ_SOPP)/sizeof(mmSQ_SOPP[0]), 0, 0 },
	{ "mmSQ_VINTRP", REG_MMIO, 0x037f, 0, &mmSQ_VINTRP[0], sizeof(mmSQ_VINTRP)/sizeof(mmSQ_VINTRP[0]), 0, 0 },
	{ "mmSQ_VOP1", REG_MMIO, 0x037f, 0, &mmSQ_VOP1[0], sizeof(mmSQ_VOP1)/sizeof(mmSQ_VOP1[0]), 0, 0 },
	{ "mmSQ_VOP2", REG_MMIO, 0x037f, 0, &mmSQ_VOP2[0], sizeof(mmSQ_VOP2)/sizeof(mmSQ_VOP2[0]), 0, 0 },
	{ "mmSQ_VOP3P_0", REG_MMIO, 0x037f, 0, &mmSQ_VOP3P_0[0], sizeof(mmSQ_VOP3P_0)/sizeof(mmSQ_VOP3P_0[0]), 0, 0 },
	{ "mmSQ_VOP3P_1", REG_MMIO, 0x037f, 0, &mmSQ_VOP3P_1[0], sizeof(mmSQ_VOP3P_1)/sizeof(mmSQ_VOP3P_1[0]), 0, 0 },
	{ "mmSQ_VOP3_0", REG_MMIO, 0x037f, 0, &mmSQ_VOP3_0[0], sizeof(mmSQ_VOP3_0)/sizeof(mmSQ_VOP3_0[0]), 0, 0 },
	{ "mmSQ_VOP3_0_SDST_ENC", REG_MMIO, 0x037f, 0, &mmSQ_VOP3_0_SDST_ENC[0], sizeof(mmSQ_VOP3_0_SDST_ENC)/sizeof(mmSQ_VOP3_0_SDST_ENC[0]), 0, 0 },
	{ "mmSQ_VOP3_1", REG_MMIO, 0x037f, 0, &mmSQ_VOP3_1[0], sizeof(mmSQ_VOP3_1)/sizeof(mmSQ_VOP3_1[0]), 0, 0 },
	{ "mmSQ_VOPC", REG_MMIO, 0x037f, 0, &mmSQ_VOPC[0], sizeof(mmSQ_VOPC)/sizeof(mmSQ_VOPC[0]), 0, 0 },
	{ "mmSQ_VOP_DPP", REG_MMIO, 0x037f, 0, &mmSQ_VOP_DPP[0], sizeof(mmSQ_VOP_DPP)/sizeof(mmSQ_VOP_DPP[0]), 0, 0 },
	{ "mmSQ_VOP_SDWA", REG_MMIO, 0x037f, 0, &mmSQ_VOP_SDWA[0], sizeof(mmSQ_VOP_SDWA)/sizeof(mmSQ_VOP_SDWA[0]), 0, 0 },
	{ "mmSQ_VOP_SDWA_SDST_ENC", REG_MMIO, 0x037f, 0, &mmSQ_VOP_SDWA_SDST_ENC[0], sizeof(mmSQ_VOP_SDWA_SDST_ENC)/sizeof(mmSQ_VOP_SDWA_SDST_ENC[0]), 0, 0 },
	{ "mmSQ_LB_CTR_CTRL", REG_MMIO, 0x0398, 0, &mmSQ_LB_CTR_CTRL[0], sizeof(mmSQ_LB_CTR_CTRL)/sizeof(mmSQ_LB_CTR_CTRL[0]), 0, 0 },
	{ "mmSQ_LB_DATA0", REG_MMIO, 0x0399, 0, &mmSQ_LB_DATA0[0], sizeof(mmSQ_LB_DATA0)/sizeof(mmSQ_LB_DATA0[0]), 0, 0 },
	{ "mmSQ_LB_DATA1", REG_MMIO, 0x039a, 0, &mmSQ_LB_DATA1[0], sizeof(mmSQ_LB_DATA1)/sizeof(mmSQ_LB_DATA1[0]), 0, 0 },
	{ "mmSQ_LB_DATA2", REG_MMIO, 0x039b, 0, &mmSQ_LB_DATA2[0], sizeof(mmSQ_LB_DATA2)/sizeof(mmSQ_LB_DATA2[0]), 0, 0 },
	{ "mmSQ_LB_DATA3", REG_MMIO, 0x039c, 0, &mmSQ_LB_DATA3[0], sizeof(mmSQ_LB_DATA3)/sizeof(mmSQ_LB_DATA3[0]), 0, 0 },
	{ "mmSQ_LB_CTR_SEL", REG_MMIO, 0x039d, 0, &mmSQ_LB_CTR_SEL[0], sizeof(mmSQ_LB_CTR_SEL)/sizeof(mmSQ_LB_CTR_SEL[0]), 0, 0 },
	{ "mmSQ_LB_CTR0_CU", REG_MMIO, 0x039e, 0, &mmSQ_LB_CTR0_CU[0], sizeof(mmSQ_LB_CTR0_CU)/sizeof(mmSQ_LB_CTR0_CU[0]), 0, 0 },
	{ "mmSQ_LB_CTR1_CU", REG_MMIO, 0x039f, 0, &mmSQ_LB_CTR1_CU[0], sizeof(mmSQ_LB_CTR1_CU)/sizeof(mmSQ_LB_CTR1_CU[0]), 0, 0 },
	{ "mmSQ_LB_CTR2_CU", REG_MMIO, 0x03a0, 0, &mmSQ_LB_CTR2_CU[0], sizeof(mmSQ_LB_CTR2_CU)/sizeof(mmSQ_LB_CTR2_CU[0]), 0, 0 },
	{ "mmSQ_LB_CTR3_CU", REG_MMIO, 0x03a1, 0, &mmSQ_LB_CTR3_CU[0], sizeof(mmSQ_LB_CTR3_CU)/sizeof(mmSQ_LB_CTR3_CU[0]), 0, 0 },
	{ "mmSQC_EDC_CNT", REG_MMIO, 0x03a2, 0, &mmSQC_EDC_CNT[0], sizeof(mmSQC_EDC_CNT)/sizeof(mmSQC_EDC_CNT[0]), 0, 0 },
	{ "mmSQ_EDC_SEC_CNT", REG_MMIO, 0x03a3, 0, &mmSQ_EDC_SEC_CNT[0], sizeof(mmSQ_EDC_SEC_CNT)/sizeof(mmSQ_EDC_SEC_CNT[0]), 0, 0 },
	{ "mmSQ_EDC_DED_CNT", REG_MMIO, 0x03a4, 0, &mmSQ_EDC_DED_CNT[0], sizeof(mmSQ_EDC_DED_CNT)/sizeof(mmSQ_EDC_DED_CNT[0]), 0, 0 },
	{ "mmSQ_EDC_INFO", REG_MMIO, 0x03a5, 0, &mmSQ_EDC_INFO[0], sizeof(mmSQ_EDC_INFO)/sizeof(mmSQ_EDC_INFO[0]), 0, 0 },
	{ "mmSQ_EDC_CNT", REG_MMIO, 0x03a6, 0, &mmSQ_EDC_CNT[0], sizeof(mmSQ_EDC_CNT)/sizeof(mmSQ_EDC_CNT[0]), 0, 0 },
	{ "mmSQ_EDC_FUE_CNTL", REG_MMIO, 0x03a7, 0, &mmSQ_EDC_FUE_CNTL[0], sizeof(mmSQ_EDC_FUE_CNTL)/sizeof(mmSQ_EDC_FUE_CNTL[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_CMN", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_CMN[0], sizeof(mmSQ_THREAD_TRACE_WORD_CMN)/sizeof(mmSQ_THREAD_TRACE_WORD_CMN[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_EVENT", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_EVENT[0], sizeof(mmSQ_THREAD_TRACE_WORD_EVENT)/sizeof(mmSQ_THREAD_TRACE_WORD_EVENT[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_INST[0], sizeof(mmSQ_THREAD_TRACE_WORD_INST)/sizeof(mmSQ_THREAD_TRACE_WORD_INST[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_ISSUE", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_ISSUE[0], sizeof(mmSQ_THREAD_TRACE_WORD_ISSUE)/sizeof(mmSQ_THREAD_TRACE_WORD_ISSUE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_MISC", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_MISC[0], sizeof(mmSQ_THREAD_TRACE_WORD_MISC)/sizeof(mmSQ_THREAD_TRACE_WORD_MISC[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_REG_1_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_REG_1_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_REG_1_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_REG_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_REG_2_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_REG_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_REG_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_REG_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_WAVE", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_WAVE[0], sizeof(mmSQ_THREAD_TRACE_WORD_WAVE)/sizeof(mmSQ_THREAD_TRACE_WORD_WAVE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_WAVE_START", REG_MMIO, 0x03b0, 0, &mmSQ_THREAD_TRACE_WORD_WAVE_START[0], sizeof(mmSQ_THREAD_TRACE_WORD_WAVE_START)/sizeof(mmSQ_THREAD_TRACE_WORD_WAVE_START[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2", REG_MMIO, 0x03b1, 0, &mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2", REG_MMIO, 0x03b1, 0, &mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2", REG_MMIO, 0x03b1, 0, &mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2", REG_MMIO, 0x03b1, 0, &mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2[0]), 0, 0 },
	{ "mmSQ_WREXEC_EXEC_HI", REG_MMIO, 0x03b1, 0, &mmSQ_WREXEC_EXEC_HI[0], sizeof(mmSQ_WREXEC_EXEC_HI)/sizeof(mmSQ_WREXEC_EXEC_HI[0]), 0, 0 },
	{ "mmSQ_WREXEC_EXEC_LO", REG_MMIO, 0x03b1, 0, &mmSQ_WREXEC_EXEC_LO[0], sizeof(mmSQ_WREXEC_EXEC_LO)/sizeof(mmSQ_WREXEC_EXEC_LO[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD0", REG_MMIO, 0x03c0, 0, &mmSQ_BUF_RSRC_WORD0[0], sizeof(mmSQ_BUF_RSRC_WORD0)/sizeof(mmSQ_BUF_RSRC_WORD0[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD1", REG_MMIO, 0x03c1, 0, &mmSQ_BUF_RSRC_WORD1[0], sizeof(mmSQ_BUF_RSRC_WORD1)/sizeof(mmSQ_BUF_RSRC_WORD1[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD2", REG_MMIO, 0x03c2, 0, &mmSQ_BUF_RSRC_WORD2[0], sizeof(mmSQ_BUF_RSRC_WORD2)/sizeof(mmSQ_BUF_RSRC_WORD2[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD3", REG_MMIO, 0x03c3, 0, &mmSQ_BUF_RSRC_WORD3[0], sizeof(mmSQ_BUF_RSRC_WORD3)/sizeof(mmSQ_BUF_RSRC_WORD3[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD0", REG_MMIO, 0x03c4, 0, &mmSQ_IMG_RSRC_WORD0[0], sizeof(mmSQ_IMG_RSRC_WORD0)/sizeof(mmSQ_IMG_RSRC_WORD0[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD1", REG_MMIO, 0x03c5, 0, &mmSQ_IMG_RSRC_WORD1[0], sizeof(mmSQ_IMG_RSRC_WORD1)/sizeof(mmSQ_IMG_RSRC_WORD1[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD2", REG_MMIO, 0x03c6, 0, &mmSQ_IMG_RSRC_WORD2[0], sizeof(mmSQ_IMG_RSRC_WORD2)/sizeof(mmSQ_IMG_RSRC_WORD2[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD3", REG_MMIO, 0x03c7, 0, &mmSQ_IMG_RSRC_WORD3[0], sizeof(mmSQ_IMG_RSRC_WORD3)/sizeof(mmSQ_IMG_RSRC_WORD3[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD4", REG_MMIO, 0x03c8, 0, &mmSQ_IMG_RSRC_WORD4[0], sizeof(mmSQ_IMG_RSRC_WORD4)/sizeof(mmSQ_IMG_RSRC_WORD4[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD5", REG_MMIO, 0x03c9, 0, &mmSQ_IMG_RSRC_WORD5[0], sizeof(mmSQ_IMG_RSRC_WORD5)/sizeof(mmSQ_IMG_RSRC_WORD5[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD6", REG_MMIO, 0x03ca, 0, &mmSQ_IMG_RSRC_WORD6[0], sizeof(mmSQ_IMG_RSRC_WORD6)/sizeof(mmSQ_IMG_RSRC_WORD6[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD7", REG_MMIO, 0x03cb, 0, &mmSQ_IMG_RSRC_WORD7[0], sizeof(mmSQ_IMG_RSRC_WORD7)/sizeof(mmSQ_IMG_RSRC_WORD7[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD0", REG_MMIO, 0x03cc, 0, &mmSQ_IMG_SAMP_WORD0[0], sizeof(mmSQ_IMG_SAMP_WORD0)/sizeof(mmSQ_IMG_SAMP_WORD0[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD1", REG_MMIO, 0x03cd, 0, &mmSQ_IMG_SAMP_WORD1[0], sizeof(mmSQ_IMG_SAMP_WORD1)/sizeof(mmSQ_IMG_SAMP_WORD1[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD2", REG_MMIO, 0x03ce, 0, &mmSQ_IMG_SAMP_WORD2[0], sizeof(mmSQ_IMG_SAMP_WORD2)/sizeof(mmSQ_IMG_SAMP_WORD2[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD3", REG_MMIO, 0x03cf, 0, &mmSQ_IMG_SAMP_WORD3[0], sizeof(mmSQ_IMG_SAMP_WORD3)/sizeof(mmSQ_IMG_SAMP_WORD3[0]), 0, 0 },
	{ "mmSQ_FLAT_SCRATCH_WORD0", REG_MMIO, 0x03d0, 0, &mmSQ_FLAT_SCRATCH_WORD0[0], sizeof(mmSQ_FLAT_SCRATCH_WORD0)/sizeof(mmSQ_FLAT_SCRATCH_WORD0[0]), 0, 0 },
	{ "mmSQ_FLAT_SCRATCH_WORD1", REG_MMIO, 0x03d1, 0, &mmSQ_FLAT_SCRATCH_WORD1[0], sizeof(mmSQ_FLAT_SCRATCH_WORD1)/sizeof(mmSQ_FLAT_SCRATCH_WORD1[0]), 0, 0 },
	{ "mmSQ_M0_GPR_IDX_WORD", REG_MMIO, 0x03d2, 0, &mmSQ_M0_GPR_IDX_WORD[0], sizeof(mmSQ_M0_GPR_IDX_WORD)/sizeof(mmSQ_M0_GPR_IDX_WORD[0]), 0, 0 },
	{ "mmSQC_ICACHE_UTCL1_CNTL1", REG_MMIO, 0x03d3, 0, &mmSQC_ICACHE_UTCL1_CNTL1[0], sizeof(mmSQC_ICACHE_UTCL1_CNTL1)/sizeof(mmSQC_ICACHE_UTCL1_CNTL1[0]), 0, 0 },
	{ "mmSQC_ICACHE_UTCL1_CNTL2", REG_MMIO, 0x03d4, 0, &mmSQC_ICACHE_UTCL1_CNTL2[0], sizeof(mmSQC_ICACHE_UTCL1_CNTL2)/sizeof(mmSQC_ICACHE_UTCL1_CNTL2[0]), 0, 0 },
	{ "mmSQC_DCACHE_UTCL1_CNTL1", REG_MMIO, 0x03d5, 0, &mmSQC_DCACHE_UTCL1_CNTL1[0], sizeof(mmSQC_DCACHE_UTCL1_CNTL1)/sizeof(mmSQC_DCACHE_UTCL1_CNTL1[0]), 0, 0 },
	{ "mmSQC_DCACHE_UTCL1_CNTL2", REG_MMIO, 0x03d6, 0, &mmSQC_DCACHE_UTCL1_CNTL2[0], sizeof(mmSQC_DCACHE_UTCL1_CNTL2)/sizeof(mmSQC_DCACHE_UTCL1_CNTL2[0]), 0, 0 },
	{ "mmSQC_ICACHE_UTCL1_STATUS", REG_MMIO, 0x03d7, 0, &mmSQC_ICACHE_UTCL1_STATUS[0], sizeof(mmSQC_ICACHE_UTCL1_STATUS)/sizeof(mmSQC_ICACHE_UTCL1_STATUS[0]), 0, 0 },
	{ "mmSQC_DCACHE_UTCL1_STATUS", REG_MMIO, 0x03d8, 0, &mmSQC_DCACHE_UTCL1_STATUS[0], sizeof(mmSQC_DCACHE_UTCL1_STATUS)/sizeof(mmSQC_DCACHE_UTCL1_STATUS[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY", REG_MMIO, 0x0414, 0, &mmSX_DEBUG_BUSY[0], sizeof(mmSX_DEBUG_BUSY)/sizeof(mmSX_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_2", REG_MMIO, 0x0415, 0, &mmSX_DEBUG_BUSY_2[0], sizeof(mmSX_DEBUG_BUSY_2)/sizeof(mmSX_DEBUG_BUSY_2[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_3", REG_MMIO, 0x0416, 0, &mmSX_DEBUG_BUSY_3[0], sizeof(mmSX_DEBUG_BUSY_3)/sizeof(mmSX_DEBUG_BUSY_3[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_4", REG_MMIO, 0x0417, 0, &mmSX_DEBUG_BUSY_4[0], sizeof(mmSX_DEBUG_BUSY_4)/sizeof(mmSX_DEBUG_BUSY_4[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_5", REG_MMIO, 0x0418, 0, &mmSX_DEBUG_BUSY_5[0], sizeof(mmSX_DEBUG_BUSY_5)/sizeof(mmSX_DEBUG_BUSY_5[0]), 0, 0 },
	{ "mmSX_DEBUG_1", REG_MMIO, 0x0419, 0, &mmSX_DEBUG_1[0], sizeof(mmSX_DEBUG_1)/sizeof(mmSX_DEBUG_1[0]), 0, 0 },
	{ "mmSPI_PS_MAX_WAVE_ID", REG_MMIO, 0x043a, 0, &mmSPI_PS_MAX_WAVE_ID[0], sizeof(mmSPI_PS_MAX_WAVE_ID)/sizeof(mmSPI_PS_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmSPI_START_PHASE", REG_MMIO, 0x043b, 0, &mmSPI_START_PHASE[0], sizeof(mmSPI_START_PHASE)/sizeof(mmSPI_START_PHASE[0]), 0, 0 },
	{ "mmSPI_GFX_CNTL", REG_MMIO, 0x043c, 0, &mmSPI_GFX_CNTL[0], sizeof(mmSPI_GFX_CNTL)/sizeof(mmSPI_GFX_CNTL[0]), 0, 0 },
	{ "mmSPI_DEBUG_READ", REG_MMIO, 0x0442, 0, &mmSPI_DEBUG_READ[0], sizeof(mmSPI_DEBUG_READ)/sizeof(mmSPI_DEBUG_READ[0]), 0, 0 },
	{ "mmSPI_DSM_CNTL", REG_MMIO, 0x0443, 0, &mmSPI_DSM_CNTL[0], sizeof(mmSPI_DSM_CNTL)/sizeof(mmSPI_DSM_CNTL[0]), 0, 0 },
	{ "mmSPI_DSM_CNTL2", REG_MMIO, 0x0444, 0, &mmSPI_DSM_CNTL2[0], sizeof(mmSPI_DSM_CNTL2)/sizeof(mmSPI_DSM_CNTL2[0]), 0, 0 },
	{ "mmSPI_EDC_CNT", REG_MMIO, 0x0445, 0, &mmSPI_EDC_CNT[0], sizeof(mmSPI_EDC_CNT)/sizeof(mmSPI_EDC_CNT[0]), 0, 0 },
	{ "mmSPI_DEBUG_BUSY", REG_MMIO, 0x0450, 0, &mmSPI_DEBUG_BUSY[0], sizeof(mmSPI_DEBUG_BUSY)/sizeof(mmSPI_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSPI_CONFIG_PS_CU_EN", REG_MMIO, 0x0452, 0, &mmSPI_CONFIG_PS_CU_EN[0], sizeof(mmSPI_CONFIG_PS_CU_EN)/sizeof(mmSPI_CONFIG_PS_CU_EN[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_CNTL", REG_MMIO, 0x04aa, 0, &mmSPI_WF_LIFETIME_CNTL[0], sizeof(mmSPI_WF_LIFETIME_CNTL)/sizeof(mmSPI_WF_LIFETIME_CNTL[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_0", REG_MMIO, 0x04ab, 0, &mmSPI_WF_LIFETIME_LIMIT_0[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_0)/sizeof(mmSPI_WF_LIFETIME_LIMIT_0[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_1", REG_MMIO, 0x04ac, 0, &mmSPI_WF_LIFETIME_LIMIT_1[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_1)/sizeof(mmSPI_WF_LIFETIME_LIMIT_1[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_2", REG_MMIO, 0x04ad, 0, &mmSPI_WF_LIFETIME_LIMIT_2[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_2)/sizeof(mmSPI_WF_LIFETIME_LIMIT_2[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_3", REG_MMIO, 0x04ae, 0, &mmSPI_WF_LIFETIME_LIMIT_3[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_3)/sizeof(mmSPI_WF_LIFETIME_LIMIT_3[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_4", REG_MMIO, 0x04af, 0, &mmSPI_WF_LIFETIME_LIMIT_4[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_4)/sizeof(mmSPI_WF_LIFETIME_LIMIT_4[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_5", REG_MMIO, 0x04b0, 0, &mmSPI_WF_LIFETIME_LIMIT_5[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_5)/sizeof(mmSPI_WF_LIFETIME_LIMIT_5[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_6", REG_MMIO, 0x04b1, 0, &mmSPI_WF_LIFETIME_LIMIT_6[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_6)/sizeof(mmSPI_WF_LIFETIME_LIMIT_6[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_7", REG_MMIO, 0x04b2, 0, &mmSPI_WF_LIFETIME_LIMIT_7[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_7)/sizeof(mmSPI_WF_LIFETIME_LIMIT_7[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_8", REG_MMIO, 0x04b3, 0, &mmSPI_WF_LIFETIME_LIMIT_8[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_8)/sizeof(mmSPI_WF_LIFETIME_LIMIT_8[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_9", REG_MMIO, 0x04b4, 0, &mmSPI_WF_LIFETIME_LIMIT_9[0], sizeof(mmSPI_WF_LIFETIME_LIMIT_9)/sizeof(mmSPI_WF_LIFETIME_LIMIT_9[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_0", REG_MMIO, 0x04b5, 0, &mmSPI_WF_LIFETIME_STATUS_0[0], sizeof(mmSPI_WF_LIFETIME_STATUS_0)/sizeof(mmSPI_WF_LIFETIME_STATUS_0[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_1", REG_MMIO, 0x04b6, 0, &mmSPI_WF_LIFETIME_STATUS_1[0], sizeof(mmSPI_WF_LIFETIME_STATUS_1)/sizeof(mmSPI_WF_LIFETIME_STATUS_1[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_2", REG_MMIO, 0x04b7, 0, &mmSPI_WF_LIFETIME_STATUS_2[0], sizeof(mmSPI_WF_LIFETIME_STATUS_2)/sizeof(mmSPI_WF_LIFETIME_STATUS_2[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_3", REG_MMIO, 0x04b8, 0, &mmSPI_WF_LIFETIME_STATUS_3[0], sizeof(mmSPI_WF_LIFETIME_STATUS_3)/sizeof(mmSPI_WF_LIFETIME_STATUS_3[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_4", REG_MMIO, 0x04b9, 0, &mmSPI_WF_LIFETIME_STATUS_4[0], sizeof(mmSPI_WF_LIFETIME_STATUS_4)/sizeof(mmSPI_WF_LIFETIME_STATUS_4[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_5", REG_MMIO, 0x04ba, 0, &mmSPI_WF_LIFETIME_STATUS_5[0], sizeof(mmSPI_WF_LIFETIME_STATUS_5)/sizeof(mmSPI_WF_LIFETIME_STATUS_5[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_6", REG_MMIO, 0x04bb, 0, &mmSPI_WF_LIFETIME_STATUS_6[0], sizeof(mmSPI_WF_LIFETIME_STATUS_6)/sizeof(mmSPI_WF_LIFETIME_STATUS_6[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_7", REG_MMIO, 0x04bc, 0, &mmSPI_WF_LIFETIME_STATUS_7[0], sizeof(mmSPI_WF_LIFETIME_STATUS_7)/sizeof(mmSPI_WF_LIFETIME_STATUS_7[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_8", REG_MMIO, 0x04bd, 0, &mmSPI_WF_LIFETIME_STATUS_8[0], sizeof(mmSPI_WF_LIFETIME_STATUS_8)/sizeof(mmSPI_WF_LIFETIME_STATUS_8[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_9", REG_MMIO, 0x04be, 0, &mmSPI_WF_LIFETIME_STATUS_9[0], sizeof(mmSPI_WF_LIFETIME_STATUS_9)/sizeof(mmSPI_WF_LIFETIME_STATUS_9[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_10", REG_MMIO, 0x04bf, 0, &mmSPI_WF_LIFETIME_STATUS_10[0], sizeof(mmSPI_WF_LIFETIME_STATUS_10)/sizeof(mmSPI_WF_LIFETIME_STATUS_10[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_11", REG_MMIO, 0x04c0, 0, &mmSPI_WF_LIFETIME_STATUS_11[0], sizeof(mmSPI_WF_LIFETIME_STATUS_11)/sizeof(mmSPI_WF_LIFETIME_STATUS_11[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_12", REG_MMIO, 0x04c1, 0, &mmSPI_WF_LIFETIME_STATUS_12[0], sizeof(mmSPI_WF_LIFETIME_STATUS_12)/sizeof(mmSPI_WF_LIFETIME_STATUS_12[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_13", REG_MMIO, 0x04c2, 0, &mmSPI_WF_LIFETIME_STATUS_13[0], sizeof(mmSPI_WF_LIFETIME_STATUS_13)/sizeof(mmSPI_WF_LIFETIME_STATUS_13[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_14", REG_MMIO, 0x04c3, 0, &mmSPI_WF_LIFETIME_STATUS_14[0], sizeof(mmSPI_WF_LIFETIME_STATUS_14)/sizeof(mmSPI_WF_LIFETIME_STATUS_14[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_15", REG_MMIO, 0x04c4, 0, &mmSPI_WF_LIFETIME_STATUS_15[0], sizeof(mmSPI_WF_LIFETIME_STATUS_15)/sizeof(mmSPI_WF_LIFETIME_STATUS_15[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_16", REG_MMIO, 0x04c5, 0, &mmSPI_WF_LIFETIME_STATUS_16[0], sizeof(mmSPI_WF_LIFETIME_STATUS_16)/sizeof(mmSPI_WF_LIFETIME_STATUS_16[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_17", REG_MMIO, 0x04c6, 0, &mmSPI_WF_LIFETIME_STATUS_17[0], sizeof(mmSPI_WF_LIFETIME_STATUS_17)/sizeof(mmSPI_WF_LIFETIME_STATUS_17[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_18", REG_MMIO, 0x04c7, 0, &mmSPI_WF_LIFETIME_STATUS_18[0], sizeof(mmSPI_WF_LIFETIME_STATUS_18)/sizeof(mmSPI_WF_LIFETIME_STATUS_18[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_19", REG_MMIO, 0x04c8, 0, &mmSPI_WF_LIFETIME_STATUS_19[0], sizeof(mmSPI_WF_LIFETIME_STATUS_19)/sizeof(mmSPI_WF_LIFETIME_STATUS_19[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_20", REG_MMIO, 0x04c9, 0, &mmSPI_WF_LIFETIME_STATUS_20[0], sizeof(mmSPI_WF_LIFETIME_STATUS_20)/sizeof(mmSPI_WF_LIFETIME_STATUS_20[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_DEBUG", REG_MMIO, 0x04ca, 0, &mmSPI_WF_LIFETIME_DEBUG[0], sizeof(mmSPI_WF_LIFETIME_DEBUG)/sizeof(mmSPI_WF_LIFETIME_DEBUG[0]), 0, 0 },
	{ "mmSPI_LB_CTR_CTRL", REG_MMIO, 0x04d4, 0, &mmSPI_LB_CTR_CTRL[0], sizeof(mmSPI_LB_CTR_CTRL)/sizeof(mmSPI_LB_CTR_CTRL[0]), 0, 0 },
	{ "mmSPI_LB_CU_MASK", REG_MMIO, 0x04d5, 0, &mmSPI_LB_CU_MASK[0], sizeof(mmSPI_LB_CU_MASK)/sizeof(mmSPI_LB_CU_MASK[0]), 0, 0 },
	{ "mmSPI_LB_DATA_REG", REG_MMIO, 0x04d6, 0, &mmSPI_LB_DATA_REG[0], sizeof(mmSPI_LB_DATA_REG)/sizeof(mmSPI_LB_DATA_REG[0]), 0, 0 },
	{ "mmSPI_PG_ENABLE_STATIC_CU_MASK", REG_MMIO, 0x04d7, 0, &mmSPI_PG_ENABLE_STATIC_CU_MASK[0], sizeof(mmSPI_PG_ENABLE_STATIC_CU_MASK)/sizeof(mmSPI_PG_ENABLE_STATIC_CU_MASK[0]), 0, 0 },
	{ "mmSPI_GDS_CREDITS", REG_MMIO, 0x04d8, 0, &mmSPI_GDS_CREDITS[0], sizeof(mmSPI_GDS_CREDITS)/sizeof(mmSPI_GDS_CREDITS[0]), 0, 0 },
	{ "mmSPI_SX_EXPORT_BUFFER_SIZES", REG_MMIO, 0x04d9, 0, &mmSPI_SX_EXPORT_BUFFER_SIZES[0], sizeof(mmSPI_SX_EXPORT_BUFFER_SIZES)/sizeof(mmSPI_SX_EXPORT_BUFFER_SIZES[0]), 0, 0 },
	{ "mmSPI_SX_SCOREBOARD_BUFFER_SIZES", REG_MMIO, 0x04da, 0, &mmSPI_SX_SCOREBOARD_BUFFER_SIZES[0], sizeof(mmSPI_SX_SCOREBOARD_BUFFER_SIZES)/sizeof(mmSPI_SX_SCOREBOARD_BUFFER_SIZES[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_STATUS", REG_MMIO, 0x04db, 0, &mmSPI_CSQ_WF_ACTIVE_STATUS[0], sizeof(mmSPI_CSQ_WF_ACTIVE_STATUS)/sizeof(mmSPI_CSQ_WF_ACTIVE_STATUS[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_0", REG_MMIO, 0x04dc, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_0[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_0)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_0[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_1", REG_MMIO, 0x04dd, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_1[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_1)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_1[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_2", REG_MMIO, 0x04de, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_2[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_2)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_2[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_3", REG_MMIO, 0x04df, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_3[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_3)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_3[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_4", REG_MMIO, 0x04e0, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_4[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_4)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_4[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_5", REG_MMIO, 0x04e1, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_5[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_5)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_5[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_6", REG_MMIO, 0x04e2, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_6[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_6)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_6[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_7", REG_MMIO, 0x04e3, 0, &mmSPI_CSQ_WF_ACTIVE_COUNT_7[0], sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_7)/sizeof(mmSPI_CSQ_WF_ACTIVE_COUNT_7[0]), 0, 0 },
	{ "mmSPI_LB_DATA_WAVES", REG_MMIO, 0x04e4, 0, &mmSPI_LB_DATA_WAVES[0], sizeof(mmSPI_LB_DATA_WAVES)/sizeof(mmSPI_LB_DATA_WAVES[0]), 0, 0 },
	{ "mmSPI_LB_DATA_PERCU_WAVE_HSGS", REG_MMIO, 0x04e5, 0, &mmSPI_LB_DATA_PERCU_WAVE_HSGS[0], sizeof(mmSPI_LB_DATA_PERCU_WAVE_HSGS)/sizeof(mmSPI_LB_DATA_PERCU_WAVE_HSGS[0]), 0, 0 },
	{ "mmSPI_LB_DATA_PERCU_WAVE_VSPS", REG_MMIO, 0x04e6, 0, &mmSPI_LB_DATA_PERCU_WAVE_VSPS[0], sizeof(mmSPI_LB_DATA_PERCU_WAVE_VSPS)/sizeof(mmSPI_LB_DATA_PERCU_WAVE_VSPS[0]), 0, 0 },
	{ "mmSPI_LB_DATA_PERCU_WAVE_CS", REG_MMIO, 0x04e7, 0, &mmSPI_LB_DATA_PERCU_WAVE_CS[0], sizeof(mmSPI_LB_DATA_PERCU_WAVE_CS)/sizeof(mmSPI_LB_DATA_PERCU_WAVE_CS[0]), 0, 0 },
	{ "mmSPIS_DEBUG_READ", REG_MMIO, 0x04ea, 0, &mmSPIS_DEBUG_READ[0], sizeof(mmSPIS_DEBUG_READ)/sizeof(mmSPIS_DEBUG_READ[0]), 0, 0 },
	{ "mmBCI_DEBUG_READ", REG_MMIO, 0x04eb, 0, &mmBCI_DEBUG_READ[0], sizeof(mmBCI_DEBUG_READ)/sizeof(mmBCI_DEBUG_READ[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSBA_LO", REG_MMIO, 0x04ec, 0, &mmSPI_P0_TRAP_SCREEN_PSBA_LO[0], sizeof(mmSPI_P0_TRAP_SCREEN_PSBA_LO)/sizeof(mmSPI_P0_TRAP_SCREEN_PSBA_LO[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSBA_HI", REG_MMIO, 0x04ed, 0, &mmSPI_P0_TRAP_SCREEN_PSBA_HI[0], sizeof(mmSPI_P0_TRAP_SCREEN_PSBA_HI)/sizeof(mmSPI_P0_TRAP_SCREEN_PSBA_HI[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSMA_LO", REG_MMIO, 0x04ee, 0, &mmSPI_P0_TRAP_SCREEN_PSMA_LO[0], sizeof(mmSPI_P0_TRAP_SCREEN_PSMA_LO)/sizeof(mmSPI_P0_TRAP_SCREEN_PSMA_LO[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSMA_HI", REG_MMIO, 0x04ef, 0, &mmSPI_P0_TRAP_SCREEN_PSMA_HI[0], sizeof(mmSPI_P0_TRAP_SCREEN_PSMA_HI)/sizeof(mmSPI_P0_TRAP_SCREEN_PSMA_HI[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_GPR_MIN", REG_MMIO, 0x04f0, 0, &mmSPI_P0_TRAP_SCREEN_GPR_MIN[0], sizeof(mmSPI_P0_TRAP_SCREEN_GPR_MIN)/sizeof(mmSPI_P0_TRAP_SCREEN_GPR_MIN[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSBA_LO", REG_MMIO, 0x04f1, 0, &mmSPI_P1_TRAP_SCREEN_PSBA_LO[0], sizeof(mmSPI_P1_TRAP_SCREEN_PSBA_LO)/sizeof(mmSPI_P1_TRAP_SCREEN_PSBA_LO[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSBA_HI", REG_MMIO, 0x04f2, 0, &mmSPI_P1_TRAP_SCREEN_PSBA_HI[0], sizeof(mmSPI_P1_TRAP_SCREEN_PSBA_HI)/sizeof(mmSPI_P1_TRAP_SCREEN_PSBA_HI[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSMA_LO", REG_MMIO, 0x04f3, 0, &mmSPI_P1_TRAP_SCREEN_PSMA_LO[0], sizeof(mmSPI_P1_TRAP_SCREEN_PSMA_LO)/sizeof(mmSPI_P1_TRAP_SCREEN_PSMA_LO[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSMA_HI", REG_MMIO, 0x04f4, 0, &mmSPI_P1_TRAP_SCREEN_PSMA_HI[0], sizeof(mmSPI_P1_TRAP_SCREEN_PSMA_HI)/sizeof(mmSPI_P1_TRAP_SCREEN_PSMA_HI[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_GPR_MIN", REG_MMIO, 0x04f5, 0, &mmSPI_P1_TRAP_SCREEN_GPR_MIN[0], sizeof(mmSPI_P1_TRAP_SCREEN_GPR_MIN)/sizeof(mmSPI_P1_TRAP_SCREEN_GPR_MIN[0]), 0, 0 },
	{ "mmTD_CNTL", REG_MMIO, 0x0525, 0, &mmTD_CNTL[0], sizeof(mmTD_CNTL)/sizeof(mmTD_CNTL[0]), 0, 0 },
	{ "mmTD_STATUS", REG_MMIO, 0x0526, 0, &mmTD_STATUS[0], sizeof(mmTD_STATUS)/sizeof(mmTD_STATUS[0]), 0, 0 },
	{ "mmTD_DSM_CNTL", REG_MMIO, 0x052f, 0, &mmTD_DSM_CNTL[0], sizeof(mmTD_DSM_CNTL)/sizeof(mmTD_DSM_CNTL[0]), 0, 0 },
	{ "mmTD_DSM_CNTL2", REG_MMIO, 0x0530, 0, &mmTD_DSM_CNTL2[0], sizeof(mmTD_DSM_CNTL2)/sizeof(mmTD_DSM_CNTL2[0]), 0, 0 },
	{ "mmTD_SCRATCH", REG_MMIO, 0x0533, 0, &mmTD_SCRATCH[0], sizeof(mmTD_SCRATCH)/sizeof(mmTD_SCRATCH[0]), 0, 0 },
	{ "mmTA_CNTL", REG_MMIO, 0x0541, 0, &mmTA_CNTL[0], sizeof(mmTA_CNTL)/sizeof(mmTA_CNTL[0]), 0, 0 },
	{ "mmTA_CNTL_AUX", REG_MMIO, 0x0542, 0, &mmTA_CNTL_AUX[0], sizeof(mmTA_CNTL_AUX)/sizeof(mmTA_CNTL_AUX[0]), 0, 0 },
	{ "mmTA_RESERVED_010C", REG_MMIO, 0x0543, 0, &mmTA_RESERVED_010C[0], sizeof(mmTA_RESERVED_010C)/sizeof(mmTA_RESERVED_010C[0]), 0, 0 },
	{ "mmTA_STATUS", REG_MMIO, 0x0548, 0, &mmTA_STATUS[0], sizeof(mmTA_STATUS)/sizeof(mmTA_STATUS[0]), 0, 0 },
	{ "mmTA_SCRATCH", REG_MMIO, 0x0564, 0, &mmTA_SCRATCH[0], sizeof(mmTA_SCRATCH)/sizeof(mmTA_SCRATCH[0]), 0, 0 },
	{ "mmGDS_CONFIG", REG_MMIO, 0x05c0, 0, &mmGDS_CONFIG[0], sizeof(mmGDS_CONFIG)/sizeof(mmGDS_CONFIG[0]), 0, 0 },
	{ "mmGDS_CNTL_STATUS", REG_MMIO, 0x05c1, 0, &mmGDS_CNTL_STATUS[0], sizeof(mmGDS_CNTL_STATUS)/sizeof(mmGDS_CNTL_STATUS[0]), 0, 0 },
	{ "mmGDS_ENHANCE2", REG_MMIO, 0x05c2, 0, &mmGDS_ENHANCE2[0], sizeof(mmGDS_ENHANCE2)/sizeof(mmGDS_ENHANCE2[0]), 0, 0 },
	{ "mmGDS_PROTECTION_FAULT", REG_MMIO, 0x05c3, 0, &mmGDS_PROTECTION_FAULT[0], sizeof(mmGDS_PROTECTION_FAULT)/sizeof(mmGDS_PROTECTION_FAULT[0]), 0, 0 },
	{ "mmGDS_VM_PROTECTION_FAULT", REG_MMIO, 0x05c4, 0, &mmGDS_VM_PROTECTION_FAULT[0], sizeof(mmGDS_VM_PROTECTION_FAULT)/sizeof(mmGDS_VM_PROTECTION_FAULT[0]), 0, 0 },
	{ "mmGDS_EDC_CNT", REG_MMIO, 0x05c5, 0, &mmGDS_EDC_CNT[0], sizeof(mmGDS_EDC_CNT)/sizeof(mmGDS_EDC_CNT[0]), 0, 0 },
	{ "mmGDS_EDC_GRBM_CNT", REG_MMIO, 0x05c6, 0, &mmGDS_EDC_GRBM_CNT[0], sizeof(mmGDS_EDC_GRBM_CNT)/sizeof(mmGDS_EDC_GRBM_CNT[0]), 0, 0 },
	{ "mmGDS_EDC_OA_DED", REG_MMIO, 0x05c7, 0, &mmGDS_EDC_OA_DED[0], sizeof(mmGDS_EDC_OA_DED)/sizeof(mmGDS_EDC_OA_DED[0]), 0, 0 },
	{ "mmGDS_DSM_CNTL", REG_MMIO, 0x05ca, 0, &mmGDS_DSM_CNTL[0], sizeof(mmGDS_DSM_CNTL)/sizeof(mmGDS_DSM_CNTL[0]), 0, 0 },
	{ "mmGDS_EDC_OA_PHY_CNT", REG_MMIO, 0x05cb, 0, &mmGDS_EDC_OA_PHY_CNT[0], sizeof(mmGDS_EDC_OA_PHY_CNT)/sizeof(mmGDS_EDC_OA_PHY_CNT[0]), 0, 0 },
	{ "mmGDS_EDC_OA_PIPE_CNT", REG_MMIO, 0x05cc, 0, &mmGDS_EDC_OA_PIPE_CNT[0], sizeof(mmGDS_EDC_OA_PIPE_CNT)/sizeof(mmGDS_EDC_OA_PIPE_CNT[0]), 0, 0 },
	{ "mmGDS_DSM_CNTL2", REG_MMIO, 0x05cd, 0, &mmGDS_DSM_CNTL2[0], sizeof(mmGDS_DSM_CNTL2)/sizeof(mmGDS_DSM_CNTL2[0]), 0, 0 },
	{ "mmGDS_WD_GDS_CSB", REG_MMIO, 0x05ce, 0, &mmGDS_WD_GDS_CSB[0], sizeof(mmGDS_WD_GDS_CSB)/sizeof(mmGDS_WD_GDS_CSB[0]), 0, 0 },
	{ "mmDB_DEBUG", REG_MMIO, 0x060c, 0, &mmDB_DEBUG[0], sizeof(mmDB_DEBUG)/sizeof(mmDB_DEBUG[0]), 0, 0 },
	{ "mmDB_DEBUG2", REG_MMIO, 0x060d, 0, &mmDB_DEBUG2[0], sizeof(mmDB_DEBUG2)/sizeof(mmDB_DEBUG2[0]), 0, 0 },
	{ "mmDB_DEBUG3", REG_MMIO, 0x060e, 0, &mmDB_DEBUG3[0], sizeof(mmDB_DEBUG3)/sizeof(mmDB_DEBUG3[0]), 0, 0 },
	{ "mmDB_DEBUG4", REG_MMIO, 0x060f, 0, &mmDB_DEBUG4[0], sizeof(mmDB_DEBUG4)/sizeof(mmDB_DEBUG4[0]), 0, 0 },
	{ "mmDB_CREDIT_LIMIT", REG_MMIO, 0x0614, 0, &mmDB_CREDIT_LIMIT[0], sizeof(mmDB_CREDIT_LIMIT)/sizeof(mmDB_CREDIT_LIMIT[0]), 0, 0 },
	{ "mmDB_WATERMARKS", REG_MMIO, 0x0615, 0, &mmDB_WATERMARKS[0], sizeof(mmDB_WATERMARKS)/sizeof(mmDB_WATERMARKS[0]), 0, 0 },
	{ "mmDB_SUBTILE_CONTROL", REG_MMIO, 0x0616, 0, &mmDB_SUBTILE_CONTROL[0], sizeof(mmDB_SUBTILE_CONTROL)/sizeof(mmDB_SUBTILE_CONTROL[0]), 0, 0 },
	{ "mmDB_FREE_CACHELINES", REG_MMIO, 0x0617, 0, &mmDB_FREE_CACHELINES[0], sizeof(mmDB_FREE_CACHELINES)/sizeof(mmDB_FREE_CACHELINES[0]), 0, 0 },
	{ "mmDB_FIFO_DEPTH1", REG_MMIO, 0x0618, 0, &mmDB_FIFO_DEPTH1[0], sizeof(mmDB_FIFO_DEPTH1)/sizeof(mmDB_FIFO_DEPTH1[0]), 0, 0 },
	{ "mmDB_FIFO_DEPTH2", REG_MMIO, 0x0619, 0, &mmDB_FIFO_DEPTH2[0], sizeof(mmDB_FIFO_DEPTH2)/sizeof(mmDB_FIFO_DEPTH2[0]), 0, 0 },
	{ "mmDB_EXCEPTION_CONTROL", REG_MMIO, 0x061a, 0, &mmDB_EXCEPTION_CONTROL[0], sizeof(mmDB_EXCEPTION_CONTROL)/sizeof(mmDB_EXCEPTION_CONTROL[0]), 0, 0 },
	{ "mmDB_RING_CONTROL", REG_MMIO, 0x061b, 0, &mmDB_RING_CONTROL[0], sizeof(mmDB_RING_CONTROL)/sizeof(mmDB_RING_CONTROL[0]), 0, 0 },
	{ "mmDB_MEM_ARB_WATERMARKS", REG_MMIO, 0x061c, 0, &mmDB_MEM_ARB_WATERMARKS[0], sizeof(mmDB_MEM_ARB_WATERMARKS)/sizeof(mmDB_MEM_ARB_WATERMARKS[0]), 0, 0 },
	{ "mmDB_RMI_CACHE_POLICY", REG_MMIO, 0x061e, 0, &mmDB_RMI_CACHE_POLICY[0], sizeof(mmDB_RMI_CACHE_POLICY)/sizeof(mmDB_RMI_CACHE_POLICY[0]), 0, 0 },
	{ "mmDB_DFSM_CONFIG", REG_MMIO, 0x0630, 0, &mmDB_DFSM_CONFIG[0], sizeof(mmDB_DFSM_CONFIG)/sizeof(mmDB_DFSM_CONFIG[0]), 0, 0 },
	{ "mmDB_DFSM_WATERMARK", REG_MMIO, 0x0631, 0, &mmDB_DFSM_WATERMARK[0], sizeof(mmDB_DFSM_WATERMARK)/sizeof(mmDB_DFSM_WATERMARK[0]), 0, 0 },
	{ "mmDB_DFSM_TILES_IN_FLIGHT", REG_MMIO, 0x0632, 0, &mmDB_DFSM_TILES_IN_FLIGHT[0], sizeof(mmDB_DFSM_TILES_IN_FLIGHT)/sizeof(mmDB_DFSM_TILES_IN_FLIGHT[0]), 0, 0 },
	{ "mmDB_DFSM_PRIMS_IN_FLIGHT", REG_MMIO, 0x0633, 0, &mmDB_DFSM_PRIMS_IN_FLIGHT[0], sizeof(mmDB_DFSM_PRIMS_IN_FLIGHT)/sizeof(mmDB_DFSM_PRIMS_IN_FLIGHT[0]), 0, 0 },
	{ "mmDB_DFSM_WATCHDOG", REG_MMIO, 0x0634, 0, &mmDB_DFSM_WATCHDOG[0], sizeof(mmDB_DFSM_WATCHDOG)/sizeof(mmDB_DFSM_WATCHDOG[0]), 0, 0 },
	{ "mmDB_DFSM_FLUSH_ENABLE", REG_MMIO, 0x0635, 0, &mmDB_DFSM_FLUSH_ENABLE[0], sizeof(mmDB_DFSM_FLUSH_ENABLE)/sizeof(mmDB_DFSM_FLUSH_ENABLE[0]), 0, 0 },
	{ "mmDB_DFSM_FLUSH_AUX_EVENT", REG_MMIO, 0x0636, 0, &mmDB_DFSM_FLUSH_AUX_EVENT[0], sizeof(mmDB_DFSM_FLUSH_AUX_EVENT)/sizeof(mmDB_DFSM_FLUSH_AUX_EVENT[0]), 0, 0 },
	{ "mmCC_RB_REDUNDANCY", REG_MMIO, 0x063c, 0, &mmCC_RB_REDUNDANCY[0], sizeof(mmCC_RB_REDUNDANCY)/sizeof(mmCC_RB_REDUNDANCY[0]), 0, 0 },
	{ "mmCC_RB_BACKEND_DISABLE", REG_MMIO, 0x063d, 0, &mmCC_RB_BACKEND_DISABLE[0], sizeof(mmCC_RB_BACKEND_DISABLE)/sizeof(mmCC_RB_BACKEND_DISABLE[0]), 0, 0 },
	{ "mmGB_ADDR_CONFIG", REG_MMIO, 0x063e, 0, &mmGB_ADDR_CONFIG[0], sizeof(mmGB_ADDR_CONFIG)/sizeof(mmGB_ADDR_CONFIG[0]), 0, 0 },
	{ "mmGB_BACKEND_MAP", REG_MMIO, 0x063f, 0, &mmGB_BACKEND_MAP[0], sizeof(mmGB_BACKEND_MAP)/sizeof(mmGB_BACKEND_MAP[0]), 0, 0 },
	{ "mmGB_GPU_ID", REG_MMIO, 0x0640, 0, &mmGB_GPU_ID[0], sizeof(mmGB_GPU_ID)/sizeof(mmGB_GPU_ID[0]), 0, 0 },
	{ "mmCC_RB_DAISY_CHAIN", REG_MMIO, 0x0641, 0, &mmCC_RB_DAISY_CHAIN[0], sizeof(mmCC_RB_DAISY_CHAIN)/sizeof(mmCC_RB_DAISY_CHAIN[0]), 0, 0 },
	{ "mmGB_ADDR_CONFIG_READ", REG_MMIO, 0x0642, 0, &mmGB_ADDR_CONFIG_READ[0], sizeof(mmGB_ADDR_CONFIG_READ)/sizeof(mmGB_ADDR_CONFIG_READ[0]), 0, 0 },
	{ "mmGB_TILE_MODE0", REG_MMIO, 0x0644, 0, &mmGB_TILE_MODE0[0], sizeof(mmGB_TILE_MODE0)/sizeof(mmGB_TILE_MODE0[0]), 0, 0 },
	{ "mmGB_TILE_MODE1", REG_MMIO, 0x0645, 0, &mmGB_TILE_MODE1[0], sizeof(mmGB_TILE_MODE1)/sizeof(mmGB_TILE_MODE1[0]), 0, 0 },
	{ "mmGB_TILE_MODE2", REG_MMIO, 0x0646, 0, &mmGB_TILE_MODE2[0], sizeof(mmGB_TILE_MODE2)/sizeof(mmGB_TILE_MODE2[0]), 0, 0 },
	{ "mmGB_TILE_MODE3", REG_MMIO, 0x0647, 0, &mmGB_TILE_MODE3[0], sizeof(mmGB_TILE_MODE3)/sizeof(mmGB_TILE_MODE3[0]), 0, 0 },
	{ "mmGB_TILE_MODE4", REG_MMIO, 0x0648, 0, &mmGB_TILE_MODE4[0], sizeof(mmGB_TILE_MODE4)/sizeof(mmGB_TILE_MODE4[0]), 0, 0 },
	{ "mmGB_TILE_MODE5", REG_MMIO, 0x0649, 0, &mmGB_TILE_MODE5[0], sizeof(mmGB_TILE_MODE5)/sizeof(mmGB_TILE_MODE5[0]), 0, 0 },
	{ "mmGB_TILE_MODE6", REG_MMIO, 0x064a, 0, &mmGB_TILE_MODE6[0], sizeof(mmGB_TILE_MODE6)/sizeof(mmGB_TILE_MODE6[0]), 0, 0 },
	{ "mmGB_TILE_MODE7", REG_MMIO, 0x064b, 0, &mmGB_TILE_MODE7[0], sizeof(mmGB_TILE_MODE7)/sizeof(mmGB_TILE_MODE7[0]), 0, 0 },
	{ "mmGB_TILE_MODE8", REG_MMIO, 0x064c, 0, &mmGB_TILE_MODE8[0], sizeof(mmGB_TILE_MODE8)/sizeof(mmGB_TILE_MODE8[0]), 0, 0 },
	{ "mmGB_TILE_MODE9", REG_MMIO, 0x064d, 0, &mmGB_TILE_MODE9[0], sizeof(mmGB_TILE_MODE9)/sizeof(mmGB_TILE_MODE9[0]), 0, 0 },
	{ "mmGB_TILE_MODE10", REG_MMIO, 0x064e, 0, &mmGB_TILE_MODE10[0], sizeof(mmGB_TILE_MODE10)/sizeof(mmGB_TILE_MODE10[0]), 0, 0 },
	{ "mmGB_TILE_MODE11", REG_MMIO, 0x064f, 0, &mmGB_TILE_MODE11[0], sizeof(mmGB_TILE_MODE11)/sizeof(mmGB_TILE_MODE11[0]), 0, 0 },
	{ "mmGB_TILE_MODE12", REG_MMIO, 0x0650, 0, &mmGB_TILE_MODE12[0], sizeof(mmGB_TILE_MODE12)/sizeof(mmGB_TILE_MODE12[0]), 0, 0 },
	{ "mmGB_TILE_MODE13", REG_MMIO, 0x0651, 0, &mmGB_TILE_MODE13[0], sizeof(mmGB_TILE_MODE13)/sizeof(mmGB_TILE_MODE13[0]), 0, 0 },
	{ "mmGB_TILE_MODE14", REG_MMIO, 0x0652, 0, &mmGB_TILE_MODE14[0], sizeof(mmGB_TILE_MODE14)/sizeof(mmGB_TILE_MODE14[0]), 0, 0 },
	{ "mmGB_TILE_MODE15", REG_MMIO, 0x0653, 0, &mmGB_TILE_MODE15[0], sizeof(mmGB_TILE_MODE15)/sizeof(mmGB_TILE_MODE15[0]), 0, 0 },
	{ "mmGB_TILE_MODE16", REG_MMIO, 0x0654, 0, &mmGB_TILE_MODE16[0], sizeof(mmGB_TILE_MODE16)/sizeof(mmGB_TILE_MODE16[0]), 0, 0 },
	{ "mmGB_TILE_MODE17", REG_MMIO, 0x0655, 0, &mmGB_TILE_MODE17[0], sizeof(mmGB_TILE_MODE17)/sizeof(mmGB_TILE_MODE17[0]), 0, 0 },
	{ "mmGB_TILE_MODE18", REG_MMIO, 0x0656, 0, &mmGB_TILE_MODE18[0], sizeof(mmGB_TILE_MODE18)/sizeof(mmGB_TILE_MODE18[0]), 0, 0 },
	{ "mmGB_TILE_MODE19", REG_MMIO, 0x0657, 0, &mmGB_TILE_MODE19[0], sizeof(mmGB_TILE_MODE19)/sizeof(mmGB_TILE_MODE19[0]), 0, 0 },
	{ "mmGB_TILE_MODE20", REG_MMIO, 0x0658, 0, &mmGB_TILE_MODE20[0], sizeof(mmGB_TILE_MODE20)/sizeof(mmGB_TILE_MODE20[0]), 0, 0 },
	{ "mmGB_TILE_MODE21", REG_MMIO, 0x0659, 0, &mmGB_TILE_MODE21[0], sizeof(mmGB_TILE_MODE21)/sizeof(mmGB_TILE_MODE21[0]), 0, 0 },
	{ "mmGB_TILE_MODE22", REG_MMIO, 0x065a, 0, &mmGB_TILE_MODE22[0], sizeof(mmGB_TILE_MODE22)/sizeof(mmGB_TILE_MODE22[0]), 0, 0 },
	{ "mmGB_TILE_MODE23", REG_MMIO, 0x065b, 0, &mmGB_TILE_MODE23[0], sizeof(mmGB_TILE_MODE23)/sizeof(mmGB_TILE_MODE23[0]), 0, 0 },
	{ "mmGB_TILE_MODE24", REG_MMIO, 0x065c, 0, &mmGB_TILE_MODE24[0], sizeof(mmGB_TILE_MODE24)/sizeof(mmGB_TILE_MODE24[0]), 0, 0 },
	{ "mmGB_TILE_MODE25", REG_MMIO, 0x065d, 0, &mmGB_TILE_MODE25[0], sizeof(mmGB_TILE_MODE25)/sizeof(mmGB_TILE_MODE25[0]), 0, 0 },
	{ "mmGB_TILE_MODE26", REG_MMIO, 0x065e, 0, &mmGB_TILE_MODE26[0], sizeof(mmGB_TILE_MODE26)/sizeof(mmGB_TILE_MODE26[0]), 0, 0 },
	{ "mmGB_TILE_MODE27", REG_MMIO, 0x065f, 0, &mmGB_TILE_MODE27[0], sizeof(mmGB_TILE_MODE27)/sizeof(mmGB_TILE_MODE27[0]), 0, 0 },
	{ "mmGB_TILE_MODE28", REG_MMIO, 0x0660, 0, &mmGB_TILE_MODE28[0], sizeof(mmGB_TILE_MODE28)/sizeof(mmGB_TILE_MODE28[0]), 0, 0 },
	{ "mmGB_TILE_MODE29", REG_MMIO, 0x0661, 0, &mmGB_TILE_MODE29[0], sizeof(mmGB_TILE_MODE29)/sizeof(mmGB_TILE_MODE29[0]), 0, 0 },
	{ "mmGB_TILE_MODE30", REG_MMIO, 0x0662, 0, &mmGB_TILE_MODE30[0], sizeof(mmGB_TILE_MODE30)/sizeof(mmGB_TILE_MODE30[0]), 0, 0 },
	{ "mmGB_TILE_MODE31", REG_MMIO, 0x0663, 0, &mmGB_TILE_MODE31[0], sizeof(mmGB_TILE_MODE31)/sizeof(mmGB_TILE_MODE31[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE0", REG_MMIO, 0x0664, 0, &mmGB_MACROTILE_MODE0[0], sizeof(mmGB_MACROTILE_MODE0)/sizeof(mmGB_MACROTILE_MODE0[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE1", REG_MMIO, 0x0665, 0, &mmGB_MACROTILE_MODE1[0], sizeof(mmGB_MACROTILE_MODE1)/sizeof(mmGB_MACROTILE_MODE1[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE2", REG_MMIO, 0x0666, 0, &mmGB_MACROTILE_MODE2[0], sizeof(mmGB_MACROTILE_MODE2)/sizeof(mmGB_MACROTILE_MODE2[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE3", REG_MMIO, 0x0667, 0, &mmGB_MACROTILE_MODE3[0], sizeof(mmGB_MACROTILE_MODE3)/sizeof(mmGB_MACROTILE_MODE3[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE4", REG_MMIO, 0x0668, 0, &mmGB_MACROTILE_MODE4[0], sizeof(mmGB_MACROTILE_MODE4)/sizeof(mmGB_MACROTILE_MODE4[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE5", REG_MMIO, 0x0669, 0, &mmGB_MACROTILE_MODE5[0], sizeof(mmGB_MACROTILE_MODE5)/sizeof(mmGB_MACROTILE_MODE5[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE6", REG_MMIO, 0x066a, 0, &mmGB_MACROTILE_MODE6[0], sizeof(mmGB_MACROTILE_MODE6)/sizeof(mmGB_MACROTILE_MODE6[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE7", REG_MMIO, 0x066b, 0, &mmGB_MACROTILE_MODE7[0], sizeof(mmGB_MACROTILE_MODE7)/sizeof(mmGB_MACROTILE_MODE7[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE8", REG_MMIO, 0x066c, 0, &mmGB_MACROTILE_MODE8[0], sizeof(mmGB_MACROTILE_MODE8)/sizeof(mmGB_MACROTILE_MODE8[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE9", REG_MMIO, 0x066d, 0, &mmGB_MACROTILE_MODE9[0], sizeof(mmGB_MACROTILE_MODE9)/sizeof(mmGB_MACROTILE_MODE9[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE10", REG_MMIO, 0x066e, 0, &mmGB_MACROTILE_MODE10[0], sizeof(mmGB_MACROTILE_MODE10)/sizeof(mmGB_MACROTILE_MODE10[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE11", REG_MMIO, 0x066f, 0, &mmGB_MACROTILE_MODE11[0], sizeof(mmGB_MACROTILE_MODE11)/sizeof(mmGB_MACROTILE_MODE11[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE12", REG_MMIO, 0x0670, 0, &mmGB_MACROTILE_MODE12[0], sizeof(mmGB_MACROTILE_MODE12)/sizeof(mmGB_MACROTILE_MODE12[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE13", REG_MMIO, 0x0671, 0, &mmGB_MACROTILE_MODE13[0], sizeof(mmGB_MACROTILE_MODE13)/sizeof(mmGB_MACROTILE_MODE13[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE14", REG_MMIO, 0x0672, 0, &mmGB_MACROTILE_MODE14[0], sizeof(mmGB_MACROTILE_MODE14)/sizeof(mmGB_MACROTILE_MODE14[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE15", REG_MMIO, 0x0673, 0, &mmGB_MACROTILE_MODE15[0], sizeof(mmGB_MACROTILE_MODE15)/sizeof(mmGB_MACROTILE_MODE15[0]), 0, 0 },
	{ "mmCB_HW_CONTROL", REG_MMIO, 0x0680, 0, &mmCB_HW_CONTROL[0], sizeof(mmCB_HW_CONTROL)/sizeof(mmCB_HW_CONTROL[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_1", REG_MMIO, 0x0681, 0, &mmCB_HW_CONTROL_1[0], sizeof(mmCB_HW_CONTROL_1)/sizeof(mmCB_HW_CONTROL_1[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_2", REG_MMIO, 0x0682, 0, &mmCB_HW_CONTROL_2[0], sizeof(mmCB_HW_CONTROL_2)/sizeof(mmCB_HW_CONTROL_2[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_3", REG_MMIO, 0x0683, 0, &mmCB_HW_CONTROL_3[0], sizeof(mmCB_HW_CONTROL_3)/sizeof(mmCB_HW_CONTROL_3[0]), 0, 0 },
	{ "mmCB_HW_MEM_ARBITER_RD", REG_MMIO, 0x0686, 0, &mmCB_HW_MEM_ARBITER_RD[0], sizeof(mmCB_HW_MEM_ARBITER_RD)/sizeof(mmCB_HW_MEM_ARBITER_RD[0]), 0, 0 },
	{ "mmCB_HW_MEM_ARBITER_WR", REG_MMIO, 0x0687, 0, &mmCB_HW_MEM_ARBITER_WR[0], sizeof(mmCB_HW_MEM_ARBITER_WR)/sizeof(mmCB_HW_MEM_ARBITER_WR[0]), 0, 0 },
	{ "mmCB_DCC_CONFIG", REG_MMIO, 0x0688, 0, &mmCB_DCC_CONFIG[0], sizeof(mmCB_DCC_CONFIG)/sizeof(mmCB_DCC_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_RB_REDUNDANCY", REG_MMIO, 0x06de, 0, &mmGC_USER_RB_REDUNDANCY[0], sizeof(mmGC_USER_RB_REDUNDANCY)/sizeof(mmGC_USER_RB_REDUNDANCY[0]), 0, 0 },
	{ "mmGC_USER_RB_BACKEND_DISABLE", REG_MMIO, 0x06df, 0, &mmGC_USER_RB_BACKEND_DISABLE[0], sizeof(mmGC_USER_RB_BACKEND_DISABLE)/sizeof(mmGC_USER_RB_BACKEND_DISABLE[0]), 0, 0 },
	{ "mmRMI_GENERAL_CNTL", REG_MMIO, 0x0780, 0, &mmRMI_GENERAL_CNTL[0], sizeof(mmRMI_GENERAL_CNTL)/sizeof(mmRMI_GENERAL_CNTL[0]), 0, 0 },
	{ "mmRMI_GENERAL_CNTL1", REG_MMIO, 0x0781, 0, &mmRMI_GENERAL_CNTL1[0], sizeof(mmRMI_GENERAL_CNTL1)/sizeof(mmRMI_GENERAL_CNTL1[0]), 0, 0 },
	{ "mmRMI_GENERAL_STATUS", REG_MMIO, 0x0782, 0, &mmRMI_GENERAL_STATUS[0], sizeof(mmRMI_GENERAL_STATUS)/sizeof(mmRMI_GENERAL_STATUS[0]), 0, 0 },
	{ "mmRMI_SUBBLOCK_STATUS0", REG_MMIO, 0x0783, 0, &mmRMI_SUBBLOCK_STATUS0[0], sizeof(mmRMI_SUBBLOCK_STATUS0)/sizeof(mmRMI_SUBBLOCK_STATUS0[0]), 0, 0 },
	{ "mmRMI_SUBBLOCK_STATUS1", REG_MMIO, 0x0784, 0, &mmRMI_SUBBLOCK_STATUS1[0], sizeof(mmRMI_SUBBLOCK_STATUS1)/sizeof(mmRMI_SUBBLOCK_STATUS1[0]), 0, 0 },
	{ "mmRMI_SUBBLOCK_STATUS2", REG_MMIO, 0x0785, 0, &mmRMI_SUBBLOCK_STATUS2[0], sizeof(mmRMI_SUBBLOCK_STATUS2)/sizeof(mmRMI_SUBBLOCK_STATUS2[0]), 0, 0 },
	{ "mmRMI_SUBBLOCK_STATUS3", REG_MMIO, 0x0786, 0, &mmRMI_SUBBLOCK_STATUS3[0], sizeof(mmRMI_SUBBLOCK_STATUS3)/sizeof(mmRMI_SUBBLOCK_STATUS3[0]), 0, 0 },
	{ "mmRMI_XBAR_CONFIG", REG_MMIO, 0x0787, 0, &mmRMI_XBAR_CONFIG[0], sizeof(mmRMI_XBAR_CONFIG)/sizeof(mmRMI_XBAR_CONFIG[0]), 0, 0 },
	{ "mmRMI_PROBE_POP_LOGIC_CNTL", REG_MMIO, 0x0788, 0, &mmRMI_PROBE_POP_LOGIC_CNTL[0], sizeof(mmRMI_PROBE_POP_LOGIC_CNTL)/sizeof(mmRMI_PROBE_POP_LOGIC_CNTL[0]), 0, 0 },
	{ "mmRMI_UTC_XNACK_N_MISC_CNTL", REG_MMIO, 0x0789, 0, &mmRMI_UTC_XNACK_N_MISC_CNTL[0], sizeof(mmRMI_UTC_XNACK_N_MISC_CNTL)/sizeof(mmRMI_UTC_XNACK_N_MISC_CNTL[0]), 0, 0 },
	{ "mmRMI_DEMUX_CNTL", REG_MMIO, 0x078a, 0, &mmRMI_DEMUX_CNTL[0], sizeof(mmRMI_DEMUX_CNTL)/sizeof(mmRMI_DEMUX_CNTL[0]), 0, 0 },
	{ "mmRMI_UTCL1_CNTL1", REG_MMIO, 0x078b, 0, &mmRMI_UTCL1_CNTL1[0], sizeof(mmRMI_UTCL1_CNTL1)/sizeof(mmRMI_UTCL1_CNTL1[0]), 0, 0 },
	{ "mmRMI_UTCL1_CNTL2", REG_MMIO, 0x078c, 0, &mmRMI_UTCL1_CNTL2[0], sizeof(mmRMI_UTCL1_CNTL2)/sizeof(mmRMI_UTCL1_CNTL2[0]), 0, 0 },
	{ "mmRMI_UTC_UNIT_CONFIG", REG_MMIO, 0x078d, 0, NULL, 0, 0, 0 },
	{ "mmRMI_TCIW_FORMATTER0_CNTL", REG_MMIO, 0x078e, 0, &mmRMI_TCIW_FORMATTER0_CNTL[0], sizeof(mmRMI_TCIW_FORMATTER0_CNTL)/sizeof(mmRMI_TCIW_FORMATTER0_CNTL[0]), 0, 0 },
	{ "mmRMI_TCIW_FORMATTER1_CNTL", REG_MMIO, 0x078f, 0, &mmRMI_TCIW_FORMATTER1_CNTL[0], sizeof(mmRMI_TCIW_FORMATTER1_CNTL)/sizeof(mmRMI_TCIW_FORMATTER1_CNTL[0]), 0, 0 },
	{ "mmRMI_SCOREBOARD_CNTL", REG_MMIO, 0x0790, 0, &mmRMI_SCOREBOARD_CNTL[0], sizeof(mmRMI_SCOREBOARD_CNTL)/sizeof(mmRMI_SCOREBOARD_CNTL[0]), 0, 0 },
	{ "mmRMI_SCOREBOARD_STATUS0", REG_MMIO, 0x0791, 0, &mmRMI_SCOREBOARD_STATUS0[0], sizeof(mmRMI_SCOREBOARD_STATUS0)/sizeof(mmRMI_SCOREBOARD_STATUS0[0]), 0, 0 },
	{ "mmRMI_SCOREBOARD_STATUS1", REG_MMIO, 0x0792, 0, &mmRMI_SCOREBOARD_STATUS1[0], sizeof(mmRMI_SCOREBOARD_STATUS1)/sizeof(mmRMI_SCOREBOARD_STATUS1[0]), 0, 0 },
	{ "mmRMI_SCOREBOARD_STATUS2", REG_MMIO, 0x0793, 0, &mmRMI_SCOREBOARD_STATUS2[0], sizeof(mmRMI_SCOREBOARD_STATUS2)/sizeof(mmRMI_SCOREBOARD_STATUS2[0]), 0, 0 },
	{ "mmRMI_XBAR_ARBITER_CONFIG", REG_MMIO, 0x0794, 0, &mmRMI_XBAR_ARBITER_CONFIG[0], sizeof(mmRMI_XBAR_ARBITER_CONFIG)/sizeof(mmRMI_XBAR_ARBITER_CONFIG[0]), 0, 0 },
	{ "mmRMI_XBAR_ARBITER_CONFIG_1", REG_MMIO, 0x0795, 0, &mmRMI_XBAR_ARBITER_CONFIG_1[0], sizeof(mmRMI_XBAR_ARBITER_CONFIG_1)/sizeof(mmRMI_XBAR_ARBITER_CONFIG_1[0]), 0, 0 },
	{ "mmRMI_CLOCK_CNTRL", REG_MMIO, 0x0796, 0, &mmRMI_CLOCK_CNTRL[0], sizeof(mmRMI_CLOCK_CNTRL)/sizeof(mmRMI_CLOCK_CNTRL[0]), 0, 0 },
	{ "mmRMI_UTCL1_STATUS", REG_MMIO, 0x0797, 0, &mmRMI_UTCL1_STATUS[0], sizeof(mmRMI_UTCL1_STATUS)/sizeof(mmRMI_UTCL1_STATUS[0]), 0, 0 },
	{ "mmRMI_XNACK_DEBUG", REG_MMIO, 0x079d, 0, &mmRMI_XNACK_DEBUG[0], sizeof(mmRMI_XNACK_DEBUG)/sizeof(mmRMI_XNACK_DEBUG[0]), 0, 0 },
	{ "mmRMI_SPARE", REG_MMIO, 0x079e, 0, &mmRMI_SPARE[0], sizeof(mmRMI_SPARE)/sizeof(mmRMI_SPARE[0]), 0, 0 },
	{ "mmRMI_SPARE_1", REG_MMIO, 0x079f, 0, &mmRMI_SPARE_1[0], sizeof(mmRMI_SPARE_1)/sizeof(mmRMI_SPARE_1[0]), 0, 0 },
	{ "mmRMI_SPARE_2", REG_MMIO, 0x07a0, 0, &mmRMI_SPARE_2[0], sizeof(mmRMI_SPARE_2)/sizeof(mmRMI_SPARE_2[0]), 0, 0 },
	{ "mmATC_L2_CNTL", REG_MMIO, 0x0800, 0, &mmATC_L2_CNTL[0], sizeof(mmATC_L2_CNTL)/sizeof(mmATC_L2_CNTL[0]), 0, 0 },
	{ "mmATC_L2_CNTL2", REG_MMIO, 0x0801, 0, &mmATC_L2_CNTL2[0], sizeof(mmATC_L2_CNTL2)/sizeof(mmATC_L2_CNTL2[0]), 0, 0 },
	{ "mmATC_L2_CACHE_DATA0", REG_MMIO, 0x0804, 0, &mmATC_L2_CACHE_DATA0[0], sizeof(mmATC_L2_CACHE_DATA0)/sizeof(mmATC_L2_CACHE_DATA0[0]), 0, 0 },
	{ "mmATC_L2_CACHE_DATA1", REG_MMIO, 0x0805, 0, &mmATC_L2_CACHE_DATA1[0], sizeof(mmATC_L2_CACHE_DATA1)/sizeof(mmATC_L2_CACHE_DATA1[0]), 0, 0 },
	{ "mmATC_L2_CACHE_DATA2", REG_MMIO, 0x0806, 0, &mmATC_L2_CACHE_DATA2[0], sizeof(mmATC_L2_CACHE_DATA2)/sizeof(mmATC_L2_CACHE_DATA2[0]), 0, 0 },
	{ "mmATC_L2_CNTL3", REG_MMIO, 0x0807, 0, &mmATC_L2_CNTL3[0], sizeof(mmATC_L2_CNTL3)/sizeof(mmATC_L2_CNTL3[0]), 0, 0 },
	{ "mmATC_L2_STATUS", REG_MMIO, 0x0808, 0, &mmATC_L2_STATUS[0], sizeof(mmATC_L2_STATUS)/sizeof(mmATC_L2_STATUS[0]), 0, 0 },
	{ "mmATC_L2_STATUS2", REG_MMIO, 0x0809, 0, &mmATC_L2_STATUS2[0], sizeof(mmATC_L2_STATUS2)/sizeof(mmATC_L2_STATUS2[0]), 0, 0 },
	{ "mmATC_L2_MISC_CG", REG_MMIO, 0x080a, 0, &mmATC_L2_MISC_CG[0], sizeof(mmATC_L2_MISC_CG)/sizeof(mmATC_L2_MISC_CG[0]), 0, 0 },
	{ "mmATC_L2_MEM_POWER_LS", REG_MMIO, 0x080b, 0, &mmATC_L2_MEM_POWER_LS[0], sizeof(mmATC_L2_MEM_POWER_LS)/sizeof(mmATC_L2_MEM_POWER_LS[0]), 0, 0 },
	{ "mmATC_L2_CGTT_CLK_CTRL", REG_MMIO, 0x080c, 0, &mmATC_L2_CGTT_CLK_CTRL[0], sizeof(mmATC_L2_CGTT_CLK_CTRL)/sizeof(mmATC_L2_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmVM_L2_CNTL", REG_MMIO, 0x0840, 0, &mmVM_L2_CNTL[0], sizeof(mmVM_L2_CNTL)/sizeof(mmVM_L2_CNTL[0]), 0, 0 },
	{ "mmVM_L2_CNTL2", REG_MMIO, 0x0841, 0, &mmVM_L2_CNTL2[0], sizeof(mmVM_L2_CNTL2)/sizeof(mmVM_L2_CNTL2[0]), 0, 0 },
	{ "mmVM_L2_CNTL3", REG_MMIO, 0x0842, 0, &mmVM_L2_CNTL3[0], sizeof(mmVM_L2_CNTL3)/sizeof(mmVM_L2_CNTL3[0]), 0, 0 },
	{ "mmVM_L2_STATUS", REG_MMIO, 0x0843, 0, &mmVM_L2_STATUS[0], sizeof(mmVM_L2_STATUS)/sizeof(mmVM_L2_STATUS[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_CNTL", REG_MMIO, 0x0844, 0, &mmVM_DUMMY_PAGE_FAULT_CNTL[0], sizeof(mmVM_DUMMY_PAGE_FAULT_CNTL)/sizeof(mmVM_DUMMY_PAGE_FAULT_CNTL[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_ADDR_LO32", REG_MMIO, 0x0845, 0, &mmVM_DUMMY_PAGE_FAULT_ADDR_LO32[0], sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_LO32)/sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_ADDR_HI32", REG_MMIO, 0x0846, 0, &mmVM_DUMMY_PAGE_FAULT_ADDR_HI32[0], sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_HI32)/sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_CNTL", REG_MMIO, 0x0847, 0, &mmVM_L2_PROTECTION_FAULT_CNTL[0], sizeof(mmVM_L2_PROTECTION_FAULT_CNTL)/sizeof(mmVM_L2_PROTECTION_FAULT_CNTL[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_CNTL2", REG_MMIO, 0x0848, 0, &mmVM_L2_PROTECTION_FAULT_CNTL2[0], sizeof(mmVM_L2_PROTECTION_FAULT_CNTL2)/sizeof(mmVM_L2_PROTECTION_FAULT_CNTL2[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_MM_CNTL3", REG_MMIO, 0x0849, 0, &mmVM_L2_PROTECTION_FAULT_MM_CNTL3[0], sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL3)/sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL3[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_MM_CNTL4", REG_MMIO, 0x084a, 0, &mmVM_L2_PROTECTION_FAULT_MM_CNTL4[0], sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL4)/sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL4[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_STATUS", REG_MMIO, 0x084b, 0, &mmVM_L2_PROTECTION_FAULT_STATUS[0], sizeof(mmVM_L2_PROTECTION_FAULT_STATUS)/sizeof(mmVM_L2_PROTECTION_FAULT_STATUS[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_ADDR_LO32", REG_MMIO, 0x084c, 0, &mmVM_L2_PROTECTION_FAULT_ADDR_LO32[0], sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_LO32)/sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_ADDR_HI32", REG_MMIO, 0x084d, 0, &mmVM_L2_PROTECTION_FAULT_ADDR_HI32[0], sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_HI32)/sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32", REG_MMIO, 0x084e, 0, &mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32[0], sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32)/sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32", REG_MMIO, 0x084f, 0, &mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32[0], sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32)/sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32", REG_MMIO, 0x0851, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32", REG_MMIO, 0x0852, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32", REG_MMIO, 0x0853, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32", REG_MMIO, 0x0854, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32", REG_MMIO, 0x0855, 0, &mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32[0], sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32)/sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32", REG_MMIO, 0x0856, 0, &mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32[0], sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32)/sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32[0]), 0, 0 },
	{ "mmVM_L2_CNTL4", REG_MMIO, 0x0857, 0, &mmVM_L2_CNTL4[0], sizeof(mmVM_L2_CNTL4)/sizeof(mmVM_L2_CNTL4[0]), 0, 0 },
	{ "mmVM_L2_MM_GROUP_RT_CLASSES", REG_MMIO, 0x0858, 0, &mmVM_L2_MM_GROUP_RT_CLASSES[0], sizeof(mmVM_L2_MM_GROUP_RT_CLASSES)/sizeof(mmVM_L2_MM_GROUP_RT_CLASSES[0]), 0, 0 },
	{ "mmVM_L2_BANK_SELECT_RESERVED_CID", REG_MMIO, 0x0859, 0, &mmVM_L2_BANK_SELECT_RESERVED_CID[0], sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID)/sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID[0]), 0, 0 },
	{ "mmVM_L2_BANK_SELECT_RESERVED_CID2", REG_MMIO, 0x085a, 0, &mmVM_L2_BANK_SELECT_RESERVED_CID2[0], sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID2)/sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID2[0]), 0, 0 },
	{ "mmVM_L2_CACHE_PARITY_CNTL", REG_MMIO, 0x085b, 0, &mmVM_L2_CACHE_PARITY_CNTL[0], sizeof(mmVM_L2_CACHE_PARITY_CNTL)/sizeof(mmVM_L2_CACHE_PARITY_CNTL[0]), 0, 0 },
	{ "mmVM_L2_CGTT_CLK_CTRL", REG_MMIO, 0x085e, 0, &mmVM_L2_CGTT_CLK_CTRL[0], sizeof(mmVM_L2_CGTT_CLK_CTRL)/sizeof(mmVM_L2_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmVM_CONTEXT0_CNTL", REG_MMIO, 0x0880, 0, &mmVM_CONTEXT0_CNTL[0], sizeof(mmVM_CONTEXT0_CNTL)/sizeof(mmVM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT1_CNTL", REG_MMIO, 0x0881, 0, &mmVM_CONTEXT1_CNTL[0], sizeof(mmVM_CONTEXT1_CNTL)/sizeof(mmVM_CONTEXT1_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT2_CNTL", REG_MMIO, 0x0882, 0, &mmVM_CONTEXT2_CNTL[0], sizeof(mmVM_CONTEXT2_CNTL)/sizeof(mmVM_CONTEXT2_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT3_CNTL", REG_MMIO, 0x0883, 0, &mmVM_CONTEXT3_CNTL[0], sizeof(mmVM_CONTEXT3_CNTL)/sizeof(mmVM_CONTEXT3_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT4_CNTL", REG_MMIO, 0x0884, 0, &mmVM_CONTEXT4_CNTL[0], sizeof(mmVM_CONTEXT4_CNTL)/sizeof(mmVM_CONTEXT4_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT5_CNTL", REG_MMIO, 0x0885, 0, &mmVM_CONTEXT5_CNTL[0], sizeof(mmVM_CONTEXT5_CNTL)/sizeof(mmVM_CONTEXT5_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT6_CNTL", REG_MMIO, 0x0886, 0, &mmVM_CONTEXT6_CNTL[0], sizeof(mmVM_CONTEXT6_CNTL)/sizeof(mmVM_CONTEXT6_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT7_CNTL", REG_MMIO, 0x0887, 0, &mmVM_CONTEXT7_CNTL[0], sizeof(mmVM_CONTEXT7_CNTL)/sizeof(mmVM_CONTEXT7_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT8_CNTL", REG_MMIO, 0x0888, 0, &mmVM_CONTEXT8_CNTL[0], sizeof(mmVM_CONTEXT8_CNTL)/sizeof(mmVM_CONTEXT8_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT9_CNTL", REG_MMIO, 0x0889, 0, &mmVM_CONTEXT9_CNTL[0], sizeof(mmVM_CONTEXT9_CNTL)/sizeof(mmVM_CONTEXT9_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT10_CNTL", REG_MMIO, 0x088a, 0, &mmVM_CONTEXT10_CNTL[0], sizeof(mmVM_CONTEXT10_CNTL)/sizeof(mmVM_CONTEXT10_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT11_CNTL", REG_MMIO, 0x088b, 0, &mmVM_CONTEXT11_CNTL[0], sizeof(mmVM_CONTEXT11_CNTL)/sizeof(mmVM_CONTEXT11_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT12_CNTL", REG_MMIO, 0x088c, 0, &mmVM_CONTEXT12_CNTL[0], sizeof(mmVM_CONTEXT12_CNTL)/sizeof(mmVM_CONTEXT12_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT13_CNTL", REG_MMIO, 0x088d, 0, &mmVM_CONTEXT13_CNTL[0], sizeof(mmVM_CONTEXT13_CNTL)/sizeof(mmVM_CONTEXT13_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT14_CNTL", REG_MMIO, 0x088e, 0, &mmVM_CONTEXT14_CNTL[0], sizeof(mmVM_CONTEXT14_CNTL)/sizeof(mmVM_CONTEXT14_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT15_CNTL", REG_MMIO, 0x088f, 0, &mmVM_CONTEXT15_CNTL[0], sizeof(mmVM_CONTEXT15_CNTL)/sizeof(mmVM_CONTEXT15_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXTS_DISABLE", REG_MMIO, 0x0890, 0, &mmVM_CONTEXTS_DISABLE[0], sizeof(mmVM_CONTEXTS_DISABLE)/sizeof(mmVM_CONTEXTS_DISABLE[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_SEM", REG_MMIO, 0x0891, 0, &mmVM_INVALIDATE_ENG0_SEM[0], sizeof(mmVM_INVALIDATE_ENG0_SEM)/sizeof(mmVM_INVALIDATE_ENG0_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_SEM", REG_MMIO, 0x0892, 0, &mmVM_INVALIDATE_ENG1_SEM[0], sizeof(mmVM_INVALIDATE_ENG1_SEM)/sizeof(mmVM_INVALIDATE_ENG1_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_SEM", REG_MMIO, 0x0893, 0, &mmVM_INVALIDATE_ENG2_SEM[0], sizeof(mmVM_INVALIDATE_ENG2_SEM)/sizeof(mmVM_INVALIDATE_ENG2_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_SEM", REG_MMIO, 0x0894, 0, &mmVM_INVALIDATE_ENG3_SEM[0], sizeof(mmVM_INVALIDATE_ENG3_SEM)/sizeof(mmVM_INVALIDATE_ENG3_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_SEM", REG_MMIO, 0x0895, 0, &mmVM_INVALIDATE_ENG4_SEM[0], sizeof(mmVM_INVALIDATE_ENG4_SEM)/sizeof(mmVM_INVALIDATE_ENG4_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_SEM", REG_MMIO, 0x0896, 0, &mmVM_INVALIDATE_ENG5_SEM[0], sizeof(mmVM_INVALIDATE_ENG5_SEM)/sizeof(mmVM_INVALIDATE_ENG5_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_SEM", REG_MMIO, 0x0897, 0, &mmVM_INVALIDATE_ENG6_SEM[0], sizeof(mmVM_INVALIDATE_ENG6_SEM)/sizeof(mmVM_INVALIDATE_ENG6_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_SEM", REG_MMIO, 0x0898, 0, &mmVM_INVALIDATE_ENG7_SEM[0], sizeof(mmVM_INVALIDATE_ENG7_SEM)/sizeof(mmVM_INVALIDATE_ENG7_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_SEM", REG_MMIO, 0x0899, 0, &mmVM_INVALIDATE_ENG8_SEM[0], sizeof(mmVM_INVALIDATE_ENG8_SEM)/sizeof(mmVM_INVALIDATE_ENG8_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_SEM", REG_MMIO, 0x089a, 0, &mmVM_INVALIDATE_ENG9_SEM[0], sizeof(mmVM_INVALIDATE_ENG9_SEM)/sizeof(mmVM_INVALIDATE_ENG9_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_SEM", REG_MMIO, 0x089b, 0, &mmVM_INVALIDATE_ENG10_SEM[0], sizeof(mmVM_INVALIDATE_ENG10_SEM)/sizeof(mmVM_INVALIDATE_ENG10_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_SEM", REG_MMIO, 0x089c, 0, &mmVM_INVALIDATE_ENG11_SEM[0], sizeof(mmVM_INVALIDATE_ENG11_SEM)/sizeof(mmVM_INVALIDATE_ENG11_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_SEM", REG_MMIO, 0x089d, 0, &mmVM_INVALIDATE_ENG12_SEM[0], sizeof(mmVM_INVALIDATE_ENG12_SEM)/sizeof(mmVM_INVALIDATE_ENG12_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_SEM", REG_MMIO, 0x089e, 0, &mmVM_INVALIDATE_ENG13_SEM[0], sizeof(mmVM_INVALIDATE_ENG13_SEM)/sizeof(mmVM_INVALIDATE_ENG13_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_SEM", REG_MMIO, 0x089f, 0, &mmVM_INVALIDATE_ENG14_SEM[0], sizeof(mmVM_INVALIDATE_ENG14_SEM)/sizeof(mmVM_INVALIDATE_ENG14_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_SEM", REG_MMIO, 0x08a0, 0, &mmVM_INVALIDATE_ENG15_SEM[0], sizeof(mmVM_INVALIDATE_ENG15_SEM)/sizeof(mmVM_INVALIDATE_ENG15_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_SEM", REG_MMIO, 0x08a1, 0, &mmVM_INVALIDATE_ENG16_SEM[0], sizeof(mmVM_INVALIDATE_ENG16_SEM)/sizeof(mmVM_INVALIDATE_ENG16_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_SEM", REG_MMIO, 0x08a2, 0, &mmVM_INVALIDATE_ENG17_SEM[0], sizeof(mmVM_INVALIDATE_ENG17_SEM)/sizeof(mmVM_INVALIDATE_ENG17_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_REQ", REG_MMIO, 0x08a3, 0, &mmVM_INVALIDATE_ENG0_REQ[0], sizeof(mmVM_INVALIDATE_ENG0_REQ)/sizeof(mmVM_INVALIDATE_ENG0_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_REQ", REG_MMIO, 0x08a4, 0, &mmVM_INVALIDATE_ENG1_REQ[0], sizeof(mmVM_INVALIDATE_ENG1_REQ)/sizeof(mmVM_INVALIDATE_ENG1_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_REQ", REG_MMIO, 0x08a5, 0, &mmVM_INVALIDATE_ENG2_REQ[0], sizeof(mmVM_INVALIDATE_ENG2_REQ)/sizeof(mmVM_INVALIDATE_ENG2_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_REQ", REG_MMIO, 0x08a6, 0, &mmVM_INVALIDATE_ENG3_REQ[0], sizeof(mmVM_INVALIDATE_ENG3_REQ)/sizeof(mmVM_INVALIDATE_ENG3_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_REQ", REG_MMIO, 0x08a7, 0, &mmVM_INVALIDATE_ENG4_REQ[0], sizeof(mmVM_INVALIDATE_ENG4_REQ)/sizeof(mmVM_INVALIDATE_ENG4_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_REQ", REG_MMIO, 0x08a8, 0, &mmVM_INVALIDATE_ENG5_REQ[0], sizeof(mmVM_INVALIDATE_ENG5_REQ)/sizeof(mmVM_INVALIDATE_ENG5_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_REQ", REG_MMIO, 0x08a9, 0, &mmVM_INVALIDATE_ENG6_REQ[0], sizeof(mmVM_INVALIDATE_ENG6_REQ)/sizeof(mmVM_INVALIDATE_ENG6_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_REQ", REG_MMIO, 0x08aa, 0, &mmVM_INVALIDATE_ENG7_REQ[0], sizeof(mmVM_INVALIDATE_ENG7_REQ)/sizeof(mmVM_INVALIDATE_ENG7_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_REQ", REG_MMIO, 0x08ab, 0, &mmVM_INVALIDATE_ENG8_REQ[0], sizeof(mmVM_INVALIDATE_ENG8_REQ)/sizeof(mmVM_INVALIDATE_ENG8_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_REQ", REG_MMIO, 0x08ac, 0, &mmVM_INVALIDATE_ENG9_REQ[0], sizeof(mmVM_INVALIDATE_ENG9_REQ)/sizeof(mmVM_INVALIDATE_ENG9_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_REQ", REG_MMIO, 0x08ad, 0, &mmVM_INVALIDATE_ENG10_REQ[0], sizeof(mmVM_INVALIDATE_ENG10_REQ)/sizeof(mmVM_INVALIDATE_ENG10_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_REQ", REG_MMIO, 0x08ae, 0, &mmVM_INVALIDATE_ENG11_REQ[0], sizeof(mmVM_INVALIDATE_ENG11_REQ)/sizeof(mmVM_INVALIDATE_ENG11_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_REQ", REG_MMIO, 0x08af, 0, &mmVM_INVALIDATE_ENG12_REQ[0], sizeof(mmVM_INVALIDATE_ENG12_REQ)/sizeof(mmVM_INVALIDATE_ENG12_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_REQ", REG_MMIO, 0x08b0, 0, &mmVM_INVALIDATE_ENG13_REQ[0], sizeof(mmVM_INVALIDATE_ENG13_REQ)/sizeof(mmVM_INVALIDATE_ENG13_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_REQ", REG_MMIO, 0x08b1, 0, &mmVM_INVALIDATE_ENG14_REQ[0], sizeof(mmVM_INVALIDATE_ENG14_REQ)/sizeof(mmVM_INVALIDATE_ENG14_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_REQ", REG_MMIO, 0x08b2, 0, &mmVM_INVALIDATE_ENG15_REQ[0], sizeof(mmVM_INVALIDATE_ENG15_REQ)/sizeof(mmVM_INVALIDATE_ENG15_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_REQ", REG_MMIO, 0x08b3, 0, &mmVM_INVALIDATE_ENG16_REQ[0], sizeof(mmVM_INVALIDATE_ENG16_REQ)/sizeof(mmVM_INVALIDATE_ENG16_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_REQ", REG_MMIO, 0x08b4, 0, &mmVM_INVALIDATE_ENG17_REQ[0], sizeof(mmVM_INVALIDATE_ENG17_REQ)/sizeof(mmVM_INVALIDATE_ENG17_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_ACK", REG_MMIO, 0x08b5, 0, &mmVM_INVALIDATE_ENG0_ACK[0], sizeof(mmVM_INVALIDATE_ENG0_ACK)/sizeof(mmVM_INVALIDATE_ENG0_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_ACK", REG_MMIO, 0x08b6, 0, &mmVM_INVALIDATE_ENG1_ACK[0], sizeof(mmVM_INVALIDATE_ENG1_ACK)/sizeof(mmVM_INVALIDATE_ENG1_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_ACK", REG_MMIO, 0x08b7, 0, &mmVM_INVALIDATE_ENG2_ACK[0], sizeof(mmVM_INVALIDATE_ENG2_ACK)/sizeof(mmVM_INVALIDATE_ENG2_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_ACK", REG_MMIO, 0x08b8, 0, &mmVM_INVALIDATE_ENG3_ACK[0], sizeof(mmVM_INVALIDATE_ENG3_ACK)/sizeof(mmVM_INVALIDATE_ENG3_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_ACK", REG_MMIO, 0x08b9, 0, &mmVM_INVALIDATE_ENG4_ACK[0], sizeof(mmVM_INVALIDATE_ENG4_ACK)/sizeof(mmVM_INVALIDATE_ENG4_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_ACK", REG_MMIO, 0x08ba, 0, &mmVM_INVALIDATE_ENG5_ACK[0], sizeof(mmVM_INVALIDATE_ENG5_ACK)/sizeof(mmVM_INVALIDATE_ENG5_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_ACK", REG_MMIO, 0x08bb, 0, &mmVM_INVALIDATE_ENG6_ACK[0], sizeof(mmVM_INVALIDATE_ENG6_ACK)/sizeof(mmVM_INVALIDATE_ENG6_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_ACK", REG_MMIO, 0x08bc, 0, &mmVM_INVALIDATE_ENG7_ACK[0], sizeof(mmVM_INVALIDATE_ENG7_ACK)/sizeof(mmVM_INVALIDATE_ENG7_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_ACK", REG_MMIO, 0x08bd, 0, &mmVM_INVALIDATE_ENG8_ACK[0], sizeof(mmVM_INVALIDATE_ENG8_ACK)/sizeof(mmVM_INVALIDATE_ENG8_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_ACK", REG_MMIO, 0x08be, 0, &mmVM_INVALIDATE_ENG9_ACK[0], sizeof(mmVM_INVALIDATE_ENG9_ACK)/sizeof(mmVM_INVALIDATE_ENG9_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_ACK", REG_MMIO, 0x08bf, 0, &mmVM_INVALIDATE_ENG10_ACK[0], sizeof(mmVM_INVALIDATE_ENG10_ACK)/sizeof(mmVM_INVALIDATE_ENG10_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_ACK", REG_MMIO, 0x08c0, 0, &mmVM_INVALIDATE_ENG11_ACK[0], sizeof(mmVM_INVALIDATE_ENG11_ACK)/sizeof(mmVM_INVALIDATE_ENG11_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_ACK", REG_MMIO, 0x08c1, 0, &mmVM_INVALIDATE_ENG12_ACK[0], sizeof(mmVM_INVALIDATE_ENG12_ACK)/sizeof(mmVM_INVALIDATE_ENG12_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_ACK", REG_MMIO, 0x08c2, 0, &mmVM_INVALIDATE_ENG13_ACK[0], sizeof(mmVM_INVALIDATE_ENG13_ACK)/sizeof(mmVM_INVALIDATE_ENG13_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_ACK", REG_MMIO, 0x08c3, 0, &mmVM_INVALIDATE_ENG14_ACK[0], sizeof(mmVM_INVALIDATE_ENG14_ACK)/sizeof(mmVM_INVALIDATE_ENG14_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_ACK", REG_MMIO, 0x08c4, 0, &mmVM_INVALIDATE_ENG15_ACK[0], sizeof(mmVM_INVALIDATE_ENG15_ACK)/sizeof(mmVM_INVALIDATE_ENG15_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_ACK", REG_MMIO, 0x08c5, 0, &mmVM_INVALIDATE_ENG16_ACK[0], sizeof(mmVM_INVALIDATE_ENG16_ACK)/sizeof(mmVM_INVALIDATE_ENG16_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_ACK", REG_MMIO, 0x08c6, 0, &mmVM_INVALIDATE_ENG17_ACK[0], sizeof(mmVM_INVALIDATE_ENG17_ACK)/sizeof(mmVM_INVALIDATE_ENG17_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32", REG_MMIO, 0x08c7, 0, &mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32", REG_MMIO, 0x08c8, 0, &mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32", REG_MMIO, 0x08c9, 0, &mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32", REG_MMIO, 0x08ca, 0, &mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32", REG_MMIO, 0x08cb, 0, &mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32", REG_MMIO, 0x08cc, 0, &mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32", REG_MMIO, 0x08cd, 0, &mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32", REG_MMIO, 0x08ce, 0, &mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32", REG_MMIO, 0x08cf, 0, &mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32", REG_MMIO, 0x08d0, 0, &mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32", REG_MMIO, 0x08d1, 0, &mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32", REG_MMIO, 0x08d2, 0, &mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32", REG_MMIO, 0x08d3, 0, &mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32", REG_MMIO, 0x08d4, 0, &mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32", REG_MMIO, 0x08d5, 0, &mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32", REG_MMIO, 0x08d6, 0, &mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32", REG_MMIO, 0x08d7, 0, &mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32", REG_MMIO, 0x08d8, 0, &mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32", REG_MMIO, 0x08d9, 0, &mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32", REG_MMIO, 0x08da, 0, &mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32", REG_MMIO, 0x08db, 0, &mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32", REG_MMIO, 0x08dc, 0, &mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32", REG_MMIO, 0x08dd, 0, &mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32", REG_MMIO, 0x08de, 0, &mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32", REG_MMIO, 0x08df, 0, &mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32", REG_MMIO, 0x08e0, 0, &mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32", REG_MMIO, 0x08e1, 0, &mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32", REG_MMIO, 0x08e2, 0, &mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32", REG_MMIO, 0x08e3, 0, &mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32", REG_MMIO, 0x08e4, 0, &mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32", REG_MMIO, 0x08e5, 0, &mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32", REG_MMIO, 0x08e6, 0, &mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32", REG_MMIO, 0x08e7, 0, &mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32", REG_MMIO, 0x08e8, 0, &mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32", REG_MMIO, 0x08e9, 0, &mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32", REG_MMIO, 0x08ea, 0, &mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08eb, 0, &mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08ec, 0, &mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08ed, 0, &mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08ee, 0, &mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08ef, 0, &mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08f0, 0, &mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08f1, 0, &mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08f2, 0, &mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08f3, 0, &mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08f4, 0, &mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08f5, 0, &mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08f6, 0, &mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08f7, 0, &mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08f8, 0, &mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08f9, 0, &mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08fa, 0, &mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08fb, 0, &mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08fc, 0, &mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08fd, 0, &mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x08fe, 0, &mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x08ff, 0, &mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0900, 0, &mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0901, 0, &mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0902, 0, &mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0903, 0, &mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0904, 0, &mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0905, 0, &mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0906, 0, &mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0907, 0, &mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0908, 0, &mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0909, 0, &mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x090a, 0, &mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x090b, 0, &mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x090c, 0, &mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x090d, 0, &mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x090e, 0, &mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x090f, 0, &mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0910, 0, &mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0911, 0, &mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0912, 0, &mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0913, 0, &mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0914, 0, &mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0915, 0, &mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0916, 0, &mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0917, 0, &mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0918, 0, &mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0919, 0, &mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x091a, 0, &mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x091b, 0, &mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x091c, 0, &mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x091d, 0, &mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x091e, 0, &mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x091f, 0, &mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0920, 0, &mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0921, 0, &mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0922, 0, &mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0923, 0, &mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0924, 0, &mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0925, 0, &mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0926, 0, &mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0927, 0, &mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0928, 0, &mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0929, 0, &mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x092a, 0, &mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x092b, 0, &mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x092c, 0, &mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x092d, 0, &mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x092e, 0, &mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x092f, 0, &mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0930, 0, &mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0931, 0, &mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0932, 0, &mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0933, 0, &mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0934, 0, &mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0935, 0, &mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0936, 0, &mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0937, 0, &mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0938, 0, &mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0939, 0, &mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x093a, 0, &mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x093b, 0, &mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x093c, 0, &mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x093d, 0, &mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x093e, 0, &mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x093f, 0, &mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0940, 0, &mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0941, 0, &mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0942, 0, &mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0943, 0, &mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0944, 0, &mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0945, 0, &mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0946, 0, &mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0947, 0, &mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0948, 0, &mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0949, 0, &mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x094a, 0, &mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmMC_VM_NB_MMIOBASE", REG_MMIO, 0x0964, 0, &mmMC_VM_NB_MMIOBASE[0], sizeof(mmMC_VM_NB_MMIOBASE)/sizeof(mmMC_VM_NB_MMIOBASE[0]), 0, 0 },
	{ "mmMC_VM_NB_MMIOLIMIT", REG_MMIO, 0x0965, 0, &mmMC_VM_NB_MMIOLIMIT[0], sizeof(mmMC_VM_NB_MMIOLIMIT)/sizeof(mmMC_VM_NB_MMIOLIMIT[0]), 0, 0 },
	{ "mmMC_VM_NB_PCI_CTRL", REG_MMIO, 0x0966, 0, &mmMC_VM_NB_PCI_CTRL[0], sizeof(mmMC_VM_NB_PCI_CTRL)/sizeof(mmMC_VM_NB_PCI_CTRL[0]), 0, 0 },
	{ "mmMC_VM_NB_PCI_ARB", REG_MMIO, 0x0967, 0, &mmMC_VM_NB_PCI_ARB[0], sizeof(mmMC_VM_NB_PCI_ARB)/sizeof(mmMC_VM_NB_PCI_ARB[0]), 0, 0 },
	{ "mmMC_VM_NB_TOP_OF_DRAM_SLOT1", REG_MMIO, 0x0968, 0, &mmMC_VM_NB_TOP_OF_DRAM_SLOT1[0], sizeof(mmMC_VM_NB_TOP_OF_DRAM_SLOT1)/sizeof(mmMC_VM_NB_TOP_OF_DRAM_SLOT1[0]), 0, 0 },
	{ "mmMC_VM_NB_LOWER_TOP_OF_DRAM2", REG_MMIO, 0x0969, 0, &mmMC_VM_NB_LOWER_TOP_OF_DRAM2[0], sizeof(mmMC_VM_NB_LOWER_TOP_OF_DRAM2)/sizeof(mmMC_VM_NB_LOWER_TOP_OF_DRAM2[0]), 0, 0 },
	{ "mmMC_VM_NB_UPPER_TOP_OF_DRAM2", REG_MMIO, 0x096a, 0, &mmMC_VM_NB_UPPER_TOP_OF_DRAM2[0], sizeof(mmMC_VM_NB_UPPER_TOP_OF_DRAM2)/sizeof(mmMC_VM_NB_UPPER_TOP_OF_DRAM2[0]), 0, 0 },
	{ "mmMC_VM_FB_OFFSET", REG_MMIO, 0x096b, 0, &mmMC_VM_FB_OFFSET[0], sizeof(mmMC_VM_FB_OFFSET)/sizeof(mmMC_VM_FB_OFFSET[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB", REG_MMIO, 0x096c, 0, &mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0], sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB)/sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB", REG_MMIO, 0x096d, 0, &mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0], sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB)/sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmMC_VM_STEERING", REG_MMIO, 0x096e, 0, &mmMC_VM_STEERING[0], sizeof(mmMC_VM_STEERING)/sizeof(mmMC_VM_STEERING[0]), 0, 0 },
	{ "mmMC_SHARED_VIRT_RESET_REQ", REG_MMIO, 0x096f, 0, &mmMC_SHARED_VIRT_RESET_REQ[0], sizeof(mmMC_SHARED_VIRT_RESET_REQ)/sizeof(mmMC_SHARED_VIRT_RESET_REQ[0]), 0, 0 },
	{ "mmMC_MEM_POWER_LS", REG_MMIO, 0x0970, 0, &mmMC_MEM_POWER_LS[0], sizeof(mmMC_MEM_POWER_LS)/sizeof(mmMC_MEM_POWER_LS[0]), 0, 0 },
	{ "mmMC_VM_CACHEABLE_DRAM_ADDRESS_START", REG_MMIO, 0x0971, 0, &mmMC_VM_CACHEABLE_DRAM_ADDRESS_START[0], sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_START)/sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_START[0]), 0, 0 },
	{ "mmMC_VM_CACHEABLE_DRAM_ADDRESS_END", REG_MMIO, 0x0972, 0, &mmMC_VM_CACHEABLE_DRAM_ADDRESS_END[0], sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_END)/sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_END[0]), 0, 0 },
	{ "mmMC_VM_APT_CNTL", REG_MMIO, 0x0973, 0, &mmMC_VM_APT_CNTL[0], sizeof(mmMC_VM_APT_CNTL)/sizeof(mmMC_VM_APT_CNTL[0]), 0, 0 },
	{ "mmMC_VM_LOCAL_HBM_ADDRESS_START", REG_MMIO, 0x0974, 0, &mmMC_VM_LOCAL_HBM_ADDRESS_START[0], sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_START)/sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_START[0]), 0, 0 },
	{ "mmMC_VM_LOCAL_HBM_ADDRESS_END", REG_MMIO, 0x0975, 0, &mmMC_VM_LOCAL_HBM_ADDRESS_END[0], sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_END)/sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_END[0]), 0, 0 },
	{ "mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL", REG_MMIO, 0x0976, 0, &mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL[0], sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL)/sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL[0]), 0, 0 },
	{ "mmMC_VM_FB_LOCATION_BASE", REG_MMIO, 0x0980, 0, &mmMC_VM_FB_LOCATION_BASE[0], sizeof(mmMC_VM_FB_LOCATION_BASE)/sizeof(mmMC_VM_FB_LOCATION_BASE[0]), 0, 0 },
	{ "mmMC_VM_FB_LOCATION_TOP", REG_MMIO, 0x0981, 0, &mmMC_VM_FB_LOCATION_TOP[0], sizeof(mmMC_VM_FB_LOCATION_TOP)/sizeof(mmMC_VM_FB_LOCATION_TOP[0]), 0, 0 },
	{ "mmMC_VM_AGP_TOP", REG_MMIO, 0x0982, 0, &mmMC_VM_AGP_TOP[0], sizeof(mmMC_VM_AGP_TOP)/sizeof(mmMC_VM_AGP_TOP[0]), 0, 0 },
	{ "mmMC_VM_AGP_BOT", REG_MMIO, 0x0983, 0, &mmMC_VM_AGP_BOT[0], sizeof(mmMC_VM_AGP_BOT)/sizeof(mmMC_VM_AGP_BOT[0]), 0, 0 },
	{ "mmMC_VM_AGP_BASE", REG_MMIO, 0x0984, 0, &mmMC_VM_AGP_BASE[0], sizeof(mmMC_VM_AGP_BASE)/sizeof(mmMC_VM_AGP_BASE[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_LOW_ADDR", REG_MMIO, 0x0985, 0, &mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR", REG_MMIO, 0x0986, 0, &mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x0987, 0, &mmMC_VM_MX_L1_TLB_CNTL[0], sizeof(mmMC_VM_MX_L1_TLB_CNTL)/sizeof(mmMC_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmTCP_INVALIDATE", REG_MMIO, 0x0b00, 0, &mmTCP_INVALIDATE[0], sizeof(mmTCP_INVALIDATE)/sizeof(mmTCP_INVALIDATE[0]), 0, 0 },
	{ "mmTCP_STATUS", REG_MMIO, 0x0b01, 0, &mmTCP_STATUS[0], sizeof(mmTCP_STATUS)/sizeof(mmTCP_STATUS[0]), 0, 0 },
	{ "mmTCP_CNTL", REG_MMIO, 0x0b02, 0, &mmTCP_CNTL[0], sizeof(mmTCP_CNTL)/sizeof(mmTCP_CNTL[0]), 0, 0 },
	{ "mmTCP_CHAN_STEER_LO", REG_MMIO, 0x0b03, 0, &mmTCP_CHAN_STEER_LO[0], sizeof(mmTCP_CHAN_STEER_LO)/sizeof(mmTCP_CHAN_STEER_LO[0]), 0, 0 },
	{ "mmTCP_CHAN_STEER_HI", REG_MMIO, 0x0b04, 0, &mmTCP_CHAN_STEER_HI[0], sizeof(mmTCP_CHAN_STEER_HI)/sizeof(mmTCP_CHAN_STEER_HI[0]), 0, 0 },
	{ "mmTCP_ADDR_CONFIG", REG_MMIO, 0x0b05, 0, &mmTCP_ADDR_CONFIG[0], sizeof(mmTCP_ADDR_CONFIG)/sizeof(mmTCP_ADDR_CONFIG[0]), 0, 0 },
	{ "mmTCP_CREDIT", REG_MMIO, 0x0b06, 0, &mmTCP_CREDIT[0], sizeof(mmTCP_CREDIT)/sizeof(mmTCP_CREDIT[0]), 0, 0 },
	{ "mmTCP_BUFFER_ADDR_HASH_CNTL", REG_MMIO, 0x0b16, 0, &mmTCP_BUFFER_ADDR_HASH_CNTL[0], sizeof(mmTCP_BUFFER_ADDR_HASH_CNTL)/sizeof(mmTCP_BUFFER_ADDR_HASH_CNTL[0]), 0, 0 },
	{ "mmTCP_EDC_CNT", REG_MMIO, 0x0b17, 0, &mmTCP_EDC_CNT[0], sizeof(mmTCP_EDC_CNT)/sizeof(mmTCP_EDC_CNT[0]), 0, 0 },
	{ "mmTC_CFG_L1_LOAD_POLICY0", REG_MMIO, 0x0b1a, 0, &mmTC_CFG_L1_LOAD_POLICY0[0], sizeof(mmTC_CFG_L1_LOAD_POLICY0)/sizeof(mmTC_CFG_L1_LOAD_POLICY0[0]), 0, 0 },
	{ "mmTC_CFG_L1_LOAD_POLICY1", REG_MMIO, 0x0b1b, 0, &mmTC_CFG_L1_LOAD_POLICY1[0], sizeof(mmTC_CFG_L1_LOAD_POLICY1)/sizeof(mmTC_CFG_L1_LOAD_POLICY1[0]), 0, 0 },
	{ "mmTC_CFG_L1_STORE_POLICY", REG_MMIO, 0x0b1c, 0, &mmTC_CFG_L1_STORE_POLICY[0], sizeof(mmTC_CFG_L1_STORE_POLICY)/sizeof(mmTC_CFG_L1_STORE_POLICY[0]), 0, 0 },
	{ "mmTC_CFG_L2_LOAD_POLICY0", REG_MMIO, 0x0b1d, 0, &mmTC_CFG_L2_LOAD_POLICY0[0], sizeof(mmTC_CFG_L2_LOAD_POLICY0)/sizeof(mmTC_CFG_L2_LOAD_POLICY0[0]), 0, 0 },
	{ "mmTC_CFG_L2_LOAD_POLICY1", REG_MMIO, 0x0b1e, 0, &mmTC_CFG_L2_LOAD_POLICY1[0], sizeof(mmTC_CFG_L2_LOAD_POLICY1)/sizeof(mmTC_CFG_L2_LOAD_POLICY1[0]), 0, 0 },
	{ "mmTC_CFG_L2_STORE_POLICY0", REG_MMIO, 0x0b1f, 0, &mmTC_CFG_L2_STORE_POLICY0[0], sizeof(mmTC_CFG_L2_STORE_POLICY0)/sizeof(mmTC_CFG_L2_STORE_POLICY0[0]), 0, 0 },
	{ "mmTC_CFG_L2_STORE_POLICY1", REG_MMIO, 0x0b20, 0, &mmTC_CFG_L2_STORE_POLICY1[0], sizeof(mmTC_CFG_L2_STORE_POLICY1)/sizeof(mmTC_CFG_L2_STORE_POLICY1[0]), 0, 0 },
	{ "mmTC_CFG_L2_ATOMIC_POLICY", REG_MMIO, 0x0b21, 0, &mmTC_CFG_L2_ATOMIC_POLICY[0], sizeof(mmTC_CFG_L2_ATOMIC_POLICY)/sizeof(mmTC_CFG_L2_ATOMIC_POLICY[0]), 0, 0 },
	{ "mmTC_CFG_L1_VOLATILE", REG_MMIO, 0x0b22, 0, &mmTC_CFG_L1_VOLATILE[0], sizeof(mmTC_CFG_L1_VOLATILE)/sizeof(mmTC_CFG_L1_VOLATILE[0]), 0, 0 },
	{ "mmTC_CFG_L2_VOLATILE", REG_MMIO, 0x0b23, 0, &mmTC_CFG_L2_VOLATILE[0], sizeof(mmTC_CFG_L2_VOLATILE)/sizeof(mmTC_CFG_L2_VOLATILE[0]), 0, 0 },
	{ "mmTCI_STATUS", REG_MMIO, 0x0b61, 0, &mmTCI_STATUS[0], sizeof(mmTCI_STATUS)/sizeof(mmTCI_STATUS[0]), 0, 0 },
	{ "mmTCI_CNTL_1", REG_MMIO, 0x0b62, 0, &mmTCI_CNTL_1[0], sizeof(mmTCI_CNTL_1)/sizeof(mmTCI_CNTL_1[0]), 0, 0 },
	{ "mmTCI_CNTL_2", REG_MMIO, 0x0b63, 0, &mmTCI_CNTL_2[0], sizeof(mmTCI_CNTL_2)/sizeof(mmTCI_CNTL_2[0]), 0, 0 },
	{ "mmTCC_CTRL", REG_MMIO, 0x0b80, 0, &mmTCC_CTRL[0], sizeof(mmTCC_CTRL)/sizeof(mmTCC_CTRL[0]), 0, 0 },
	{ "mmTCC_CTRL2", REG_MMIO, 0x0b81, 0, &mmTCC_CTRL2[0], sizeof(mmTCC_CTRL2)/sizeof(mmTCC_CTRL2[0]), 0, 0 },
	{ "mmTCC_EDC_CNT", REG_MMIO, 0x0b82, 0, &mmTCC_EDC_CNT[0], sizeof(mmTCC_EDC_CNT)/sizeof(mmTCC_EDC_CNT[0]), 0, 0 },
	{ "mmTCC_EDC_CNT2", REG_MMIO, 0x0b83, 0, &mmTCC_EDC_CNT2[0], sizeof(mmTCC_EDC_CNT2)/sizeof(mmTCC_EDC_CNT2[0]), 0, 0 },
	{ "mmTCC_REDUNDANCY", REG_MMIO, 0x0b84, 0, &mmTCC_REDUNDANCY[0], sizeof(mmTCC_REDUNDANCY)/sizeof(mmTCC_REDUNDANCY[0]), 0, 0 },
	{ "mmTCC_EXE_DISABLE", REG_MMIO, 0x0b85, 0, &mmTCC_EXE_DISABLE[0], sizeof(mmTCC_EXE_DISABLE)/sizeof(mmTCC_EXE_DISABLE[0]), 0, 0 },
	{ "mmTCC_DSM_CNTL", REG_MMIO, 0x0b86, 0, &mmTCC_DSM_CNTL[0], sizeof(mmTCC_DSM_CNTL)/sizeof(mmTCC_DSM_CNTL[0]), 0, 0 },
	{ "mmTCC_DSM_CNTLA", REG_MMIO, 0x0b87, 0, &mmTCC_DSM_CNTLA[0], sizeof(mmTCC_DSM_CNTLA)/sizeof(mmTCC_DSM_CNTLA[0]), 0, 0 },
	{ "mmTCC_DSM_CNTL2", REG_MMIO, 0x0b88, 0, &mmTCC_DSM_CNTL2[0], sizeof(mmTCC_DSM_CNTL2)/sizeof(mmTCC_DSM_CNTL2[0]), 0, 0 },
	{ "mmTCC_DSM_CNTL2A", REG_MMIO, 0x0b89, 0, &mmTCC_DSM_CNTL2A[0], sizeof(mmTCC_DSM_CNTL2A)/sizeof(mmTCC_DSM_CNTL2A[0]), 0, 0 },
	{ "mmTCC_DSM_CNTL2B", REG_MMIO, 0x0b8a, 0, &mmTCC_DSM_CNTL2B[0], sizeof(mmTCC_DSM_CNTL2B)/sizeof(mmTCC_DSM_CNTL2B[0]), 0, 0 },
	{ "mmTCC_WBINVL2", REG_MMIO, 0x0b8b, 0, &mmTCC_WBINVL2[0], sizeof(mmTCC_WBINVL2)/sizeof(mmTCC_WBINVL2[0]), 0, 0 },
	{ "mmTCC_SOFT_RESET", REG_MMIO, 0x0b8c, 0, &mmTCC_SOFT_RESET[0], sizeof(mmTCC_SOFT_RESET)/sizeof(mmTCC_SOFT_RESET[0]), 0, 0 },
	{ "mmTCA_CTRL", REG_MMIO, 0x0bc0, 0, &mmTCA_CTRL[0], sizeof(mmTCA_CTRL)/sizeof(mmTCA_CTRL[0]), 0, 0 },
	{ "mmTCA_BURST_MASK", REG_MMIO, 0x0bc1, 0, &mmTCA_BURST_MASK[0], sizeof(mmTCA_BURST_MASK)/sizeof(mmTCA_BURST_MASK[0]), 0, 0 },
	{ "mmTCA_BURST_CTRL", REG_MMIO, 0x0bc2, 0, &mmTCA_BURST_CTRL[0], sizeof(mmTCA_BURST_CTRL)/sizeof(mmTCA_BURST_CTRL[0]), 0, 0 },
	{ "mmTCA_DSM_CNTL", REG_MMIO, 0x0bc3, 0, &mmTCA_DSM_CNTL[0], sizeof(mmTCA_DSM_CNTL)/sizeof(mmTCA_DSM_CNTL[0]), 0, 0 },
	{ "mmTCA_DSM_CNTL2", REG_MMIO, 0x0bc4, 0, &mmTCA_DSM_CNTL2[0], sizeof(mmTCA_DSM_CNTL2)/sizeof(mmTCA_DSM_CNTL2[0]), 0, 0 },
	{ "mmTCA_EDC_CNT", REG_MMIO, 0x0bc5, 0, &mmTCA_EDC_CNT[0], sizeof(mmTCA_EDC_CNT)/sizeof(mmTCA_EDC_CNT[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_PS", REG_MMIO, 0x0c07, 0, &mmSPI_SHADER_PGM_RSRC3_PS[0], sizeof(mmSPI_SHADER_PGM_RSRC3_PS)/sizeof(mmSPI_SHADER_PGM_RSRC3_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_PS", REG_MMIO, 0x0c08, 0, &mmSPI_SHADER_PGM_LO_PS[0], sizeof(mmSPI_SHADER_PGM_LO_PS)/sizeof(mmSPI_SHADER_PGM_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_PS", REG_MMIO, 0x0c09, 0, &mmSPI_SHADER_PGM_HI_PS[0], sizeof(mmSPI_SHADER_PGM_HI_PS)/sizeof(mmSPI_SHADER_PGM_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_PS", REG_MMIO, 0x0c0a, 0, &mmSPI_SHADER_PGM_RSRC1_PS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_PS)/sizeof(mmSPI_SHADER_PGM_RSRC1_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_PS", REG_MMIO, 0x0c0b, 0, &mmSPI_SHADER_PGM_RSRC2_PS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_PS)/sizeof(mmSPI_SHADER_PGM_RSRC2_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_0", REG_MMIO, 0x0c0c, 0, &mmSPI_SHADER_USER_DATA_PS_0[0], sizeof(mmSPI_SHADER_USER_DATA_PS_0)/sizeof(mmSPI_SHADER_USER_DATA_PS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_1", REG_MMIO, 0x0c0d, 0, &mmSPI_SHADER_USER_DATA_PS_1[0], sizeof(mmSPI_SHADER_USER_DATA_PS_1)/sizeof(mmSPI_SHADER_USER_DATA_PS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_2", REG_MMIO, 0x0c0e, 0, &mmSPI_SHADER_USER_DATA_PS_2[0], sizeof(mmSPI_SHADER_USER_DATA_PS_2)/sizeof(mmSPI_SHADER_USER_DATA_PS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_3", REG_MMIO, 0x0c0f, 0, &mmSPI_SHADER_USER_DATA_PS_3[0], sizeof(mmSPI_SHADER_USER_DATA_PS_3)/sizeof(mmSPI_SHADER_USER_DATA_PS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_4", REG_MMIO, 0x0c10, 0, &mmSPI_SHADER_USER_DATA_PS_4[0], sizeof(mmSPI_SHADER_USER_DATA_PS_4)/sizeof(mmSPI_SHADER_USER_DATA_PS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_5", REG_MMIO, 0x0c11, 0, &mmSPI_SHADER_USER_DATA_PS_5[0], sizeof(mmSPI_SHADER_USER_DATA_PS_5)/sizeof(mmSPI_SHADER_USER_DATA_PS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_6", REG_MMIO, 0x0c12, 0, &mmSPI_SHADER_USER_DATA_PS_6[0], sizeof(mmSPI_SHADER_USER_DATA_PS_6)/sizeof(mmSPI_SHADER_USER_DATA_PS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_7", REG_MMIO, 0x0c13, 0, &mmSPI_SHADER_USER_DATA_PS_7[0], sizeof(mmSPI_SHADER_USER_DATA_PS_7)/sizeof(mmSPI_SHADER_USER_DATA_PS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_8", REG_MMIO, 0x0c14, 0, &mmSPI_SHADER_USER_DATA_PS_8[0], sizeof(mmSPI_SHADER_USER_DATA_PS_8)/sizeof(mmSPI_SHADER_USER_DATA_PS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_9", REG_MMIO, 0x0c15, 0, &mmSPI_SHADER_USER_DATA_PS_9[0], sizeof(mmSPI_SHADER_USER_DATA_PS_9)/sizeof(mmSPI_SHADER_USER_DATA_PS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_10", REG_MMIO, 0x0c16, 0, &mmSPI_SHADER_USER_DATA_PS_10[0], sizeof(mmSPI_SHADER_USER_DATA_PS_10)/sizeof(mmSPI_SHADER_USER_DATA_PS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_11", REG_MMIO, 0x0c17, 0, &mmSPI_SHADER_USER_DATA_PS_11[0], sizeof(mmSPI_SHADER_USER_DATA_PS_11)/sizeof(mmSPI_SHADER_USER_DATA_PS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_12", REG_MMIO, 0x0c18, 0, &mmSPI_SHADER_USER_DATA_PS_12[0], sizeof(mmSPI_SHADER_USER_DATA_PS_12)/sizeof(mmSPI_SHADER_USER_DATA_PS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_13", REG_MMIO, 0x0c19, 0, &mmSPI_SHADER_USER_DATA_PS_13[0], sizeof(mmSPI_SHADER_USER_DATA_PS_13)/sizeof(mmSPI_SHADER_USER_DATA_PS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_14", REG_MMIO, 0x0c1a, 0, &mmSPI_SHADER_USER_DATA_PS_14[0], sizeof(mmSPI_SHADER_USER_DATA_PS_14)/sizeof(mmSPI_SHADER_USER_DATA_PS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_15", REG_MMIO, 0x0c1b, 0, &mmSPI_SHADER_USER_DATA_PS_15[0], sizeof(mmSPI_SHADER_USER_DATA_PS_15)/sizeof(mmSPI_SHADER_USER_DATA_PS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_16", REG_MMIO, 0x0c1c, 0, &mmSPI_SHADER_USER_DATA_PS_16[0], sizeof(mmSPI_SHADER_USER_DATA_PS_16)/sizeof(mmSPI_SHADER_USER_DATA_PS_16[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_17", REG_MMIO, 0x0c1d, 0, &mmSPI_SHADER_USER_DATA_PS_17[0], sizeof(mmSPI_SHADER_USER_DATA_PS_17)/sizeof(mmSPI_SHADER_USER_DATA_PS_17[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_18", REG_MMIO, 0x0c1e, 0, &mmSPI_SHADER_USER_DATA_PS_18[0], sizeof(mmSPI_SHADER_USER_DATA_PS_18)/sizeof(mmSPI_SHADER_USER_DATA_PS_18[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_19", REG_MMIO, 0x0c1f, 0, &mmSPI_SHADER_USER_DATA_PS_19[0], sizeof(mmSPI_SHADER_USER_DATA_PS_19)/sizeof(mmSPI_SHADER_USER_DATA_PS_19[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_20", REG_MMIO, 0x0c20, 0, &mmSPI_SHADER_USER_DATA_PS_20[0], sizeof(mmSPI_SHADER_USER_DATA_PS_20)/sizeof(mmSPI_SHADER_USER_DATA_PS_20[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_21", REG_MMIO, 0x0c21, 0, &mmSPI_SHADER_USER_DATA_PS_21[0], sizeof(mmSPI_SHADER_USER_DATA_PS_21)/sizeof(mmSPI_SHADER_USER_DATA_PS_21[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_22", REG_MMIO, 0x0c22, 0, &mmSPI_SHADER_USER_DATA_PS_22[0], sizeof(mmSPI_SHADER_USER_DATA_PS_22)/sizeof(mmSPI_SHADER_USER_DATA_PS_22[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_23", REG_MMIO, 0x0c23, 0, &mmSPI_SHADER_USER_DATA_PS_23[0], sizeof(mmSPI_SHADER_USER_DATA_PS_23)/sizeof(mmSPI_SHADER_USER_DATA_PS_23[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_24", REG_MMIO, 0x0c24, 0, &mmSPI_SHADER_USER_DATA_PS_24[0], sizeof(mmSPI_SHADER_USER_DATA_PS_24)/sizeof(mmSPI_SHADER_USER_DATA_PS_24[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_25", REG_MMIO, 0x0c25, 0, &mmSPI_SHADER_USER_DATA_PS_25[0], sizeof(mmSPI_SHADER_USER_DATA_PS_25)/sizeof(mmSPI_SHADER_USER_DATA_PS_25[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_26", REG_MMIO, 0x0c26, 0, &mmSPI_SHADER_USER_DATA_PS_26[0], sizeof(mmSPI_SHADER_USER_DATA_PS_26)/sizeof(mmSPI_SHADER_USER_DATA_PS_26[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_27", REG_MMIO, 0x0c27, 0, &mmSPI_SHADER_USER_DATA_PS_27[0], sizeof(mmSPI_SHADER_USER_DATA_PS_27)/sizeof(mmSPI_SHADER_USER_DATA_PS_27[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_28", REG_MMIO, 0x0c28, 0, &mmSPI_SHADER_USER_DATA_PS_28[0], sizeof(mmSPI_SHADER_USER_DATA_PS_28)/sizeof(mmSPI_SHADER_USER_DATA_PS_28[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_29", REG_MMIO, 0x0c29, 0, &mmSPI_SHADER_USER_DATA_PS_29[0], sizeof(mmSPI_SHADER_USER_DATA_PS_29)/sizeof(mmSPI_SHADER_USER_DATA_PS_29[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_30", REG_MMIO, 0x0c2a, 0, &mmSPI_SHADER_USER_DATA_PS_30[0], sizeof(mmSPI_SHADER_USER_DATA_PS_30)/sizeof(mmSPI_SHADER_USER_DATA_PS_30[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_31", REG_MMIO, 0x0c2b, 0, &mmSPI_SHADER_USER_DATA_PS_31[0], sizeof(mmSPI_SHADER_USER_DATA_PS_31)/sizeof(mmSPI_SHADER_USER_DATA_PS_31[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_VS", REG_MMIO, 0x0c46, 0, &mmSPI_SHADER_PGM_RSRC3_VS[0], sizeof(mmSPI_SHADER_PGM_RSRC3_VS)/sizeof(mmSPI_SHADER_PGM_RSRC3_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_LATE_ALLOC_VS", REG_MMIO, 0x0c47, 0, &mmSPI_SHADER_LATE_ALLOC_VS[0], sizeof(mmSPI_SHADER_LATE_ALLOC_VS)/sizeof(mmSPI_SHADER_LATE_ALLOC_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_VS", REG_MMIO, 0x0c48, 0, &mmSPI_SHADER_PGM_LO_VS[0], sizeof(mmSPI_SHADER_PGM_LO_VS)/sizeof(mmSPI_SHADER_PGM_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_VS", REG_MMIO, 0x0c49, 0, &mmSPI_SHADER_PGM_HI_VS[0], sizeof(mmSPI_SHADER_PGM_HI_VS)/sizeof(mmSPI_SHADER_PGM_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_VS", REG_MMIO, 0x0c4a, 0, &mmSPI_SHADER_PGM_RSRC1_VS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_VS)/sizeof(mmSPI_SHADER_PGM_RSRC1_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_VS", REG_MMIO, 0x0c4b, 0, &mmSPI_SHADER_PGM_RSRC2_VS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_VS)/sizeof(mmSPI_SHADER_PGM_RSRC2_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_0", REG_MMIO, 0x0c4c, 0, &mmSPI_SHADER_USER_DATA_VS_0[0], sizeof(mmSPI_SHADER_USER_DATA_VS_0)/sizeof(mmSPI_SHADER_USER_DATA_VS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_1", REG_MMIO, 0x0c4d, 0, &mmSPI_SHADER_USER_DATA_VS_1[0], sizeof(mmSPI_SHADER_USER_DATA_VS_1)/sizeof(mmSPI_SHADER_USER_DATA_VS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_2", REG_MMIO, 0x0c4e, 0, &mmSPI_SHADER_USER_DATA_VS_2[0], sizeof(mmSPI_SHADER_USER_DATA_VS_2)/sizeof(mmSPI_SHADER_USER_DATA_VS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_3", REG_MMIO, 0x0c4f, 0, &mmSPI_SHADER_USER_DATA_VS_3[0], sizeof(mmSPI_SHADER_USER_DATA_VS_3)/sizeof(mmSPI_SHADER_USER_DATA_VS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_4", REG_MMIO, 0x0c50, 0, &mmSPI_SHADER_USER_DATA_VS_4[0], sizeof(mmSPI_SHADER_USER_DATA_VS_4)/sizeof(mmSPI_SHADER_USER_DATA_VS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_5", REG_MMIO, 0x0c51, 0, &mmSPI_SHADER_USER_DATA_VS_5[0], sizeof(mmSPI_SHADER_USER_DATA_VS_5)/sizeof(mmSPI_SHADER_USER_DATA_VS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_6", REG_MMIO, 0x0c52, 0, &mmSPI_SHADER_USER_DATA_VS_6[0], sizeof(mmSPI_SHADER_USER_DATA_VS_6)/sizeof(mmSPI_SHADER_USER_DATA_VS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_7", REG_MMIO, 0x0c53, 0, &mmSPI_SHADER_USER_DATA_VS_7[0], sizeof(mmSPI_SHADER_USER_DATA_VS_7)/sizeof(mmSPI_SHADER_USER_DATA_VS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_8", REG_MMIO, 0x0c54, 0, &mmSPI_SHADER_USER_DATA_VS_8[0], sizeof(mmSPI_SHADER_USER_DATA_VS_8)/sizeof(mmSPI_SHADER_USER_DATA_VS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_9", REG_MMIO, 0x0c55, 0, &mmSPI_SHADER_USER_DATA_VS_9[0], sizeof(mmSPI_SHADER_USER_DATA_VS_9)/sizeof(mmSPI_SHADER_USER_DATA_VS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_10", REG_MMIO, 0x0c56, 0, &mmSPI_SHADER_USER_DATA_VS_10[0], sizeof(mmSPI_SHADER_USER_DATA_VS_10)/sizeof(mmSPI_SHADER_USER_DATA_VS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_11", REG_MMIO, 0x0c57, 0, &mmSPI_SHADER_USER_DATA_VS_11[0], sizeof(mmSPI_SHADER_USER_DATA_VS_11)/sizeof(mmSPI_SHADER_USER_DATA_VS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_12", REG_MMIO, 0x0c58, 0, &mmSPI_SHADER_USER_DATA_VS_12[0], sizeof(mmSPI_SHADER_USER_DATA_VS_12)/sizeof(mmSPI_SHADER_USER_DATA_VS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_13", REG_MMIO, 0x0c59, 0, &mmSPI_SHADER_USER_DATA_VS_13[0], sizeof(mmSPI_SHADER_USER_DATA_VS_13)/sizeof(mmSPI_SHADER_USER_DATA_VS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_14", REG_MMIO, 0x0c5a, 0, &mmSPI_SHADER_USER_DATA_VS_14[0], sizeof(mmSPI_SHADER_USER_DATA_VS_14)/sizeof(mmSPI_SHADER_USER_DATA_VS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_15", REG_MMIO, 0x0c5b, 0, &mmSPI_SHADER_USER_DATA_VS_15[0], sizeof(mmSPI_SHADER_USER_DATA_VS_15)/sizeof(mmSPI_SHADER_USER_DATA_VS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_16", REG_MMIO, 0x0c5c, 0, &mmSPI_SHADER_USER_DATA_VS_16[0], sizeof(mmSPI_SHADER_USER_DATA_VS_16)/sizeof(mmSPI_SHADER_USER_DATA_VS_16[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_17", REG_MMIO, 0x0c5d, 0, &mmSPI_SHADER_USER_DATA_VS_17[0], sizeof(mmSPI_SHADER_USER_DATA_VS_17)/sizeof(mmSPI_SHADER_USER_DATA_VS_17[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_18", REG_MMIO, 0x0c5e, 0, &mmSPI_SHADER_USER_DATA_VS_18[0], sizeof(mmSPI_SHADER_USER_DATA_VS_18)/sizeof(mmSPI_SHADER_USER_DATA_VS_18[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_19", REG_MMIO, 0x0c5f, 0, &mmSPI_SHADER_USER_DATA_VS_19[0], sizeof(mmSPI_SHADER_USER_DATA_VS_19)/sizeof(mmSPI_SHADER_USER_DATA_VS_19[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_20", REG_MMIO, 0x0c60, 0, &mmSPI_SHADER_USER_DATA_VS_20[0], sizeof(mmSPI_SHADER_USER_DATA_VS_20)/sizeof(mmSPI_SHADER_USER_DATA_VS_20[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_21", REG_MMIO, 0x0c61, 0, &mmSPI_SHADER_USER_DATA_VS_21[0], sizeof(mmSPI_SHADER_USER_DATA_VS_21)/sizeof(mmSPI_SHADER_USER_DATA_VS_21[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_22", REG_MMIO, 0x0c62, 0, &mmSPI_SHADER_USER_DATA_VS_22[0], sizeof(mmSPI_SHADER_USER_DATA_VS_22)/sizeof(mmSPI_SHADER_USER_DATA_VS_22[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_23", REG_MMIO, 0x0c63, 0, &mmSPI_SHADER_USER_DATA_VS_23[0], sizeof(mmSPI_SHADER_USER_DATA_VS_23)/sizeof(mmSPI_SHADER_USER_DATA_VS_23[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_24", REG_MMIO, 0x0c64, 0, &mmSPI_SHADER_USER_DATA_VS_24[0], sizeof(mmSPI_SHADER_USER_DATA_VS_24)/sizeof(mmSPI_SHADER_USER_DATA_VS_24[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_25", REG_MMIO, 0x0c65, 0, &mmSPI_SHADER_USER_DATA_VS_25[0], sizeof(mmSPI_SHADER_USER_DATA_VS_25)/sizeof(mmSPI_SHADER_USER_DATA_VS_25[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_26", REG_MMIO, 0x0c66, 0, &mmSPI_SHADER_USER_DATA_VS_26[0], sizeof(mmSPI_SHADER_USER_DATA_VS_26)/sizeof(mmSPI_SHADER_USER_DATA_VS_26[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_27", REG_MMIO, 0x0c67, 0, &mmSPI_SHADER_USER_DATA_VS_27[0], sizeof(mmSPI_SHADER_USER_DATA_VS_27)/sizeof(mmSPI_SHADER_USER_DATA_VS_27[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_28", REG_MMIO, 0x0c68, 0, &mmSPI_SHADER_USER_DATA_VS_28[0], sizeof(mmSPI_SHADER_USER_DATA_VS_28)/sizeof(mmSPI_SHADER_USER_DATA_VS_28[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_29", REG_MMIO, 0x0c69, 0, &mmSPI_SHADER_USER_DATA_VS_29[0], sizeof(mmSPI_SHADER_USER_DATA_VS_29)/sizeof(mmSPI_SHADER_USER_DATA_VS_29[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_30", REG_MMIO, 0x0c6a, 0, &mmSPI_SHADER_USER_DATA_VS_30[0], sizeof(mmSPI_SHADER_USER_DATA_VS_30)/sizeof(mmSPI_SHADER_USER_DATA_VS_30[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_31", REG_MMIO, 0x0c6b, 0, &mmSPI_SHADER_USER_DATA_VS_31[0], sizeof(mmSPI_SHADER_USER_DATA_VS_31)/sizeof(mmSPI_SHADER_USER_DATA_VS_31[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_GS_VS", REG_MMIO, 0x0c7c, 0, &mmSPI_SHADER_PGM_RSRC2_GS_VS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_GS_VS)/sizeof(mmSPI_SHADER_PGM_RSRC2_GS_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC4_GS", REG_MMIO, 0x0c81, 0, &mmSPI_SHADER_PGM_RSRC4_GS[0], sizeof(mmSPI_SHADER_PGM_RSRC4_GS)/sizeof(mmSPI_SHADER_PGM_RSRC4_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ADDR_LO_GS", REG_MMIO, 0x0c82, 0, &mmSPI_SHADER_USER_DATA_ADDR_LO_GS[0], sizeof(mmSPI_SHADER_USER_DATA_ADDR_LO_GS)/sizeof(mmSPI_SHADER_USER_DATA_ADDR_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ADDR_HI_GS", REG_MMIO, 0x0c83, 0, &mmSPI_SHADER_USER_DATA_ADDR_HI_GS[0], sizeof(mmSPI_SHADER_USER_DATA_ADDR_HI_GS)/sizeof(mmSPI_SHADER_USER_DATA_ADDR_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_ES", REG_MMIO, 0x0c84, 0, &mmSPI_SHADER_PGM_LO_ES[0], sizeof(mmSPI_SHADER_PGM_LO_ES)/sizeof(mmSPI_SHADER_PGM_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_ES", REG_MMIO, 0x0c85, 0, &mmSPI_SHADER_PGM_HI_ES[0], sizeof(mmSPI_SHADER_PGM_HI_ES)/sizeof(mmSPI_SHADER_PGM_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_GS", REG_MMIO, 0x0c87, 0, &mmSPI_SHADER_PGM_RSRC3_GS[0], sizeof(mmSPI_SHADER_PGM_RSRC3_GS)/sizeof(mmSPI_SHADER_PGM_RSRC3_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_GS", REG_MMIO, 0x0c88, 0, &mmSPI_SHADER_PGM_LO_GS[0], sizeof(mmSPI_SHADER_PGM_LO_GS)/sizeof(mmSPI_SHADER_PGM_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_GS", REG_MMIO, 0x0c89, 0, &mmSPI_SHADER_PGM_HI_GS[0], sizeof(mmSPI_SHADER_PGM_HI_GS)/sizeof(mmSPI_SHADER_PGM_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_GS", REG_MMIO, 0x0c8a, 0, &mmSPI_SHADER_PGM_RSRC1_GS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_GS)/sizeof(mmSPI_SHADER_PGM_RSRC1_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_GS", REG_MMIO, 0x0c8b, 0, &mmSPI_SHADER_PGM_RSRC2_GS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_GS)/sizeof(mmSPI_SHADER_PGM_RSRC2_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_0", REG_MMIO, 0x0ccc, 0, &mmSPI_SHADER_USER_DATA_ES_0[0], sizeof(mmSPI_SHADER_USER_DATA_ES_0)/sizeof(mmSPI_SHADER_USER_DATA_ES_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_1", REG_MMIO, 0x0ccd, 0, &mmSPI_SHADER_USER_DATA_ES_1[0], sizeof(mmSPI_SHADER_USER_DATA_ES_1)/sizeof(mmSPI_SHADER_USER_DATA_ES_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_2", REG_MMIO, 0x0cce, 0, &mmSPI_SHADER_USER_DATA_ES_2[0], sizeof(mmSPI_SHADER_USER_DATA_ES_2)/sizeof(mmSPI_SHADER_USER_DATA_ES_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_3", REG_MMIO, 0x0ccf, 0, &mmSPI_SHADER_USER_DATA_ES_3[0], sizeof(mmSPI_SHADER_USER_DATA_ES_3)/sizeof(mmSPI_SHADER_USER_DATA_ES_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_4", REG_MMIO, 0x0cd0, 0, &mmSPI_SHADER_USER_DATA_ES_4[0], sizeof(mmSPI_SHADER_USER_DATA_ES_4)/sizeof(mmSPI_SHADER_USER_DATA_ES_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_5", REG_MMIO, 0x0cd1, 0, &mmSPI_SHADER_USER_DATA_ES_5[0], sizeof(mmSPI_SHADER_USER_DATA_ES_5)/sizeof(mmSPI_SHADER_USER_DATA_ES_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_6", REG_MMIO, 0x0cd2, 0, &mmSPI_SHADER_USER_DATA_ES_6[0], sizeof(mmSPI_SHADER_USER_DATA_ES_6)/sizeof(mmSPI_SHADER_USER_DATA_ES_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_7", REG_MMIO, 0x0cd3, 0, &mmSPI_SHADER_USER_DATA_ES_7[0], sizeof(mmSPI_SHADER_USER_DATA_ES_7)/sizeof(mmSPI_SHADER_USER_DATA_ES_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_8", REG_MMIO, 0x0cd4, 0, &mmSPI_SHADER_USER_DATA_ES_8[0], sizeof(mmSPI_SHADER_USER_DATA_ES_8)/sizeof(mmSPI_SHADER_USER_DATA_ES_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_9", REG_MMIO, 0x0cd5, 0, &mmSPI_SHADER_USER_DATA_ES_9[0], sizeof(mmSPI_SHADER_USER_DATA_ES_9)/sizeof(mmSPI_SHADER_USER_DATA_ES_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_10", REG_MMIO, 0x0cd6, 0, &mmSPI_SHADER_USER_DATA_ES_10[0], sizeof(mmSPI_SHADER_USER_DATA_ES_10)/sizeof(mmSPI_SHADER_USER_DATA_ES_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_11", REG_MMIO, 0x0cd7, 0, &mmSPI_SHADER_USER_DATA_ES_11[0], sizeof(mmSPI_SHADER_USER_DATA_ES_11)/sizeof(mmSPI_SHADER_USER_DATA_ES_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_12", REG_MMIO, 0x0cd8, 0, &mmSPI_SHADER_USER_DATA_ES_12[0], sizeof(mmSPI_SHADER_USER_DATA_ES_12)/sizeof(mmSPI_SHADER_USER_DATA_ES_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_13", REG_MMIO, 0x0cd9, 0, &mmSPI_SHADER_USER_DATA_ES_13[0], sizeof(mmSPI_SHADER_USER_DATA_ES_13)/sizeof(mmSPI_SHADER_USER_DATA_ES_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_14", REG_MMIO, 0x0cda, 0, &mmSPI_SHADER_USER_DATA_ES_14[0], sizeof(mmSPI_SHADER_USER_DATA_ES_14)/sizeof(mmSPI_SHADER_USER_DATA_ES_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_15", REG_MMIO, 0x0cdb, 0, &mmSPI_SHADER_USER_DATA_ES_15[0], sizeof(mmSPI_SHADER_USER_DATA_ES_15)/sizeof(mmSPI_SHADER_USER_DATA_ES_15[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_16", REG_MMIO, 0x0cdc, 0, &mmSPI_SHADER_USER_DATA_ES_16[0], sizeof(mmSPI_SHADER_USER_DATA_ES_16)/sizeof(mmSPI_SHADER_USER_DATA_ES_16[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_17", REG_MMIO, 0x0cdd, 0, &mmSPI_SHADER_USER_DATA_ES_17[0], sizeof(mmSPI_SHADER_USER_DATA_ES_17)/sizeof(mmSPI_SHADER_USER_DATA_ES_17[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_18", REG_MMIO, 0x0cde, 0, &mmSPI_SHADER_USER_DATA_ES_18[0], sizeof(mmSPI_SHADER_USER_DATA_ES_18)/sizeof(mmSPI_SHADER_USER_DATA_ES_18[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_19", REG_MMIO, 0x0cdf, 0, &mmSPI_SHADER_USER_DATA_ES_19[0], sizeof(mmSPI_SHADER_USER_DATA_ES_19)/sizeof(mmSPI_SHADER_USER_DATA_ES_19[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_20", REG_MMIO, 0x0ce0, 0, &mmSPI_SHADER_USER_DATA_ES_20[0], sizeof(mmSPI_SHADER_USER_DATA_ES_20)/sizeof(mmSPI_SHADER_USER_DATA_ES_20[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_21", REG_MMIO, 0x0ce1, 0, &mmSPI_SHADER_USER_DATA_ES_21[0], sizeof(mmSPI_SHADER_USER_DATA_ES_21)/sizeof(mmSPI_SHADER_USER_DATA_ES_21[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_22", REG_MMIO, 0x0ce2, 0, &mmSPI_SHADER_USER_DATA_ES_22[0], sizeof(mmSPI_SHADER_USER_DATA_ES_22)/sizeof(mmSPI_SHADER_USER_DATA_ES_22[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_23", REG_MMIO, 0x0ce3, 0, &mmSPI_SHADER_USER_DATA_ES_23[0], sizeof(mmSPI_SHADER_USER_DATA_ES_23)/sizeof(mmSPI_SHADER_USER_DATA_ES_23[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_24", REG_MMIO, 0x0ce4, 0, &mmSPI_SHADER_USER_DATA_ES_24[0], sizeof(mmSPI_SHADER_USER_DATA_ES_24)/sizeof(mmSPI_SHADER_USER_DATA_ES_24[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_25", REG_MMIO, 0x0ce5, 0, &mmSPI_SHADER_USER_DATA_ES_25[0], sizeof(mmSPI_SHADER_USER_DATA_ES_25)/sizeof(mmSPI_SHADER_USER_DATA_ES_25[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_26", REG_MMIO, 0x0ce6, 0, &mmSPI_SHADER_USER_DATA_ES_26[0], sizeof(mmSPI_SHADER_USER_DATA_ES_26)/sizeof(mmSPI_SHADER_USER_DATA_ES_26[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_27", REG_MMIO, 0x0ce7, 0, &mmSPI_SHADER_USER_DATA_ES_27[0], sizeof(mmSPI_SHADER_USER_DATA_ES_27)/sizeof(mmSPI_SHADER_USER_DATA_ES_27[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_28", REG_MMIO, 0x0ce8, 0, &mmSPI_SHADER_USER_DATA_ES_28[0], sizeof(mmSPI_SHADER_USER_DATA_ES_28)/sizeof(mmSPI_SHADER_USER_DATA_ES_28[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_29", REG_MMIO, 0x0ce9, 0, &mmSPI_SHADER_USER_DATA_ES_29[0], sizeof(mmSPI_SHADER_USER_DATA_ES_29)/sizeof(mmSPI_SHADER_USER_DATA_ES_29[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_30", REG_MMIO, 0x0cea, 0, &mmSPI_SHADER_USER_DATA_ES_30[0], sizeof(mmSPI_SHADER_USER_DATA_ES_30)/sizeof(mmSPI_SHADER_USER_DATA_ES_30[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_31", REG_MMIO, 0x0ceb, 0, &mmSPI_SHADER_USER_DATA_ES_31[0], sizeof(mmSPI_SHADER_USER_DATA_ES_31)/sizeof(mmSPI_SHADER_USER_DATA_ES_31[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC4_HS", REG_MMIO, 0x0d01, 0, &mmSPI_SHADER_PGM_RSRC4_HS[0], sizeof(mmSPI_SHADER_PGM_RSRC4_HS)/sizeof(mmSPI_SHADER_PGM_RSRC4_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ADDR_LO_HS", REG_MMIO, 0x0d02, 0, &mmSPI_SHADER_USER_DATA_ADDR_LO_HS[0], sizeof(mmSPI_SHADER_USER_DATA_ADDR_LO_HS)/sizeof(mmSPI_SHADER_USER_DATA_ADDR_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ADDR_HI_HS", REG_MMIO, 0x0d03, 0, &mmSPI_SHADER_USER_DATA_ADDR_HI_HS[0], sizeof(mmSPI_SHADER_USER_DATA_ADDR_HI_HS)/sizeof(mmSPI_SHADER_USER_DATA_ADDR_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_LS", REG_MMIO, 0x0d04, 0, &mmSPI_SHADER_PGM_LO_LS[0], sizeof(mmSPI_SHADER_PGM_LO_LS)/sizeof(mmSPI_SHADER_PGM_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_LS", REG_MMIO, 0x0d05, 0, &mmSPI_SHADER_PGM_HI_LS[0], sizeof(mmSPI_SHADER_PGM_HI_LS)/sizeof(mmSPI_SHADER_PGM_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_HS", REG_MMIO, 0x0d07, 0, &mmSPI_SHADER_PGM_RSRC3_HS[0], sizeof(mmSPI_SHADER_PGM_RSRC3_HS)/sizeof(mmSPI_SHADER_PGM_RSRC3_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_HS", REG_MMIO, 0x0d08, 0, &mmSPI_SHADER_PGM_LO_HS[0], sizeof(mmSPI_SHADER_PGM_LO_HS)/sizeof(mmSPI_SHADER_PGM_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_HS", REG_MMIO, 0x0d09, 0, &mmSPI_SHADER_PGM_HI_HS[0], sizeof(mmSPI_SHADER_PGM_HI_HS)/sizeof(mmSPI_SHADER_PGM_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_HS", REG_MMIO, 0x0d0a, 0, &mmSPI_SHADER_PGM_RSRC1_HS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_HS)/sizeof(mmSPI_SHADER_PGM_RSRC1_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_HS", REG_MMIO, 0x0d0b, 0, &mmSPI_SHADER_PGM_RSRC2_HS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_HS)/sizeof(mmSPI_SHADER_PGM_RSRC2_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_0", REG_MMIO, 0x0d0c, 0, &mmSPI_SHADER_USER_DATA_LS_0[0], sizeof(mmSPI_SHADER_USER_DATA_LS_0)/sizeof(mmSPI_SHADER_USER_DATA_LS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_1", REG_MMIO, 0x0d0d, 0, &mmSPI_SHADER_USER_DATA_LS_1[0], sizeof(mmSPI_SHADER_USER_DATA_LS_1)/sizeof(mmSPI_SHADER_USER_DATA_LS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_2", REG_MMIO, 0x0d0e, 0, &mmSPI_SHADER_USER_DATA_LS_2[0], sizeof(mmSPI_SHADER_USER_DATA_LS_2)/sizeof(mmSPI_SHADER_USER_DATA_LS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_3", REG_MMIO, 0x0d0f, 0, &mmSPI_SHADER_USER_DATA_LS_3[0], sizeof(mmSPI_SHADER_USER_DATA_LS_3)/sizeof(mmSPI_SHADER_USER_DATA_LS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_4", REG_MMIO, 0x0d10, 0, &mmSPI_SHADER_USER_DATA_LS_4[0], sizeof(mmSPI_SHADER_USER_DATA_LS_4)/sizeof(mmSPI_SHADER_USER_DATA_LS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_5", REG_MMIO, 0x0d11, 0, &mmSPI_SHADER_USER_DATA_LS_5[0], sizeof(mmSPI_SHADER_USER_DATA_LS_5)/sizeof(mmSPI_SHADER_USER_DATA_LS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_6", REG_MMIO, 0x0d12, 0, &mmSPI_SHADER_USER_DATA_LS_6[0], sizeof(mmSPI_SHADER_USER_DATA_LS_6)/sizeof(mmSPI_SHADER_USER_DATA_LS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_7", REG_MMIO, 0x0d13, 0, &mmSPI_SHADER_USER_DATA_LS_7[0], sizeof(mmSPI_SHADER_USER_DATA_LS_7)/sizeof(mmSPI_SHADER_USER_DATA_LS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_8", REG_MMIO, 0x0d14, 0, &mmSPI_SHADER_USER_DATA_LS_8[0], sizeof(mmSPI_SHADER_USER_DATA_LS_8)/sizeof(mmSPI_SHADER_USER_DATA_LS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_9", REG_MMIO, 0x0d15, 0, &mmSPI_SHADER_USER_DATA_LS_9[0], sizeof(mmSPI_SHADER_USER_DATA_LS_9)/sizeof(mmSPI_SHADER_USER_DATA_LS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_10", REG_MMIO, 0x0d16, 0, &mmSPI_SHADER_USER_DATA_LS_10[0], sizeof(mmSPI_SHADER_USER_DATA_LS_10)/sizeof(mmSPI_SHADER_USER_DATA_LS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_11", REG_MMIO, 0x0d17, 0, &mmSPI_SHADER_USER_DATA_LS_11[0], sizeof(mmSPI_SHADER_USER_DATA_LS_11)/sizeof(mmSPI_SHADER_USER_DATA_LS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_12", REG_MMIO, 0x0d18, 0, &mmSPI_SHADER_USER_DATA_LS_12[0], sizeof(mmSPI_SHADER_USER_DATA_LS_12)/sizeof(mmSPI_SHADER_USER_DATA_LS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_13", REG_MMIO, 0x0d19, 0, &mmSPI_SHADER_USER_DATA_LS_13[0], sizeof(mmSPI_SHADER_USER_DATA_LS_13)/sizeof(mmSPI_SHADER_USER_DATA_LS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_14", REG_MMIO, 0x0d1a, 0, &mmSPI_SHADER_USER_DATA_LS_14[0], sizeof(mmSPI_SHADER_USER_DATA_LS_14)/sizeof(mmSPI_SHADER_USER_DATA_LS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_15", REG_MMIO, 0x0d1b, 0, &mmSPI_SHADER_USER_DATA_LS_15[0], sizeof(mmSPI_SHADER_USER_DATA_LS_15)/sizeof(mmSPI_SHADER_USER_DATA_LS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_16", REG_MMIO, 0x0d1c, 0, &mmSPI_SHADER_USER_DATA_LS_16[0], sizeof(mmSPI_SHADER_USER_DATA_LS_16)/sizeof(mmSPI_SHADER_USER_DATA_LS_16[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_17", REG_MMIO, 0x0d1d, 0, &mmSPI_SHADER_USER_DATA_LS_17[0], sizeof(mmSPI_SHADER_USER_DATA_LS_17)/sizeof(mmSPI_SHADER_USER_DATA_LS_17[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_18", REG_MMIO, 0x0d1e, 0, &mmSPI_SHADER_USER_DATA_LS_18[0], sizeof(mmSPI_SHADER_USER_DATA_LS_18)/sizeof(mmSPI_SHADER_USER_DATA_LS_18[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_19", REG_MMIO, 0x0d1f, 0, &mmSPI_SHADER_USER_DATA_LS_19[0], sizeof(mmSPI_SHADER_USER_DATA_LS_19)/sizeof(mmSPI_SHADER_USER_DATA_LS_19[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_20", REG_MMIO, 0x0d20, 0, &mmSPI_SHADER_USER_DATA_LS_20[0], sizeof(mmSPI_SHADER_USER_DATA_LS_20)/sizeof(mmSPI_SHADER_USER_DATA_LS_20[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_21", REG_MMIO, 0x0d21, 0, &mmSPI_SHADER_USER_DATA_LS_21[0], sizeof(mmSPI_SHADER_USER_DATA_LS_21)/sizeof(mmSPI_SHADER_USER_DATA_LS_21[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_22", REG_MMIO, 0x0d22, 0, &mmSPI_SHADER_USER_DATA_LS_22[0], sizeof(mmSPI_SHADER_USER_DATA_LS_22)/sizeof(mmSPI_SHADER_USER_DATA_LS_22[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_23", REG_MMIO, 0x0d23, 0, &mmSPI_SHADER_USER_DATA_LS_23[0], sizeof(mmSPI_SHADER_USER_DATA_LS_23)/sizeof(mmSPI_SHADER_USER_DATA_LS_23[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_24", REG_MMIO, 0x0d24, 0, &mmSPI_SHADER_USER_DATA_LS_24[0], sizeof(mmSPI_SHADER_USER_DATA_LS_24)/sizeof(mmSPI_SHADER_USER_DATA_LS_24[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_25", REG_MMIO, 0x0d25, 0, &mmSPI_SHADER_USER_DATA_LS_25[0], sizeof(mmSPI_SHADER_USER_DATA_LS_25)/sizeof(mmSPI_SHADER_USER_DATA_LS_25[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_26", REG_MMIO, 0x0d26, 0, &mmSPI_SHADER_USER_DATA_LS_26[0], sizeof(mmSPI_SHADER_USER_DATA_LS_26)/sizeof(mmSPI_SHADER_USER_DATA_LS_26[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_27", REG_MMIO, 0x0d27, 0, &mmSPI_SHADER_USER_DATA_LS_27[0], sizeof(mmSPI_SHADER_USER_DATA_LS_27)/sizeof(mmSPI_SHADER_USER_DATA_LS_27[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_28", REG_MMIO, 0x0d28, 0, &mmSPI_SHADER_USER_DATA_LS_28[0], sizeof(mmSPI_SHADER_USER_DATA_LS_28)/sizeof(mmSPI_SHADER_USER_DATA_LS_28[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_29", REG_MMIO, 0x0d29, 0, &mmSPI_SHADER_USER_DATA_LS_29[0], sizeof(mmSPI_SHADER_USER_DATA_LS_29)/sizeof(mmSPI_SHADER_USER_DATA_LS_29[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_30", REG_MMIO, 0x0d2a, 0, &mmSPI_SHADER_USER_DATA_LS_30[0], sizeof(mmSPI_SHADER_USER_DATA_LS_30)/sizeof(mmSPI_SHADER_USER_DATA_LS_30[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_31", REG_MMIO, 0x0d2b, 0, &mmSPI_SHADER_USER_DATA_LS_31[0], sizeof(mmSPI_SHADER_USER_DATA_LS_31)/sizeof(mmSPI_SHADER_USER_DATA_LS_31[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_0", REG_MMIO, 0x0d4c, 0, &mmSPI_SHADER_USER_DATA_COMMON_0[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_0)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_1", REG_MMIO, 0x0d4d, 0, &mmSPI_SHADER_USER_DATA_COMMON_1[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_1)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_2", REG_MMIO, 0x0d4e, 0, &mmSPI_SHADER_USER_DATA_COMMON_2[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_2)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_3", REG_MMIO, 0x0d4f, 0, &mmSPI_SHADER_USER_DATA_COMMON_3[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_3)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_4", REG_MMIO, 0x0d50, 0, &mmSPI_SHADER_USER_DATA_COMMON_4[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_4)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_5", REG_MMIO, 0x0d51, 0, &mmSPI_SHADER_USER_DATA_COMMON_5[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_5)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_6", REG_MMIO, 0x0d52, 0, &mmSPI_SHADER_USER_DATA_COMMON_6[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_6)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_7", REG_MMIO, 0x0d53, 0, &mmSPI_SHADER_USER_DATA_COMMON_7[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_7)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_8", REG_MMIO, 0x0d54, 0, &mmSPI_SHADER_USER_DATA_COMMON_8[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_8)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_9", REG_MMIO, 0x0d55, 0, &mmSPI_SHADER_USER_DATA_COMMON_9[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_9)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_10", REG_MMIO, 0x0d56, 0, &mmSPI_SHADER_USER_DATA_COMMON_10[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_10)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_11", REG_MMIO, 0x0d57, 0, &mmSPI_SHADER_USER_DATA_COMMON_11[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_11)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_12", REG_MMIO, 0x0d58, 0, &mmSPI_SHADER_USER_DATA_COMMON_12[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_12)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_13", REG_MMIO, 0x0d59, 0, &mmSPI_SHADER_USER_DATA_COMMON_13[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_13)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_14", REG_MMIO, 0x0d5a, 0, &mmSPI_SHADER_USER_DATA_COMMON_14[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_14)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_15", REG_MMIO, 0x0d5b, 0, &mmSPI_SHADER_USER_DATA_COMMON_15[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_15)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_15[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_16", REG_MMIO, 0x0d5c, 0, &mmSPI_SHADER_USER_DATA_COMMON_16[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_16)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_16[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_17", REG_MMIO, 0x0d5d, 0, &mmSPI_SHADER_USER_DATA_COMMON_17[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_17)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_17[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_18", REG_MMIO, 0x0d5e, 0, &mmSPI_SHADER_USER_DATA_COMMON_18[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_18)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_18[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_19", REG_MMIO, 0x0d5f, 0, &mmSPI_SHADER_USER_DATA_COMMON_19[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_19)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_19[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_20", REG_MMIO, 0x0d60, 0, &mmSPI_SHADER_USER_DATA_COMMON_20[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_20)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_20[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_21", REG_MMIO, 0x0d61, 0, &mmSPI_SHADER_USER_DATA_COMMON_21[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_21)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_21[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_22", REG_MMIO, 0x0d62, 0, &mmSPI_SHADER_USER_DATA_COMMON_22[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_22)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_22[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_23", REG_MMIO, 0x0d63, 0, &mmSPI_SHADER_USER_DATA_COMMON_23[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_23)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_23[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_24", REG_MMIO, 0x0d64, 0, &mmSPI_SHADER_USER_DATA_COMMON_24[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_24)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_24[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_25", REG_MMIO, 0x0d65, 0, &mmSPI_SHADER_USER_DATA_COMMON_25[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_25)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_25[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_26", REG_MMIO, 0x0d66, 0, &mmSPI_SHADER_USER_DATA_COMMON_26[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_26)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_26[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_27", REG_MMIO, 0x0d67, 0, &mmSPI_SHADER_USER_DATA_COMMON_27[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_27)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_27[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_28", REG_MMIO, 0x0d68, 0, &mmSPI_SHADER_USER_DATA_COMMON_28[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_28)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_28[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_29", REG_MMIO, 0x0d69, 0, &mmSPI_SHADER_USER_DATA_COMMON_29[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_29)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_29[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_30", REG_MMIO, 0x0d6a, 0, &mmSPI_SHADER_USER_DATA_COMMON_30[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_30)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_30[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_COMMON_31", REG_MMIO, 0x0d6b, 0, &mmSPI_SHADER_USER_DATA_COMMON_31[0], sizeof(mmSPI_SHADER_USER_DATA_COMMON_31)/sizeof(mmSPI_SHADER_USER_DATA_COMMON_31[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_INITIATOR", REG_MMIO, 0x0e00, 0, &mmCOMPUTE_DISPATCH_INITIATOR[0], sizeof(mmCOMPUTE_DISPATCH_INITIATOR)/sizeof(mmCOMPUTE_DISPATCH_INITIATOR[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_X", REG_MMIO, 0x0e01, 0, &mmCOMPUTE_DIM_X[0], sizeof(mmCOMPUTE_DIM_X)/sizeof(mmCOMPUTE_DIM_X[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_Y", REG_MMIO, 0x0e02, 0, &mmCOMPUTE_DIM_Y[0], sizeof(mmCOMPUTE_DIM_Y)/sizeof(mmCOMPUTE_DIM_Y[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_Z", REG_MMIO, 0x0e03, 0, &mmCOMPUTE_DIM_Z[0], sizeof(mmCOMPUTE_DIM_Z)/sizeof(mmCOMPUTE_DIM_Z[0]), 0, 0 },
	{ "mmCOMPUTE_START_X", REG_MMIO, 0x0e04, 0, &mmCOMPUTE_START_X[0], sizeof(mmCOMPUTE_START_X)/sizeof(mmCOMPUTE_START_X[0]), 0, 0 },
	{ "mmCOMPUTE_START_Y", REG_MMIO, 0x0e05, 0, &mmCOMPUTE_START_Y[0], sizeof(mmCOMPUTE_START_Y)/sizeof(mmCOMPUTE_START_Y[0]), 0, 0 },
	{ "mmCOMPUTE_START_Z", REG_MMIO, 0x0e06, 0, &mmCOMPUTE_START_Z[0], sizeof(mmCOMPUTE_START_Z)/sizeof(mmCOMPUTE_START_Z[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_X", REG_MMIO, 0x0e07, 0, &mmCOMPUTE_NUM_THREAD_X[0], sizeof(mmCOMPUTE_NUM_THREAD_X)/sizeof(mmCOMPUTE_NUM_THREAD_X[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_Y", REG_MMIO, 0x0e08, 0, &mmCOMPUTE_NUM_THREAD_Y[0], sizeof(mmCOMPUTE_NUM_THREAD_Y)/sizeof(mmCOMPUTE_NUM_THREAD_Y[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_Z", REG_MMIO, 0x0e09, 0, &mmCOMPUTE_NUM_THREAD_Z[0], sizeof(mmCOMPUTE_NUM_THREAD_Z)/sizeof(mmCOMPUTE_NUM_THREAD_Z[0]), 0, 0 },
	{ "mmCOMPUTE_PIPELINESTAT_ENABLE", REG_MMIO, 0x0e0a, 0, &mmCOMPUTE_PIPELINESTAT_ENABLE[0], sizeof(mmCOMPUTE_PIPELINESTAT_ENABLE)/sizeof(mmCOMPUTE_PIPELINESTAT_ENABLE[0]), 0, 0 },
	{ "mmCOMPUTE_PERFCOUNT_ENABLE", REG_MMIO, 0x0e0b, 0, &mmCOMPUTE_PERFCOUNT_ENABLE[0], sizeof(mmCOMPUTE_PERFCOUNT_ENABLE)/sizeof(mmCOMPUTE_PERFCOUNT_ENABLE[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_LO", REG_MMIO, 0x0e0c, 0, &mmCOMPUTE_PGM_LO[0], sizeof(mmCOMPUTE_PGM_LO)/sizeof(mmCOMPUTE_PGM_LO[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_HI", REG_MMIO, 0x0e0d, 0, &mmCOMPUTE_PGM_HI[0], sizeof(mmCOMPUTE_PGM_HI)/sizeof(mmCOMPUTE_PGM_HI[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_PKT_ADDR_LO", REG_MMIO, 0x0e0e, 0, &mmCOMPUTE_DISPATCH_PKT_ADDR_LO[0], sizeof(mmCOMPUTE_DISPATCH_PKT_ADDR_LO)/sizeof(mmCOMPUTE_DISPATCH_PKT_ADDR_LO[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_PKT_ADDR_HI", REG_MMIO, 0x0e0f, 0, &mmCOMPUTE_DISPATCH_PKT_ADDR_HI[0], sizeof(mmCOMPUTE_DISPATCH_PKT_ADDR_HI)/sizeof(mmCOMPUTE_DISPATCH_PKT_ADDR_HI[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO", REG_MMIO, 0x0e10, 0, &mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO[0], sizeof(mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO)/sizeof(mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI", REG_MMIO, 0x0e11, 0, &mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI[0], sizeof(mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI)/sizeof(mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_RSRC1", REG_MMIO, 0x0e12, 0, &mmCOMPUTE_PGM_RSRC1[0], sizeof(mmCOMPUTE_PGM_RSRC1)/sizeof(mmCOMPUTE_PGM_RSRC1[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_RSRC2", REG_MMIO, 0x0e13, 0, &mmCOMPUTE_PGM_RSRC2[0], sizeof(mmCOMPUTE_PGM_RSRC2)/sizeof(mmCOMPUTE_PGM_RSRC2[0]), 0, 0 },
	{ "mmCOMPUTE_VMID", REG_MMIO, 0x0e14, 0, &mmCOMPUTE_VMID[0], sizeof(mmCOMPUTE_VMID)/sizeof(mmCOMPUTE_VMID[0]), 0, 0 },
	{ "mmCOMPUTE_RESOURCE_LIMITS", REG_MMIO, 0x0e15, 0, &mmCOMPUTE_RESOURCE_LIMITS[0], sizeof(mmCOMPUTE_RESOURCE_LIMITS)/sizeof(mmCOMPUTE_RESOURCE_LIMITS[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE0", REG_MMIO, 0x0e16, 0, &mmCOMPUTE_STATIC_THREAD_MGMT_SE0[0], sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE0)/sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE0[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE1", REG_MMIO, 0x0e17, 0, &mmCOMPUTE_STATIC_THREAD_MGMT_SE1[0], sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE1)/sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE1[0]), 0, 0 },
	{ "mmCOMPUTE_TMPRING_SIZE", REG_MMIO, 0x0e18, 0, &mmCOMPUTE_TMPRING_SIZE[0], sizeof(mmCOMPUTE_TMPRING_SIZE)/sizeof(mmCOMPUTE_TMPRING_SIZE[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE2", REG_MMIO, 0x0e19, 0, &mmCOMPUTE_STATIC_THREAD_MGMT_SE2[0], sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE2)/sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE2[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE3", REG_MMIO, 0x0e1a, 0, &mmCOMPUTE_STATIC_THREAD_MGMT_SE3[0], sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE3)/sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE3[0]), 0, 0 },
	{ "mmCOMPUTE_RESTART_X", REG_MMIO, 0x0e1b, 0, &mmCOMPUTE_RESTART_X[0], sizeof(mmCOMPUTE_RESTART_X)/sizeof(mmCOMPUTE_RESTART_X[0]), 0, 0 },
	{ "mmCOMPUTE_RESTART_Y", REG_MMIO, 0x0e1c, 0, &mmCOMPUTE_RESTART_Y[0], sizeof(mmCOMPUTE_RESTART_Y)/sizeof(mmCOMPUTE_RESTART_Y[0]), 0, 0 },
	{ "mmCOMPUTE_RESTART_Z", REG_MMIO, 0x0e1d, 0, &mmCOMPUTE_RESTART_Z[0], sizeof(mmCOMPUTE_RESTART_Z)/sizeof(mmCOMPUTE_RESTART_Z[0]), 0, 0 },
	{ "mmCOMPUTE_THREAD_TRACE_ENABLE", REG_MMIO, 0x0e1e, 0, &mmCOMPUTE_THREAD_TRACE_ENABLE[0], sizeof(mmCOMPUTE_THREAD_TRACE_ENABLE)/sizeof(mmCOMPUTE_THREAD_TRACE_ENABLE[0]), 0, 0 },
	{ "mmCOMPUTE_MISC_RESERVED", REG_MMIO, 0x0e1f, 0, &mmCOMPUTE_MISC_RESERVED[0], sizeof(mmCOMPUTE_MISC_RESERVED)/sizeof(mmCOMPUTE_MISC_RESERVED[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_ID", REG_MMIO, 0x0e20, 0, &mmCOMPUTE_DISPATCH_ID[0], sizeof(mmCOMPUTE_DISPATCH_ID)/sizeof(mmCOMPUTE_DISPATCH_ID[0]), 0, 0 },
	{ "mmCOMPUTE_THREADGROUP_ID", REG_MMIO, 0x0e21, 0, &mmCOMPUTE_THREADGROUP_ID[0], sizeof(mmCOMPUTE_THREADGROUP_ID)/sizeof(mmCOMPUTE_THREADGROUP_ID[0]), 0, 0 },
	{ "mmCOMPUTE_RELAUNCH", REG_MMIO, 0x0e22, 0, &mmCOMPUTE_RELAUNCH[0], sizeof(mmCOMPUTE_RELAUNCH)/sizeof(mmCOMPUTE_RELAUNCH[0]), 0, 0 },
	{ "mmCOMPUTE_WAVE_RESTORE_ADDR_LO", REG_MMIO, 0x0e23, 0, &mmCOMPUTE_WAVE_RESTORE_ADDR_LO[0], sizeof(mmCOMPUTE_WAVE_RESTORE_ADDR_LO)/sizeof(mmCOMPUTE_WAVE_RESTORE_ADDR_LO[0]), 0, 0 },
	{ "mmCOMPUTE_WAVE_RESTORE_ADDR_HI", REG_MMIO, 0x0e24, 0, &mmCOMPUTE_WAVE_RESTORE_ADDR_HI[0], sizeof(mmCOMPUTE_WAVE_RESTORE_ADDR_HI)/sizeof(mmCOMPUTE_WAVE_RESTORE_ADDR_HI[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_0", REG_MMIO, 0x0e40, 0, &mmCOMPUTE_USER_DATA_0[0], sizeof(mmCOMPUTE_USER_DATA_0)/sizeof(mmCOMPUTE_USER_DATA_0[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_1", REG_MMIO, 0x0e41, 0, &mmCOMPUTE_USER_DATA_1[0], sizeof(mmCOMPUTE_USER_DATA_1)/sizeof(mmCOMPUTE_USER_DATA_1[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_2", REG_MMIO, 0x0e42, 0, &mmCOMPUTE_USER_DATA_2[0], sizeof(mmCOMPUTE_USER_DATA_2)/sizeof(mmCOMPUTE_USER_DATA_2[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_3", REG_MMIO, 0x0e43, 0, &mmCOMPUTE_USER_DATA_3[0], sizeof(mmCOMPUTE_USER_DATA_3)/sizeof(mmCOMPUTE_USER_DATA_3[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_4", REG_MMIO, 0x0e44, 0, &mmCOMPUTE_USER_DATA_4[0], sizeof(mmCOMPUTE_USER_DATA_4)/sizeof(mmCOMPUTE_USER_DATA_4[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_5", REG_MMIO, 0x0e45, 0, &mmCOMPUTE_USER_DATA_5[0], sizeof(mmCOMPUTE_USER_DATA_5)/sizeof(mmCOMPUTE_USER_DATA_5[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_6", REG_MMIO, 0x0e46, 0, &mmCOMPUTE_USER_DATA_6[0], sizeof(mmCOMPUTE_USER_DATA_6)/sizeof(mmCOMPUTE_USER_DATA_6[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_7", REG_MMIO, 0x0e47, 0, &mmCOMPUTE_USER_DATA_7[0], sizeof(mmCOMPUTE_USER_DATA_7)/sizeof(mmCOMPUTE_USER_DATA_7[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_8", REG_MMIO, 0x0e48, 0, &mmCOMPUTE_USER_DATA_8[0], sizeof(mmCOMPUTE_USER_DATA_8)/sizeof(mmCOMPUTE_USER_DATA_8[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_9", REG_MMIO, 0x0e49, 0, &mmCOMPUTE_USER_DATA_9[0], sizeof(mmCOMPUTE_USER_DATA_9)/sizeof(mmCOMPUTE_USER_DATA_9[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_10", REG_MMIO, 0x0e4a, 0, &mmCOMPUTE_USER_DATA_10[0], sizeof(mmCOMPUTE_USER_DATA_10)/sizeof(mmCOMPUTE_USER_DATA_10[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_11", REG_MMIO, 0x0e4b, 0, &mmCOMPUTE_USER_DATA_11[0], sizeof(mmCOMPUTE_USER_DATA_11)/sizeof(mmCOMPUTE_USER_DATA_11[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_12", REG_MMIO, 0x0e4c, 0, &mmCOMPUTE_USER_DATA_12[0], sizeof(mmCOMPUTE_USER_DATA_12)/sizeof(mmCOMPUTE_USER_DATA_12[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_13", REG_MMIO, 0x0e4d, 0, &mmCOMPUTE_USER_DATA_13[0], sizeof(mmCOMPUTE_USER_DATA_13)/sizeof(mmCOMPUTE_USER_DATA_13[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_14", REG_MMIO, 0x0e4e, 0, &mmCOMPUTE_USER_DATA_14[0], sizeof(mmCOMPUTE_USER_DATA_14)/sizeof(mmCOMPUTE_USER_DATA_14[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_15", REG_MMIO, 0x0e4f, 0, &mmCOMPUTE_USER_DATA_15[0], sizeof(mmCOMPUTE_USER_DATA_15)/sizeof(mmCOMPUTE_USER_DATA_15[0]), 0, 0 },
	{ "mmCOMPUTE_NOWHERE", REG_MMIO, 0x0e7f, 0, &mmCOMPUTE_NOWHERE[0], sizeof(mmCOMPUTE_NOWHERE)/sizeof(mmCOMPUTE_NOWHERE[0]), 0, 0 },
	{ "mmCP_DFY_CNTL", REG_MMIO, 0x1020, 0, &mmCP_DFY_CNTL[0], sizeof(mmCP_DFY_CNTL)/sizeof(mmCP_DFY_CNTL[0]), 0, 0 },
	{ "mmCP_DFY_STAT", REG_MMIO, 0x1021, 0, &mmCP_DFY_STAT[0], sizeof(mmCP_DFY_STAT)/sizeof(mmCP_DFY_STAT[0]), 0, 0 },
	{ "mmCP_DFY_ADDR_HI", REG_MMIO, 0x1022, 0, &mmCP_DFY_ADDR_HI[0], sizeof(mmCP_DFY_ADDR_HI)/sizeof(mmCP_DFY_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DFY_ADDR_LO", REG_MMIO, 0x1023, 0, &mmCP_DFY_ADDR_LO[0], sizeof(mmCP_DFY_ADDR_LO)/sizeof(mmCP_DFY_ADDR_LO[0]), 0, 0 },
	{ "mmCP_DFY_DATA_0", REG_MMIO, 0x1024, 0, &mmCP_DFY_DATA_0[0], sizeof(mmCP_DFY_DATA_0)/sizeof(mmCP_DFY_DATA_0[0]), 0, 0 },
	{ "mmCP_DFY_DATA_1", REG_MMIO, 0x1025, 0, &mmCP_DFY_DATA_1[0], sizeof(mmCP_DFY_DATA_1)/sizeof(mmCP_DFY_DATA_1[0]), 0, 0 },
	{ "mmCP_DFY_DATA_2", REG_MMIO, 0x1026, 0, &mmCP_DFY_DATA_2[0], sizeof(mmCP_DFY_DATA_2)/sizeof(mmCP_DFY_DATA_2[0]), 0, 0 },
	{ "mmCP_DFY_DATA_3", REG_MMIO, 0x1027, 0, &mmCP_DFY_DATA_3[0], sizeof(mmCP_DFY_DATA_3)/sizeof(mmCP_DFY_DATA_3[0]), 0, 0 },
	{ "mmCP_DFY_DATA_4", REG_MMIO, 0x1028, 0, &mmCP_DFY_DATA_4[0], sizeof(mmCP_DFY_DATA_4)/sizeof(mmCP_DFY_DATA_4[0]), 0, 0 },
	{ "mmCP_DFY_DATA_5", REG_MMIO, 0x1029, 0, &mmCP_DFY_DATA_5[0], sizeof(mmCP_DFY_DATA_5)/sizeof(mmCP_DFY_DATA_5[0]), 0, 0 },
	{ "mmCP_DFY_DATA_6", REG_MMIO, 0x102a, 0, &mmCP_DFY_DATA_6[0], sizeof(mmCP_DFY_DATA_6)/sizeof(mmCP_DFY_DATA_6[0]), 0, 0 },
	{ "mmCP_DFY_DATA_7", REG_MMIO, 0x102b, 0, &mmCP_DFY_DATA_7[0], sizeof(mmCP_DFY_DATA_7)/sizeof(mmCP_DFY_DATA_7[0]), 0, 0 },
	{ "mmCP_DFY_DATA_8", REG_MMIO, 0x102c, 0, &mmCP_DFY_DATA_8[0], sizeof(mmCP_DFY_DATA_8)/sizeof(mmCP_DFY_DATA_8[0]), 0, 0 },
	{ "mmCP_DFY_DATA_9", REG_MMIO, 0x102d, 0, &mmCP_DFY_DATA_9[0], sizeof(mmCP_DFY_DATA_9)/sizeof(mmCP_DFY_DATA_9[0]), 0, 0 },
	{ "mmCP_DFY_DATA_10", REG_MMIO, 0x102e, 0, &mmCP_DFY_DATA_10[0], sizeof(mmCP_DFY_DATA_10)/sizeof(mmCP_DFY_DATA_10[0]), 0, 0 },
	{ "mmCP_DFY_DATA_11", REG_MMIO, 0x102f, 0, &mmCP_DFY_DATA_11[0], sizeof(mmCP_DFY_DATA_11)/sizeof(mmCP_DFY_DATA_11[0]), 0, 0 },
	{ "mmCP_DFY_DATA_12", REG_MMIO, 0x1030, 0, &mmCP_DFY_DATA_12[0], sizeof(mmCP_DFY_DATA_12)/sizeof(mmCP_DFY_DATA_12[0]), 0, 0 },
	{ "mmCP_DFY_DATA_13", REG_MMIO, 0x1031, 0, &mmCP_DFY_DATA_13[0], sizeof(mmCP_DFY_DATA_13)/sizeof(mmCP_DFY_DATA_13[0]), 0, 0 },
	{ "mmCP_DFY_DATA_14", REG_MMIO, 0x1032, 0, &mmCP_DFY_DATA_14[0], sizeof(mmCP_DFY_DATA_14)/sizeof(mmCP_DFY_DATA_14[0]), 0, 0 },
	{ "mmCP_DFY_DATA_15", REG_MMIO, 0x1033, 0, &mmCP_DFY_DATA_15[0], sizeof(mmCP_DFY_DATA_15)/sizeof(mmCP_DFY_DATA_15[0]), 0, 0 },
	{ "mmCP_DFY_CMD", REG_MMIO, 0x1034, 0, &mmCP_DFY_CMD[0], sizeof(mmCP_DFY_CMD)/sizeof(mmCP_DFY_CMD[0]), 0, 0 },
	{ "mmCP_EOPQ_WAIT_TIME", REG_MMIO, 0x1035, 0, &mmCP_EOPQ_WAIT_TIME[0], sizeof(mmCP_EOPQ_WAIT_TIME)/sizeof(mmCP_EOPQ_WAIT_TIME[0]), 0, 0 },
	{ "mmCP_CPC_MGCG_SYNC_CNTL", REG_MMIO, 0x1036, 0, &mmCP_CPC_MGCG_SYNC_CNTL[0], sizeof(mmCP_CPC_MGCG_SYNC_CNTL)/sizeof(mmCP_CPC_MGCG_SYNC_CNTL[0]), 0, 0 },
	{ "mmCPC_INT_INFO", REG_MMIO, 0x1037, 0, &mmCPC_INT_INFO[0], sizeof(mmCPC_INT_INFO)/sizeof(mmCPC_INT_INFO[0]), 0, 0 },
	{ "mmCP_VIRT_STATUS", REG_MMIO, 0x1038, 0, &mmCP_VIRT_STATUS[0], sizeof(mmCP_VIRT_STATUS)/sizeof(mmCP_VIRT_STATUS[0]), 0, 0 },
	{ "mmCPC_INT_ADDR", REG_MMIO, 0x1039, 0, &mmCPC_INT_ADDR[0], sizeof(mmCPC_INT_ADDR)/sizeof(mmCPC_INT_ADDR[0]), 0, 0 },
	{ "mmCPC_INT_PASID", REG_MMIO, 0x103a, 0, &mmCPC_INT_PASID[0], sizeof(mmCPC_INT_PASID)/sizeof(mmCPC_INT_PASID[0]), 0, 0 },
	{ "mmCP_GFX_ERROR", REG_MMIO, 0x103b, 0, &mmCP_GFX_ERROR[0], sizeof(mmCP_GFX_ERROR)/sizeof(mmCP_GFX_ERROR[0]), 0, 0 },
	{ "mmCPG_UTCL1_CNTL", REG_MMIO, 0x103c, 0, &mmCPG_UTCL1_CNTL[0], sizeof(mmCPG_UTCL1_CNTL)/sizeof(mmCPG_UTCL1_CNTL[0]), 0, 0 },
	{ "mmCPC_UTCL1_CNTL", REG_MMIO, 0x103d, 0, &mmCPC_UTCL1_CNTL[0], sizeof(mmCPC_UTCL1_CNTL)/sizeof(mmCPC_UTCL1_CNTL[0]), 0, 0 },
	{ "mmCPF_UTCL1_CNTL", REG_MMIO, 0x103e, 0, &mmCPF_UTCL1_CNTL[0], sizeof(mmCPF_UTCL1_CNTL)/sizeof(mmCPF_UTCL1_CNTL[0]), 0, 0 },
	{ "mmCP_AQL_SMM_STATUS", REG_MMIO, 0x103f, 0, &mmCP_AQL_SMM_STATUS[0], sizeof(mmCP_AQL_SMM_STATUS)/sizeof(mmCP_AQL_SMM_STATUS[0]), 0, 0 },
	{ "mmCP_RB0_BASE", REG_MMIO, 0x1040, 0, &mmCP_RB0_BASE[0], sizeof(mmCP_RB0_BASE)/sizeof(mmCP_RB0_BASE[0]), 0, 0 },
	{ "mmCP_RB_BASE", REG_MMIO, 0x1040, 0, &mmCP_RB_BASE[0], sizeof(mmCP_RB_BASE)/sizeof(mmCP_RB_BASE[0]), 0, 0 },
	{ "mmCP_RB0_CNTL", REG_MMIO, 0x1041, 0, &mmCP_RB0_CNTL[0], sizeof(mmCP_RB0_CNTL)/sizeof(mmCP_RB0_CNTL[0]), 0, 0 },
	{ "mmCP_RB_CNTL", REG_MMIO, 0x1041, 0, &mmCP_RB_CNTL[0], sizeof(mmCP_RB_CNTL)/sizeof(mmCP_RB_CNTL[0]), 0, 0 },
	{ "mmCP_RB_RPTR_WR", REG_MMIO, 0x1042, 0, &mmCP_RB_RPTR_WR[0], sizeof(mmCP_RB_RPTR_WR)/sizeof(mmCP_RB_RPTR_WR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR_ADDR", REG_MMIO, 0x1043, 0, &mmCP_RB0_RPTR_ADDR[0], sizeof(mmCP_RB0_RPTR_ADDR)/sizeof(mmCP_RB0_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB_RPTR_ADDR", REG_MMIO, 0x1043, 0, &mmCP_RB_RPTR_ADDR[0], sizeof(mmCP_RB_RPTR_ADDR)/sizeof(mmCP_RB_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR_ADDR_HI", REG_MMIO, 0x1044, 0, &mmCP_RB0_RPTR_ADDR_HI[0], sizeof(mmCP_RB0_RPTR_ADDR_HI)/sizeof(mmCP_RB0_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB_RPTR_ADDR_HI", REG_MMIO, 0x1044, 0, &mmCP_RB_RPTR_ADDR_HI[0], sizeof(mmCP_RB_RPTR_ADDR_HI)/sizeof(mmCP_RB_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB0_BUFSZ_MASK", REG_MMIO, 0x1045, 0, &mmCP_RB0_BUFSZ_MASK[0], sizeof(mmCP_RB0_BUFSZ_MASK)/sizeof(mmCP_RB0_BUFSZ_MASK[0]), 0, 0 },
	{ "mmCP_RB_BUFSZ_MASK", REG_MMIO, 0x1045, 0, &mmCP_RB_BUFSZ_MASK[0], sizeof(mmCP_RB_BUFSZ_MASK)/sizeof(mmCP_RB_BUFSZ_MASK[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_ADDR_LO", REG_MMIO, 0x1046, 0, &mmCP_RB_WPTR_POLL_ADDR_LO[0], sizeof(mmCP_RB_WPTR_POLL_ADDR_LO)/sizeof(mmCP_RB_WPTR_POLL_ADDR_LO[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_ADDR_HI", REG_MMIO, 0x1047, 0, &mmCP_RB_WPTR_POLL_ADDR_HI[0], sizeof(mmCP_RB_WPTR_POLL_ADDR_HI)/sizeof(mmCP_RB_WPTR_POLL_ADDR_HI[0]), 0, 0 },
	{ "mmGC_PRIV_MODE", REG_MMIO, 0x1048, 0, NULL, 0, 0, 0 },
	{ "mmCP_INT_CNTL", REG_MMIO, 0x1049, 0, &mmCP_INT_CNTL[0], sizeof(mmCP_INT_CNTL)/sizeof(mmCP_INT_CNTL[0]), 0, 0 },
	{ "mmCP_INT_STATUS", REG_MMIO, 0x104a, 0, &mmCP_INT_STATUS[0], sizeof(mmCP_INT_STATUS)/sizeof(mmCP_INT_STATUS[0]), 0, 0 },
	{ "mmCP_DEVICE_ID", REG_MMIO, 0x104b, 0, &mmCP_DEVICE_ID[0], sizeof(mmCP_DEVICE_ID)/sizeof(mmCP_DEVICE_ID[0]), 0, 0 },
	{ "mmCP_ME0_PIPE_PRIORITY_CNTS", REG_MMIO, 0x104c, 0, &mmCP_ME0_PIPE_PRIORITY_CNTS[0], sizeof(mmCP_ME0_PIPE_PRIORITY_CNTS)/sizeof(mmCP_ME0_PIPE_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_RING_PRIORITY_CNTS", REG_MMIO, 0x104c, 0, &mmCP_RING_PRIORITY_CNTS[0], sizeof(mmCP_RING_PRIORITY_CNTS)/sizeof(mmCP_RING_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_ME0_PIPE0_PRIORITY", REG_MMIO, 0x104d, 0, &mmCP_ME0_PIPE0_PRIORITY[0], sizeof(mmCP_ME0_PIPE0_PRIORITY)/sizeof(mmCP_ME0_PIPE0_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING0_PRIORITY", REG_MMIO, 0x104d, 0, &mmCP_RING0_PRIORITY[0], sizeof(mmCP_RING0_PRIORITY)/sizeof(mmCP_RING0_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME0_PIPE1_PRIORITY", REG_MMIO, 0x104e, 0, &mmCP_ME0_PIPE1_PRIORITY[0], sizeof(mmCP_ME0_PIPE1_PRIORITY)/sizeof(mmCP_ME0_PIPE1_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING1_PRIORITY", REG_MMIO, 0x104e, 0, &mmCP_RING1_PRIORITY[0], sizeof(mmCP_RING1_PRIORITY)/sizeof(mmCP_RING1_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME0_PIPE2_PRIORITY", REG_MMIO, 0x104f, 0, &mmCP_ME0_PIPE2_PRIORITY[0], sizeof(mmCP_ME0_PIPE2_PRIORITY)/sizeof(mmCP_ME0_PIPE2_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING2_PRIORITY", REG_MMIO, 0x104f, 0, &mmCP_RING2_PRIORITY[0], sizeof(mmCP_RING2_PRIORITY)/sizeof(mmCP_RING2_PRIORITY[0]), 0, 0 },
	{ "mmCP_FATAL_ERROR", REG_MMIO, 0x1050, 0, &mmCP_FATAL_ERROR[0], sizeof(mmCP_FATAL_ERROR)/sizeof(mmCP_FATAL_ERROR[0]), 0, 0 },
	{ "mmCP_RB_VMID", REG_MMIO, 0x1051, 0, &mmCP_RB_VMID[0], sizeof(mmCP_RB_VMID)/sizeof(mmCP_RB_VMID[0]), 0, 0 },
	{ "mmCP_ME0_PIPE0_VMID", REG_MMIO, 0x1052, 0, &mmCP_ME0_PIPE0_VMID[0], sizeof(mmCP_ME0_PIPE0_VMID)/sizeof(mmCP_ME0_PIPE0_VMID[0]), 0, 0 },
	{ "mmCP_ME0_PIPE1_VMID", REG_MMIO, 0x1053, 0, &mmCP_ME0_PIPE1_VMID[0], sizeof(mmCP_ME0_PIPE1_VMID)/sizeof(mmCP_ME0_PIPE1_VMID[0]), 0, 0 },
	{ "mmCP_RB0_WPTR", REG_MMIO, 0x1054, 0, &mmCP_RB0_WPTR[0], sizeof(mmCP_RB0_WPTR)/sizeof(mmCP_RB0_WPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR", REG_MMIO, 0x1054, 0, &mmCP_RB_WPTR[0], sizeof(mmCP_RB_WPTR)/sizeof(mmCP_RB_WPTR[0]), 0, 0 },
	{ "mmCP_RB0_WPTR_HI", REG_MMIO, 0x1055, 0, &mmCP_RB0_WPTR_HI[0], sizeof(mmCP_RB0_WPTR_HI)/sizeof(mmCP_RB0_WPTR_HI[0]), 0, 0 },
	{ "mmCP_RB_WPTR_HI", REG_MMIO, 0x1055, 0, &mmCP_RB_WPTR_HI[0], sizeof(mmCP_RB_WPTR_HI)/sizeof(mmCP_RB_WPTR_HI[0]), 0, 0 },
	{ "mmCP_RB1_WPTR", REG_MMIO, 0x1056, 0, &mmCP_RB1_WPTR[0], sizeof(mmCP_RB1_WPTR)/sizeof(mmCP_RB1_WPTR[0]), 0, 0 },
	{ "mmCP_RB1_WPTR_HI", REG_MMIO, 0x1057, 0, &mmCP_RB1_WPTR_HI[0], sizeof(mmCP_RB1_WPTR_HI)/sizeof(mmCP_RB1_WPTR_HI[0]), 0, 0 },
	{ "mmCP_RB2_WPTR", REG_MMIO, 0x1058, 0, &mmCP_RB2_WPTR[0], sizeof(mmCP_RB2_WPTR)/sizeof(mmCP_RB2_WPTR[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL", REG_MMIO, 0x1059, 0, &mmCP_RB_DOORBELL_CONTROL[0], sizeof(mmCP_RB_DOORBELL_CONTROL)/sizeof(mmCP_RB_DOORBELL_CONTROL[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_RANGE_LOWER", REG_MMIO, 0x105a, 0, &mmCP_RB_DOORBELL_RANGE_LOWER[0], sizeof(mmCP_RB_DOORBELL_RANGE_LOWER)/sizeof(mmCP_RB_DOORBELL_RANGE_LOWER[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_RANGE_UPPER", REG_MMIO, 0x105b, 0, &mmCP_RB_DOORBELL_RANGE_UPPER[0], sizeof(mmCP_RB_DOORBELL_RANGE_UPPER)/sizeof(mmCP_RB_DOORBELL_RANGE_UPPER[0]), 0, 0 },
	{ "mmCP_MEC_DOORBELL_RANGE_LOWER", REG_MMIO, 0x105c, 0, &mmCP_MEC_DOORBELL_RANGE_LOWER[0], sizeof(mmCP_MEC_DOORBELL_RANGE_LOWER)/sizeof(mmCP_MEC_DOORBELL_RANGE_LOWER[0]), 0, 0 },
	{ "mmCP_MEC_DOORBELL_RANGE_UPPER", REG_MMIO, 0x105d, 0, &mmCP_MEC_DOORBELL_RANGE_UPPER[0], sizeof(mmCP_MEC_DOORBELL_RANGE_UPPER)/sizeof(mmCP_MEC_DOORBELL_RANGE_UPPER[0]), 0, 0 },
	{ "mmCPG_UTCL1_ERROR", REG_MMIO, 0x105e, 0, &mmCPG_UTCL1_ERROR[0], sizeof(mmCPG_UTCL1_ERROR)/sizeof(mmCPG_UTCL1_ERROR[0]), 0, 0 },
	{ "mmCPC_UTCL1_ERROR", REG_MMIO, 0x105f, 0, &mmCPC_UTCL1_ERROR[0], sizeof(mmCPC_UTCL1_ERROR)/sizeof(mmCPC_UTCL1_ERROR[0]), 0, 0 },
	{ "mmCP_RB1_BASE", REG_MMIO, 0x1060, 0, &mmCP_RB1_BASE[0], sizeof(mmCP_RB1_BASE)/sizeof(mmCP_RB1_BASE[0]), 0, 0 },
	{ "mmCP_RB1_CNTL", REG_MMIO, 0x1061, 0, &mmCP_RB1_CNTL[0], sizeof(mmCP_RB1_CNTL)/sizeof(mmCP_RB1_CNTL[0]), 0, 0 },
	{ "mmCP_RB1_RPTR_ADDR", REG_MMIO, 0x1062, 0, &mmCP_RB1_RPTR_ADDR[0], sizeof(mmCP_RB1_RPTR_ADDR)/sizeof(mmCP_RB1_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB1_RPTR_ADDR_HI", REG_MMIO, 0x1063, 0, &mmCP_RB1_RPTR_ADDR_HI[0], sizeof(mmCP_RB1_RPTR_ADDR_HI)/sizeof(mmCP_RB1_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB2_BASE", REG_MMIO, 0x1065, 0, &mmCP_RB2_BASE[0], sizeof(mmCP_RB2_BASE)/sizeof(mmCP_RB2_BASE[0]), 0, 0 },
	{ "mmCP_RB2_CNTL", REG_MMIO, 0x1066, 0, &mmCP_RB2_CNTL[0], sizeof(mmCP_RB2_CNTL)/sizeof(mmCP_RB2_CNTL[0]), 0, 0 },
	{ "mmCP_RB2_RPTR_ADDR", REG_MMIO, 0x1067, 0, &mmCP_RB2_RPTR_ADDR[0], sizeof(mmCP_RB2_RPTR_ADDR)/sizeof(mmCP_RB2_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB2_RPTR_ADDR_HI", REG_MMIO, 0x1068, 0, &mmCP_RB2_RPTR_ADDR_HI[0], sizeof(mmCP_RB2_RPTR_ADDR_HI)/sizeof(mmCP_RB2_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB0_ACTIVE", REG_MMIO, 0x1069, 0, &mmCP_RB0_ACTIVE[0], sizeof(mmCP_RB0_ACTIVE)/sizeof(mmCP_RB0_ACTIVE[0]), 0, 0 },
	{ "mmCP_RB_ACTIVE", REG_MMIO, 0x1069, 0, &mmCP_RB_ACTIVE[0], sizeof(mmCP_RB_ACTIVE)/sizeof(mmCP_RB_ACTIVE[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING0", REG_MMIO, 0x106a, 0, &mmCP_INT_CNTL_RING0[0], sizeof(mmCP_INT_CNTL_RING0)/sizeof(mmCP_INT_CNTL_RING0[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING1", REG_MMIO, 0x106b, 0, &mmCP_INT_CNTL_RING1[0], sizeof(mmCP_INT_CNTL_RING1)/sizeof(mmCP_INT_CNTL_RING1[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING2", REG_MMIO, 0x106c, 0, &mmCP_INT_CNTL_RING2[0], sizeof(mmCP_INT_CNTL_RING2)/sizeof(mmCP_INT_CNTL_RING2[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING0", REG_MMIO, 0x106d, 0, &mmCP_INT_STATUS_RING0[0], sizeof(mmCP_INT_STATUS_RING0)/sizeof(mmCP_INT_STATUS_RING0[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING1", REG_MMIO, 0x106e, 0, &mmCP_INT_STATUS_RING1[0], sizeof(mmCP_INT_STATUS_RING1)/sizeof(mmCP_INT_STATUS_RING1[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING2", REG_MMIO, 0x106f, 0, &mmCP_INT_STATUS_RING2[0], sizeof(mmCP_INT_STATUS_RING2)/sizeof(mmCP_INT_STATUS_RING2[0]), 0, 0 },
	{ "mmCP_PWR_CNTL", REG_MMIO, 0x1078, 0, &mmCP_PWR_CNTL[0], sizeof(mmCP_PWR_CNTL)/sizeof(mmCP_PWR_CNTL[0]), 0, 0 },
	{ "mmCP_MEM_SLP_CNTL", REG_MMIO, 0x1079, 0, &mmCP_MEM_SLP_CNTL[0], sizeof(mmCP_MEM_SLP_CNTL)/sizeof(mmCP_MEM_SLP_CNTL[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE", REG_MMIO, 0x107a, 0, &mmCP_ECC_FIRSTOCCURRENCE[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE)/sizeof(mmCP_ECC_FIRSTOCCURRENCE[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING0", REG_MMIO, 0x107b, 0, &mmCP_ECC_FIRSTOCCURRENCE_RING0[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING0)/sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING0[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING1", REG_MMIO, 0x107c, 0, &mmCP_ECC_FIRSTOCCURRENCE_RING1[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING1)/sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING1[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING2", REG_MMIO, 0x107d, 0, &mmCP_ECC_FIRSTOCCURRENCE_RING2[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING2)/sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING2[0]), 0, 0 },
	{ "mmGB_EDC_MODE", REG_MMIO, 0x107e, 0, &mmGB_EDC_MODE[0], sizeof(mmGB_EDC_MODE)/sizeof(mmGB_EDC_MODE[0]), 0, 0 },
	{ "mmCP_DEBUG", REG_MMIO, 0x107f, 0, NULL, 0, 0, 0 },
	{ "mmCP_CPF_DEBUG", REG_MMIO, 0x1080, 0, NULL, 0, 0, 0 },
	{ "mmCP_PQ_WPTR_POLL_CNTL", REG_MMIO, 0x1083, 0, &mmCP_PQ_WPTR_POLL_CNTL[0], sizeof(mmCP_PQ_WPTR_POLL_CNTL)/sizeof(mmCP_PQ_WPTR_POLL_CNTL[0]), 0, 0 },
	{ "mmCP_PQ_WPTR_POLL_CNTL1", REG_MMIO, 0x1084, 0, &mmCP_PQ_WPTR_POLL_CNTL1[0], sizeof(mmCP_PQ_WPTR_POLL_CNTL1)/sizeof(mmCP_PQ_WPTR_POLL_CNTL1[0]), 0, 0 },
	{ "mmCP_ME1_PIPE0_INT_CNTL", REG_MMIO, 0x1085, 0, &mmCP_ME1_PIPE0_INT_CNTL[0], sizeof(mmCP_ME1_PIPE0_INT_CNTL)/sizeof(mmCP_ME1_PIPE0_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE1_INT_CNTL", REG_MMIO, 0x1086, 0, &mmCP_ME1_PIPE1_INT_CNTL[0], sizeof(mmCP_ME1_PIPE1_INT_CNTL)/sizeof(mmCP_ME1_PIPE1_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE2_INT_CNTL", REG_MMIO, 0x1087, 0, &mmCP_ME1_PIPE2_INT_CNTL[0], sizeof(mmCP_ME1_PIPE2_INT_CNTL)/sizeof(mmCP_ME1_PIPE2_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE3_INT_CNTL", REG_MMIO, 0x1088, 0, &mmCP_ME1_PIPE3_INT_CNTL[0], sizeof(mmCP_ME1_PIPE3_INT_CNTL)/sizeof(mmCP_ME1_PIPE3_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE0_INT_CNTL", REG_MMIO, 0x1089, 0, &mmCP_ME2_PIPE0_INT_CNTL[0], sizeof(mmCP_ME2_PIPE0_INT_CNTL)/sizeof(mmCP_ME2_PIPE0_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE1_INT_CNTL", REG_MMIO, 0x108a, 0, &mmCP_ME2_PIPE1_INT_CNTL[0], sizeof(mmCP_ME2_PIPE1_INT_CNTL)/sizeof(mmCP_ME2_PIPE1_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE2_INT_CNTL", REG_MMIO, 0x108b, 0, &mmCP_ME2_PIPE2_INT_CNTL[0], sizeof(mmCP_ME2_PIPE2_INT_CNTL)/sizeof(mmCP_ME2_PIPE2_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE3_INT_CNTL", REG_MMIO, 0x108c, 0, &mmCP_ME2_PIPE3_INT_CNTL[0], sizeof(mmCP_ME2_PIPE3_INT_CNTL)/sizeof(mmCP_ME2_PIPE3_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE0_INT_STATUS", REG_MMIO, 0x108d, 0, &mmCP_ME1_PIPE0_INT_STATUS[0], sizeof(mmCP_ME1_PIPE0_INT_STATUS)/sizeof(mmCP_ME1_PIPE0_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE1_INT_STATUS", REG_MMIO, 0x108e, 0, &mmCP_ME1_PIPE1_INT_STATUS[0], sizeof(mmCP_ME1_PIPE1_INT_STATUS)/sizeof(mmCP_ME1_PIPE1_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE2_INT_STATUS", REG_MMIO, 0x108f, 0, &mmCP_ME1_PIPE2_INT_STATUS[0], sizeof(mmCP_ME1_PIPE2_INT_STATUS)/sizeof(mmCP_ME1_PIPE2_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE3_INT_STATUS", REG_MMIO, 0x1090, 0, &mmCP_ME1_PIPE3_INT_STATUS[0], sizeof(mmCP_ME1_PIPE3_INT_STATUS)/sizeof(mmCP_ME1_PIPE3_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE0_INT_STATUS", REG_MMIO, 0x1091, 0, &mmCP_ME2_PIPE0_INT_STATUS[0], sizeof(mmCP_ME2_PIPE0_INT_STATUS)/sizeof(mmCP_ME2_PIPE0_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE1_INT_STATUS", REG_MMIO, 0x1092, 0, &mmCP_ME2_PIPE1_INT_STATUS[0], sizeof(mmCP_ME2_PIPE1_INT_STATUS)/sizeof(mmCP_ME2_PIPE1_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE2_INT_STATUS", REG_MMIO, 0x1093, 0, &mmCP_ME2_PIPE2_INT_STATUS[0], sizeof(mmCP_ME2_PIPE2_INT_STATUS)/sizeof(mmCP_ME2_PIPE2_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE3_INT_STATUS", REG_MMIO, 0x1094, 0, &mmCP_ME2_PIPE3_INT_STATUS[0], sizeof(mmCP_ME2_PIPE3_INT_STATUS)/sizeof(mmCP_ME2_PIPE3_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_INT_STAT_DEBUG", REG_MMIO, 0x1095, 0, &mmCP_ME1_INT_STAT_DEBUG[0], sizeof(mmCP_ME1_INT_STAT_DEBUG)/sizeof(mmCP_ME1_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmCP_ME2_INT_STAT_DEBUG", REG_MMIO, 0x1096, 0, &mmCP_ME2_INT_STAT_DEBUG[0], sizeof(mmCP_ME2_INT_STAT_DEBUG)/sizeof(mmCP_ME2_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmCC_GC_EDC_CONFIG", REG_MMIO, 0x1098, 0, &mmCC_GC_EDC_CONFIG[0], sizeof(mmCC_GC_EDC_CONFIG)/sizeof(mmCC_GC_EDC_CONFIG[0]), 0, 0 },
	{ "mmCP_ME1_PIPE_PRIORITY_CNTS", REG_MMIO, 0x1099, 0, &mmCP_ME1_PIPE_PRIORITY_CNTS[0], sizeof(mmCP_ME1_PIPE_PRIORITY_CNTS)/sizeof(mmCP_ME1_PIPE_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE0_PRIORITY", REG_MMIO, 0x109a, 0, &mmCP_ME1_PIPE0_PRIORITY[0], sizeof(mmCP_ME1_PIPE0_PRIORITY)/sizeof(mmCP_ME1_PIPE0_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME1_PIPE1_PRIORITY", REG_MMIO, 0x109b, 0, &mmCP_ME1_PIPE1_PRIORITY[0], sizeof(mmCP_ME1_PIPE1_PRIORITY)/sizeof(mmCP_ME1_PIPE1_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME1_PIPE2_PRIORITY", REG_MMIO, 0x109c, 0, &mmCP_ME1_PIPE2_PRIORITY[0], sizeof(mmCP_ME1_PIPE2_PRIORITY)/sizeof(mmCP_ME1_PIPE2_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME1_PIPE3_PRIORITY", REG_MMIO, 0x109d, 0, &mmCP_ME1_PIPE3_PRIORITY[0], sizeof(mmCP_ME1_PIPE3_PRIORITY)/sizeof(mmCP_ME1_PIPE3_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE_PRIORITY_CNTS", REG_MMIO, 0x109e, 0, &mmCP_ME2_PIPE_PRIORITY_CNTS[0], sizeof(mmCP_ME2_PIPE_PRIORITY_CNTS)/sizeof(mmCP_ME2_PIPE_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE0_PRIORITY", REG_MMIO, 0x109f, 0, &mmCP_ME2_PIPE0_PRIORITY[0], sizeof(mmCP_ME2_PIPE0_PRIORITY)/sizeof(mmCP_ME2_PIPE0_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE1_PRIORITY", REG_MMIO, 0x10a0, 0, &mmCP_ME2_PIPE1_PRIORITY[0], sizeof(mmCP_ME2_PIPE1_PRIORITY)/sizeof(mmCP_ME2_PIPE1_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE2_PRIORITY", REG_MMIO, 0x10a1, 0, &mmCP_ME2_PIPE2_PRIORITY[0], sizeof(mmCP_ME2_PIPE2_PRIORITY)/sizeof(mmCP_ME2_PIPE2_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE3_PRIORITY", REG_MMIO, 0x10a2, 0, &mmCP_ME2_PIPE3_PRIORITY[0], sizeof(mmCP_ME2_PIPE3_PRIORITY)/sizeof(mmCP_ME2_PIPE3_PRIORITY[0]), 0, 0 },
	{ "mmCP_CE_PRGRM_CNTR_START", REG_MMIO, 0x10a3, 0, &mmCP_CE_PRGRM_CNTR_START[0], sizeof(mmCP_CE_PRGRM_CNTR_START)/sizeof(mmCP_CE_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_PFP_PRGRM_CNTR_START", REG_MMIO, 0x10a4, 0, &mmCP_PFP_PRGRM_CNTR_START[0], sizeof(mmCP_PFP_PRGRM_CNTR_START)/sizeof(mmCP_PFP_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_ME_PRGRM_CNTR_START", REG_MMIO, 0x10a5, 0, &mmCP_ME_PRGRM_CNTR_START[0], sizeof(mmCP_ME_PRGRM_CNTR_START)/sizeof(mmCP_ME_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_MEC1_PRGRM_CNTR_START", REG_MMIO, 0x10a6, 0, &mmCP_MEC1_PRGRM_CNTR_START[0], sizeof(mmCP_MEC1_PRGRM_CNTR_START)/sizeof(mmCP_MEC1_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_MEC2_PRGRM_CNTR_START", REG_MMIO, 0x10a7, 0, &mmCP_MEC2_PRGRM_CNTR_START[0], sizeof(mmCP_MEC2_PRGRM_CNTR_START)/sizeof(mmCP_MEC2_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_CE_INTR_ROUTINE_START", REG_MMIO, 0x10a8, 0, &mmCP_CE_INTR_ROUTINE_START[0], sizeof(mmCP_CE_INTR_ROUTINE_START)/sizeof(mmCP_CE_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_PFP_INTR_ROUTINE_START", REG_MMIO, 0x10a9, 0, &mmCP_PFP_INTR_ROUTINE_START[0], sizeof(mmCP_PFP_INTR_ROUTINE_START)/sizeof(mmCP_PFP_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_ME_INTR_ROUTINE_START", REG_MMIO, 0x10aa, 0, &mmCP_ME_INTR_ROUTINE_START[0], sizeof(mmCP_ME_INTR_ROUTINE_START)/sizeof(mmCP_ME_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_MEC1_INTR_ROUTINE_START", REG_MMIO, 0x10ab, 0, &mmCP_MEC1_INTR_ROUTINE_START[0], sizeof(mmCP_MEC1_INTR_ROUTINE_START)/sizeof(mmCP_MEC1_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_MEC2_INTR_ROUTINE_START", REG_MMIO, 0x10ac, 0, &mmCP_MEC2_INTR_ROUTINE_START[0], sizeof(mmCP_MEC2_INTR_ROUTINE_START)/sizeof(mmCP_MEC2_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_CONTEXT_CNTL", REG_MMIO, 0x10ad, 0, &mmCP_CONTEXT_CNTL[0], sizeof(mmCP_CONTEXT_CNTL)/sizeof(mmCP_CONTEXT_CNTL[0]), 0, 0 },
	{ "mmCP_MAX_CONTEXT", REG_MMIO, 0x10ae, 0, &mmCP_MAX_CONTEXT[0], sizeof(mmCP_MAX_CONTEXT)/sizeof(mmCP_MAX_CONTEXT[0]), 0, 0 },
	{ "mmCP_IQ_WAIT_TIME1", REG_MMIO, 0x10af, 0, &mmCP_IQ_WAIT_TIME1[0], sizeof(mmCP_IQ_WAIT_TIME1)/sizeof(mmCP_IQ_WAIT_TIME1[0]), 0, 0 },
	{ "mmCP_IQ_WAIT_TIME2", REG_MMIO, 0x10b0, 0, &mmCP_IQ_WAIT_TIME2[0], sizeof(mmCP_IQ_WAIT_TIME2)/sizeof(mmCP_IQ_WAIT_TIME2[0]), 0, 0 },
	{ "mmCP_RB0_BASE_HI", REG_MMIO, 0x10b1, 0, &mmCP_RB0_BASE_HI[0], sizeof(mmCP_RB0_BASE_HI)/sizeof(mmCP_RB0_BASE_HI[0]), 0, 0 },
	{ "mmCP_RB1_BASE_HI", REG_MMIO, 0x10b2, 0, &mmCP_RB1_BASE_HI[0], sizeof(mmCP_RB1_BASE_HI)/sizeof(mmCP_RB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_VMID_RESET", REG_MMIO, 0x10b3, 0, &mmCP_VMID_RESET[0], sizeof(mmCP_VMID_RESET)/sizeof(mmCP_VMID_RESET[0]), 0, 0 },
	{ "mmCPC_INT_CNTL", REG_MMIO, 0x10b4, 0, &mmCPC_INT_CNTL[0], sizeof(mmCPC_INT_CNTL)/sizeof(mmCPC_INT_CNTL[0]), 0, 0 },
	{ "mmCPC_INT_STATUS", REG_MMIO, 0x10b5, 0, &mmCPC_INT_STATUS[0], sizeof(mmCPC_INT_STATUS)/sizeof(mmCPC_INT_STATUS[0]), 0, 0 },
	{ "mmCP_VMID_PREEMPT", REG_MMIO, 0x10b6, 0, &mmCP_VMID_PREEMPT[0], sizeof(mmCP_VMID_PREEMPT)/sizeof(mmCP_VMID_PREEMPT[0]), 0, 0 },
	{ "mmCPC_INT_CNTX_ID", REG_MMIO, 0x10b7, 0, &mmCPC_INT_CNTX_ID[0], sizeof(mmCPC_INT_CNTX_ID)/sizeof(mmCPC_INT_CNTX_ID[0]), 0, 0 },
	{ "mmCP_PQ_STATUS", REG_MMIO, 0x10b8, 0, &mmCP_PQ_STATUS[0], sizeof(mmCP_PQ_STATUS)/sizeof(mmCP_PQ_STATUS[0]), 0, 0 },
	{ "mmCP_CPC_IC_BASE_LO", REG_MMIO, 0x10b9, 0, &mmCP_CPC_IC_BASE_LO[0], sizeof(mmCP_CPC_IC_BASE_LO)/sizeof(mmCP_CPC_IC_BASE_LO[0]), 0, 0 },
	{ "mmCP_CPC_IC_BASE_HI", REG_MMIO, 0x10ba, 0, &mmCP_CPC_IC_BASE_HI[0], sizeof(mmCP_CPC_IC_BASE_HI)/sizeof(mmCP_CPC_IC_BASE_HI[0]), 0, 0 },
	{ "mmCP_CPC_IC_BASE_CNTL", REG_MMIO, 0x10bb, 0, &mmCP_CPC_IC_BASE_CNTL[0], sizeof(mmCP_CPC_IC_BASE_CNTL)/sizeof(mmCP_CPC_IC_BASE_CNTL[0]), 0, 0 },
	{ "mmCP_CPC_IC_OP_CNTL", REG_MMIO, 0x10bc, 0, &mmCP_CPC_IC_OP_CNTL[0], sizeof(mmCP_CPC_IC_OP_CNTL)/sizeof(mmCP_CPC_IC_OP_CNTL[0]), 0, 0 },
	{ "mmCP_MEC1_F32_INT_DIS", REG_MMIO, 0x10bd, 0, &mmCP_MEC1_F32_INT_DIS[0], sizeof(mmCP_MEC1_F32_INT_DIS)/sizeof(mmCP_MEC1_F32_INT_DIS[0]), 0, 0 },
	{ "mmCP_MEC2_F32_INT_DIS", REG_MMIO, 0x10be, 0, &mmCP_MEC2_F32_INT_DIS[0], sizeof(mmCP_MEC2_F32_INT_DIS)/sizeof(mmCP_MEC2_F32_INT_DIS[0]), 0, 0 },
	{ "mmCP_VMID_STATUS", REG_MMIO, 0x10bf, 0, &mmCP_VMID_STATUS[0], sizeof(mmCP_VMID_STATUS)/sizeof(mmCP_VMID_STATUS[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_0", REG_MMIO, 0x1180, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_0[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_0)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_0[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_1", REG_MMIO, 0x1181, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_1[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_1)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_1[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_2", REG_MMIO, 0x1182, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_2[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_2)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_2[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_3", REG_MMIO, 0x1183, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_3[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_3)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_3[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_4", REG_MMIO, 0x1184, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_4[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_4)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_4[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_5", REG_MMIO, 0x1185, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_5[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_5)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_5[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_6", REG_MMIO, 0x1186, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_6[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_6)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_6[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CONTROL_SCH_7", REG_MMIO, 0x1187, 0, &mmCP_RB_DOORBELL_CONTROL_SCH_7[0], sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_7)/sizeof(mmCP_RB_DOORBELL_CONTROL_SCH_7[0]), 0, 0 },
	{ "mmCP_RB_DOORBELL_CLEAR", REG_MMIO, 0x1188, 0, &mmCP_RB_DOORBELL_CLEAR[0], sizeof(mmCP_RB_DOORBELL_CLEAR)/sizeof(mmCP_RB_DOORBELL_CLEAR[0]), 0, 0 },
	{ "mmCP_GFX_MQD_CONTROL", REG_MMIO, 0x11a0, 0, &mmCP_GFX_MQD_CONTROL[0], sizeof(mmCP_GFX_MQD_CONTROL)/sizeof(mmCP_GFX_MQD_CONTROL[0]), 0, 0 },
	{ "mmCP_GFX_MQD_BASE_ADDR", REG_MMIO, 0x11a1, 0, &mmCP_GFX_MQD_BASE_ADDR[0], sizeof(mmCP_GFX_MQD_BASE_ADDR)/sizeof(mmCP_GFX_MQD_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_GFX_MQD_BASE_ADDR_HI", REG_MMIO, 0x11a2, 0, &mmCP_GFX_MQD_BASE_ADDR_HI[0], sizeof(mmCP_GFX_MQD_BASE_ADDR_HI)/sizeof(mmCP_GFX_MQD_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB_STATUS", REG_MMIO, 0x11a3, 0, &mmCP_RB_STATUS[0], sizeof(mmCP_RB_STATUS)/sizeof(mmCP_RB_STATUS[0]), 0, 0 },
	{ "mmCPG_UTCL1_STATUS", REG_MMIO, 0x11b4, 0, &mmCPG_UTCL1_STATUS[0], sizeof(mmCPG_UTCL1_STATUS)/sizeof(mmCPG_UTCL1_STATUS[0]), 0, 0 },
	{ "mmCPC_UTCL1_STATUS", REG_MMIO, 0x11b5, 0, &mmCPC_UTCL1_STATUS[0], sizeof(mmCPC_UTCL1_STATUS)/sizeof(mmCPC_UTCL1_STATUS[0]), 0, 0 },
	{ "mmCPF_UTCL1_STATUS", REG_MMIO, 0x11b6, 0, &mmCPF_UTCL1_STATUS[0], sizeof(mmCPF_UTCL1_STATUS)/sizeof(mmCPF_UTCL1_STATUS[0]), 0, 0 },
	{ "mmCP_SD_CNTL", REG_MMIO, 0x11b7, 0, &mmCP_SD_CNTL[0], sizeof(mmCP_SD_CNTL)/sizeof(mmCP_SD_CNTL[0]), 0, 0 },
	{ "mmCP_SOFT_RESET_CNTL", REG_MMIO, 0x11b9, 0, &mmCP_SOFT_RESET_CNTL[0], sizeof(mmCP_SOFT_RESET_CNTL)/sizeof(mmCP_SOFT_RESET_CNTL[0]), 0, 0 },
	{ "mmCP_CPC_GFX_CNTL", REG_MMIO, 0x11ba, 0, &mmCP_CPC_GFX_CNTL[0], sizeof(mmCP_CPC_GFX_CNTL)/sizeof(mmCP_CPC_GFX_CNTL[0]), 0, 0 },
	{ "mmSPI_ARB_PRIORITY", REG_MMIO, 0x11c0, 0, &mmSPI_ARB_PRIORITY[0], sizeof(mmSPI_ARB_PRIORITY)/sizeof(mmSPI_ARB_PRIORITY[0]), 0, 0 },
	{ "mmSPI_ARB_CYCLES_0", REG_MMIO, 0x11c1, 0, &mmSPI_ARB_CYCLES_0[0], sizeof(mmSPI_ARB_CYCLES_0)/sizeof(mmSPI_ARB_CYCLES_0[0]), 0, 0 },
	{ "mmSPI_ARB_CYCLES_1", REG_MMIO, 0x11c2, 0, &mmSPI_ARB_CYCLES_1[0], sizeof(mmSPI_ARB_CYCLES_1)/sizeof(mmSPI_ARB_CYCLES_1[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_GFX", REG_MMIO, 0x11c3, 0, &mmSPI_CDBG_SYS_GFX[0], sizeof(mmSPI_CDBG_SYS_GFX)/sizeof(mmSPI_CDBG_SYS_GFX[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_HP3D", REG_MMIO, 0x11c4, 0, &mmSPI_CDBG_SYS_HP3D[0], sizeof(mmSPI_CDBG_SYS_HP3D)/sizeof(mmSPI_CDBG_SYS_HP3D[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_CS0", REG_MMIO, 0x11c5, 0, &mmSPI_CDBG_SYS_CS0[0], sizeof(mmSPI_CDBG_SYS_CS0)/sizeof(mmSPI_CDBG_SYS_CS0[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_CS1", REG_MMIO, 0x11c6, 0, &mmSPI_CDBG_SYS_CS1[0], sizeof(mmSPI_CDBG_SYS_CS1)/sizeof(mmSPI_CDBG_SYS_CS1[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_GFX", REG_MMIO, 0x11c7, 0, &mmSPI_WCL_PIPE_PERCENT_GFX[0], sizeof(mmSPI_WCL_PIPE_PERCENT_GFX)/sizeof(mmSPI_WCL_PIPE_PERCENT_GFX[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_HP3D", REG_MMIO, 0x11c8, 0, &mmSPI_WCL_PIPE_PERCENT_HP3D[0], sizeof(mmSPI_WCL_PIPE_PERCENT_HP3D)/sizeof(mmSPI_WCL_PIPE_PERCENT_HP3D[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS0", REG_MMIO, 0x11c9, 0, &mmSPI_WCL_PIPE_PERCENT_CS0[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS0)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS0[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS1", REG_MMIO, 0x11ca, 0, &mmSPI_WCL_PIPE_PERCENT_CS1[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS1)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS1[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS2", REG_MMIO, 0x11cb, 0, &mmSPI_WCL_PIPE_PERCENT_CS2[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS2)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS2[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS3", REG_MMIO, 0x11cc, 0, &mmSPI_WCL_PIPE_PERCENT_CS3[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS3)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS3[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS4", REG_MMIO, 0x11cd, 0, &mmSPI_WCL_PIPE_PERCENT_CS4[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS4)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS4[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS5", REG_MMIO, 0x11ce, 0, &mmSPI_WCL_PIPE_PERCENT_CS5[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS5)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS5[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS6", REG_MMIO, 0x11cf, 0, &mmSPI_WCL_PIPE_PERCENT_CS6[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS6)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS6[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS7", REG_MMIO, 0x11d0, 0, &mmSPI_WCL_PIPE_PERCENT_CS7[0], sizeof(mmSPI_WCL_PIPE_PERCENT_CS7)/sizeof(mmSPI_WCL_PIPE_PERCENT_CS7[0]), 0, 0 },
	{ "mmSPI_GDBG_WAVE_CNTL", REG_MMIO, 0x11d1, 0, &mmSPI_GDBG_WAVE_CNTL[0], sizeof(mmSPI_GDBG_WAVE_CNTL)/sizeof(mmSPI_GDBG_WAVE_CNTL[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_CONFIG", REG_MMIO, 0x11d2, 0, &mmSPI_GDBG_TRAP_CONFIG[0], sizeof(mmSPI_GDBG_TRAP_CONFIG)/sizeof(mmSPI_GDBG_TRAP_CONFIG[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_MASK", REG_MMIO, 0x11d3, 0, &mmSPI_GDBG_TRAP_MASK[0], sizeof(mmSPI_GDBG_TRAP_MASK)/sizeof(mmSPI_GDBG_TRAP_MASK[0]), 0, 0 },
	{ "mmSPI_GDBG_WAVE_CNTL2", REG_MMIO, 0x11d4, 0, &mmSPI_GDBG_WAVE_CNTL2[0], sizeof(mmSPI_GDBG_WAVE_CNTL2)/sizeof(mmSPI_GDBG_WAVE_CNTL2[0]), 0, 0 },
	{ "mmSPI_GDBG_WAVE_CNTL3", REG_MMIO, 0x11d5, 0, &mmSPI_GDBG_WAVE_CNTL3[0], sizeof(mmSPI_GDBG_WAVE_CNTL3)/sizeof(mmSPI_GDBG_WAVE_CNTL3[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_DATA0", REG_MMIO, 0x11d8, 0, &mmSPI_GDBG_TRAP_DATA0[0], sizeof(mmSPI_GDBG_TRAP_DATA0)/sizeof(mmSPI_GDBG_TRAP_DATA0[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_DATA1", REG_MMIO, 0x11d9, 0, &mmSPI_GDBG_TRAP_DATA1[0], sizeof(mmSPI_GDBG_TRAP_DATA1)/sizeof(mmSPI_GDBG_TRAP_DATA1[0]), 0, 0 },
	{ "mmSPI_RESET_DEBUG", REG_MMIO, 0x11da, 0, &mmSPI_RESET_DEBUG[0], sizeof(mmSPI_RESET_DEBUG)/sizeof(mmSPI_RESET_DEBUG[0]), 0, 0 },
	{ "mmSPI_COMPUTE_QUEUE_RESET", REG_MMIO, 0x11db, 0, &mmSPI_COMPUTE_QUEUE_RESET[0], sizeof(mmSPI_COMPUTE_QUEUE_RESET)/sizeof(mmSPI_COMPUTE_QUEUE_RESET[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_0", REG_MMIO, 0x11dc, 0, &mmSPI_RESOURCE_RESERVE_CU_0[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_0)/sizeof(mmSPI_RESOURCE_RESERVE_CU_0[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_1", REG_MMIO, 0x11dd, 0, &mmSPI_RESOURCE_RESERVE_CU_1[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_1)/sizeof(mmSPI_RESOURCE_RESERVE_CU_1[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_2", REG_MMIO, 0x11de, 0, &mmSPI_RESOURCE_RESERVE_CU_2[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_2)/sizeof(mmSPI_RESOURCE_RESERVE_CU_2[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_3", REG_MMIO, 0x11df, 0, &mmSPI_RESOURCE_RESERVE_CU_3[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_3)/sizeof(mmSPI_RESOURCE_RESERVE_CU_3[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_4", REG_MMIO, 0x11e0, 0, &mmSPI_RESOURCE_RESERVE_CU_4[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_4)/sizeof(mmSPI_RESOURCE_RESERVE_CU_4[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_5", REG_MMIO, 0x11e1, 0, &mmSPI_RESOURCE_RESERVE_CU_5[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_5)/sizeof(mmSPI_RESOURCE_RESERVE_CU_5[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_6", REG_MMIO, 0x11e2, 0, &mmSPI_RESOURCE_RESERVE_CU_6[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_6)/sizeof(mmSPI_RESOURCE_RESERVE_CU_6[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_7", REG_MMIO, 0x11e3, 0, &mmSPI_RESOURCE_RESERVE_CU_7[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_7)/sizeof(mmSPI_RESOURCE_RESERVE_CU_7[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_8", REG_MMIO, 0x11e4, 0, &mmSPI_RESOURCE_RESERVE_CU_8[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_8)/sizeof(mmSPI_RESOURCE_RESERVE_CU_8[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_9", REG_MMIO, 0x11e5, 0, &mmSPI_RESOURCE_RESERVE_CU_9[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_9)/sizeof(mmSPI_RESOURCE_RESERVE_CU_9[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_0", REG_MMIO, 0x11e6, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_0[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_0)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_0[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_1", REG_MMIO, 0x11e7, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_1[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_1)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_1[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_2", REG_MMIO, 0x11e8, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_2[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_2)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_2[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_3", REG_MMIO, 0x11e9, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_3[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_3)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_3[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_4", REG_MMIO, 0x11ea, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_4[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_4)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_4[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_5", REG_MMIO, 0x11eb, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_5[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_5)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_5[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_6", REG_MMIO, 0x11ec, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_6[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_6)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_6[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_7", REG_MMIO, 0x11ed, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_7[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_7)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_7[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_8", REG_MMIO, 0x11ee, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_8[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_8)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_8[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_9", REG_MMIO, 0x11ef, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_9[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_9)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_9[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_10", REG_MMIO, 0x11f0, 0, &mmSPI_RESOURCE_RESERVE_CU_10[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_10)/sizeof(mmSPI_RESOURCE_RESERVE_CU_10[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_11", REG_MMIO, 0x11f1, 0, &mmSPI_RESOURCE_RESERVE_CU_11[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_11)/sizeof(mmSPI_RESOURCE_RESERVE_CU_11[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_10", REG_MMIO, 0x11f2, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_10[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_10)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_10[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_11", REG_MMIO, 0x11f3, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_11[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_11)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_11[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_12", REG_MMIO, 0x11f4, 0, &mmSPI_RESOURCE_RESERVE_CU_12[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_12)/sizeof(mmSPI_RESOURCE_RESERVE_CU_12[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_13", REG_MMIO, 0x11f5, 0, &mmSPI_RESOURCE_RESERVE_CU_13[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_13)/sizeof(mmSPI_RESOURCE_RESERVE_CU_13[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_14", REG_MMIO, 0x11f6, 0, &mmSPI_RESOURCE_RESERVE_CU_14[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_14)/sizeof(mmSPI_RESOURCE_RESERVE_CU_14[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_15", REG_MMIO, 0x11f7, 0, &mmSPI_RESOURCE_RESERVE_CU_15[0], sizeof(mmSPI_RESOURCE_RESERVE_CU_15)/sizeof(mmSPI_RESOURCE_RESERVE_CU_15[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_12", REG_MMIO, 0x11f8, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_12[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_12)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_12[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_13", REG_MMIO, 0x11f9, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_13[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_13)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_13[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_14", REG_MMIO, 0x11fa, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_14[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_14)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_14[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_15", REG_MMIO, 0x11fb, 0, &mmSPI_RESOURCE_RESERVE_EN_CU_15[0], sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_15)/sizeof(mmSPI_RESOURCE_RESERVE_EN_CU_15[0]), 0, 0 },
	{ "mmSPI_COMPUTE_WF_CTX_SAVE", REG_MMIO, 0x11fc, 0, &mmSPI_COMPUTE_WF_CTX_SAVE[0], sizeof(mmSPI_COMPUTE_WF_CTX_SAVE)/sizeof(mmSPI_COMPUTE_WF_CTX_SAVE[0]), 0, 0 },
	{ "mmSPI_ARB_CNTL_0", REG_MMIO, 0x11fd, 0, &mmSPI_ARB_CNTL_0[0], sizeof(mmSPI_ARB_CNTL_0)/sizeof(mmSPI_ARB_CNTL_0[0]), 0, 0 },
	{ "mmCP_HQD_GFX_CONTROL", REG_MMIO, 0x123e, 0, &mmCP_HQD_GFX_CONTROL[0], sizeof(mmCP_HQD_GFX_CONTROL)/sizeof(mmCP_HQD_GFX_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_GFX_STATUS", REG_MMIO, 0x123f, 0, &mmCP_HQD_GFX_STATUS[0], sizeof(mmCP_HQD_GFX_STATUS)/sizeof(mmCP_HQD_GFX_STATUS[0]), 0, 0 },
	{ "mmCP_HPD_ROQ_OFFSETS", REG_MMIO, 0x1240, 0, &mmCP_HPD_ROQ_OFFSETS[0], sizeof(mmCP_HPD_ROQ_OFFSETS)/sizeof(mmCP_HPD_ROQ_OFFSETS[0]), 0, 0 },
	{ "mmCP_HPD_STATUS0", REG_MMIO, 0x1241, 0, &mmCP_HPD_STATUS0[0], sizeof(mmCP_HPD_STATUS0)/sizeof(mmCP_HPD_STATUS0[0]), 0, 0 },
	{ "mmCP_HPD_UTCL1_CNTL", REG_MMIO, 0x1242, 0, &mmCP_HPD_UTCL1_CNTL[0], sizeof(mmCP_HPD_UTCL1_CNTL)/sizeof(mmCP_HPD_UTCL1_CNTL[0]), 0, 0 },
	{ "mmCP_HPD_UTCL1_ERROR", REG_MMIO, 0x1243, 0, &mmCP_HPD_UTCL1_ERROR[0], sizeof(mmCP_HPD_UTCL1_ERROR)/sizeof(mmCP_HPD_UTCL1_ERROR[0]), 0, 0 },
	{ "mmCP_HPD_UTCL1_ERROR_ADDR", REG_MMIO, 0x1244, 0, &mmCP_HPD_UTCL1_ERROR_ADDR[0], sizeof(mmCP_HPD_UTCL1_ERROR_ADDR)/sizeof(mmCP_HPD_UTCL1_ERROR_ADDR[0]), 0, 0 },
	{ "mmCP_MQD_BASE_ADDR", REG_MMIO, 0x1245, 0, &mmCP_MQD_BASE_ADDR[0], sizeof(mmCP_MQD_BASE_ADDR)/sizeof(mmCP_MQD_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_MQD_BASE_ADDR_HI", REG_MMIO, 0x1246, 0, &mmCP_MQD_BASE_ADDR_HI[0], sizeof(mmCP_MQD_BASE_ADDR_HI)/sizeof(mmCP_MQD_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_ACTIVE", REG_MMIO, 0x1247, 0, &mmCP_HQD_ACTIVE[0], sizeof(mmCP_HQD_ACTIVE)/sizeof(mmCP_HQD_ACTIVE[0]), 0, 0 },
	{ "mmCP_HQD_VMID", REG_MMIO, 0x1248, 0, &mmCP_HQD_VMID[0], sizeof(mmCP_HQD_VMID)/sizeof(mmCP_HQD_VMID[0]), 0, 0 },
	{ "mmCP_HQD_PERSISTENT_STATE", REG_MMIO, 0x1249, 0, &mmCP_HQD_PERSISTENT_STATE[0], sizeof(mmCP_HQD_PERSISTENT_STATE)/sizeof(mmCP_HQD_PERSISTENT_STATE[0]), 0, 0 },
	{ "mmCP_HQD_PIPE_PRIORITY", REG_MMIO, 0x124a, 0, &mmCP_HQD_PIPE_PRIORITY[0], sizeof(mmCP_HQD_PIPE_PRIORITY)/sizeof(mmCP_HQD_PIPE_PRIORITY[0]), 0, 0 },
	{ "mmCP_HQD_QUEUE_PRIORITY", REG_MMIO, 0x124b, 0, &mmCP_HQD_QUEUE_PRIORITY[0], sizeof(mmCP_HQD_QUEUE_PRIORITY)/sizeof(mmCP_HQD_QUEUE_PRIORITY[0]), 0, 0 },
	{ "mmCP_HQD_QUANTUM", REG_MMIO, 0x124c, 0, &mmCP_HQD_QUANTUM[0], sizeof(mmCP_HQD_QUANTUM)/sizeof(mmCP_HQD_QUANTUM[0]), 0, 0 },
	{ "mmCP_HQD_PQ_BASE", REG_MMIO, 0x124d, 0, &mmCP_HQD_PQ_BASE[0], sizeof(mmCP_HQD_PQ_BASE)/sizeof(mmCP_HQD_PQ_BASE[0]), 0, 0 },
	{ "mmCP_HQD_PQ_BASE_HI", REG_MMIO, 0x124e, 0, &mmCP_HQD_PQ_BASE_HI[0], sizeof(mmCP_HQD_PQ_BASE_HI)/sizeof(mmCP_HQD_PQ_BASE_HI[0]), 0, 0 },
	{ "mmCP_HQD_PQ_RPTR", REG_MMIO, 0x124f, 0, &mmCP_HQD_PQ_RPTR[0], sizeof(mmCP_HQD_PQ_RPTR)/sizeof(mmCP_HQD_PQ_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_RPTR_REPORT_ADDR", REG_MMIO, 0x1250, 0, &mmCP_HQD_PQ_RPTR_REPORT_ADDR[0], sizeof(mmCP_HQD_PQ_RPTR_REPORT_ADDR)/sizeof(mmCP_HQD_PQ_RPTR_REPORT_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI", REG_MMIO, 0x1251, 0, &mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI[0], sizeof(mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI)/sizeof(mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR_POLL_ADDR", REG_MMIO, 0x1252, 0, &mmCP_HQD_PQ_WPTR_POLL_ADDR[0], sizeof(mmCP_HQD_PQ_WPTR_POLL_ADDR)/sizeof(mmCP_HQD_PQ_WPTR_POLL_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR_POLL_ADDR_HI", REG_MMIO, 0x1253, 0, &mmCP_HQD_PQ_WPTR_POLL_ADDR_HI[0], sizeof(mmCP_HQD_PQ_WPTR_POLL_ADDR_HI)/sizeof(mmCP_HQD_PQ_WPTR_POLL_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_PQ_DOORBELL_CONTROL", REG_MMIO, 0x1254, 0, &mmCP_HQD_PQ_DOORBELL_CONTROL[0], sizeof(mmCP_HQD_PQ_DOORBELL_CONTROL)/sizeof(mmCP_HQD_PQ_DOORBELL_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_PQ_CONTROL", REG_MMIO, 0x1256, 0, &mmCP_HQD_PQ_CONTROL[0], sizeof(mmCP_HQD_PQ_CONTROL)/sizeof(mmCP_HQD_PQ_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_IB_BASE_ADDR", REG_MMIO, 0x1257, 0, &mmCP_HQD_IB_BASE_ADDR[0], sizeof(mmCP_HQD_IB_BASE_ADDR)/sizeof(mmCP_HQD_IB_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_IB_BASE_ADDR_HI", REG_MMIO, 0x1258, 0, &mmCP_HQD_IB_BASE_ADDR_HI[0], sizeof(mmCP_HQD_IB_BASE_ADDR_HI)/sizeof(mmCP_HQD_IB_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_IB_RPTR", REG_MMIO, 0x1259, 0, &mmCP_HQD_IB_RPTR[0], sizeof(mmCP_HQD_IB_RPTR)/sizeof(mmCP_HQD_IB_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_IB_CONTROL", REG_MMIO, 0x125a, 0, &mmCP_HQD_IB_CONTROL[0], sizeof(mmCP_HQD_IB_CONTROL)/sizeof(mmCP_HQD_IB_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_IQ_TIMER", REG_MMIO, 0x125b, 0, &mmCP_HQD_IQ_TIMER[0], sizeof(mmCP_HQD_IQ_TIMER)/sizeof(mmCP_HQD_IQ_TIMER[0]), 0, 0 },
	{ "mmCP_HQD_IQ_RPTR", REG_MMIO, 0x125c, 0, &mmCP_HQD_IQ_RPTR[0], sizeof(mmCP_HQD_IQ_RPTR)/sizeof(mmCP_HQD_IQ_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_DEQUEUE_REQUEST", REG_MMIO, 0x125d, 0, &mmCP_HQD_DEQUEUE_REQUEST[0], sizeof(mmCP_HQD_DEQUEUE_REQUEST)/sizeof(mmCP_HQD_DEQUEUE_REQUEST[0]), 0, 0 },
	{ "mmCP_HQD_DMA_OFFLOAD", REG_MMIO, 0x125e, 0, &mmCP_HQD_DMA_OFFLOAD[0], sizeof(mmCP_HQD_DMA_OFFLOAD)/sizeof(mmCP_HQD_DMA_OFFLOAD[0]), 0, 0 },
	{ "mmCP_HQD_OFFLOAD", REG_MMIO, 0x125e, 0, &mmCP_HQD_OFFLOAD[0], sizeof(mmCP_HQD_OFFLOAD)/sizeof(mmCP_HQD_OFFLOAD[0]), 0, 0 },
	{ "mmCP_HQD_SEMA_CMD", REG_MMIO, 0x125f, 0, &mmCP_HQD_SEMA_CMD[0], sizeof(mmCP_HQD_SEMA_CMD)/sizeof(mmCP_HQD_SEMA_CMD[0]), 0, 0 },
	{ "mmCP_HQD_MSG_TYPE", REG_MMIO, 0x1260, 0, &mmCP_HQD_MSG_TYPE[0], sizeof(mmCP_HQD_MSG_TYPE)/sizeof(mmCP_HQD_MSG_TYPE[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC0_PREOP_LO", REG_MMIO, 0x1261, 0, &mmCP_HQD_ATOMIC0_PREOP_LO[0], sizeof(mmCP_HQD_ATOMIC0_PREOP_LO)/sizeof(mmCP_HQD_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC0_PREOP_HI", REG_MMIO, 0x1262, 0, &mmCP_HQD_ATOMIC0_PREOP_HI[0], sizeof(mmCP_HQD_ATOMIC0_PREOP_HI)/sizeof(mmCP_HQD_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC1_PREOP_LO", REG_MMIO, 0x1263, 0, &mmCP_HQD_ATOMIC1_PREOP_LO[0], sizeof(mmCP_HQD_ATOMIC1_PREOP_LO)/sizeof(mmCP_HQD_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC1_PREOP_HI", REG_MMIO, 0x1264, 0, &mmCP_HQD_ATOMIC1_PREOP_HI[0], sizeof(mmCP_HQD_ATOMIC1_PREOP_HI)/sizeof(mmCP_HQD_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_HQD_HQ_SCHEDULER0", REG_MMIO, 0x1265, 0, &mmCP_HQD_HQ_SCHEDULER0[0], sizeof(mmCP_HQD_HQ_SCHEDULER0)/sizeof(mmCP_HQD_HQ_SCHEDULER0[0]), 0, 0 },
	{ "mmCP_HQD_HQ_STATUS0", REG_MMIO, 0x1265, 0, &mmCP_HQD_HQ_STATUS0[0], sizeof(mmCP_HQD_HQ_STATUS0)/sizeof(mmCP_HQD_HQ_STATUS0[0]), 0, 0 },
	{ "mmCP_HQD_HQ_CONTROL0", REG_MMIO, 0x1266, 0, &mmCP_HQD_HQ_CONTROL0[0], sizeof(mmCP_HQD_HQ_CONTROL0)/sizeof(mmCP_HQD_HQ_CONTROL0[0]), 0, 0 },
	{ "mmCP_HQD_HQ_SCHEDULER1", REG_MMIO, 0x1266, 0, &mmCP_HQD_HQ_SCHEDULER1[0], sizeof(mmCP_HQD_HQ_SCHEDULER1)/sizeof(mmCP_HQD_HQ_SCHEDULER1[0]), 0, 0 },
	{ "mmCP_MQD_CONTROL", REG_MMIO, 0x1267, 0, &mmCP_MQD_CONTROL[0], sizeof(mmCP_MQD_CONTROL)/sizeof(mmCP_MQD_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_HQ_STATUS1", REG_MMIO, 0x1268, 0, &mmCP_HQD_HQ_STATUS1[0], sizeof(mmCP_HQD_HQ_STATUS1)/sizeof(mmCP_HQD_HQ_STATUS1[0]), 0, 0 },
	{ "mmCP_HQD_HQ_CONTROL1", REG_MMIO, 0x1269, 0, &mmCP_HQD_HQ_CONTROL1[0], sizeof(mmCP_HQD_HQ_CONTROL1)/sizeof(mmCP_HQD_HQ_CONTROL1[0]), 0, 0 },
	{ "mmCP_HQD_EOP_BASE_ADDR", REG_MMIO, 0x126a, 0, &mmCP_HQD_EOP_BASE_ADDR[0], sizeof(mmCP_HQD_EOP_BASE_ADDR)/sizeof(mmCP_HQD_EOP_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_EOP_BASE_ADDR_HI", REG_MMIO, 0x126b, 0, &mmCP_HQD_EOP_BASE_ADDR_HI[0], sizeof(mmCP_HQD_EOP_BASE_ADDR_HI)/sizeof(mmCP_HQD_EOP_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_EOP_CONTROL", REG_MMIO, 0x126c, 0, &mmCP_HQD_EOP_CONTROL[0], sizeof(mmCP_HQD_EOP_CONTROL)/sizeof(mmCP_HQD_EOP_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_EOP_RPTR", REG_MMIO, 0x126d, 0, &mmCP_HQD_EOP_RPTR[0], sizeof(mmCP_HQD_EOP_RPTR)/sizeof(mmCP_HQD_EOP_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_EOP_WPTR", REG_MMIO, 0x126e, 0, &mmCP_HQD_EOP_WPTR[0], sizeof(mmCP_HQD_EOP_WPTR)/sizeof(mmCP_HQD_EOP_WPTR[0]), 0, 0 },
	{ "mmCP_HQD_EOP_EVENTS", REG_MMIO, 0x126f, 0, &mmCP_HQD_EOP_EVENTS[0], sizeof(mmCP_HQD_EOP_EVENTS)/sizeof(mmCP_HQD_EOP_EVENTS[0]), 0, 0 },
	{ "mmCP_HQD_CTX_SAVE_BASE_ADDR_LO", REG_MMIO, 0x1270, 0, &mmCP_HQD_CTX_SAVE_BASE_ADDR_LO[0], sizeof(mmCP_HQD_CTX_SAVE_BASE_ADDR_LO)/sizeof(mmCP_HQD_CTX_SAVE_BASE_ADDR_LO[0]), 0, 0 },
	{ "mmCP_HQD_CTX_SAVE_BASE_ADDR_HI", REG_MMIO, 0x1271, 0, &mmCP_HQD_CTX_SAVE_BASE_ADDR_HI[0], sizeof(mmCP_HQD_CTX_SAVE_BASE_ADDR_HI)/sizeof(mmCP_HQD_CTX_SAVE_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_CTX_SAVE_CONTROL", REG_MMIO, 0x1272, 0, &mmCP_HQD_CTX_SAVE_CONTROL[0], sizeof(mmCP_HQD_CTX_SAVE_CONTROL)/sizeof(mmCP_HQD_CTX_SAVE_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_CNTL_STACK_OFFSET", REG_MMIO, 0x1273, 0, &mmCP_HQD_CNTL_STACK_OFFSET[0], sizeof(mmCP_HQD_CNTL_STACK_OFFSET)/sizeof(mmCP_HQD_CNTL_STACK_OFFSET[0]), 0, 0 },
	{ "mmCP_HQD_CNTL_STACK_SIZE", REG_MMIO, 0x1274, 0, &mmCP_HQD_CNTL_STACK_SIZE[0], sizeof(mmCP_HQD_CNTL_STACK_SIZE)/sizeof(mmCP_HQD_CNTL_STACK_SIZE[0]), 0, 0 },
	{ "mmCP_HQD_WG_STATE_OFFSET", REG_MMIO, 0x1275, 0, &mmCP_HQD_WG_STATE_OFFSET[0], sizeof(mmCP_HQD_WG_STATE_OFFSET)/sizeof(mmCP_HQD_WG_STATE_OFFSET[0]), 0, 0 },
	{ "mmCP_HQD_CTX_SAVE_SIZE", REG_MMIO, 0x1276, 0, &mmCP_HQD_CTX_SAVE_SIZE[0], sizeof(mmCP_HQD_CTX_SAVE_SIZE)/sizeof(mmCP_HQD_CTX_SAVE_SIZE[0]), 0, 0 },
	{ "mmCP_HQD_GDS_RESOURCE_STATE", REG_MMIO, 0x1277, 0, &mmCP_HQD_GDS_RESOURCE_STATE[0], sizeof(mmCP_HQD_GDS_RESOURCE_STATE)/sizeof(mmCP_HQD_GDS_RESOURCE_STATE[0]), 0, 0 },
	{ "mmCP_HQD_ERROR", REG_MMIO, 0x1278, 0, &mmCP_HQD_ERROR[0], sizeof(mmCP_HQD_ERROR)/sizeof(mmCP_HQD_ERROR[0]), 0, 0 },
	{ "mmCP_HQD_EOP_WPTR_MEM", REG_MMIO, 0x1279, 0, &mmCP_HQD_EOP_WPTR_MEM[0], sizeof(mmCP_HQD_EOP_WPTR_MEM)/sizeof(mmCP_HQD_EOP_WPTR_MEM[0]), 0, 0 },
	{ "mmCP_HQD_AQL_CONTROL", REG_MMIO, 0x127a, 0, &mmCP_HQD_AQL_CONTROL[0], sizeof(mmCP_HQD_AQL_CONTROL)/sizeof(mmCP_HQD_AQL_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR_LO", REG_MMIO, 0x127b, 0, &mmCP_HQD_PQ_WPTR_LO[0], sizeof(mmCP_HQD_PQ_WPTR_LO)/sizeof(mmCP_HQD_PQ_WPTR_LO[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR_HI", REG_MMIO, 0x127c, 0, &mmCP_HQD_PQ_WPTR_HI[0], sizeof(mmCP_HQD_PQ_WPTR_HI)/sizeof(mmCP_HQD_PQ_WPTR_HI[0]), 0, 0 },
	{ "mmDIDT_IND_INDEX", REG_MMIO, 0x1280, 0, &mmDIDT_IND_INDEX[0], sizeof(mmDIDT_IND_INDEX)/sizeof(mmDIDT_IND_INDEX[0]), 0, 0 },
	{ "mmDIDT_IND_DATA", REG_MMIO, 0x1281, 0, &mmDIDT_IND_DATA[0], sizeof(mmDIDT_IND_DATA)/sizeof(mmDIDT_IND_DATA[0]), 0, 0 },
	{ "mmGC_CAC_CTRL_1", REG_MMIO, 0x1284, 0, &mmGC_CAC_CTRL_1[0], sizeof(mmGC_CAC_CTRL_1)/sizeof(mmGC_CAC_CTRL_1[0]), 0, 0 },
	{ "mmGC_CAC_CTRL_2", REG_MMIO, 0x1285, 0, &mmGC_CAC_CTRL_2[0], sizeof(mmGC_CAC_CTRL_2)/sizeof(mmGC_CAC_CTRL_2[0]), 0, 0 },
	{ "mmGC_CAC_CGTT_CLK_CTRL", REG_MMIO, 0x1286, 0, &mmGC_CAC_CGTT_CLK_CTRL[0], sizeof(mmGC_CAC_CGTT_CLK_CTRL)/sizeof(mmGC_CAC_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmGC_CAC_AGGR_LOWER", REG_MMIO, 0x1287, 0, &mmGC_CAC_AGGR_LOWER[0], sizeof(mmGC_CAC_AGGR_LOWER)/sizeof(mmGC_CAC_AGGR_LOWER[0]), 0, 0 },
	{ "mmGC_CAC_AGGR_UPPER", REG_MMIO, 0x1288, 0, &mmGC_CAC_AGGR_UPPER[0], sizeof(mmGC_CAC_AGGR_UPPER)/sizeof(mmGC_CAC_AGGR_UPPER[0]), 0, 0 },
	{ "mmGC_CAC_SOFT_CTRL", REG_MMIO, 0x128d, 0, &mmGC_CAC_SOFT_CTRL[0], sizeof(mmGC_CAC_SOFT_CTRL)/sizeof(mmGC_CAC_SOFT_CTRL[0]), 0, 0 },
	{ "mmGC_DIDT_CTRL0", REG_MMIO, 0x128e, 0, &mmGC_DIDT_CTRL0[0], sizeof(mmGC_DIDT_CTRL0)/sizeof(mmGC_DIDT_CTRL0[0]), 0, 0 },
	{ "mmGC_DIDT_CTRL1", REG_MMIO, 0x128f, 0, &mmGC_DIDT_CTRL1[0], sizeof(mmGC_DIDT_CTRL1)/sizeof(mmGC_DIDT_CTRL1[0]), 0, 0 },
	{ "mmGC_DIDT_CTRL2", REG_MMIO, 0x1290, 0, &mmGC_DIDT_CTRL2[0], sizeof(mmGC_DIDT_CTRL2)/sizeof(mmGC_DIDT_CTRL2[0]), 0, 0 },
	{ "mmGC_DIDT_WEIGHT", REG_MMIO, 0x1291, 0, &mmGC_DIDT_WEIGHT[0], sizeof(mmGC_DIDT_WEIGHT)/sizeof(mmGC_DIDT_WEIGHT[0]), 0, 0 },
	{ "mmGC_DIDT_WEIGHT_1", REG_MMIO, 0x1292, 0, &mmGC_DIDT_WEIGHT_1[0], sizeof(mmGC_DIDT_WEIGHT_1)/sizeof(mmGC_DIDT_WEIGHT_1[0]), 0, 0 },
	{ "mmGC_EDC_CTRL", REG_MMIO, 0x1293, 0, &mmGC_EDC_CTRL[0], sizeof(mmGC_EDC_CTRL)/sizeof(mmGC_EDC_CTRL[0]), 0, 0 },
	{ "mmGC_EDC_THRESHOLD", REG_MMIO, 0x1294, 0, &mmGC_EDC_THRESHOLD[0], sizeof(mmGC_EDC_THRESHOLD)/sizeof(mmGC_EDC_THRESHOLD[0]), 0, 0 },
	{ "mmGC_EDC_STATUS", REG_MMIO, 0x1295, 0, &mmGC_EDC_STATUS[0], sizeof(mmGC_EDC_STATUS)/sizeof(mmGC_EDC_STATUS[0]), 0, 0 },
	{ "mmGC_EDC_OVERFLOW", REG_MMIO, 0x1296, 0, &mmGC_EDC_OVERFLOW[0], sizeof(mmGC_EDC_OVERFLOW)/sizeof(mmGC_EDC_OVERFLOW[0]), 0, 0 },
	{ "mmGC_EDC_ROLLING_POWER_DELTA", REG_MMIO, 0x1297, 0, &mmGC_EDC_ROLLING_POWER_DELTA[0], sizeof(mmGC_EDC_ROLLING_POWER_DELTA)/sizeof(mmGC_EDC_ROLLING_POWER_DELTA[0]), 0, 0 },
	{ "mmGC_DIDT_DROOP_CTRL", REG_MMIO, 0x1298, 0, &mmGC_DIDT_DROOP_CTRL[0], sizeof(mmGC_DIDT_DROOP_CTRL)/sizeof(mmGC_DIDT_DROOP_CTRL[0]), 0, 0 },
	{ "mmGC_EDC_DROOP_CTRL", REG_MMIO, 0x1299, 0, &mmGC_EDC_DROOP_CTRL[0], sizeof(mmGC_EDC_DROOP_CTRL)/sizeof(mmGC_EDC_DROOP_CTRL[0]), 0, 0 },
	{ "mmGC_CAC_IND_INDEX", REG_MMIO, 0x129a, 0, &mmGC_CAC_IND_INDEX[0], sizeof(mmGC_CAC_IND_INDEX)/sizeof(mmGC_CAC_IND_INDEX[0]), 0, 0 },
	{ "mmGC_CAC_IND_DATA", REG_MMIO, 0x129b, 0, &mmGC_CAC_IND_DATA[0], sizeof(mmGC_CAC_IND_DATA)/sizeof(mmGC_CAC_IND_DATA[0]), 0, 0 },
	{ "mmSE_CAC_CGTT_CLK_CTRL", REG_MMIO, 0x129c, 0, &mmSE_CAC_CGTT_CLK_CTRL[0], sizeof(mmSE_CAC_CGTT_CLK_CTRL)/sizeof(mmSE_CAC_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmSE_CAC_IND_INDEX", REG_MMIO, 0x129d, 0, &mmSE_CAC_IND_INDEX[0], sizeof(mmSE_CAC_IND_INDEX)/sizeof(mmSE_CAC_IND_INDEX[0]), 0, 0 },
	{ "mmSE_CAC_IND_DATA", REG_MMIO, 0x129e, 0, &mmSE_CAC_IND_DATA[0], sizeof(mmSE_CAC_IND_DATA)/sizeof(mmSE_CAC_IND_DATA[0]), 0, 0 },
	{ "mmTCP_WATCH0_ADDR_H", REG_MMIO, 0x12a0, 0, &mmTCP_WATCH0_ADDR_H[0], sizeof(mmTCP_WATCH0_ADDR_H)/sizeof(mmTCP_WATCH0_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH0_ADDR_L", REG_MMIO, 0x12a1, 0, &mmTCP_WATCH0_ADDR_L[0], sizeof(mmTCP_WATCH0_ADDR_L)/sizeof(mmTCP_WATCH0_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH0_CNTL", REG_MMIO, 0x12a2, 0, &mmTCP_WATCH0_CNTL[0], sizeof(mmTCP_WATCH0_CNTL)/sizeof(mmTCP_WATCH0_CNTL[0]), 0, 0 },
	{ "mmTCP_WATCH1_ADDR_H", REG_MMIO, 0x12a3, 0, &mmTCP_WATCH1_ADDR_H[0], sizeof(mmTCP_WATCH1_ADDR_H)/sizeof(mmTCP_WATCH1_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH1_ADDR_L", REG_MMIO, 0x12a4, 0, &mmTCP_WATCH1_ADDR_L[0], sizeof(mmTCP_WATCH1_ADDR_L)/sizeof(mmTCP_WATCH1_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH1_CNTL", REG_MMIO, 0x12a5, 0, &mmTCP_WATCH1_CNTL[0], sizeof(mmTCP_WATCH1_CNTL)/sizeof(mmTCP_WATCH1_CNTL[0]), 0, 0 },
	{ "mmTCP_WATCH2_ADDR_H", REG_MMIO, 0x12a6, 0, &mmTCP_WATCH2_ADDR_H[0], sizeof(mmTCP_WATCH2_ADDR_H)/sizeof(mmTCP_WATCH2_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH2_ADDR_L", REG_MMIO, 0x12a7, 0, &mmTCP_WATCH2_ADDR_L[0], sizeof(mmTCP_WATCH2_ADDR_L)/sizeof(mmTCP_WATCH2_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH2_CNTL", REG_MMIO, 0x12a8, 0, &mmTCP_WATCH2_CNTL[0], sizeof(mmTCP_WATCH2_CNTL)/sizeof(mmTCP_WATCH2_CNTL[0]), 0, 0 },
	{ "mmTCP_WATCH3_ADDR_H", REG_MMIO, 0x12a9, 0, &mmTCP_WATCH3_ADDR_H[0], sizeof(mmTCP_WATCH3_ADDR_H)/sizeof(mmTCP_WATCH3_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH3_ADDR_L", REG_MMIO, 0x12aa, 0, &mmTCP_WATCH3_ADDR_L[0], sizeof(mmTCP_WATCH3_ADDR_L)/sizeof(mmTCP_WATCH3_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH3_CNTL", REG_MMIO, 0x12ab, 0, &mmTCP_WATCH3_CNTL[0], sizeof(mmTCP_WATCH3_CNTL)/sizeof(mmTCP_WATCH3_CNTL[0]), 0, 0 },
	{ "mmTCP_GATCL1_CNTL", REG_MMIO, 0x12b0, 0, &mmTCP_GATCL1_CNTL[0], sizeof(mmTCP_GATCL1_CNTL)/sizeof(mmTCP_GATCL1_CNTL[0]), 0, 0 },
	{ "mmTCP_ATC_EDC_GATCL1_CNT", REG_MMIO, 0x12b1, 0, &mmTCP_ATC_EDC_GATCL1_CNT[0], sizeof(mmTCP_ATC_EDC_GATCL1_CNT)/sizeof(mmTCP_ATC_EDC_GATCL1_CNT[0]), 0, 0 },
	{ "mmTCP_GATCL1_DSM_CNTL", REG_MMIO, 0x12b2, 0, &mmTCP_GATCL1_DSM_CNTL[0], sizeof(mmTCP_GATCL1_DSM_CNTL)/sizeof(mmTCP_GATCL1_DSM_CNTL[0]), 0, 0 },
	{ "mmTCP_CNTL2", REG_MMIO, 0x12b4, 0, &mmTCP_CNTL2[0], sizeof(mmTCP_CNTL2)/sizeof(mmTCP_CNTL2[0]), 0, 0 },
	{ "mmTCP_UTCL1_CNTL1", REG_MMIO, 0x12b5, 0, &mmTCP_UTCL1_CNTL1[0], sizeof(mmTCP_UTCL1_CNTL1)/sizeof(mmTCP_UTCL1_CNTL1[0]), 0, 0 },
	{ "mmTCP_UTCL1_CNTL2", REG_MMIO, 0x12b6, 0, &mmTCP_UTCL1_CNTL2[0], sizeof(mmTCP_UTCL1_CNTL2)/sizeof(mmTCP_UTCL1_CNTL2[0]), 0, 0 },
	{ "mmTCP_UTCL1_STATUS", REG_MMIO, 0x12b7, 0, &mmTCP_UTCL1_STATUS[0], sizeof(mmTCP_UTCL1_STATUS)/sizeof(mmTCP_UTCL1_STATUS[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER_FILTER", REG_MMIO, 0x12b9, 0, &mmTCP_PERFCOUNTER_FILTER[0], sizeof(mmTCP_PERFCOUNTER_FILTER)/sizeof(mmTCP_PERFCOUNTER_FILTER[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER_FILTER_EN", REG_MMIO, 0x12ba, 0, &mmTCP_PERFCOUNTER_FILTER_EN[0], sizeof(mmTCP_PERFCOUNTER_FILTER_EN)/sizeof(mmTCP_PERFCOUNTER_FILTER_EN[0]), 0, 0 },
	{ "mmGDS_VMID0_BASE", REG_MMIO, 0x1300, 0, &mmGDS_VMID0_BASE[0], sizeof(mmGDS_VMID0_BASE)/sizeof(mmGDS_VMID0_BASE[0]), 0, 0 },
	{ "mmGDS_VMID0_SIZE", REG_MMIO, 0x1301, 0, &mmGDS_VMID0_SIZE[0], sizeof(mmGDS_VMID0_SIZE)/sizeof(mmGDS_VMID0_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID1_BASE", REG_MMIO, 0x1302, 0, &mmGDS_VMID1_BASE[0], sizeof(mmGDS_VMID1_BASE)/sizeof(mmGDS_VMID1_BASE[0]), 0, 0 },
	{ "mmGDS_VMID1_SIZE", REG_MMIO, 0x1303, 0, &mmGDS_VMID1_SIZE[0], sizeof(mmGDS_VMID1_SIZE)/sizeof(mmGDS_VMID1_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID2_BASE", REG_MMIO, 0x1304, 0, &mmGDS_VMID2_BASE[0], sizeof(mmGDS_VMID2_BASE)/sizeof(mmGDS_VMID2_BASE[0]), 0, 0 },
	{ "mmGDS_VMID2_SIZE", REG_MMIO, 0x1305, 0, &mmGDS_VMID2_SIZE[0], sizeof(mmGDS_VMID2_SIZE)/sizeof(mmGDS_VMID2_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID3_BASE", REG_MMIO, 0x1306, 0, &mmGDS_VMID3_BASE[0], sizeof(mmGDS_VMID3_BASE)/sizeof(mmGDS_VMID3_BASE[0]), 0, 0 },
	{ "mmGDS_VMID3_SIZE", REG_MMIO, 0x1307, 0, &mmGDS_VMID3_SIZE[0], sizeof(mmGDS_VMID3_SIZE)/sizeof(mmGDS_VMID3_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID4_BASE", REG_MMIO, 0x1308, 0, &mmGDS_VMID4_BASE[0], sizeof(mmGDS_VMID4_BASE)/sizeof(mmGDS_VMID4_BASE[0]), 0, 0 },
	{ "mmGDS_VMID4_SIZE", REG_MMIO, 0x1309, 0, &mmGDS_VMID4_SIZE[0], sizeof(mmGDS_VMID4_SIZE)/sizeof(mmGDS_VMID4_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID5_BASE", REG_MMIO, 0x130a, 0, &mmGDS_VMID5_BASE[0], sizeof(mmGDS_VMID5_BASE)/sizeof(mmGDS_VMID5_BASE[0]), 0, 0 },
	{ "mmGDS_VMID5_SIZE", REG_MMIO, 0x130b, 0, &mmGDS_VMID5_SIZE[0], sizeof(mmGDS_VMID5_SIZE)/sizeof(mmGDS_VMID5_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID6_BASE", REG_MMIO, 0x130c, 0, &mmGDS_VMID6_BASE[0], sizeof(mmGDS_VMID6_BASE)/sizeof(mmGDS_VMID6_BASE[0]), 0, 0 },
	{ "mmGDS_VMID6_SIZE", REG_MMIO, 0x130d, 0, &mmGDS_VMID6_SIZE[0], sizeof(mmGDS_VMID6_SIZE)/sizeof(mmGDS_VMID6_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID7_BASE", REG_MMIO, 0x130e, 0, &mmGDS_VMID7_BASE[0], sizeof(mmGDS_VMID7_BASE)/sizeof(mmGDS_VMID7_BASE[0]), 0, 0 },
	{ "mmGDS_VMID7_SIZE", REG_MMIO, 0x130f, 0, &mmGDS_VMID7_SIZE[0], sizeof(mmGDS_VMID7_SIZE)/sizeof(mmGDS_VMID7_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID8_BASE", REG_MMIO, 0x1310, 0, &mmGDS_VMID8_BASE[0], sizeof(mmGDS_VMID8_BASE)/sizeof(mmGDS_VMID8_BASE[0]), 0, 0 },
	{ "mmGDS_VMID8_SIZE", REG_MMIO, 0x1311, 0, &mmGDS_VMID8_SIZE[0], sizeof(mmGDS_VMID8_SIZE)/sizeof(mmGDS_VMID8_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID9_BASE", REG_MMIO, 0x1312, 0, &mmGDS_VMID9_BASE[0], sizeof(mmGDS_VMID9_BASE)/sizeof(mmGDS_VMID9_BASE[0]), 0, 0 },
	{ "mmGDS_VMID9_SIZE", REG_MMIO, 0x1313, 0, &mmGDS_VMID9_SIZE[0], sizeof(mmGDS_VMID9_SIZE)/sizeof(mmGDS_VMID9_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID10_BASE", REG_MMIO, 0x1314, 0, &mmGDS_VMID10_BASE[0], sizeof(mmGDS_VMID10_BASE)/sizeof(mmGDS_VMID10_BASE[0]), 0, 0 },
	{ "mmGDS_VMID10_SIZE", REG_MMIO, 0x1315, 0, &mmGDS_VMID10_SIZE[0], sizeof(mmGDS_VMID10_SIZE)/sizeof(mmGDS_VMID10_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID11_BASE", REG_MMIO, 0x1316, 0, &mmGDS_VMID11_BASE[0], sizeof(mmGDS_VMID11_BASE)/sizeof(mmGDS_VMID11_BASE[0]), 0, 0 },
	{ "mmGDS_VMID11_SIZE", REG_MMIO, 0x1317, 0, &mmGDS_VMID11_SIZE[0], sizeof(mmGDS_VMID11_SIZE)/sizeof(mmGDS_VMID11_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID12_BASE", REG_MMIO, 0x1318, 0, &mmGDS_VMID12_BASE[0], sizeof(mmGDS_VMID12_BASE)/sizeof(mmGDS_VMID12_BASE[0]), 0, 0 },
	{ "mmGDS_VMID12_SIZE", REG_MMIO, 0x1319, 0, &mmGDS_VMID12_SIZE[0], sizeof(mmGDS_VMID12_SIZE)/sizeof(mmGDS_VMID12_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID13_BASE", REG_MMIO, 0x131a, 0, &mmGDS_VMID13_BASE[0], sizeof(mmGDS_VMID13_BASE)/sizeof(mmGDS_VMID13_BASE[0]), 0, 0 },
	{ "mmGDS_VMID13_SIZE", REG_MMIO, 0x131b, 0, &mmGDS_VMID13_SIZE[0], sizeof(mmGDS_VMID13_SIZE)/sizeof(mmGDS_VMID13_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID14_BASE", REG_MMIO, 0x131c, 0, &mmGDS_VMID14_BASE[0], sizeof(mmGDS_VMID14_BASE)/sizeof(mmGDS_VMID14_BASE[0]), 0, 0 },
	{ "mmGDS_VMID14_SIZE", REG_MMIO, 0x131d, 0, &mmGDS_VMID14_SIZE[0], sizeof(mmGDS_VMID14_SIZE)/sizeof(mmGDS_VMID14_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID15_BASE", REG_MMIO, 0x131e, 0, &mmGDS_VMID15_BASE[0], sizeof(mmGDS_VMID15_BASE)/sizeof(mmGDS_VMID15_BASE[0]), 0, 0 },
	{ "mmGDS_VMID15_SIZE", REG_MMIO, 0x131f, 0, &mmGDS_VMID15_SIZE[0], sizeof(mmGDS_VMID15_SIZE)/sizeof(mmGDS_VMID15_SIZE[0]), 0, 0 },
	{ "mmGDS_GWS_VMID0", REG_MMIO, 0x1320, 0, &mmGDS_GWS_VMID0[0], sizeof(mmGDS_GWS_VMID0)/sizeof(mmGDS_GWS_VMID0[0]), 0, 0 },
	{ "mmGDS_GWS_VMID1", REG_MMIO, 0x1321, 0, &mmGDS_GWS_VMID1[0], sizeof(mmGDS_GWS_VMID1)/sizeof(mmGDS_GWS_VMID1[0]), 0, 0 },
	{ "mmGDS_GWS_VMID2", REG_MMIO, 0x1322, 0, &mmGDS_GWS_VMID2[0], sizeof(mmGDS_GWS_VMID2)/sizeof(mmGDS_GWS_VMID2[0]), 0, 0 },
	{ "mmGDS_GWS_VMID3", REG_MMIO, 0x1323, 0, &mmGDS_GWS_VMID3[0], sizeof(mmGDS_GWS_VMID3)/sizeof(mmGDS_GWS_VMID3[0]), 0, 0 },
	{ "mmGDS_GWS_VMID4", REG_MMIO, 0x1324, 0, &mmGDS_GWS_VMID4[0], sizeof(mmGDS_GWS_VMID4)/sizeof(mmGDS_GWS_VMID4[0]), 0, 0 },
	{ "mmGDS_GWS_VMID5", REG_MMIO, 0x1325, 0, &mmGDS_GWS_VMID5[0], sizeof(mmGDS_GWS_VMID5)/sizeof(mmGDS_GWS_VMID5[0]), 0, 0 },
	{ "mmGDS_GWS_VMID6", REG_MMIO, 0x1326, 0, &mmGDS_GWS_VMID6[0], sizeof(mmGDS_GWS_VMID6)/sizeof(mmGDS_GWS_VMID6[0]), 0, 0 },
	{ "mmGDS_GWS_VMID7", REG_MMIO, 0x1327, 0, &mmGDS_GWS_VMID7[0], sizeof(mmGDS_GWS_VMID7)/sizeof(mmGDS_GWS_VMID7[0]), 0, 0 },
	{ "mmGDS_GWS_VMID8", REG_MMIO, 0x1328, 0, &mmGDS_GWS_VMID8[0], sizeof(mmGDS_GWS_VMID8)/sizeof(mmGDS_GWS_VMID8[0]), 0, 0 },
	{ "mmGDS_GWS_VMID9", REG_MMIO, 0x1329, 0, &mmGDS_GWS_VMID9[0], sizeof(mmGDS_GWS_VMID9)/sizeof(mmGDS_GWS_VMID9[0]), 0, 0 },
	{ "mmGDS_GWS_VMID10", REG_MMIO, 0x132a, 0, &mmGDS_GWS_VMID10[0], sizeof(mmGDS_GWS_VMID10)/sizeof(mmGDS_GWS_VMID10[0]), 0, 0 },
	{ "mmGDS_GWS_VMID11", REG_MMIO, 0x132b, 0, &mmGDS_GWS_VMID11[0], sizeof(mmGDS_GWS_VMID11)/sizeof(mmGDS_GWS_VMID11[0]), 0, 0 },
	{ "mmGDS_GWS_VMID12", REG_MMIO, 0x132c, 0, &mmGDS_GWS_VMID12[0], sizeof(mmGDS_GWS_VMID12)/sizeof(mmGDS_GWS_VMID12[0]), 0, 0 },
	{ "mmGDS_GWS_VMID13", REG_MMIO, 0x132d, 0, &mmGDS_GWS_VMID13[0], sizeof(mmGDS_GWS_VMID13)/sizeof(mmGDS_GWS_VMID13[0]), 0, 0 },
	{ "mmGDS_GWS_VMID14", REG_MMIO, 0x132e, 0, &mmGDS_GWS_VMID14[0], sizeof(mmGDS_GWS_VMID14)/sizeof(mmGDS_GWS_VMID14[0]), 0, 0 },
	{ "mmGDS_GWS_VMID15", REG_MMIO, 0x132f, 0, &mmGDS_GWS_VMID15[0], sizeof(mmGDS_GWS_VMID15)/sizeof(mmGDS_GWS_VMID15[0]), 0, 0 },
	{ "mmGDS_OA_VMID0", REG_MMIO, 0x1330, 0, &mmGDS_OA_VMID0[0], sizeof(mmGDS_OA_VMID0)/sizeof(mmGDS_OA_VMID0[0]), 0, 0 },
	{ "mmGDS_OA_VMID1", REG_MMIO, 0x1331, 0, &mmGDS_OA_VMID1[0], sizeof(mmGDS_OA_VMID1)/sizeof(mmGDS_OA_VMID1[0]), 0, 0 },
	{ "mmGDS_OA_VMID2", REG_MMIO, 0x1332, 0, &mmGDS_OA_VMID2[0], sizeof(mmGDS_OA_VMID2)/sizeof(mmGDS_OA_VMID2[0]), 0, 0 },
	{ "mmGDS_OA_VMID3", REG_MMIO, 0x1333, 0, &mmGDS_OA_VMID3[0], sizeof(mmGDS_OA_VMID3)/sizeof(mmGDS_OA_VMID3[0]), 0, 0 },
	{ "mmGDS_OA_VMID4", REG_MMIO, 0x1334, 0, &mmGDS_OA_VMID4[0], sizeof(mmGDS_OA_VMID4)/sizeof(mmGDS_OA_VMID4[0]), 0, 0 },
	{ "mmGDS_OA_VMID5", REG_MMIO, 0x1335, 0, &mmGDS_OA_VMID5[0], sizeof(mmGDS_OA_VMID5)/sizeof(mmGDS_OA_VMID5[0]), 0, 0 },
	{ "mmGDS_OA_VMID6", REG_MMIO, 0x1336, 0, &mmGDS_OA_VMID6[0], sizeof(mmGDS_OA_VMID6)/sizeof(mmGDS_OA_VMID6[0]), 0, 0 },
	{ "mmGDS_OA_VMID7", REG_MMIO, 0x1337, 0, &mmGDS_OA_VMID7[0], sizeof(mmGDS_OA_VMID7)/sizeof(mmGDS_OA_VMID7[0]), 0, 0 },
	{ "mmGDS_OA_VMID8", REG_MMIO, 0x1338, 0, &mmGDS_OA_VMID8[0], sizeof(mmGDS_OA_VMID8)/sizeof(mmGDS_OA_VMID8[0]), 0, 0 },
	{ "mmGDS_OA_VMID9", REG_MMIO, 0x1339, 0, &mmGDS_OA_VMID9[0], sizeof(mmGDS_OA_VMID9)/sizeof(mmGDS_OA_VMID9[0]), 0, 0 },
	{ "mmGDS_OA_VMID10", REG_MMIO, 0x133a, 0, &mmGDS_OA_VMID10[0], sizeof(mmGDS_OA_VMID10)/sizeof(mmGDS_OA_VMID10[0]), 0, 0 },
	{ "mmGDS_OA_VMID11", REG_MMIO, 0x133b, 0, &mmGDS_OA_VMID11[0], sizeof(mmGDS_OA_VMID11)/sizeof(mmGDS_OA_VMID11[0]), 0, 0 },
	{ "mmGDS_OA_VMID12", REG_MMIO, 0x133c, 0, &mmGDS_OA_VMID12[0], sizeof(mmGDS_OA_VMID12)/sizeof(mmGDS_OA_VMID12[0]), 0, 0 },
	{ "mmGDS_OA_VMID13", REG_MMIO, 0x133d, 0, &mmGDS_OA_VMID13[0], sizeof(mmGDS_OA_VMID13)/sizeof(mmGDS_OA_VMID13[0]), 0, 0 },
	{ "mmGDS_OA_VMID14", REG_MMIO, 0x133e, 0, &mmGDS_OA_VMID14[0], sizeof(mmGDS_OA_VMID14)/sizeof(mmGDS_OA_VMID14[0]), 0, 0 },
	{ "mmGDS_OA_VMID15", REG_MMIO, 0x133f, 0, &mmGDS_OA_VMID15[0], sizeof(mmGDS_OA_VMID15)/sizeof(mmGDS_OA_VMID15[0]), 0, 0 },
	{ "mmGDS_GWS_RESET0", REG_MMIO, 0x1344, 0, &mmGDS_GWS_RESET0[0], sizeof(mmGDS_GWS_RESET0)/sizeof(mmGDS_GWS_RESET0[0]), 0, 0 },
	{ "mmGDS_GWS_RESET1", REG_MMIO, 0x1345, 0, &mmGDS_GWS_RESET1[0], sizeof(mmGDS_GWS_RESET1)/sizeof(mmGDS_GWS_RESET1[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_RESET", REG_MMIO, 0x1346, 0, &mmGDS_GWS_RESOURCE_RESET[0], sizeof(mmGDS_GWS_RESOURCE_RESET)/sizeof(mmGDS_GWS_RESOURCE_RESET[0]), 0, 0 },
	{ "mmGDS_COMPUTE_MAX_WAVE_ID", REG_MMIO, 0x1348, 0, &mmGDS_COMPUTE_MAX_WAVE_ID[0], sizeof(mmGDS_COMPUTE_MAX_WAVE_ID)/sizeof(mmGDS_COMPUTE_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmGDS_OA_RESET_MASK", REG_MMIO, 0x1349, 0, &mmGDS_OA_RESET_MASK[0], sizeof(mmGDS_OA_RESET_MASK)/sizeof(mmGDS_OA_RESET_MASK[0]), 0, 0 },
	{ "mmGDS_OA_RESET", REG_MMIO, 0x134a, 0, &mmGDS_OA_RESET[0], sizeof(mmGDS_OA_RESET)/sizeof(mmGDS_OA_RESET[0]), 0, 0 },
	{ "mmGDS_ENHANCE", REG_MMIO, 0x134b, 0, &mmGDS_ENHANCE[0], sizeof(mmGDS_ENHANCE)/sizeof(mmGDS_ENHANCE[0]), 0, 0 },
	{ "mmGDS_OA_CGPG_RESTORE", REG_MMIO, 0x134c, 0, &mmGDS_OA_CGPG_RESTORE[0], sizeof(mmGDS_OA_CGPG_RESTORE)/sizeof(mmGDS_OA_CGPG_RESTORE[0]), 0, 0 },
	{ "mmGDS_CS_CTXSW_STATUS", REG_MMIO, 0x134d, 0, &mmGDS_CS_CTXSW_STATUS[0], sizeof(mmGDS_CS_CTXSW_STATUS)/sizeof(mmGDS_CS_CTXSW_STATUS[0]), 0, 0 },
	{ "mmGDS_CS_CTXSW_CNT0", REG_MMIO, 0x134e, 0, &mmGDS_CS_CTXSW_CNT0[0], sizeof(mmGDS_CS_CTXSW_CNT0)/sizeof(mmGDS_CS_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_CS_CTXSW_CNT1", REG_MMIO, 0x134f, 0, &mmGDS_CS_CTXSW_CNT1[0], sizeof(mmGDS_CS_CTXSW_CNT1)/sizeof(mmGDS_CS_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_CS_CTXSW_CNT2", REG_MMIO, 0x1350, 0, &mmGDS_CS_CTXSW_CNT2[0], sizeof(mmGDS_CS_CTXSW_CNT2)/sizeof(mmGDS_CS_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_CS_CTXSW_CNT3", REG_MMIO, 0x1351, 0, &mmGDS_CS_CTXSW_CNT3[0], sizeof(mmGDS_CS_CTXSW_CNT3)/sizeof(mmGDS_CS_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_GFX_CTXSW_STATUS", REG_MMIO, 0x1352, 0, &mmGDS_GFX_CTXSW_STATUS[0], sizeof(mmGDS_GFX_CTXSW_STATUS)/sizeof(mmGDS_GFX_CTXSW_STATUS[0]), 0, 0 },
	{ "mmGDS_VS_CTXSW_CNT0", REG_MMIO, 0x1353, 0, &mmGDS_VS_CTXSW_CNT0[0], sizeof(mmGDS_VS_CTXSW_CNT0)/sizeof(mmGDS_VS_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_VS_CTXSW_CNT1", REG_MMIO, 0x1354, 0, &mmGDS_VS_CTXSW_CNT1[0], sizeof(mmGDS_VS_CTXSW_CNT1)/sizeof(mmGDS_VS_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_VS_CTXSW_CNT2", REG_MMIO, 0x1355, 0, &mmGDS_VS_CTXSW_CNT2[0], sizeof(mmGDS_VS_CTXSW_CNT2)/sizeof(mmGDS_VS_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_VS_CTXSW_CNT3", REG_MMIO, 0x1356, 0, &mmGDS_VS_CTXSW_CNT3[0], sizeof(mmGDS_VS_CTXSW_CNT3)/sizeof(mmGDS_VS_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS0_CTXSW_CNT0", REG_MMIO, 0x1357, 0, &mmGDS_PS0_CTXSW_CNT0[0], sizeof(mmGDS_PS0_CTXSW_CNT0)/sizeof(mmGDS_PS0_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS0_CTXSW_CNT1", REG_MMIO, 0x1358, 0, &mmGDS_PS0_CTXSW_CNT1[0], sizeof(mmGDS_PS0_CTXSW_CNT1)/sizeof(mmGDS_PS0_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS0_CTXSW_CNT2", REG_MMIO, 0x1359, 0, &mmGDS_PS0_CTXSW_CNT2[0], sizeof(mmGDS_PS0_CTXSW_CNT2)/sizeof(mmGDS_PS0_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS0_CTXSW_CNT3", REG_MMIO, 0x135a, 0, &mmGDS_PS0_CTXSW_CNT3[0], sizeof(mmGDS_PS0_CTXSW_CNT3)/sizeof(mmGDS_PS0_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS1_CTXSW_CNT0", REG_MMIO, 0x135b, 0, &mmGDS_PS1_CTXSW_CNT0[0], sizeof(mmGDS_PS1_CTXSW_CNT0)/sizeof(mmGDS_PS1_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS1_CTXSW_CNT1", REG_MMIO, 0x135c, 0, &mmGDS_PS1_CTXSW_CNT1[0], sizeof(mmGDS_PS1_CTXSW_CNT1)/sizeof(mmGDS_PS1_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS1_CTXSW_CNT2", REG_MMIO, 0x135d, 0, &mmGDS_PS1_CTXSW_CNT2[0], sizeof(mmGDS_PS1_CTXSW_CNT2)/sizeof(mmGDS_PS1_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS1_CTXSW_CNT3", REG_MMIO, 0x135e, 0, &mmGDS_PS1_CTXSW_CNT3[0], sizeof(mmGDS_PS1_CTXSW_CNT3)/sizeof(mmGDS_PS1_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS2_CTXSW_CNT0", REG_MMIO, 0x135f, 0, &mmGDS_PS2_CTXSW_CNT0[0], sizeof(mmGDS_PS2_CTXSW_CNT0)/sizeof(mmGDS_PS2_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS2_CTXSW_CNT1", REG_MMIO, 0x1360, 0, &mmGDS_PS2_CTXSW_CNT1[0], sizeof(mmGDS_PS2_CTXSW_CNT1)/sizeof(mmGDS_PS2_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS2_CTXSW_CNT2", REG_MMIO, 0x1361, 0, &mmGDS_PS2_CTXSW_CNT2[0], sizeof(mmGDS_PS2_CTXSW_CNT2)/sizeof(mmGDS_PS2_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS2_CTXSW_CNT3", REG_MMIO, 0x1362, 0, &mmGDS_PS2_CTXSW_CNT3[0], sizeof(mmGDS_PS2_CTXSW_CNT3)/sizeof(mmGDS_PS2_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS3_CTXSW_CNT0", REG_MMIO, 0x1363, 0, &mmGDS_PS3_CTXSW_CNT0[0], sizeof(mmGDS_PS3_CTXSW_CNT0)/sizeof(mmGDS_PS3_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS3_CTXSW_CNT1", REG_MMIO, 0x1364, 0, &mmGDS_PS3_CTXSW_CNT1[0], sizeof(mmGDS_PS3_CTXSW_CNT1)/sizeof(mmGDS_PS3_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS3_CTXSW_CNT2", REG_MMIO, 0x1365, 0, &mmGDS_PS3_CTXSW_CNT2[0], sizeof(mmGDS_PS3_CTXSW_CNT2)/sizeof(mmGDS_PS3_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS3_CTXSW_CNT3", REG_MMIO, 0x1366, 0, &mmGDS_PS3_CTXSW_CNT3[0], sizeof(mmGDS_PS3_CTXSW_CNT3)/sizeof(mmGDS_PS3_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS4_CTXSW_CNT0", REG_MMIO, 0x1367, 0, &mmGDS_PS4_CTXSW_CNT0[0], sizeof(mmGDS_PS4_CTXSW_CNT0)/sizeof(mmGDS_PS4_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS4_CTXSW_CNT1", REG_MMIO, 0x1368, 0, &mmGDS_PS4_CTXSW_CNT1[0], sizeof(mmGDS_PS4_CTXSW_CNT1)/sizeof(mmGDS_PS4_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS4_CTXSW_CNT2", REG_MMIO, 0x1369, 0, &mmGDS_PS4_CTXSW_CNT2[0], sizeof(mmGDS_PS4_CTXSW_CNT2)/sizeof(mmGDS_PS4_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS4_CTXSW_CNT3", REG_MMIO, 0x136a, 0, &mmGDS_PS4_CTXSW_CNT3[0], sizeof(mmGDS_PS4_CTXSW_CNT3)/sizeof(mmGDS_PS4_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS5_CTXSW_CNT0", REG_MMIO, 0x136b, 0, &mmGDS_PS5_CTXSW_CNT0[0], sizeof(mmGDS_PS5_CTXSW_CNT0)/sizeof(mmGDS_PS5_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS5_CTXSW_CNT1", REG_MMIO, 0x136c, 0, &mmGDS_PS5_CTXSW_CNT1[0], sizeof(mmGDS_PS5_CTXSW_CNT1)/sizeof(mmGDS_PS5_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS5_CTXSW_CNT2", REG_MMIO, 0x136d, 0, &mmGDS_PS5_CTXSW_CNT2[0], sizeof(mmGDS_PS5_CTXSW_CNT2)/sizeof(mmGDS_PS5_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS5_CTXSW_CNT3", REG_MMIO, 0x136e, 0, &mmGDS_PS5_CTXSW_CNT3[0], sizeof(mmGDS_PS5_CTXSW_CNT3)/sizeof(mmGDS_PS5_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS6_CTXSW_CNT0", REG_MMIO, 0x136f, 0, &mmGDS_PS6_CTXSW_CNT0[0], sizeof(mmGDS_PS6_CTXSW_CNT0)/sizeof(mmGDS_PS6_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS6_CTXSW_CNT1", REG_MMIO, 0x1370, 0, &mmGDS_PS6_CTXSW_CNT1[0], sizeof(mmGDS_PS6_CTXSW_CNT1)/sizeof(mmGDS_PS6_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS6_CTXSW_CNT2", REG_MMIO, 0x1371, 0, &mmGDS_PS6_CTXSW_CNT2[0], sizeof(mmGDS_PS6_CTXSW_CNT2)/sizeof(mmGDS_PS6_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS6_CTXSW_CNT3", REG_MMIO, 0x1372, 0, &mmGDS_PS6_CTXSW_CNT3[0], sizeof(mmGDS_PS6_CTXSW_CNT3)/sizeof(mmGDS_PS6_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_PS7_CTXSW_CNT0", REG_MMIO, 0x1373, 0, &mmGDS_PS7_CTXSW_CNT0[0], sizeof(mmGDS_PS7_CTXSW_CNT0)/sizeof(mmGDS_PS7_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_PS7_CTXSW_CNT1", REG_MMIO, 0x1374, 0, &mmGDS_PS7_CTXSW_CNT1[0], sizeof(mmGDS_PS7_CTXSW_CNT1)/sizeof(mmGDS_PS7_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_PS7_CTXSW_CNT2", REG_MMIO, 0x1375, 0, &mmGDS_PS7_CTXSW_CNT2[0], sizeof(mmGDS_PS7_CTXSW_CNT2)/sizeof(mmGDS_PS7_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_PS7_CTXSW_CNT3", REG_MMIO, 0x1376, 0, &mmGDS_PS7_CTXSW_CNT3[0], sizeof(mmGDS_PS7_CTXSW_CNT3)/sizeof(mmGDS_PS7_CTXSW_CNT3[0]), 0, 0 },
	{ "mmGDS_GS_CTXSW_CNT0", REG_MMIO, 0x1377, 0, &mmGDS_GS_CTXSW_CNT0[0], sizeof(mmGDS_GS_CTXSW_CNT0)/sizeof(mmGDS_GS_CTXSW_CNT0[0]), 0, 0 },
	{ "mmGDS_GS_CTXSW_CNT1", REG_MMIO, 0x1378, 0, &mmGDS_GS_CTXSW_CNT1[0], sizeof(mmGDS_GS_CTXSW_CNT1)/sizeof(mmGDS_GS_CTXSW_CNT1[0]), 0, 0 },
	{ "mmGDS_GS_CTXSW_CNT2", REG_MMIO, 0x1379, 0, &mmGDS_GS_CTXSW_CNT2[0], sizeof(mmGDS_GS_CTXSW_CNT2)/sizeof(mmGDS_GS_CTXSW_CNT2[0]), 0, 0 },
	{ "mmGDS_GS_CTXSW_CNT3", REG_MMIO, 0x137a, 0, &mmGDS_GS_CTXSW_CNT3[0], sizeof(mmGDS_GS_CTXSW_CNT3)/sizeof(mmGDS_GS_CTXSW_CNT3[0]), 0, 0 },
	{ "mmRAS_SIGNATURE_CONTROL", REG_MMIO, 0x1380, 0, &mmRAS_SIGNATURE_CONTROL[0], sizeof(mmRAS_SIGNATURE_CONTROL)/sizeof(mmRAS_SIGNATURE_CONTROL[0]), 0, 0 },
	{ "mmRAS_SIGNATURE_MASK", REG_MMIO, 0x1381, 0, &mmRAS_SIGNATURE_MASK[0], sizeof(mmRAS_SIGNATURE_MASK)/sizeof(mmRAS_SIGNATURE_MASK[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE0", REG_MMIO, 0x1382, 0, &mmRAS_SX_SIGNATURE0[0], sizeof(mmRAS_SX_SIGNATURE0)/sizeof(mmRAS_SX_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE1", REG_MMIO, 0x1383, 0, &mmRAS_SX_SIGNATURE1[0], sizeof(mmRAS_SX_SIGNATURE1)/sizeof(mmRAS_SX_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE2", REG_MMIO, 0x1384, 0, &mmRAS_SX_SIGNATURE2[0], sizeof(mmRAS_SX_SIGNATURE2)/sizeof(mmRAS_SX_SIGNATURE2[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE3", REG_MMIO, 0x1385, 0, &mmRAS_SX_SIGNATURE3[0], sizeof(mmRAS_SX_SIGNATURE3)/sizeof(mmRAS_SX_SIGNATURE3[0]), 0, 0 },
	{ "mmRAS_DB_SIGNATURE0", REG_MMIO, 0x138b, 0, &mmRAS_DB_SIGNATURE0[0], sizeof(mmRAS_DB_SIGNATURE0)/sizeof(mmRAS_DB_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_PA_SIGNATURE0", REG_MMIO, 0x138c, 0, &mmRAS_PA_SIGNATURE0[0], sizeof(mmRAS_PA_SIGNATURE0)/sizeof(mmRAS_PA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_VGT_SIGNATURE0", REG_MMIO, 0x138d, 0, &mmRAS_VGT_SIGNATURE0[0], sizeof(mmRAS_VGT_SIGNATURE0)/sizeof(mmRAS_VGT_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SQ_SIGNATURE0", REG_MMIO, 0x138e, 0, &mmRAS_SQ_SIGNATURE0[0], sizeof(mmRAS_SQ_SIGNATURE0)/sizeof(mmRAS_SQ_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE0", REG_MMIO, 0x138f, 0, &mmRAS_SC_SIGNATURE0[0], sizeof(mmRAS_SC_SIGNATURE0)/sizeof(mmRAS_SC_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE1", REG_MMIO, 0x1390, 0, &mmRAS_SC_SIGNATURE1[0], sizeof(mmRAS_SC_SIGNATURE1)/sizeof(mmRAS_SC_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE2", REG_MMIO, 0x1391, 0, &mmRAS_SC_SIGNATURE2[0], sizeof(mmRAS_SC_SIGNATURE2)/sizeof(mmRAS_SC_SIGNATURE2[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE3", REG_MMIO, 0x1392, 0, &mmRAS_SC_SIGNATURE3[0], sizeof(mmRAS_SC_SIGNATURE3)/sizeof(mmRAS_SC_SIGNATURE3[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE4", REG_MMIO, 0x1393, 0, &mmRAS_SC_SIGNATURE4[0], sizeof(mmRAS_SC_SIGNATURE4)/sizeof(mmRAS_SC_SIGNATURE4[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE5", REG_MMIO, 0x1394, 0, &mmRAS_SC_SIGNATURE5[0], sizeof(mmRAS_SC_SIGNATURE5)/sizeof(mmRAS_SC_SIGNATURE5[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE6", REG_MMIO, 0x1395, 0, &mmRAS_SC_SIGNATURE6[0], sizeof(mmRAS_SC_SIGNATURE6)/sizeof(mmRAS_SC_SIGNATURE6[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE7", REG_MMIO, 0x1396, 0, &mmRAS_SC_SIGNATURE7[0], sizeof(mmRAS_SC_SIGNATURE7)/sizeof(mmRAS_SC_SIGNATURE7[0]), 0, 0 },
	{ "mmRAS_IA_SIGNATURE0", REG_MMIO, 0x1397, 0, &mmRAS_IA_SIGNATURE0[0], sizeof(mmRAS_IA_SIGNATURE0)/sizeof(mmRAS_IA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_IA_SIGNATURE1", REG_MMIO, 0x1398, 0, &mmRAS_IA_SIGNATURE1[0], sizeof(mmRAS_IA_SIGNATURE1)/sizeof(mmRAS_IA_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SPI_SIGNATURE0", REG_MMIO, 0x1399, 0, &mmRAS_SPI_SIGNATURE0[0], sizeof(mmRAS_SPI_SIGNATURE0)/sizeof(mmRAS_SPI_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SPI_SIGNATURE1", REG_MMIO, 0x139a, 0, &mmRAS_SPI_SIGNATURE1[0], sizeof(mmRAS_SPI_SIGNATURE1)/sizeof(mmRAS_SPI_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_TA_SIGNATURE0", REG_MMIO, 0x139b, 0, &mmRAS_TA_SIGNATURE0[0], sizeof(mmRAS_TA_SIGNATURE0)/sizeof(mmRAS_TA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_TD_SIGNATURE0", REG_MMIO, 0x139c, 0, &mmRAS_TD_SIGNATURE0[0], sizeof(mmRAS_TD_SIGNATURE0)/sizeof(mmRAS_TD_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_CB_SIGNATURE0", REG_MMIO, 0x139d, 0, &mmRAS_CB_SIGNATURE0[0], sizeof(mmRAS_CB_SIGNATURE0)/sizeof(mmRAS_CB_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_BCI_SIGNATURE0", REG_MMIO, 0x139e, 0, &mmRAS_BCI_SIGNATURE0[0], sizeof(mmRAS_BCI_SIGNATURE0)/sizeof(mmRAS_BCI_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_BCI_SIGNATURE1", REG_MMIO, 0x139f, 0, &mmRAS_BCI_SIGNATURE1[0], sizeof(mmRAS_BCI_SIGNATURE1)/sizeof(mmRAS_BCI_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_TA_SIGNATURE1", REG_MMIO, 0x13a0, 0, &mmRAS_TA_SIGNATURE1[0], sizeof(mmRAS_TA_SIGNATURE1)/sizeof(mmRAS_TA_SIGNATURE1[0]), 0, 0 },
	{ "mmDB_RENDER_CONTROL", REG_MMIO, 0x0000, 1, &mmDB_RENDER_CONTROL[0], sizeof(mmDB_RENDER_CONTROL)/sizeof(mmDB_RENDER_CONTROL[0]), 0, 0 },
	{ "mmDB_COUNT_CONTROL", REG_MMIO, 0x0001, 1, &mmDB_COUNT_CONTROL[0], sizeof(mmDB_COUNT_CONTROL)/sizeof(mmDB_COUNT_CONTROL[0]), 0, 0 },
	{ "mmDB_DEPTH_VIEW", REG_MMIO, 0x0002, 1, &mmDB_DEPTH_VIEW[0], sizeof(mmDB_DEPTH_VIEW)/sizeof(mmDB_DEPTH_VIEW[0]), 0, 0 },
	{ "mmDB_RENDER_OVERRIDE", REG_MMIO, 0x0003, 1, &mmDB_RENDER_OVERRIDE[0], sizeof(mmDB_RENDER_OVERRIDE)/sizeof(mmDB_RENDER_OVERRIDE[0]), 0, 0 },
	{ "mmDB_RENDER_OVERRIDE2", REG_MMIO, 0x0004, 1, &mmDB_RENDER_OVERRIDE2[0], sizeof(mmDB_RENDER_OVERRIDE2)/sizeof(mmDB_RENDER_OVERRIDE2[0]), 0, 0 },
	{ "mmDB_HTILE_DATA_BASE", REG_MMIO, 0x0005, 1, &mmDB_HTILE_DATA_BASE[0], sizeof(mmDB_HTILE_DATA_BASE)/sizeof(mmDB_HTILE_DATA_BASE[0]), 0, 0 },
	{ "mmDB_HTILE_DATA_BASE_HI", REG_MMIO, 0x0006, 1, &mmDB_HTILE_DATA_BASE_HI[0], sizeof(mmDB_HTILE_DATA_BASE_HI)/sizeof(mmDB_HTILE_DATA_BASE_HI[0]), 0, 0 },
	{ "mmDB_DEPTH_SIZE", REG_MMIO, 0x0007, 1, &mmDB_DEPTH_SIZE[0], sizeof(mmDB_DEPTH_SIZE)/sizeof(mmDB_DEPTH_SIZE[0]), 0, 0 },
	{ "mmDB_DEPTH_BOUNDS_MIN", REG_MMIO, 0x0008, 1, &mmDB_DEPTH_BOUNDS_MIN[0], sizeof(mmDB_DEPTH_BOUNDS_MIN)/sizeof(mmDB_DEPTH_BOUNDS_MIN[0]), 0, 0 },
	{ "mmDB_DEPTH_BOUNDS_MAX", REG_MMIO, 0x0009, 1, &mmDB_DEPTH_BOUNDS_MAX[0], sizeof(mmDB_DEPTH_BOUNDS_MAX)/sizeof(mmDB_DEPTH_BOUNDS_MAX[0]), 0, 0 },
	{ "mmDB_STENCIL_CLEAR", REG_MMIO, 0x000a, 1, &mmDB_STENCIL_CLEAR[0], sizeof(mmDB_STENCIL_CLEAR)/sizeof(mmDB_STENCIL_CLEAR[0]), 0, 0 },
	{ "mmDB_DEPTH_CLEAR", REG_MMIO, 0x000b, 1, &mmDB_DEPTH_CLEAR[0], sizeof(mmDB_DEPTH_CLEAR)/sizeof(mmDB_DEPTH_CLEAR[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_SCISSOR_TL", REG_MMIO, 0x000c, 1, &mmPA_SC_SCREEN_SCISSOR_TL[0], sizeof(mmPA_SC_SCREEN_SCISSOR_TL)/sizeof(mmPA_SC_SCREEN_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_SCISSOR_BR", REG_MMIO, 0x000d, 1, &mmPA_SC_SCREEN_SCISSOR_BR[0], sizeof(mmPA_SC_SCREEN_SCISSOR_BR)/sizeof(mmPA_SC_SCREEN_SCISSOR_BR[0]), 0, 0 },
	{ "mmDB_Z_INFO", REG_MMIO, 0x000e, 1, &mmDB_Z_INFO[0], sizeof(mmDB_Z_INFO)/sizeof(mmDB_Z_INFO[0]), 0, 0 },
	{ "mmDB_STENCIL_INFO", REG_MMIO, 0x000f, 1, &mmDB_STENCIL_INFO[0], sizeof(mmDB_STENCIL_INFO)/sizeof(mmDB_STENCIL_INFO[0]), 0, 0 },
	{ "mmDB_Z_READ_BASE", REG_MMIO, 0x0010, 1, &mmDB_Z_READ_BASE[0], sizeof(mmDB_Z_READ_BASE)/sizeof(mmDB_Z_READ_BASE[0]), 0, 0 },
	{ "mmDB_Z_READ_BASE_HI", REG_MMIO, 0x0011, 1, &mmDB_Z_READ_BASE_HI[0], sizeof(mmDB_Z_READ_BASE_HI)/sizeof(mmDB_Z_READ_BASE_HI[0]), 0, 0 },
	{ "mmDB_STENCIL_READ_BASE", REG_MMIO, 0x0012, 1, &mmDB_STENCIL_READ_BASE[0], sizeof(mmDB_STENCIL_READ_BASE)/sizeof(mmDB_STENCIL_READ_BASE[0]), 0, 0 },
	{ "mmDB_STENCIL_READ_BASE_HI", REG_MMIO, 0x0013, 1, &mmDB_STENCIL_READ_BASE_HI[0], sizeof(mmDB_STENCIL_READ_BASE_HI)/sizeof(mmDB_STENCIL_READ_BASE_HI[0]), 0, 0 },
	{ "mmDB_Z_WRITE_BASE", REG_MMIO, 0x0014, 1, &mmDB_Z_WRITE_BASE[0], sizeof(mmDB_Z_WRITE_BASE)/sizeof(mmDB_Z_WRITE_BASE[0]), 0, 0 },
	{ "mmDB_Z_WRITE_BASE_HI", REG_MMIO, 0x0015, 1, &mmDB_Z_WRITE_BASE_HI[0], sizeof(mmDB_Z_WRITE_BASE_HI)/sizeof(mmDB_Z_WRITE_BASE_HI[0]), 0, 0 },
	{ "mmDB_STENCIL_WRITE_BASE", REG_MMIO, 0x0016, 1, &mmDB_STENCIL_WRITE_BASE[0], sizeof(mmDB_STENCIL_WRITE_BASE)/sizeof(mmDB_STENCIL_WRITE_BASE[0]), 0, 0 },
	{ "mmDB_STENCIL_WRITE_BASE_HI", REG_MMIO, 0x0017, 1, &mmDB_STENCIL_WRITE_BASE_HI[0], sizeof(mmDB_STENCIL_WRITE_BASE_HI)/sizeof(mmDB_STENCIL_WRITE_BASE_HI[0]), 0, 0 },
	{ "mmDB_DFSM_CONTROL", REG_MMIO, 0x0018, 1, &mmDB_DFSM_CONTROL[0], sizeof(mmDB_DFSM_CONTROL)/sizeof(mmDB_DFSM_CONTROL[0]), 0, 0 },
	{ "mmDB_Z_INFO2", REG_MMIO, 0x001a, 1, &mmDB_Z_INFO2[0], sizeof(mmDB_Z_INFO2)/sizeof(mmDB_Z_INFO2[0]), 0, 0 },
	{ "mmDB_STENCIL_INFO2", REG_MMIO, 0x001b, 1, &mmDB_STENCIL_INFO2[0], sizeof(mmDB_STENCIL_INFO2)/sizeof(mmDB_STENCIL_INFO2[0]), 0, 0 },
	{ "mmTA_BC_BASE_ADDR", REG_MMIO, 0x0020, 1, &mmTA_BC_BASE_ADDR[0], sizeof(mmTA_BC_BASE_ADDR)/sizeof(mmTA_BC_BASE_ADDR[0]), 0, 0 },
	{ "mmTA_BC_BASE_ADDR_HI", REG_MMIO, 0x0021, 1, &mmTA_BC_BASE_ADDR_HI[0], sizeof(mmTA_BC_BASE_ADDR_HI)/sizeof(mmTA_BC_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_0", REG_MMIO, 0x007a, 1, &mmCOHER_DEST_BASE_HI_0[0], sizeof(mmCOHER_DEST_BASE_HI_0)/sizeof(mmCOHER_DEST_BASE_HI_0[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_1", REG_MMIO, 0x007b, 1, &mmCOHER_DEST_BASE_HI_1[0], sizeof(mmCOHER_DEST_BASE_HI_1)/sizeof(mmCOHER_DEST_BASE_HI_1[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_2", REG_MMIO, 0x007c, 1, &mmCOHER_DEST_BASE_HI_2[0], sizeof(mmCOHER_DEST_BASE_HI_2)/sizeof(mmCOHER_DEST_BASE_HI_2[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_3", REG_MMIO, 0x007d, 1, &mmCOHER_DEST_BASE_HI_3[0], sizeof(mmCOHER_DEST_BASE_HI_3)/sizeof(mmCOHER_DEST_BASE_HI_3[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_2", REG_MMIO, 0x007e, 1, &mmCOHER_DEST_BASE_2[0], sizeof(mmCOHER_DEST_BASE_2)/sizeof(mmCOHER_DEST_BASE_2[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_3", REG_MMIO, 0x007f, 1, &mmCOHER_DEST_BASE_3[0], sizeof(mmCOHER_DEST_BASE_3)/sizeof(mmCOHER_DEST_BASE_3[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_OFFSET", REG_MMIO, 0x0080, 1, &mmPA_SC_WINDOW_OFFSET[0], sizeof(mmPA_SC_WINDOW_OFFSET)/sizeof(mmPA_SC_WINDOW_OFFSET[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_SCISSOR_TL", REG_MMIO, 0x0081, 1, &mmPA_SC_WINDOW_SCISSOR_TL[0], sizeof(mmPA_SC_WINDOW_SCISSOR_TL)/sizeof(mmPA_SC_WINDOW_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_SCISSOR_BR", REG_MMIO, 0x0082, 1, &mmPA_SC_WINDOW_SCISSOR_BR[0], sizeof(mmPA_SC_WINDOW_SCISSOR_BR)/sizeof(mmPA_SC_WINDOW_SCISSOR_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_RULE", REG_MMIO, 0x0083, 1, &mmPA_SC_CLIPRECT_RULE[0], sizeof(mmPA_SC_CLIPRECT_RULE)/sizeof(mmPA_SC_CLIPRECT_RULE[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_0_TL", REG_MMIO, 0x0084, 1, &mmPA_SC_CLIPRECT_0_TL[0], sizeof(mmPA_SC_CLIPRECT_0_TL)/sizeof(mmPA_SC_CLIPRECT_0_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_0_BR", REG_MMIO, 0x0085, 1, &mmPA_SC_CLIPRECT_0_BR[0], sizeof(mmPA_SC_CLIPRECT_0_BR)/sizeof(mmPA_SC_CLIPRECT_0_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_1_TL", REG_MMIO, 0x0086, 1, &mmPA_SC_CLIPRECT_1_TL[0], sizeof(mmPA_SC_CLIPRECT_1_TL)/sizeof(mmPA_SC_CLIPRECT_1_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_1_BR", REG_MMIO, 0x0087, 1, &mmPA_SC_CLIPRECT_1_BR[0], sizeof(mmPA_SC_CLIPRECT_1_BR)/sizeof(mmPA_SC_CLIPRECT_1_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_2_TL", REG_MMIO, 0x0088, 1, &mmPA_SC_CLIPRECT_2_TL[0], sizeof(mmPA_SC_CLIPRECT_2_TL)/sizeof(mmPA_SC_CLIPRECT_2_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_2_BR", REG_MMIO, 0x0089, 1, &mmPA_SC_CLIPRECT_2_BR[0], sizeof(mmPA_SC_CLIPRECT_2_BR)/sizeof(mmPA_SC_CLIPRECT_2_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_3_TL", REG_MMIO, 0x008a, 1, &mmPA_SC_CLIPRECT_3_TL[0], sizeof(mmPA_SC_CLIPRECT_3_TL)/sizeof(mmPA_SC_CLIPRECT_3_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_3_BR", REG_MMIO, 0x008b, 1, &mmPA_SC_CLIPRECT_3_BR[0], sizeof(mmPA_SC_CLIPRECT_3_BR)/sizeof(mmPA_SC_CLIPRECT_3_BR[0]), 0, 0 },
	{ "mmPA_SC_EDGERULE", REG_MMIO, 0x008c, 1, &mmPA_SC_EDGERULE[0], sizeof(mmPA_SC_EDGERULE)/sizeof(mmPA_SC_EDGERULE[0]), 0, 0 },
	{ "mmPA_SU_HARDWARE_SCREEN_OFFSET", REG_MMIO, 0x008d, 1, &mmPA_SU_HARDWARE_SCREEN_OFFSET[0], sizeof(mmPA_SU_HARDWARE_SCREEN_OFFSET)/sizeof(mmPA_SU_HARDWARE_SCREEN_OFFSET[0]), 0, 0 },
	{ "mmCB_TARGET_MASK", REG_MMIO, 0x008e, 1, &mmCB_TARGET_MASK[0], sizeof(mmCB_TARGET_MASK)/sizeof(mmCB_TARGET_MASK[0]), 0, 0 },
	{ "mmCB_SHADER_MASK", REG_MMIO, 0x008f, 1, &mmCB_SHADER_MASK[0], sizeof(mmCB_SHADER_MASK)/sizeof(mmCB_SHADER_MASK[0]), 0, 0 },
	{ "mmPA_SC_GENERIC_SCISSOR_TL", REG_MMIO, 0x0090, 1, &mmPA_SC_GENERIC_SCISSOR_TL[0], sizeof(mmPA_SC_GENERIC_SCISSOR_TL)/sizeof(mmPA_SC_GENERIC_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_GENERIC_SCISSOR_BR", REG_MMIO, 0x0091, 1, &mmPA_SC_GENERIC_SCISSOR_BR[0], sizeof(mmPA_SC_GENERIC_SCISSOR_BR)/sizeof(mmPA_SC_GENERIC_SCISSOR_BR[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_0", REG_MMIO, 0x0092, 1, &mmCOHER_DEST_BASE_0[0], sizeof(mmCOHER_DEST_BASE_0)/sizeof(mmCOHER_DEST_BASE_0[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_1", REG_MMIO, 0x0093, 1, &mmCOHER_DEST_BASE_1[0], sizeof(mmCOHER_DEST_BASE_1)/sizeof(mmCOHER_DEST_BASE_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_0_TL", REG_MMIO, 0x0094, 1, &mmPA_SC_VPORT_SCISSOR_0_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_0_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_0_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_0_BR", REG_MMIO, 0x0095, 1, &mmPA_SC_VPORT_SCISSOR_0_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_0_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_0_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_1_TL", REG_MMIO, 0x0096, 1, &mmPA_SC_VPORT_SCISSOR_1_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_1_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_1_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_1_BR", REG_MMIO, 0x0097, 1, &mmPA_SC_VPORT_SCISSOR_1_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_1_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_1_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_2_TL", REG_MMIO, 0x0098, 1, &mmPA_SC_VPORT_SCISSOR_2_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_2_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_2_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_2_BR", REG_MMIO, 0x0099, 1, &mmPA_SC_VPORT_SCISSOR_2_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_2_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_2_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_3_TL", REG_MMIO, 0x009a, 1, &mmPA_SC_VPORT_SCISSOR_3_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_3_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_3_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_3_BR", REG_MMIO, 0x009b, 1, &mmPA_SC_VPORT_SCISSOR_3_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_3_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_3_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_4_TL", REG_MMIO, 0x009c, 1, &mmPA_SC_VPORT_SCISSOR_4_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_4_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_4_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_4_BR", REG_MMIO, 0x009d, 1, &mmPA_SC_VPORT_SCISSOR_4_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_4_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_4_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_5_TL", REG_MMIO, 0x009e, 1, &mmPA_SC_VPORT_SCISSOR_5_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_5_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_5_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_5_BR", REG_MMIO, 0x009f, 1, &mmPA_SC_VPORT_SCISSOR_5_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_5_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_5_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_6_TL", REG_MMIO, 0x00a0, 1, &mmPA_SC_VPORT_SCISSOR_6_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_6_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_6_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_6_BR", REG_MMIO, 0x00a1, 1, &mmPA_SC_VPORT_SCISSOR_6_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_6_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_6_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_7_TL", REG_MMIO, 0x00a2, 1, &mmPA_SC_VPORT_SCISSOR_7_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_7_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_7_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_7_BR", REG_MMIO, 0x00a3, 1, &mmPA_SC_VPORT_SCISSOR_7_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_7_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_7_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_8_TL", REG_MMIO, 0x00a4, 1, &mmPA_SC_VPORT_SCISSOR_8_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_8_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_8_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_8_BR", REG_MMIO, 0x00a5, 1, &mmPA_SC_VPORT_SCISSOR_8_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_8_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_8_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_9_TL", REG_MMIO, 0x00a6, 1, &mmPA_SC_VPORT_SCISSOR_9_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_9_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_9_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_9_BR", REG_MMIO, 0x00a7, 1, &mmPA_SC_VPORT_SCISSOR_9_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_9_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_9_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_10_TL", REG_MMIO, 0x00a8, 1, &mmPA_SC_VPORT_SCISSOR_10_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_10_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_10_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_10_BR", REG_MMIO, 0x00a9, 1, &mmPA_SC_VPORT_SCISSOR_10_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_10_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_10_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_11_TL", REG_MMIO, 0x00aa, 1, &mmPA_SC_VPORT_SCISSOR_11_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_11_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_11_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_11_BR", REG_MMIO, 0x00ab, 1, &mmPA_SC_VPORT_SCISSOR_11_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_11_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_11_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_12_TL", REG_MMIO, 0x00ac, 1, &mmPA_SC_VPORT_SCISSOR_12_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_12_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_12_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_12_BR", REG_MMIO, 0x00ad, 1, &mmPA_SC_VPORT_SCISSOR_12_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_12_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_12_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_13_TL", REG_MMIO, 0x00ae, 1, &mmPA_SC_VPORT_SCISSOR_13_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_13_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_13_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_13_BR", REG_MMIO, 0x00af, 1, &mmPA_SC_VPORT_SCISSOR_13_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_13_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_13_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_14_TL", REG_MMIO, 0x00b0, 1, &mmPA_SC_VPORT_SCISSOR_14_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_14_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_14_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_14_BR", REG_MMIO, 0x00b1, 1, &mmPA_SC_VPORT_SCISSOR_14_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_14_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_14_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_15_TL", REG_MMIO, 0x00b2, 1, &mmPA_SC_VPORT_SCISSOR_15_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_15_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_15_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_15_BR", REG_MMIO, 0x00b3, 1, &mmPA_SC_VPORT_SCISSOR_15_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_15_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_15_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_0", REG_MMIO, 0x00b4, 1, &mmPA_SC_VPORT_ZMIN_0[0], sizeof(mmPA_SC_VPORT_ZMIN_0)/sizeof(mmPA_SC_VPORT_ZMIN_0[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_0", REG_MMIO, 0x00b5, 1, &mmPA_SC_VPORT_ZMAX_0[0], sizeof(mmPA_SC_VPORT_ZMAX_0)/sizeof(mmPA_SC_VPORT_ZMAX_0[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_1", REG_MMIO, 0x00b6, 1, &mmPA_SC_VPORT_ZMIN_1[0], sizeof(mmPA_SC_VPORT_ZMIN_1)/sizeof(mmPA_SC_VPORT_ZMIN_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_1", REG_MMIO, 0x00b7, 1, &mmPA_SC_VPORT_ZMAX_1[0], sizeof(mmPA_SC_VPORT_ZMAX_1)/sizeof(mmPA_SC_VPORT_ZMAX_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_2", REG_MMIO, 0x00b8, 1, &mmPA_SC_VPORT_ZMIN_2[0], sizeof(mmPA_SC_VPORT_ZMIN_2)/sizeof(mmPA_SC_VPORT_ZMIN_2[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_2", REG_MMIO, 0x00b9, 1, &mmPA_SC_VPORT_ZMAX_2[0], sizeof(mmPA_SC_VPORT_ZMAX_2)/sizeof(mmPA_SC_VPORT_ZMAX_2[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_3", REG_MMIO, 0x00ba, 1, &mmPA_SC_VPORT_ZMIN_3[0], sizeof(mmPA_SC_VPORT_ZMIN_3)/sizeof(mmPA_SC_VPORT_ZMIN_3[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_3", REG_MMIO, 0x00bb, 1, &mmPA_SC_VPORT_ZMAX_3[0], sizeof(mmPA_SC_VPORT_ZMAX_3)/sizeof(mmPA_SC_VPORT_ZMAX_3[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_4", REG_MMIO, 0x00bc, 1, &mmPA_SC_VPORT_ZMIN_4[0], sizeof(mmPA_SC_VPORT_ZMIN_4)/sizeof(mmPA_SC_VPORT_ZMIN_4[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_4", REG_MMIO, 0x00bd, 1, &mmPA_SC_VPORT_ZMAX_4[0], sizeof(mmPA_SC_VPORT_ZMAX_4)/sizeof(mmPA_SC_VPORT_ZMAX_4[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_5", REG_MMIO, 0x00be, 1, &mmPA_SC_VPORT_ZMIN_5[0], sizeof(mmPA_SC_VPORT_ZMIN_5)/sizeof(mmPA_SC_VPORT_ZMIN_5[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_5", REG_MMIO, 0x00bf, 1, &mmPA_SC_VPORT_ZMAX_5[0], sizeof(mmPA_SC_VPORT_ZMAX_5)/sizeof(mmPA_SC_VPORT_ZMAX_5[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_6", REG_MMIO, 0x00c0, 1, &mmPA_SC_VPORT_ZMIN_6[0], sizeof(mmPA_SC_VPORT_ZMIN_6)/sizeof(mmPA_SC_VPORT_ZMIN_6[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_6", REG_MMIO, 0x00c1, 1, &mmPA_SC_VPORT_ZMAX_6[0], sizeof(mmPA_SC_VPORT_ZMAX_6)/sizeof(mmPA_SC_VPORT_ZMAX_6[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_7", REG_MMIO, 0x00c2, 1, &mmPA_SC_VPORT_ZMIN_7[0], sizeof(mmPA_SC_VPORT_ZMIN_7)/sizeof(mmPA_SC_VPORT_ZMIN_7[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_7", REG_MMIO, 0x00c3, 1, &mmPA_SC_VPORT_ZMAX_7[0], sizeof(mmPA_SC_VPORT_ZMAX_7)/sizeof(mmPA_SC_VPORT_ZMAX_7[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_8", REG_MMIO, 0x00c4, 1, &mmPA_SC_VPORT_ZMIN_8[0], sizeof(mmPA_SC_VPORT_ZMIN_8)/sizeof(mmPA_SC_VPORT_ZMIN_8[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_8", REG_MMIO, 0x00c5, 1, &mmPA_SC_VPORT_ZMAX_8[0], sizeof(mmPA_SC_VPORT_ZMAX_8)/sizeof(mmPA_SC_VPORT_ZMAX_8[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_9", REG_MMIO, 0x00c6, 1, &mmPA_SC_VPORT_ZMIN_9[0], sizeof(mmPA_SC_VPORT_ZMIN_9)/sizeof(mmPA_SC_VPORT_ZMIN_9[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_9", REG_MMIO, 0x00c7, 1, &mmPA_SC_VPORT_ZMAX_9[0], sizeof(mmPA_SC_VPORT_ZMAX_9)/sizeof(mmPA_SC_VPORT_ZMAX_9[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_10", REG_MMIO, 0x00c8, 1, &mmPA_SC_VPORT_ZMIN_10[0], sizeof(mmPA_SC_VPORT_ZMIN_10)/sizeof(mmPA_SC_VPORT_ZMIN_10[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_10", REG_MMIO, 0x00c9, 1, &mmPA_SC_VPORT_ZMAX_10[0], sizeof(mmPA_SC_VPORT_ZMAX_10)/sizeof(mmPA_SC_VPORT_ZMAX_10[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_11", REG_MMIO, 0x00ca, 1, &mmPA_SC_VPORT_ZMIN_11[0], sizeof(mmPA_SC_VPORT_ZMIN_11)/sizeof(mmPA_SC_VPORT_ZMIN_11[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_11", REG_MMIO, 0x00cb, 1, &mmPA_SC_VPORT_ZMAX_11[0], sizeof(mmPA_SC_VPORT_ZMAX_11)/sizeof(mmPA_SC_VPORT_ZMAX_11[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_12", REG_MMIO, 0x00cc, 1, &mmPA_SC_VPORT_ZMIN_12[0], sizeof(mmPA_SC_VPORT_ZMIN_12)/sizeof(mmPA_SC_VPORT_ZMIN_12[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_12", REG_MMIO, 0x00cd, 1, &mmPA_SC_VPORT_ZMAX_12[0], sizeof(mmPA_SC_VPORT_ZMAX_12)/sizeof(mmPA_SC_VPORT_ZMAX_12[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_13", REG_MMIO, 0x00ce, 1, &mmPA_SC_VPORT_ZMIN_13[0], sizeof(mmPA_SC_VPORT_ZMIN_13)/sizeof(mmPA_SC_VPORT_ZMIN_13[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_13", REG_MMIO, 0x00cf, 1, &mmPA_SC_VPORT_ZMAX_13[0], sizeof(mmPA_SC_VPORT_ZMAX_13)/sizeof(mmPA_SC_VPORT_ZMAX_13[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_14", REG_MMIO, 0x00d0, 1, &mmPA_SC_VPORT_ZMIN_14[0], sizeof(mmPA_SC_VPORT_ZMIN_14)/sizeof(mmPA_SC_VPORT_ZMIN_14[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_14", REG_MMIO, 0x00d1, 1, &mmPA_SC_VPORT_ZMAX_14[0], sizeof(mmPA_SC_VPORT_ZMAX_14)/sizeof(mmPA_SC_VPORT_ZMAX_14[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_15", REG_MMIO, 0x00d2, 1, &mmPA_SC_VPORT_ZMIN_15[0], sizeof(mmPA_SC_VPORT_ZMIN_15)/sizeof(mmPA_SC_VPORT_ZMIN_15[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_15", REG_MMIO, 0x00d3, 1, &mmPA_SC_VPORT_ZMAX_15[0], sizeof(mmPA_SC_VPORT_ZMAX_15)/sizeof(mmPA_SC_VPORT_ZMAX_15[0]), 0, 0 },
	{ "mmPA_SC_RASTER_CONFIG", REG_MMIO, 0x00d4, 1, &mmPA_SC_RASTER_CONFIG[0], sizeof(mmPA_SC_RASTER_CONFIG)/sizeof(mmPA_SC_RASTER_CONFIG[0]), 0, 0 },
	{ "mmPA_SC_RASTER_CONFIG_1", REG_MMIO, 0x00d5, 1, &mmPA_SC_RASTER_CONFIG_1[0], sizeof(mmPA_SC_RASTER_CONFIG_1)/sizeof(mmPA_SC_RASTER_CONFIG_1[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_CONTROL", REG_MMIO, 0x00d6, 1, &mmPA_SC_SCREEN_EXTENT_CONTROL[0], sizeof(mmPA_SC_SCREEN_EXTENT_CONTROL)/sizeof(mmPA_SC_SCREEN_EXTENT_CONTROL[0]), 0, 0 },
	{ "mmPA_SC_TILE_STEERING_OVERRIDE", REG_MMIO, 0x00d7, 1, &mmPA_SC_TILE_STEERING_OVERRIDE[0], sizeof(mmPA_SC_TILE_STEERING_OVERRIDE)/sizeof(mmPA_SC_TILE_STEERING_OVERRIDE[0]), 0, 0 },
	{ "mmCP_PERFMON_CNTX_CNTL", REG_MMIO, 0x00d8, 1, &mmCP_PERFMON_CNTX_CNTL[0], sizeof(mmCP_PERFMON_CNTX_CNTL)/sizeof(mmCP_PERFMON_CNTX_CNTL[0]), 0, 0 },
	{ "mmCP_PIPEID", REG_MMIO, 0x00d9, 1, &mmCP_PIPEID[0], sizeof(mmCP_PIPEID)/sizeof(mmCP_PIPEID[0]), 0, 0 },
	{ "mmCP_RINGID", REG_MMIO, 0x00d9, 1, &mmCP_RINGID[0], sizeof(mmCP_RINGID)/sizeof(mmCP_RINGID[0]), 0, 0 },
	{ "mmCP_VMID", REG_MMIO, 0x00da, 1, &mmCP_VMID[0], sizeof(mmCP_VMID)/sizeof(mmCP_VMID[0]), 0, 0 },
	{ "mmPA_SC_RIGHT_VERT_GRID", REG_MMIO, 0x00e8, 1, &mmPA_SC_RIGHT_VERT_GRID[0], sizeof(mmPA_SC_RIGHT_VERT_GRID)/sizeof(mmPA_SC_RIGHT_VERT_GRID[0]), 0, 0 },
	{ "mmPA_SC_LEFT_VERT_GRID", REG_MMIO, 0x00e9, 1, &mmPA_SC_LEFT_VERT_GRID[0], sizeof(mmPA_SC_LEFT_VERT_GRID)/sizeof(mmPA_SC_LEFT_VERT_GRID[0]), 0, 0 },
	{ "mmPA_SC_HORIZ_GRID", REG_MMIO, 0x00ea, 1, &mmPA_SC_HORIZ_GRID[0], sizeof(mmPA_SC_HORIZ_GRID)/sizeof(mmPA_SC_HORIZ_GRID[0]), 0, 0 },
	{ "mmVGT_MULTI_PRIM_IB_RESET_INDX", REG_MMIO, 0x0103, 1, &mmVGT_MULTI_PRIM_IB_RESET_INDX[0], sizeof(mmVGT_MULTI_PRIM_IB_RESET_INDX)/sizeof(mmVGT_MULTI_PRIM_IB_RESET_INDX[0]), 0, 0 },
	{ "mmCB_BLEND_RED", REG_MMIO, 0x0105, 1, &mmCB_BLEND_RED[0], sizeof(mmCB_BLEND_RED)/sizeof(mmCB_BLEND_RED[0]), 0, 0 },
	{ "mmCB_BLEND_GREEN", REG_MMIO, 0x0106, 1, &mmCB_BLEND_GREEN[0], sizeof(mmCB_BLEND_GREEN)/sizeof(mmCB_BLEND_GREEN[0]), 0, 0 },
	{ "mmCB_BLEND_BLUE", REG_MMIO, 0x0107, 1, &mmCB_BLEND_BLUE[0], sizeof(mmCB_BLEND_BLUE)/sizeof(mmCB_BLEND_BLUE[0]), 0, 0 },
	{ "mmCB_BLEND_ALPHA", REG_MMIO, 0x0108, 1, &mmCB_BLEND_ALPHA[0], sizeof(mmCB_BLEND_ALPHA)/sizeof(mmCB_BLEND_ALPHA[0]), 0, 0 },
	{ "mmCB_DCC_CONTROL", REG_MMIO, 0x0109, 1, &mmCB_DCC_CONTROL[0], sizeof(mmCB_DCC_CONTROL)/sizeof(mmCB_DCC_CONTROL[0]), 0, 0 },
	{ "mmDB_STENCIL_CONTROL", REG_MMIO, 0x010b, 1, &mmDB_STENCIL_CONTROL[0], sizeof(mmDB_STENCIL_CONTROL)/sizeof(mmDB_STENCIL_CONTROL[0]), 0, 0 },
	{ "mmDB_STENCILREFMASK", REG_MMIO, 0x010c, 1, &mmDB_STENCILREFMASK[0], sizeof(mmDB_STENCILREFMASK)/sizeof(mmDB_STENCILREFMASK[0]), 0, 0 },
	{ "mmDB_STENCILREFMASK_BF", REG_MMIO, 0x010d, 1, &mmDB_STENCILREFMASK_BF[0], sizeof(mmDB_STENCILREFMASK_BF)/sizeof(mmDB_STENCILREFMASK_BF[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE", REG_MMIO, 0x010f, 1, &mmPA_CL_VPORT_XSCALE[0], sizeof(mmPA_CL_VPORT_XSCALE)/sizeof(mmPA_CL_VPORT_XSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET", REG_MMIO, 0x0110, 1, &mmPA_CL_VPORT_XOFFSET[0], sizeof(mmPA_CL_VPORT_XOFFSET)/sizeof(mmPA_CL_VPORT_XOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE", REG_MMIO, 0x0111, 1, &mmPA_CL_VPORT_YSCALE[0], sizeof(mmPA_CL_VPORT_YSCALE)/sizeof(mmPA_CL_VPORT_YSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET", REG_MMIO, 0x0112, 1, &mmPA_CL_VPORT_YOFFSET[0], sizeof(mmPA_CL_VPORT_YOFFSET)/sizeof(mmPA_CL_VPORT_YOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE", REG_MMIO, 0x0113, 1, &mmPA_CL_VPORT_ZSCALE[0], sizeof(mmPA_CL_VPORT_ZSCALE)/sizeof(mmPA_CL_VPORT_ZSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET", REG_MMIO, 0x0114, 1, &mmPA_CL_VPORT_ZOFFSET[0], sizeof(mmPA_CL_VPORT_ZOFFSET)/sizeof(mmPA_CL_VPORT_ZOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_1", REG_MMIO, 0x0115, 1, &mmPA_CL_VPORT_XSCALE_1[0], sizeof(mmPA_CL_VPORT_XSCALE_1)/sizeof(mmPA_CL_VPORT_XSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_1", REG_MMIO, 0x0116, 1, &mmPA_CL_VPORT_XOFFSET_1[0], sizeof(mmPA_CL_VPORT_XOFFSET_1)/sizeof(mmPA_CL_VPORT_XOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_1", REG_MMIO, 0x0117, 1, &mmPA_CL_VPORT_YSCALE_1[0], sizeof(mmPA_CL_VPORT_YSCALE_1)/sizeof(mmPA_CL_VPORT_YSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_1", REG_MMIO, 0x0118, 1, &mmPA_CL_VPORT_YOFFSET_1[0], sizeof(mmPA_CL_VPORT_YOFFSET_1)/sizeof(mmPA_CL_VPORT_YOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_1", REG_MMIO, 0x0119, 1, &mmPA_CL_VPORT_ZSCALE_1[0], sizeof(mmPA_CL_VPORT_ZSCALE_1)/sizeof(mmPA_CL_VPORT_ZSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_1", REG_MMIO, 0x011a, 1, &mmPA_CL_VPORT_ZOFFSET_1[0], sizeof(mmPA_CL_VPORT_ZOFFSET_1)/sizeof(mmPA_CL_VPORT_ZOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_2", REG_MMIO, 0x011b, 1, &mmPA_CL_VPORT_XSCALE_2[0], sizeof(mmPA_CL_VPORT_XSCALE_2)/sizeof(mmPA_CL_VPORT_XSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_2", REG_MMIO, 0x011c, 1, &mmPA_CL_VPORT_XOFFSET_2[0], sizeof(mmPA_CL_VPORT_XOFFSET_2)/sizeof(mmPA_CL_VPORT_XOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_2", REG_MMIO, 0x011d, 1, &mmPA_CL_VPORT_YSCALE_2[0], sizeof(mmPA_CL_VPORT_YSCALE_2)/sizeof(mmPA_CL_VPORT_YSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_2", REG_MMIO, 0x011e, 1, &mmPA_CL_VPORT_YOFFSET_2[0], sizeof(mmPA_CL_VPORT_YOFFSET_2)/sizeof(mmPA_CL_VPORT_YOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_2", REG_MMIO, 0x011f, 1, &mmPA_CL_VPORT_ZSCALE_2[0], sizeof(mmPA_CL_VPORT_ZSCALE_2)/sizeof(mmPA_CL_VPORT_ZSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_2", REG_MMIO, 0x0120, 1, &mmPA_CL_VPORT_ZOFFSET_2[0], sizeof(mmPA_CL_VPORT_ZOFFSET_2)/sizeof(mmPA_CL_VPORT_ZOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_3", REG_MMIO, 0x0121, 1, &mmPA_CL_VPORT_XSCALE_3[0], sizeof(mmPA_CL_VPORT_XSCALE_3)/sizeof(mmPA_CL_VPORT_XSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_3", REG_MMIO, 0x0122, 1, &mmPA_CL_VPORT_XOFFSET_3[0], sizeof(mmPA_CL_VPORT_XOFFSET_3)/sizeof(mmPA_CL_VPORT_XOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_3", REG_MMIO, 0x0123, 1, &mmPA_CL_VPORT_YSCALE_3[0], sizeof(mmPA_CL_VPORT_YSCALE_3)/sizeof(mmPA_CL_VPORT_YSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_3", REG_MMIO, 0x0124, 1, &mmPA_CL_VPORT_YOFFSET_3[0], sizeof(mmPA_CL_VPORT_YOFFSET_3)/sizeof(mmPA_CL_VPORT_YOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_3", REG_MMIO, 0x0125, 1, &mmPA_CL_VPORT_ZSCALE_3[0], sizeof(mmPA_CL_VPORT_ZSCALE_3)/sizeof(mmPA_CL_VPORT_ZSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_3", REG_MMIO, 0x0126, 1, &mmPA_CL_VPORT_ZOFFSET_3[0], sizeof(mmPA_CL_VPORT_ZOFFSET_3)/sizeof(mmPA_CL_VPORT_ZOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_4", REG_MMIO, 0x0127, 1, &mmPA_CL_VPORT_XSCALE_4[0], sizeof(mmPA_CL_VPORT_XSCALE_4)/sizeof(mmPA_CL_VPORT_XSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_4", REG_MMIO, 0x0128, 1, &mmPA_CL_VPORT_XOFFSET_4[0], sizeof(mmPA_CL_VPORT_XOFFSET_4)/sizeof(mmPA_CL_VPORT_XOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_4", REG_MMIO, 0x0129, 1, &mmPA_CL_VPORT_YSCALE_4[0], sizeof(mmPA_CL_VPORT_YSCALE_4)/sizeof(mmPA_CL_VPORT_YSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_4", REG_MMIO, 0x012a, 1, &mmPA_CL_VPORT_YOFFSET_4[0], sizeof(mmPA_CL_VPORT_YOFFSET_4)/sizeof(mmPA_CL_VPORT_YOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_4", REG_MMIO, 0x012b, 1, &mmPA_CL_VPORT_ZSCALE_4[0], sizeof(mmPA_CL_VPORT_ZSCALE_4)/sizeof(mmPA_CL_VPORT_ZSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_4", REG_MMIO, 0x012c, 1, &mmPA_CL_VPORT_ZOFFSET_4[0], sizeof(mmPA_CL_VPORT_ZOFFSET_4)/sizeof(mmPA_CL_VPORT_ZOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_5", REG_MMIO, 0x012d, 1, &mmPA_CL_VPORT_XSCALE_5[0], sizeof(mmPA_CL_VPORT_XSCALE_5)/sizeof(mmPA_CL_VPORT_XSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_5", REG_MMIO, 0x012e, 1, &mmPA_CL_VPORT_XOFFSET_5[0], sizeof(mmPA_CL_VPORT_XOFFSET_5)/sizeof(mmPA_CL_VPORT_XOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_5", REG_MMIO, 0x012f, 1, &mmPA_CL_VPORT_YSCALE_5[0], sizeof(mmPA_CL_VPORT_YSCALE_5)/sizeof(mmPA_CL_VPORT_YSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_5", REG_MMIO, 0x0130, 1, &mmPA_CL_VPORT_YOFFSET_5[0], sizeof(mmPA_CL_VPORT_YOFFSET_5)/sizeof(mmPA_CL_VPORT_YOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_5", REG_MMIO, 0x0131, 1, &mmPA_CL_VPORT_ZSCALE_5[0], sizeof(mmPA_CL_VPORT_ZSCALE_5)/sizeof(mmPA_CL_VPORT_ZSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_5", REG_MMIO, 0x0132, 1, &mmPA_CL_VPORT_ZOFFSET_5[0], sizeof(mmPA_CL_VPORT_ZOFFSET_5)/sizeof(mmPA_CL_VPORT_ZOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_6", REG_MMIO, 0x0133, 1, &mmPA_CL_VPORT_XSCALE_6[0], sizeof(mmPA_CL_VPORT_XSCALE_6)/sizeof(mmPA_CL_VPORT_XSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_6", REG_MMIO, 0x0134, 1, &mmPA_CL_VPORT_XOFFSET_6[0], sizeof(mmPA_CL_VPORT_XOFFSET_6)/sizeof(mmPA_CL_VPORT_XOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_6", REG_MMIO, 0x0135, 1, &mmPA_CL_VPORT_YSCALE_6[0], sizeof(mmPA_CL_VPORT_YSCALE_6)/sizeof(mmPA_CL_VPORT_YSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_6", REG_MMIO, 0x0136, 1, &mmPA_CL_VPORT_YOFFSET_6[0], sizeof(mmPA_CL_VPORT_YOFFSET_6)/sizeof(mmPA_CL_VPORT_YOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_6", REG_MMIO, 0x0137, 1, &mmPA_CL_VPORT_ZSCALE_6[0], sizeof(mmPA_CL_VPORT_ZSCALE_6)/sizeof(mmPA_CL_VPORT_ZSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_6", REG_MMIO, 0x0138, 1, &mmPA_CL_VPORT_ZOFFSET_6[0], sizeof(mmPA_CL_VPORT_ZOFFSET_6)/sizeof(mmPA_CL_VPORT_ZOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_7", REG_MMIO, 0x0139, 1, &mmPA_CL_VPORT_XSCALE_7[0], sizeof(mmPA_CL_VPORT_XSCALE_7)/sizeof(mmPA_CL_VPORT_XSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_7", REG_MMIO, 0x013a, 1, &mmPA_CL_VPORT_XOFFSET_7[0], sizeof(mmPA_CL_VPORT_XOFFSET_7)/sizeof(mmPA_CL_VPORT_XOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_7", REG_MMIO, 0x013b, 1, &mmPA_CL_VPORT_YSCALE_7[0], sizeof(mmPA_CL_VPORT_YSCALE_7)/sizeof(mmPA_CL_VPORT_YSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_7", REG_MMIO, 0x013c, 1, &mmPA_CL_VPORT_YOFFSET_7[0], sizeof(mmPA_CL_VPORT_YOFFSET_7)/sizeof(mmPA_CL_VPORT_YOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_7", REG_MMIO, 0x013d, 1, &mmPA_CL_VPORT_ZSCALE_7[0], sizeof(mmPA_CL_VPORT_ZSCALE_7)/sizeof(mmPA_CL_VPORT_ZSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_7", REG_MMIO, 0x013e, 1, &mmPA_CL_VPORT_ZOFFSET_7[0], sizeof(mmPA_CL_VPORT_ZOFFSET_7)/sizeof(mmPA_CL_VPORT_ZOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_8", REG_MMIO, 0x013f, 1, &mmPA_CL_VPORT_XSCALE_8[0], sizeof(mmPA_CL_VPORT_XSCALE_8)/sizeof(mmPA_CL_VPORT_XSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_8", REG_MMIO, 0x0140, 1, &mmPA_CL_VPORT_XOFFSET_8[0], sizeof(mmPA_CL_VPORT_XOFFSET_8)/sizeof(mmPA_CL_VPORT_XOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_8", REG_MMIO, 0x0141, 1, &mmPA_CL_VPORT_YSCALE_8[0], sizeof(mmPA_CL_VPORT_YSCALE_8)/sizeof(mmPA_CL_VPORT_YSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_8", REG_MMIO, 0x0142, 1, &mmPA_CL_VPORT_YOFFSET_8[0], sizeof(mmPA_CL_VPORT_YOFFSET_8)/sizeof(mmPA_CL_VPORT_YOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_8", REG_MMIO, 0x0143, 1, &mmPA_CL_VPORT_ZSCALE_8[0], sizeof(mmPA_CL_VPORT_ZSCALE_8)/sizeof(mmPA_CL_VPORT_ZSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_8", REG_MMIO, 0x0144, 1, &mmPA_CL_VPORT_ZOFFSET_8[0], sizeof(mmPA_CL_VPORT_ZOFFSET_8)/sizeof(mmPA_CL_VPORT_ZOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_9", REG_MMIO, 0x0145, 1, &mmPA_CL_VPORT_XSCALE_9[0], sizeof(mmPA_CL_VPORT_XSCALE_9)/sizeof(mmPA_CL_VPORT_XSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_9", REG_MMIO, 0x0146, 1, &mmPA_CL_VPORT_XOFFSET_9[0], sizeof(mmPA_CL_VPORT_XOFFSET_9)/sizeof(mmPA_CL_VPORT_XOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_9", REG_MMIO, 0x0147, 1, &mmPA_CL_VPORT_YSCALE_9[0], sizeof(mmPA_CL_VPORT_YSCALE_9)/sizeof(mmPA_CL_VPORT_YSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_9", REG_MMIO, 0x0148, 1, &mmPA_CL_VPORT_YOFFSET_9[0], sizeof(mmPA_CL_VPORT_YOFFSET_9)/sizeof(mmPA_CL_VPORT_YOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_9", REG_MMIO, 0x0149, 1, &mmPA_CL_VPORT_ZSCALE_9[0], sizeof(mmPA_CL_VPORT_ZSCALE_9)/sizeof(mmPA_CL_VPORT_ZSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_9", REG_MMIO, 0x014a, 1, &mmPA_CL_VPORT_ZOFFSET_9[0], sizeof(mmPA_CL_VPORT_ZOFFSET_9)/sizeof(mmPA_CL_VPORT_ZOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_10", REG_MMIO, 0x014b, 1, &mmPA_CL_VPORT_XSCALE_10[0], sizeof(mmPA_CL_VPORT_XSCALE_10)/sizeof(mmPA_CL_VPORT_XSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_10", REG_MMIO, 0x014c, 1, &mmPA_CL_VPORT_XOFFSET_10[0], sizeof(mmPA_CL_VPORT_XOFFSET_10)/sizeof(mmPA_CL_VPORT_XOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_10", REG_MMIO, 0x014d, 1, &mmPA_CL_VPORT_YSCALE_10[0], sizeof(mmPA_CL_VPORT_YSCALE_10)/sizeof(mmPA_CL_VPORT_YSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_10", REG_MMIO, 0x014e, 1, &mmPA_CL_VPORT_YOFFSET_10[0], sizeof(mmPA_CL_VPORT_YOFFSET_10)/sizeof(mmPA_CL_VPORT_YOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_10", REG_MMIO, 0x014f, 1, &mmPA_CL_VPORT_ZSCALE_10[0], sizeof(mmPA_CL_VPORT_ZSCALE_10)/sizeof(mmPA_CL_VPORT_ZSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_10", REG_MMIO, 0x0150, 1, &mmPA_CL_VPORT_ZOFFSET_10[0], sizeof(mmPA_CL_VPORT_ZOFFSET_10)/sizeof(mmPA_CL_VPORT_ZOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_11", REG_MMIO, 0x0151, 1, &mmPA_CL_VPORT_XSCALE_11[0], sizeof(mmPA_CL_VPORT_XSCALE_11)/sizeof(mmPA_CL_VPORT_XSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_11", REG_MMIO, 0x0152, 1, &mmPA_CL_VPORT_XOFFSET_11[0], sizeof(mmPA_CL_VPORT_XOFFSET_11)/sizeof(mmPA_CL_VPORT_XOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_11", REG_MMIO, 0x0153, 1, &mmPA_CL_VPORT_YSCALE_11[0], sizeof(mmPA_CL_VPORT_YSCALE_11)/sizeof(mmPA_CL_VPORT_YSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_11", REG_MMIO, 0x0154, 1, &mmPA_CL_VPORT_YOFFSET_11[0], sizeof(mmPA_CL_VPORT_YOFFSET_11)/sizeof(mmPA_CL_VPORT_YOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_11", REG_MMIO, 0x0155, 1, &mmPA_CL_VPORT_ZSCALE_11[0], sizeof(mmPA_CL_VPORT_ZSCALE_11)/sizeof(mmPA_CL_VPORT_ZSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_11", REG_MMIO, 0x0156, 1, &mmPA_CL_VPORT_ZOFFSET_11[0], sizeof(mmPA_CL_VPORT_ZOFFSET_11)/sizeof(mmPA_CL_VPORT_ZOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_12", REG_MMIO, 0x0157, 1, &mmPA_CL_VPORT_XSCALE_12[0], sizeof(mmPA_CL_VPORT_XSCALE_12)/sizeof(mmPA_CL_VPORT_XSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_12", REG_MMIO, 0x0158, 1, &mmPA_CL_VPORT_XOFFSET_12[0], sizeof(mmPA_CL_VPORT_XOFFSET_12)/sizeof(mmPA_CL_VPORT_XOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_12", REG_MMIO, 0x0159, 1, &mmPA_CL_VPORT_YSCALE_12[0], sizeof(mmPA_CL_VPORT_YSCALE_12)/sizeof(mmPA_CL_VPORT_YSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_12", REG_MMIO, 0x015a, 1, &mmPA_CL_VPORT_YOFFSET_12[0], sizeof(mmPA_CL_VPORT_YOFFSET_12)/sizeof(mmPA_CL_VPORT_YOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_12", REG_MMIO, 0x015b, 1, &mmPA_CL_VPORT_ZSCALE_12[0], sizeof(mmPA_CL_VPORT_ZSCALE_12)/sizeof(mmPA_CL_VPORT_ZSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_12", REG_MMIO, 0x015c, 1, &mmPA_CL_VPORT_ZOFFSET_12[0], sizeof(mmPA_CL_VPORT_ZOFFSET_12)/sizeof(mmPA_CL_VPORT_ZOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_13", REG_MMIO, 0x015d, 1, &mmPA_CL_VPORT_XSCALE_13[0], sizeof(mmPA_CL_VPORT_XSCALE_13)/sizeof(mmPA_CL_VPORT_XSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_13", REG_MMIO, 0x015e, 1, &mmPA_CL_VPORT_XOFFSET_13[0], sizeof(mmPA_CL_VPORT_XOFFSET_13)/sizeof(mmPA_CL_VPORT_XOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_13", REG_MMIO, 0x015f, 1, &mmPA_CL_VPORT_YSCALE_13[0], sizeof(mmPA_CL_VPORT_YSCALE_13)/sizeof(mmPA_CL_VPORT_YSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_13", REG_MMIO, 0x0160, 1, &mmPA_CL_VPORT_YOFFSET_13[0], sizeof(mmPA_CL_VPORT_YOFFSET_13)/sizeof(mmPA_CL_VPORT_YOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_13", REG_MMIO, 0x0161, 1, &mmPA_CL_VPORT_ZSCALE_13[0], sizeof(mmPA_CL_VPORT_ZSCALE_13)/sizeof(mmPA_CL_VPORT_ZSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_13", REG_MMIO, 0x0162, 1, &mmPA_CL_VPORT_ZOFFSET_13[0], sizeof(mmPA_CL_VPORT_ZOFFSET_13)/sizeof(mmPA_CL_VPORT_ZOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_14", REG_MMIO, 0x0163, 1, &mmPA_CL_VPORT_XSCALE_14[0], sizeof(mmPA_CL_VPORT_XSCALE_14)/sizeof(mmPA_CL_VPORT_XSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_14", REG_MMIO, 0x0164, 1, &mmPA_CL_VPORT_XOFFSET_14[0], sizeof(mmPA_CL_VPORT_XOFFSET_14)/sizeof(mmPA_CL_VPORT_XOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_14", REG_MMIO, 0x0165, 1, &mmPA_CL_VPORT_YSCALE_14[0], sizeof(mmPA_CL_VPORT_YSCALE_14)/sizeof(mmPA_CL_VPORT_YSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_14", REG_MMIO, 0x0166, 1, &mmPA_CL_VPORT_YOFFSET_14[0], sizeof(mmPA_CL_VPORT_YOFFSET_14)/sizeof(mmPA_CL_VPORT_YOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_14", REG_MMIO, 0x0167, 1, &mmPA_CL_VPORT_ZSCALE_14[0], sizeof(mmPA_CL_VPORT_ZSCALE_14)/sizeof(mmPA_CL_VPORT_ZSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_14", REG_MMIO, 0x0168, 1, &mmPA_CL_VPORT_ZOFFSET_14[0], sizeof(mmPA_CL_VPORT_ZOFFSET_14)/sizeof(mmPA_CL_VPORT_ZOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_15", REG_MMIO, 0x0169, 1, &mmPA_CL_VPORT_XSCALE_15[0], sizeof(mmPA_CL_VPORT_XSCALE_15)/sizeof(mmPA_CL_VPORT_XSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_15", REG_MMIO, 0x016a, 1, &mmPA_CL_VPORT_XOFFSET_15[0], sizeof(mmPA_CL_VPORT_XOFFSET_15)/sizeof(mmPA_CL_VPORT_XOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_15", REG_MMIO, 0x016b, 1, &mmPA_CL_VPORT_YSCALE_15[0], sizeof(mmPA_CL_VPORT_YSCALE_15)/sizeof(mmPA_CL_VPORT_YSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_15", REG_MMIO, 0x016c, 1, &mmPA_CL_VPORT_YOFFSET_15[0], sizeof(mmPA_CL_VPORT_YOFFSET_15)/sizeof(mmPA_CL_VPORT_YOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_15", REG_MMIO, 0x016d, 1, &mmPA_CL_VPORT_ZSCALE_15[0], sizeof(mmPA_CL_VPORT_ZSCALE_15)/sizeof(mmPA_CL_VPORT_ZSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_15", REG_MMIO, 0x016e, 1, &mmPA_CL_VPORT_ZOFFSET_15[0], sizeof(mmPA_CL_VPORT_ZOFFSET_15)/sizeof(mmPA_CL_VPORT_ZOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_X", REG_MMIO, 0x016f, 1, &mmPA_CL_UCP_0_X[0], sizeof(mmPA_CL_UCP_0_X)/sizeof(mmPA_CL_UCP_0_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_Y", REG_MMIO, 0x0170, 1, &mmPA_CL_UCP_0_Y[0], sizeof(mmPA_CL_UCP_0_Y)/sizeof(mmPA_CL_UCP_0_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_Z", REG_MMIO, 0x0171, 1, &mmPA_CL_UCP_0_Z[0], sizeof(mmPA_CL_UCP_0_Z)/sizeof(mmPA_CL_UCP_0_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_W", REG_MMIO, 0x0172, 1, &mmPA_CL_UCP_0_W[0], sizeof(mmPA_CL_UCP_0_W)/sizeof(mmPA_CL_UCP_0_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_X", REG_MMIO, 0x0173, 1, &mmPA_CL_UCP_1_X[0], sizeof(mmPA_CL_UCP_1_X)/sizeof(mmPA_CL_UCP_1_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_Y", REG_MMIO, 0x0174, 1, &mmPA_CL_UCP_1_Y[0], sizeof(mmPA_CL_UCP_1_Y)/sizeof(mmPA_CL_UCP_1_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_Z", REG_MMIO, 0x0175, 1, &mmPA_CL_UCP_1_Z[0], sizeof(mmPA_CL_UCP_1_Z)/sizeof(mmPA_CL_UCP_1_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_W", REG_MMIO, 0x0176, 1, &mmPA_CL_UCP_1_W[0], sizeof(mmPA_CL_UCP_1_W)/sizeof(mmPA_CL_UCP_1_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_X", REG_MMIO, 0x0177, 1, &mmPA_CL_UCP_2_X[0], sizeof(mmPA_CL_UCP_2_X)/sizeof(mmPA_CL_UCP_2_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_Y", REG_MMIO, 0x0178, 1, &mmPA_CL_UCP_2_Y[0], sizeof(mmPA_CL_UCP_2_Y)/sizeof(mmPA_CL_UCP_2_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_Z", REG_MMIO, 0x0179, 1, &mmPA_CL_UCP_2_Z[0], sizeof(mmPA_CL_UCP_2_Z)/sizeof(mmPA_CL_UCP_2_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_W", REG_MMIO, 0x017a, 1, &mmPA_CL_UCP_2_W[0], sizeof(mmPA_CL_UCP_2_W)/sizeof(mmPA_CL_UCP_2_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_X", REG_MMIO, 0x017b, 1, &mmPA_CL_UCP_3_X[0], sizeof(mmPA_CL_UCP_3_X)/sizeof(mmPA_CL_UCP_3_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_Y", REG_MMIO, 0x017c, 1, &mmPA_CL_UCP_3_Y[0], sizeof(mmPA_CL_UCP_3_Y)/sizeof(mmPA_CL_UCP_3_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_Z", REG_MMIO, 0x017d, 1, &mmPA_CL_UCP_3_Z[0], sizeof(mmPA_CL_UCP_3_Z)/sizeof(mmPA_CL_UCP_3_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_W", REG_MMIO, 0x017e, 1, &mmPA_CL_UCP_3_W[0], sizeof(mmPA_CL_UCP_3_W)/sizeof(mmPA_CL_UCP_3_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_X", REG_MMIO, 0x017f, 1, &mmPA_CL_UCP_4_X[0], sizeof(mmPA_CL_UCP_4_X)/sizeof(mmPA_CL_UCP_4_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_Y", REG_MMIO, 0x0180, 1, &mmPA_CL_UCP_4_Y[0], sizeof(mmPA_CL_UCP_4_Y)/sizeof(mmPA_CL_UCP_4_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_Z", REG_MMIO, 0x0181, 1, &mmPA_CL_UCP_4_Z[0], sizeof(mmPA_CL_UCP_4_Z)/sizeof(mmPA_CL_UCP_4_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_W", REG_MMIO, 0x0182, 1, &mmPA_CL_UCP_4_W[0], sizeof(mmPA_CL_UCP_4_W)/sizeof(mmPA_CL_UCP_4_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_X", REG_MMIO, 0x0183, 1, &mmPA_CL_UCP_5_X[0], sizeof(mmPA_CL_UCP_5_X)/sizeof(mmPA_CL_UCP_5_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_Y", REG_MMIO, 0x0184, 1, &mmPA_CL_UCP_5_Y[0], sizeof(mmPA_CL_UCP_5_Y)/sizeof(mmPA_CL_UCP_5_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_Z", REG_MMIO, 0x0185, 1, &mmPA_CL_UCP_5_Z[0], sizeof(mmPA_CL_UCP_5_Z)/sizeof(mmPA_CL_UCP_5_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_W", REG_MMIO, 0x0186, 1, &mmPA_CL_UCP_5_W[0], sizeof(mmPA_CL_UCP_5_W)/sizeof(mmPA_CL_UCP_5_W[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_0", REG_MMIO, 0x0191, 1, &mmSPI_PS_INPUT_CNTL_0[0], sizeof(mmSPI_PS_INPUT_CNTL_0)/sizeof(mmSPI_PS_INPUT_CNTL_0[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_1", REG_MMIO, 0x0192, 1, &mmSPI_PS_INPUT_CNTL_1[0], sizeof(mmSPI_PS_INPUT_CNTL_1)/sizeof(mmSPI_PS_INPUT_CNTL_1[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_2", REG_MMIO, 0x0193, 1, &mmSPI_PS_INPUT_CNTL_2[0], sizeof(mmSPI_PS_INPUT_CNTL_2)/sizeof(mmSPI_PS_INPUT_CNTL_2[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_3", REG_MMIO, 0x0194, 1, &mmSPI_PS_INPUT_CNTL_3[0], sizeof(mmSPI_PS_INPUT_CNTL_3)/sizeof(mmSPI_PS_INPUT_CNTL_3[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_4", REG_MMIO, 0x0195, 1, &mmSPI_PS_INPUT_CNTL_4[0], sizeof(mmSPI_PS_INPUT_CNTL_4)/sizeof(mmSPI_PS_INPUT_CNTL_4[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_5", REG_MMIO, 0x0196, 1, &mmSPI_PS_INPUT_CNTL_5[0], sizeof(mmSPI_PS_INPUT_CNTL_5)/sizeof(mmSPI_PS_INPUT_CNTL_5[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_6", REG_MMIO, 0x0197, 1, &mmSPI_PS_INPUT_CNTL_6[0], sizeof(mmSPI_PS_INPUT_CNTL_6)/sizeof(mmSPI_PS_INPUT_CNTL_6[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_7", REG_MMIO, 0x0198, 1, &mmSPI_PS_INPUT_CNTL_7[0], sizeof(mmSPI_PS_INPUT_CNTL_7)/sizeof(mmSPI_PS_INPUT_CNTL_7[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_8", REG_MMIO, 0x0199, 1, &mmSPI_PS_INPUT_CNTL_8[0], sizeof(mmSPI_PS_INPUT_CNTL_8)/sizeof(mmSPI_PS_INPUT_CNTL_8[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_9", REG_MMIO, 0x019a, 1, &mmSPI_PS_INPUT_CNTL_9[0], sizeof(mmSPI_PS_INPUT_CNTL_9)/sizeof(mmSPI_PS_INPUT_CNTL_9[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_10", REG_MMIO, 0x019b, 1, &mmSPI_PS_INPUT_CNTL_10[0], sizeof(mmSPI_PS_INPUT_CNTL_10)/sizeof(mmSPI_PS_INPUT_CNTL_10[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_11", REG_MMIO, 0x019c, 1, &mmSPI_PS_INPUT_CNTL_11[0], sizeof(mmSPI_PS_INPUT_CNTL_11)/sizeof(mmSPI_PS_INPUT_CNTL_11[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_12", REG_MMIO, 0x019d, 1, &mmSPI_PS_INPUT_CNTL_12[0], sizeof(mmSPI_PS_INPUT_CNTL_12)/sizeof(mmSPI_PS_INPUT_CNTL_12[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_13", REG_MMIO, 0x019e, 1, &mmSPI_PS_INPUT_CNTL_13[0], sizeof(mmSPI_PS_INPUT_CNTL_13)/sizeof(mmSPI_PS_INPUT_CNTL_13[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_14", REG_MMIO, 0x019f, 1, &mmSPI_PS_INPUT_CNTL_14[0], sizeof(mmSPI_PS_INPUT_CNTL_14)/sizeof(mmSPI_PS_INPUT_CNTL_14[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_15", REG_MMIO, 0x01a0, 1, &mmSPI_PS_INPUT_CNTL_15[0], sizeof(mmSPI_PS_INPUT_CNTL_15)/sizeof(mmSPI_PS_INPUT_CNTL_15[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_16", REG_MMIO, 0x01a1, 1, &mmSPI_PS_INPUT_CNTL_16[0], sizeof(mmSPI_PS_INPUT_CNTL_16)/sizeof(mmSPI_PS_INPUT_CNTL_16[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_17", REG_MMIO, 0x01a2, 1, &mmSPI_PS_INPUT_CNTL_17[0], sizeof(mmSPI_PS_INPUT_CNTL_17)/sizeof(mmSPI_PS_INPUT_CNTL_17[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_18", REG_MMIO, 0x01a3, 1, &mmSPI_PS_INPUT_CNTL_18[0], sizeof(mmSPI_PS_INPUT_CNTL_18)/sizeof(mmSPI_PS_INPUT_CNTL_18[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_19", REG_MMIO, 0x01a4, 1, &mmSPI_PS_INPUT_CNTL_19[0], sizeof(mmSPI_PS_INPUT_CNTL_19)/sizeof(mmSPI_PS_INPUT_CNTL_19[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_20", REG_MMIO, 0x01a5, 1, &mmSPI_PS_INPUT_CNTL_20[0], sizeof(mmSPI_PS_INPUT_CNTL_20)/sizeof(mmSPI_PS_INPUT_CNTL_20[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_21", REG_MMIO, 0x01a6, 1, &mmSPI_PS_INPUT_CNTL_21[0], sizeof(mmSPI_PS_INPUT_CNTL_21)/sizeof(mmSPI_PS_INPUT_CNTL_21[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_22", REG_MMIO, 0x01a7, 1, &mmSPI_PS_INPUT_CNTL_22[0], sizeof(mmSPI_PS_INPUT_CNTL_22)/sizeof(mmSPI_PS_INPUT_CNTL_22[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_23", REG_MMIO, 0x01a8, 1, &mmSPI_PS_INPUT_CNTL_23[0], sizeof(mmSPI_PS_INPUT_CNTL_23)/sizeof(mmSPI_PS_INPUT_CNTL_23[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_24", REG_MMIO, 0x01a9, 1, &mmSPI_PS_INPUT_CNTL_24[0], sizeof(mmSPI_PS_INPUT_CNTL_24)/sizeof(mmSPI_PS_INPUT_CNTL_24[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_25", REG_MMIO, 0x01aa, 1, &mmSPI_PS_INPUT_CNTL_25[0], sizeof(mmSPI_PS_INPUT_CNTL_25)/sizeof(mmSPI_PS_INPUT_CNTL_25[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_26", REG_MMIO, 0x01ab, 1, &mmSPI_PS_INPUT_CNTL_26[0], sizeof(mmSPI_PS_INPUT_CNTL_26)/sizeof(mmSPI_PS_INPUT_CNTL_26[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_27", REG_MMIO, 0x01ac, 1, &mmSPI_PS_INPUT_CNTL_27[0], sizeof(mmSPI_PS_INPUT_CNTL_27)/sizeof(mmSPI_PS_INPUT_CNTL_27[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_28", REG_MMIO, 0x01ad, 1, &mmSPI_PS_INPUT_CNTL_28[0], sizeof(mmSPI_PS_INPUT_CNTL_28)/sizeof(mmSPI_PS_INPUT_CNTL_28[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_29", REG_MMIO, 0x01ae, 1, &mmSPI_PS_INPUT_CNTL_29[0], sizeof(mmSPI_PS_INPUT_CNTL_29)/sizeof(mmSPI_PS_INPUT_CNTL_29[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_30", REG_MMIO, 0x01af, 1, &mmSPI_PS_INPUT_CNTL_30[0], sizeof(mmSPI_PS_INPUT_CNTL_30)/sizeof(mmSPI_PS_INPUT_CNTL_30[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_31", REG_MMIO, 0x01b0, 1, &mmSPI_PS_INPUT_CNTL_31[0], sizeof(mmSPI_PS_INPUT_CNTL_31)/sizeof(mmSPI_PS_INPUT_CNTL_31[0]), 0, 0 },
	{ "mmSPI_VS_OUT_CONFIG", REG_MMIO, 0x01b1, 1, &mmSPI_VS_OUT_CONFIG[0], sizeof(mmSPI_VS_OUT_CONFIG)/sizeof(mmSPI_VS_OUT_CONFIG[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_ENA", REG_MMIO, 0x01b3, 1, &mmSPI_PS_INPUT_ENA[0], sizeof(mmSPI_PS_INPUT_ENA)/sizeof(mmSPI_PS_INPUT_ENA[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_ADDR", REG_MMIO, 0x01b4, 1, &mmSPI_PS_INPUT_ADDR[0], sizeof(mmSPI_PS_INPUT_ADDR)/sizeof(mmSPI_PS_INPUT_ADDR[0]), 0, 0 },
	{ "mmSPI_INTERP_CONTROL_0", REG_MMIO, 0x01b5, 1, &mmSPI_INTERP_CONTROL_0[0], sizeof(mmSPI_INTERP_CONTROL_0)/sizeof(mmSPI_INTERP_CONTROL_0[0]), 0, 0 },
	{ "mmSPI_PS_IN_CONTROL", REG_MMIO, 0x01b6, 1, &mmSPI_PS_IN_CONTROL[0], sizeof(mmSPI_PS_IN_CONTROL)/sizeof(mmSPI_PS_IN_CONTROL[0]), 0, 0 },
	{ "mmSPI_BARYC_CNTL", REG_MMIO, 0x01b8, 1, &mmSPI_BARYC_CNTL[0], sizeof(mmSPI_BARYC_CNTL)/sizeof(mmSPI_BARYC_CNTL[0]), 0, 0 },
	{ "mmSPI_TMPRING_SIZE", REG_MMIO, 0x01ba, 1, &mmSPI_TMPRING_SIZE[0], sizeof(mmSPI_TMPRING_SIZE)/sizeof(mmSPI_TMPRING_SIZE[0]), 0, 0 },
	{ "mmSPI_SHADER_POS_FORMAT", REG_MMIO, 0x01c3, 1, &mmSPI_SHADER_POS_FORMAT[0], sizeof(mmSPI_SHADER_POS_FORMAT)/sizeof(mmSPI_SHADER_POS_FORMAT[0]), 0, 0 },
	{ "mmSPI_SHADER_Z_FORMAT", REG_MMIO, 0x01c4, 1, &mmSPI_SHADER_Z_FORMAT[0], sizeof(mmSPI_SHADER_Z_FORMAT)/sizeof(mmSPI_SHADER_Z_FORMAT[0]), 0, 0 },
	{ "mmSPI_SHADER_COL_FORMAT", REG_MMIO, 0x01c5, 1, &mmSPI_SHADER_COL_FORMAT[0], sizeof(mmSPI_SHADER_COL_FORMAT)/sizeof(mmSPI_SHADER_COL_FORMAT[0]), 0, 0 },
	{ "mmSX_PS_DOWNCONVERT", REG_MMIO, 0x01d5, 1, &mmSX_PS_DOWNCONVERT[0], sizeof(mmSX_PS_DOWNCONVERT)/sizeof(mmSX_PS_DOWNCONVERT[0]), 0, 0 },
	{ "mmSX_BLEND_OPT_EPSILON", REG_MMIO, 0x01d6, 1, &mmSX_BLEND_OPT_EPSILON[0], sizeof(mmSX_BLEND_OPT_EPSILON)/sizeof(mmSX_BLEND_OPT_EPSILON[0]), 0, 0 },
	{ "mmSX_BLEND_OPT_CONTROL", REG_MMIO, 0x01d7, 1, &mmSX_BLEND_OPT_CONTROL[0], sizeof(mmSX_BLEND_OPT_CONTROL)/sizeof(mmSX_BLEND_OPT_CONTROL[0]), 0, 0 },
	{ "mmSX_MRT0_BLEND_OPT", REG_MMIO, 0x01d8, 1, &mmSX_MRT0_BLEND_OPT[0], sizeof(mmSX_MRT0_BLEND_OPT)/sizeof(mmSX_MRT0_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT1_BLEND_OPT", REG_MMIO, 0x01d9, 1, &mmSX_MRT1_BLEND_OPT[0], sizeof(mmSX_MRT1_BLEND_OPT)/sizeof(mmSX_MRT1_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT2_BLEND_OPT", REG_MMIO, 0x01da, 1, &mmSX_MRT2_BLEND_OPT[0], sizeof(mmSX_MRT2_BLEND_OPT)/sizeof(mmSX_MRT2_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT3_BLEND_OPT", REG_MMIO, 0x01db, 1, &mmSX_MRT3_BLEND_OPT[0], sizeof(mmSX_MRT3_BLEND_OPT)/sizeof(mmSX_MRT3_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT4_BLEND_OPT", REG_MMIO, 0x01dc, 1, &mmSX_MRT4_BLEND_OPT[0], sizeof(mmSX_MRT4_BLEND_OPT)/sizeof(mmSX_MRT4_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT5_BLEND_OPT", REG_MMIO, 0x01dd, 1, &mmSX_MRT5_BLEND_OPT[0], sizeof(mmSX_MRT5_BLEND_OPT)/sizeof(mmSX_MRT5_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT6_BLEND_OPT", REG_MMIO, 0x01de, 1, &mmSX_MRT6_BLEND_OPT[0], sizeof(mmSX_MRT6_BLEND_OPT)/sizeof(mmSX_MRT6_BLEND_OPT[0]), 0, 0 },
	{ "mmSX_MRT7_BLEND_OPT", REG_MMIO, 0x01df, 1, &mmSX_MRT7_BLEND_OPT[0], sizeof(mmSX_MRT7_BLEND_OPT)/sizeof(mmSX_MRT7_BLEND_OPT[0]), 0, 0 },
	{ "mmCB_BLEND0_CONTROL", REG_MMIO, 0x01e0, 1, &mmCB_BLEND0_CONTROL[0], sizeof(mmCB_BLEND0_CONTROL)/sizeof(mmCB_BLEND0_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND1_CONTROL", REG_MMIO, 0x01e1, 1, &mmCB_BLEND1_CONTROL[0], sizeof(mmCB_BLEND1_CONTROL)/sizeof(mmCB_BLEND1_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND2_CONTROL", REG_MMIO, 0x01e2, 1, &mmCB_BLEND2_CONTROL[0], sizeof(mmCB_BLEND2_CONTROL)/sizeof(mmCB_BLEND2_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND3_CONTROL", REG_MMIO, 0x01e3, 1, &mmCB_BLEND3_CONTROL[0], sizeof(mmCB_BLEND3_CONTROL)/sizeof(mmCB_BLEND3_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND4_CONTROL", REG_MMIO, 0x01e4, 1, &mmCB_BLEND4_CONTROL[0], sizeof(mmCB_BLEND4_CONTROL)/sizeof(mmCB_BLEND4_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND5_CONTROL", REG_MMIO, 0x01e5, 1, &mmCB_BLEND5_CONTROL[0], sizeof(mmCB_BLEND5_CONTROL)/sizeof(mmCB_BLEND5_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND6_CONTROL", REG_MMIO, 0x01e6, 1, &mmCB_BLEND6_CONTROL[0], sizeof(mmCB_BLEND6_CONTROL)/sizeof(mmCB_BLEND6_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND7_CONTROL", REG_MMIO, 0x01e7, 1, &mmCB_BLEND7_CONTROL[0], sizeof(mmCB_BLEND7_CONTROL)/sizeof(mmCB_BLEND7_CONTROL[0]), 0, 0 },
	{ "mmCB_MRT0_EPITCH", REG_MMIO, 0x01e8, 1, &mmCB_MRT0_EPITCH[0], sizeof(mmCB_MRT0_EPITCH)/sizeof(mmCB_MRT0_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT1_EPITCH", REG_MMIO, 0x01e9, 1, &mmCB_MRT1_EPITCH[0], sizeof(mmCB_MRT1_EPITCH)/sizeof(mmCB_MRT1_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT2_EPITCH", REG_MMIO, 0x01ea, 1, &mmCB_MRT2_EPITCH[0], sizeof(mmCB_MRT2_EPITCH)/sizeof(mmCB_MRT2_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT3_EPITCH", REG_MMIO, 0x01eb, 1, &mmCB_MRT3_EPITCH[0], sizeof(mmCB_MRT3_EPITCH)/sizeof(mmCB_MRT3_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT4_EPITCH", REG_MMIO, 0x01ec, 1, &mmCB_MRT4_EPITCH[0], sizeof(mmCB_MRT4_EPITCH)/sizeof(mmCB_MRT4_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT5_EPITCH", REG_MMIO, 0x01ed, 1, &mmCB_MRT5_EPITCH[0], sizeof(mmCB_MRT5_EPITCH)/sizeof(mmCB_MRT5_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT6_EPITCH", REG_MMIO, 0x01ee, 1, &mmCB_MRT6_EPITCH[0], sizeof(mmCB_MRT6_EPITCH)/sizeof(mmCB_MRT6_EPITCH[0]), 0, 0 },
	{ "mmCB_MRT7_EPITCH", REG_MMIO, 0x01ef, 1, &mmCB_MRT7_EPITCH[0], sizeof(mmCB_MRT7_EPITCH)/sizeof(mmCB_MRT7_EPITCH[0]), 0, 0 },
	{ "mmCS_COPY_STATE", REG_MMIO, 0x01f3, 1, &mmCS_COPY_STATE[0], sizeof(mmCS_COPY_STATE)/sizeof(mmCS_COPY_STATE[0]), 0, 0 },
	{ "mmGFX_COPY_STATE", REG_MMIO, 0x01f4, 1, &mmGFX_COPY_STATE[0], sizeof(mmGFX_COPY_STATE)/sizeof(mmGFX_COPY_STATE[0]), 0, 0 },
	{ "mmPA_CL_POINT_X_RAD", REG_MMIO, 0x01f5, 1, &mmPA_CL_POINT_X_RAD[0], sizeof(mmPA_CL_POINT_X_RAD)/sizeof(mmPA_CL_POINT_X_RAD[0]), 0, 0 },
	{ "mmPA_CL_POINT_Y_RAD", REG_MMIO, 0x01f6, 1, &mmPA_CL_POINT_Y_RAD[0], sizeof(mmPA_CL_POINT_Y_RAD)/sizeof(mmPA_CL_POINT_Y_RAD[0]), 0, 0 },
	{ "mmPA_CL_POINT_SIZE", REG_MMIO, 0x01f7, 1, &mmPA_CL_POINT_SIZE[0], sizeof(mmPA_CL_POINT_SIZE)/sizeof(mmPA_CL_POINT_SIZE[0]), 0, 0 },
	{ "mmPA_CL_POINT_CULL_RAD", REG_MMIO, 0x01f8, 1, &mmPA_CL_POINT_CULL_RAD[0], sizeof(mmPA_CL_POINT_CULL_RAD)/sizeof(mmPA_CL_POINT_CULL_RAD[0]), 0, 0 },
	{ "mmVGT_DMA_BASE_HI", REG_MMIO, 0x01f9, 1, &mmVGT_DMA_BASE_HI[0], sizeof(mmVGT_DMA_BASE_HI)/sizeof(mmVGT_DMA_BASE_HI[0]), 0, 0 },
	{ "mmVGT_DMA_BASE", REG_MMIO, 0x01fa, 1, &mmVGT_DMA_BASE[0], sizeof(mmVGT_DMA_BASE)/sizeof(mmVGT_DMA_BASE[0]), 0, 0 },
	{ "mmVGT_DRAW_INITIATOR", REG_MMIO, 0x01fc, 1, &mmVGT_DRAW_INITIATOR[0], sizeof(mmVGT_DRAW_INITIATOR)/sizeof(mmVGT_DRAW_INITIATOR[0]), 0, 0 },
	{ "mmVGT_IMMED_DATA", REG_MMIO, 0x01fd, 1, &mmVGT_IMMED_DATA[0], sizeof(mmVGT_IMMED_DATA)/sizeof(mmVGT_IMMED_DATA[0]), 0, 0 },
	{ "mmVGT_EVENT_ADDRESS_REG", REG_MMIO, 0x01fe, 1, &mmVGT_EVENT_ADDRESS_REG[0], sizeof(mmVGT_EVENT_ADDRESS_REG)/sizeof(mmVGT_EVENT_ADDRESS_REG[0]), 0, 0 },
	{ "mmDB_DEPTH_CONTROL", REG_MMIO, 0x0200, 1, &mmDB_DEPTH_CONTROL[0], sizeof(mmDB_DEPTH_CONTROL)/sizeof(mmDB_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmDB_EQAA", REG_MMIO, 0x0201, 1, &mmDB_EQAA[0], sizeof(mmDB_EQAA)/sizeof(mmDB_EQAA[0]), 0, 0 },
	{ "mmCB_COLOR_CONTROL", REG_MMIO, 0x0202, 1, &mmCB_COLOR_CONTROL[0], sizeof(mmCB_COLOR_CONTROL)/sizeof(mmCB_COLOR_CONTROL[0]), 0, 0 },
	{ "mmDB_SHADER_CONTROL", REG_MMIO, 0x0203, 1, &mmDB_SHADER_CONTROL[0], sizeof(mmDB_SHADER_CONTROL)/sizeof(mmDB_SHADER_CONTROL[0]), 0, 0 },
	{ "mmPA_CL_CLIP_CNTL", REG_MMIO, 0x0204, 1, &mmPA_CL_CLIP_CNTL[0], sizeof(mmPA_CL_CLIP_CNTL)/sizeof(mmPA_CL_CLIP_CNTL[0]), 0, 0 },
	{ "mmPA_SU_SC_MODE_CNTL", REG_MMIO, 0x0205, 1, &mmPA_SU_SC_MODE_CNTL[0], sizeof(mmPA_SU_SC_MODE_CNTL)/sizeof(mmPA_SU_SC_MODE_CNTL[0]), 0, 0 },
	{ "mmPA_CL_VTE_CNTL", REG_MMIO, 0x0206, 1, &mmPA_CL_VTE_CNTL[0], sizeof(mmPA_CL_VTE_CNTL)/sizeof(mmPA_CL_VTE_CNTL[0]), 0, 0 },
	{ "mmPA_CL_VS_OUT_CNTL", REG_MMIO, 0x0207, 1, &mmPA_CL_VS_OUT_CNTL[0], sizeof(mmPA_CL_VS_OUT_CNTL)/sizeof(mmPA_CL_VS_OUT_CNTL[0]), 0, 0 },
	{ "mmPA_CL_NANINF_CNTL", REG_MMIO, 0x0208, 1, &mmPA_CL_NANINF_CNTL[0], sizeof(mmPA_CL_NANINF_CNTL)/sizeof(mmPA_CL_NANINF_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_CNTL", REG_MMIO, 0x0209, 1, &mmPA_SU_LINE_STIPPLE_CNTL[0], sizeof(mmPA_SU_LINE_STIPPLE_CNTL)/sizeof(mmPA_SU_LINE_STIPPLE_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_SCALE", REG_MMIO, 0x020a, 1, &mmPA_SU_LINE_STIPPLE_SCALE[0], sizeof(mmPA_SU_LINE_STIPPLE_SCALE)/sizeof(mmPA_SU_LINE_STIPPLE_SCALE[0]), 0, 0 },
	{ "mmPA_SU_PRIM_FILTER_CNTL", REG_MMIO, 0x020b, 1, &mmPA_SU_PRIM_FILTER_CNTL[0], sizeof(mmPA_SU_PRIM_FILTER_CNTL)/sizeof(mmPA_SU_PRIM_FILTER_CNTL[0]), 0, 0 },
	{ "mmPA_SU_SMALL_PRIM_FILTER_CNTL", REG_MMIO, 0x020c, 1, &mmPA_SU_SMALL_PRIM_FILTER_CNTL[0], sizeof(mmPA_SU_SMALL_PRIM_FILTER_CNTL)/sizeof(mmPA_SU_SMALL_PRIM_FILTER_CNTL[0]), 0, 0 },
	{ "mmPA_CL_OBJPRIM_ID_CNTL", REG_MMIO, 0x020d, 1, &mmPA_CL_OBJPRIM_ID_CNTL[0], sizeof(mmPA_CL_OBJPRIM_ID_CNTL)/sizeof(mmPA_CL_OBJPRIM_ID_CNTL[0]), 0, 0 },
	{ "mmPA_CL_NGG_CNTL", REG_MMIO, 0x020e, 1, &mmPA_CL_NGG_CNTL[0], sizeof(mmPA_CL_NGG_CNTL)/sizeof(mmPA_CL_NGG_CNTL[0]), 0, 0 },
	{ "mmPA_SU_OVER_RASTERIZATION_CNTL", REG_MMIO, 0x020f, 1, &mmPA_SU_OVER_RASTERIZATION_CNTL[0], sizeof(mmPA_SU_OVER_RASTERIZATION_CNTL)/sizeof(mmPA_SU_OVER_RASTERIZATION_CNTL[0]), 0, 0 },
	{ "mmPA_SU_POINT_SIZE", REG_MMIO, 0x0280, 1, &mmPA_SU_POINT_SIZE[0], sizeof(mmPA_SU_POINT_SIZE)/sizeof(mmPA_SU_POINT_SIZE[0]), 0, 0 },
	{ "mmPA_SU_POINT_MINMAX", REG_MMIO, 0x0281, 1, &mmPA_SU_POINT_MINMAX[0], sizeof(mmPA_SU_POINT_MINMAX)/sizeof(mmPA_SU_POINT_MINMAX[0]), 0, 0 },
	{ "mmPA_SU_LINE_CNTL", REG_MMIO, 0x0282, 1, &mmPA_SU_LINE_CNTL[0], sizeof(mmPA_SU_LINE_CNTL)/sizeof(mmPA_SU_LINE_CNTL[0]), 0, 0 },
	{ "mmPA_SC_LINE_STIPPLE", REG_MMIO, 0x0283, 1, &mmPA_SC_LINE_STIPPLE[0], sizeof(mmPA_SC_LINE_STIPPLE)/sizeof(mmPA_SC_LINE_STIPPLE[0]), 0, 0 },
	{ "mmVGT_OUTPUT_PATH_CNTL", REG_MMIO, 0x0284, 1, &mmVGT_OUTPUT_PATH_CNTL[0], sizeof(mmVGT_OUTPUT_PATH_CNTL)/sizeof(mmVGT_OUTPUT_PATH_CNTL[0]), 0, 0 },
	{ "mmVGT_HOS_CNTL", REG_MMIO, 0x0285, 1, &mmVGT_HOS_CNTL[0], sizeof(mmVGT_HOS_CNTL)/sizeof(mmVGT_HOS_CNTL[0]), 0, 0 },
	{ "mmVGT_HOS_MAX_TESS_LEVEL", REG_MMIO, 0x0286, 1, &mmVGT_HOS_MAX_TESS_LEVEL[0], sizeof(mmVGT_HOS_MAX_TESS_LEVEL)/sizeof(mmVGT_HOS_MAX_TESS_LEVEL[0]), 0, 0 },
	{ "mmVGT_HOS_MIN_TESS_LEVEL", REG_MMIO, 0x0287, 1, &mmVGT_HOS_MIN_TESS_LEVEL[0], sizeof(mmVGT_HOS_MIN_TESS_LEVEL)/sizeof(mmVGT_HOS_MIN_TESS_LEVEL[0]), 0, 0 },
	{ "mmVGT_HOS_REUSE_DEPTH", REG_MMIO, 0x0288, 1, &mmVGT_HOS_REUSE_DEPTH[0], sizeof(mmVGT_HOS_REUSE_DEPTH)/sizeof(mmVGT_HOS_REUSE_DEPTH[0]), 0, 0 },
	{ "mmVGT_GROUP_PRIM_TYPE", REG_MMIO, 0x0289, 1, &mmVGT_GROUP_PRIM_TYPE[0], sizeof(mmVGT_GROUP_PRIM_TYPE)/sizeof(mmVGT_GROUP_PRIM_TYPE[0]), 0, 0 },
	{ "mmVGT_GROUP_FIRST_DECR", REG_MMIO, 0x028a, 1, &mmVGT_GROUP_FIRST_DECR[0], sizeof(mmVGT_GROUP_FIRST_DECR)/sizeof(mmVGT_GROUP_FIRST_DECR[0]), 0, 0 },
	{ "mmVGT_GROUP_DECR", REG_MMIO, 0x028b, 1, &mmVGT_GROUP_DECR[0], sizeof(mmVGT_GROUP_DECR)/sizeof(mmVGT_GROUP_DECR[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_0_CNTL", REG_MMIO, 0x028c, 1, &mmVGT_GROUP_VECT_0_CNTL[0], sizeof(mmVGT_GROUP_VECT_0_CNTL)/sizeof(mmVGT_GROUP_VECT_0_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_1_CNTL", REG_MMIO, 0x028d, 1, &mmVGT_GROUP_VECT_1_CNTL[0], sizeof(mmVGT_GROUP_VECT_1_CNTL)/sizeof(mmVGT_GROUP_VECT_1_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_0_FMT_CNTL", REG_MMIO, 0x028e, 1, &mmVGT_GROUP_VECT_0_FMT_CNTL[0], sizeof(mmVGT_GROUP_VECT_0_FMT_CNTL)/sizeof(mmVGT_GROUP_VECT_0_FMT_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_1_FMT_CNTL", REG_MMIO, 0x028f, 1, &mmVGT_GROUP_VECT_1_FMT_CNTL[0], sizeof(mmVGT_GROUP_VECT_1_FMT_CNTL)/sizeof(mmVGT_GROUP_VECT_1_FMT_CNTL[0]), 0, 0 },
	{ "mmVGT_GS_MODE", REG_MMIO, 0x0290, 1, &mmVGT_GS_MODE[0], sizeof(mmVGT_GS_MODE)/sizeof(mmVGT_GS_MODE[0]), 0, 0 },
	{ "mmVGT_GS_ONCHIP_CNTL", REG_MMIO, 0x0291, 1, &mmVGT_GS_ONCHIP_CNTL[0], sizeof(mmVGT_GS_ONCHIP_CNTL)/sizeof(mmVGT_GS_ONCHIP_CNTL[0]), 0, 0 },
	{ "mmPA_SC_MODE_CNTL_0", REG_MMIO, 0x0292, 1, &mmPA_SC_MODE_CNTL_0[0], sizeof(mmPA_SC_MODE_CNTL_0)/sizeof(mmPA_SC_MODE_CNTL_0[0]), 0, 0 },
	{ "mmPA_SC_MODE_CNTL_1", REG_MMIO, 0x0293, 1, &mmPA_SC_MODE_CNTL_1[0], sizeof(mmPA_SC_MODE_CNTL_1)/sizeof(mmPA_SC_MODE_CNTL_1[0]), 0, 0 },
	{ "mmVGT_ENHANCE", REG_MMIO, 0x0294, 1, &mmVGT_ENHANCE[0], sizeof(mmVGT_ENHANCE)/sizeof(mmVGT_ENHANCE[0]), 0, 0 },
	{ "mmVGT_GS_PER_ES", REG_MMIO, 0x0295, 1, &mmVGT_GS_PER_ES[0], sizeof(mmVGT_GS_PER_ES)/sizeof(mmVGT_GS_PER_ES[0]), 0, 0 },
	{ "mmVGT_ES_PER_GS", REG_MMIO, 0x0296, 1, &mmVGT_ES_PER_GS[0], sizeof(mmVGT_ES_PER_GS)/sizeof(mmVGT_ES_PER_GS[0]), 0, 0 },
	{ "mmVGT_GS_PER_VS", REG_MMIO, 0x0297, 1, &mmVGT_GS_PER_VS[0], sizeof(mmVGT_GS_PER_VS)/sizeof(mmVGT_GS_PER_VS[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_1", REG_MMIO, 0x0298, 1, &mmVGT_GSVS_RING_OFFSET_1[0], sizeof(mmVGT_GSVS_RING_OFFSET_1)/sizeof(mmVGT_GSVS_RING_OFFSET_1[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_2", REG_MMIO, 0x0299, 1, &mmVGT_GSVS_RING_OFFSET_2[0], sizeof(mmVGT_GSVS_RING_OFFSET_2)/sizeof(mmVGT_GSVS_RING_OFFSET_2[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_3", REG_MMIO, 0x029a, 1, &mmVGT_GSVS_RING_OFFSET_3[0], sizeof(mmVGT_GSVS_RING_OFFSET_3)/sizeof(mmVGT_GSVS_RING_OFFSET_3[0]), 0, 0 },
	{ "mmVGT_GS_OUT_PRIM_TYPE", REG_MMIO, 0x029b, 1, &mmVGT_GS_OUT_PRIM_TYPE[0], sizeof(mmVGT_GS_OUT_PRIM_TYPE)/sizeof(mmVGT_GS_OUT_PRIM_TYPE[0]), 0, 0 },
	{ "mmIA_ENHANCE", REG_MMIO, 0x029c, 1, &mmIA_ENHANCE[0], sizeof(mmIA_ENHANCE)/sizeof(mmIA_ENHANCE[0]), 0, 0 },
	{ "mmVGT_DMA_SIZE", REG_MMIO, 0x029d, 1, &mmVGT_DMA_SIZE[0], sizeof(mmVGT_DMA_SIZE)/sizeof(mmVGT_DMA_SIZE[0]), 0, 0 },
	{ "mmVGT_DMA_MAX_SIZE", REG_MMIO, 0x029e, 1, &mmVGT_DMA_MAX_SIZE[0], sizeof(mmVGT_DMA_MAX_SIZE)/sizeof(mmVGT_DMA_MAX_SIZE[0]), 0, 0 },
	{ "mmVGT_DMA_INDEX_TYPE", REG_MMIO, 0x029f, 1, &mmVGT_DMA_INDEX_TYPE[0], sizeof(mmVGT_DMA_INDEX_TYPE)/sizeof(mmVGT_DMA_INDEX_TYPE[0]), 0, 0 },
	{ "mmWD_ENHANCE", REG_MMIO, 0x02a0, 1, &mmWD_ENHANCE[0], sizeof(mmWD_ENHANCE)/sizeof(mmWD_ENHANCE[0]), 0, 0 },
	{ "mmVGT_PRIMITIVEID_EN", REG_MMIO, 0x02a1, 1, &mmVGT_PRIMITIVEID_EN[0], sizeof(mmVGT_PRIMITIVEID_EN)/sizeof(mmVGT_PRIMITIVEID_EN[0]), 0, 0 },
	{ "mmVGT_DMA_NUM_INSTANCES", REG_MMIO, 0x02a2, 1, &mmVGT_DMA_NUM_INSTANCES[0], sizeof(mmVGT_DMA_NUM_INSTANCES)/sizeof(mmVGT_DMA_NUM_INSTANCES[0]), 0, 0 },
	{ "mmVGT_PRIMITIVEID_RESET", REG_MMIO, 0x02a3, 1, &mmVGT_PRIMITIVEID_RESET[0], sizeof(mmVGT_PRIMITIVEID_RESET)/sizeof(mmVGT_PRIMITIVEID_RESET[0]), 0, 0 },
	{ "mmVGT_EVENT_INITIATOR", REG_MMIO, 0x02a4, 1, &mmVGT_EVENT_INITIATOR[0], sizeof(mmVGT_EVENT_INITIATOR)/sizeof(mmVGT_EVENT_INITIATOR[0]), 0, 0 },
	{ "mmVGT_GS_MAX_PRIMS_PER_SUBGROUP", REG_MMIO, 0x02a5, 1, &mmVGT_GS_MAX_PRIMS_PER_SUBGROUP[0], sizeof(mmVGT_GS_MAX_PRIMS_PER_SUBGROUP)/sizeof(mmVGT_GS_MAX_PRIMS_PER_SUBGROUP[0]), 0, 0 },
	{ "mmVGT_DRAW_PAYLOAD_CNTL", REG_MMIO, 0x02a6, 1, &mmVGT_DRAW_PAYLOAD_CNTL[0], sizeof(mmVGT_DRAW_PAYLOAD_CNTL)/sizeof(mmVGT_DRAW_PAYLOAD_CNTL[0]), 0, 0 },
	{ "mmVGT_INSTANCE_STEP_RATE_0", REG_MMIO, 0x02a8, 1, &mmVGT_INSTANCE_STEP_RATE_0[0], sizeof(mmVGT_INSTANCE_STEP_RATE_0)/sizeof(mmVGT_INSTANCE_STEP_RATE_0[0]), 0, 0 },
	{ "mmVGT_INSTANCE_STEP_RATE_1", REG_MMIO, 0x02a9, 1, &mmVGT_INSTANCE_STEP_RATE_1[0], sizeof(mmVGT_INSTANCE_STEP_RATE_1)/sizeof(mmVGT_INSTANCE_STEP_RATE_1[0]), 0, 0 },
	{ "mmVGT_ESGS_RING_ITEMSIZE", REG_MMIO, 0x02ab, 1, &mmVGT_ESGS_RING_ITEMSIZE[0], sizeof(mmVGT_ESGS_RING_ITEMSIZE)/sizeof(mmVGT_ESGS_RING_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_ITEMSIZE", REG_MMIO, 0x02ac, 1, &mmVGT_GSVS_RING_ITEMSIZE[0], sizeof(mmVGT_GSVS_RING_ITEMSIZE)/sizeof(mmVGT_GSVS_RING_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_REUSE_OFF", REG_MMIO, 0x02ad, 1, &mmVGT_REUSE_OFF[0], sizeof(mmVGT_REUSE_OFF)/sizeof(mmVGT_REUSE_OFF[0]), 0, 0 },
	{ "mmVGT_VTX_CNT_EN", REG_MMIO, 0x02ae, 1, &mmVGT_VTX_CNT_EN[0], sizeof(mmVGT_VTX_CNT_EN)/sizeof(mmVGT_VTX_CNT_EN[0]), 0, 0 },
	{ "mmDB_HTILE_SURFACE", REG_MMIO, 0x02af, 1, &mmDB_HTILE_SURFACE[0], sizeof(mmDB_HTILE_SURFACE)/sizeof(mmDB_HTILE_SURFACE[0]), 0, 0 },
	{ "mmDB_SRESULTS_COMPARE_STATE0", REG_MMIO, 0x02b0, 1, &mmDB_SRESULTS_COMPARE_STATE0[0], sizeof(mmDB_SRESULTS_COMPARE_STATE0)/sizeof(mmDB_SRESULTS_COMPARE_STATE0[0]), 0, 0 },
	{ "mmDB_SRESULTS_COMPARE_STATE1", REG_MMIO, 0x02b1, 1, &mmDB_SRESULTS_COMPARE_STATE1[0], sizeof(mmDB_SRESULTS_COMPARE_STATE1)/sizeof(mmDB_SRESULTS_COMPARE_STATE1[0]), 0, 0 },
	{ "mmDB_PRELOAD_CONTROL", REG_MMIO, 0x02b2, 1, &mmDB_PRELOAD_CONTROL[0], sizeof(mmDB_PRELOAD_CONTROL)/sizeof(mmDB_PRELOAD_CONTROL[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_0", REG_MMIO, 0x02b4, 1, &mmVGT_STRMOUT_BUFFER_SIZE_0[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_0)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_0", REG_MMIO, 0x02b5, 1, &mmVGT_STRMOUT_VTX_STRIDE_0[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_0)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_0", REG_MMIO, 0x02b7, 1, &mmVGT_STRMOUT_BUFFER_OFFSET_0[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_0)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_1", REG_MMIO, 0x02b8, 1, &mmVGT_STRMOUT_BUFFER_SIZE_1[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_1)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_1", REG_MMIO, 0x02b9, 1, &mmVGT_STRMOUT_VTX_STRIDE_1[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_1)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_1", REG_MMIO, 0x02bb, 1, &mmVGT_STRMOUT_BUFFER_OFFSET_1[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_1)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_2", REG_MMIO, 0x02bc, 1, &mmVGT_STRMOUT_BUFFER_SIZE_2[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_2)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_2", REG_MMIO, 0x02bd, 1, &mmVGT_STRMOUT_VTX_STRIDE_2[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_2)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_2", REG_MMIO, 0x02bf, 1, &mmVGT_STRMOUT_BUFFER_OFFSET_2[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_2)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_3", REG_MMIO, 0x02c0, 1, &mmVGT_STRMOUT_BUFFER_SIZE_3[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_3)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_3", REG_MMIO, 0x02c1, 1, &mmVGT_STRMOUT_VTX_STRIDE_3[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_3)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_3", REG_MMIO, 0x02c3, 1, &mmVGT_STRMOUT_BUFFER_OFFSET_3[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_3)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET", REG_MMIO, 0x02ca, 1, &mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET[0], sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET)/sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE", REG_MMIO, 0x02cb, 1, &mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE[0], sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE)/sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE", REG_MMIO, 0x02cc, 1, &mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE[0], sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE)/sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE[0]), 0, 0 },
	{ "mmVGT_GS_MAX_VERT_OUT", REG_MMIO, 0x02ce, 1, &mmVGT_GS_MAX_VERT_OUT[0], sizeof(mmVGT_GS_MAX_VERT_OUT)/sizeof(mmVGT_GS_MAX_VERT_OUT[0]), 0, 0 },
	{ "mmVGT_TESS_DISTRIBUTION", REG_MMIO, 0x02d4, 1, &mmVGT_TESS_DISTRIBUTION[0], sizeof(mmVGT_TESS_DISTRIBUTION)/sizeof(mmVGT_TESS_DISTRIBUTION[0]), 0, 0 },
	{ "mmVGT_SHADER_STAGES_EN", REG_MMIO, 0x02d5, 1, &mmVGT_SHADER_STAGES_EN[0], sizeof(mmVGT_SHADER_STAGES_EN)/sizeof(mmVGT_SHADER_STAGES_EN[0]), 0, 0 },
	{ "mmVGT_LS_HS_CONFIG", REG_MMIO, 0x02d6, 1, &mmVGT_LS_HS_CONFIG[0], sizeof(mmVGT_LS_HS_CONFIG)/sizeof(mmVGT_LS_HS_CONFIG[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE", REG_MMIO, 0x02d7, 1, &mmVGT_GS_VERT_ITEMSIZE[0], sizeof(mmVGT_GS_VERT_ITEMSIZE)/sizeof(mmVGT_GS_VERT_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_1", REG_MMIO, 0x02d8, 1, &mmVGT_GS_VERT_ITEMSIZE_1[0], sizeof(mmVGT_GS_VERT_ITEMSIZE_1)/sizeof(mmVGT_GS_VERT_ITEMSIZE_1[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_2", REG_MMIO, 0x02d9, 1, &mmVGT_GS_VERT_ITEMSIZE_2[0], sizeof(mmVGT_GS_VERT_ITEMSIZE_2)/sizeof(mmVGT_GS_VERT_ITEMSIZE_2[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_3", REG_MMIO, 0x02da, 1, &mmVGT_GS_VERT_ITEMSIZE_3[0], sizeof(mmVGT_GS_VERT_ITEMSIZE_3)/sizeof(mmVGT_GS_VERT_ITEMSIZE_3[0]), 0, 0 },
	{ "mmVGT_TF_PARAM", REG_MMIO, 0x02db, 1, &mmVGT_TF_PARAM[0], sizeof(mmVGT_TF_PARAM)/sizeof(mmVGT_TF_PARAM[0]), 0, 0 },
	{ "mmDB_ALPHA_TO_MASK", REG_MMIO, 0x02dc, 1, &mmDB_ALPHA_TO_MASK[0], sizeof(mmDB_ALPHA_TO_MASK)/sizeof(mmDB_ALPHA_TO_MASK[0]), 0, 0 },
	{ "mmVGT_DISPATCH_DRAW_INDEX", REG_MMIO, 0x02dd, 1, &mmVGT_DISPATCH_DRAW_INDEX[0], sizeof(mmVGT_DISPATCH_DRAW_INDEX)/sizeof(mmVGT_DISPATCH_DRAW_INDEX[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_DB_FMT_CNTL", REG_MMIO, 0x02de, 1, &mmPA_SU_POLY_OFFSET_DB_FMT_CNTL[0], sizeof(mmPA_SU_POLY_OFFSET_DB_FMT_CNTL)/sizeof(mmPA_SU_POLY_OFFSET_DB_FMT_CNTL[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_CLAMP", REG_MMIO, 0x02df, 1, &mmPA_SU_POLY_OFFSET_CLAMP[0], sizeof(mmPA_SU_POLY_OFFSET_CLAMP)/sizeof(mmPA_SU_POLY_OFFSET_CLAMP[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_FRONT_SCALE", REG_MMIO, 0x02e0, 1, &mmPA_SU_POLY_OFFSET_FRONT_SCALE[0], sizeof(mmPA_SU_POLY_OFFSET_FRONT_SCALE)/sizeof(mmPA_SU_POLY_OFFSET_FRONT_SCALE[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_FRONT_OFFSET", REG_MMIO, 0x02e1, 1, &mmPA_SU_POLY_OFFSET_FRONT_OFFSET[0], sizeof(mmPA_SU_POLY_OFFSET_FRONT_OFFSET)/sizeof(mmPA_SU_POLY_OFFSET_FRONT_OFFSET[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_BACK_SCALE", REG_MMIO, 0x02e2, 1, &mmPA_SU_POLY_OFFSET_BACK_SCALE[0], sizeof(mmPA_SU_POLY_OFFSET_BACK_SCALE)/sizeof(mmPA_SU_POLY_OFFSET_BACK_SCALE[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_BACK_OFFSET", REG_MMIO, 0x02e3, 1, &mmPA_SU_POLY_OFFSET_BACK_OFFSET[0], sizeof(mmPA_SU_POLY_OFFSET_BACK_OFFSET)/sizeof(mmPA_SU_POLY_OFFSET_BACK_OFFSET[0]), 0, 0 },
	{ "mmVGT_GS_INSTANCE_CNT", REG_MMIO, 0x02e4, 1, &mmVGT_GS_INSTANCE_CNT[0], sizeof(mmVGT_GS_INSTANCE_CNT)/sizeof(mmVGT_GS_INSTANCE_CNT[0]), 0, 0 },
	{ "mmVGT_STRMOUT_CONFIG", REG_MMIO, 0x02e5, 1, &mmVGT_STRMOUT_CONFIG[0], sizeof(mmVGT_STRMOUT_CONFIG)/sizeof(mmVGT_STRMOUT_CONFIG[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_CONFIG", REG_MMIO, 0x02e6, 1, &mmVGT_STRMOUT_BUFFER_CONFIG[0], sizeof(mmVGT_STRMOUT_BUFFER_CONFIG)/sizeof(mmVGT_STRMOUT_BUFFER_CONFIG[0]), 0, 0 },
	{ "mmVGT_DMA_EVENT_INITIATOR", REG_MMIO, 0x02e7, 1, &mmVGT_DMA_EVENT_INITIATOR[0], sizeof(mmVGT_DMA_EVENT_INITIATOR)/sizeof(mmVGT_DMA_EVENT_INITIATOR[0]), 0, 0 },
	{ "mmPA_SC_CENTROID_PRIORITY_0", REG_MMIO, 0x02f5, 1, &mmPA_SC_CENTROID_PRIORITY_0[0], sizeof(mmPA_SC_CENTROID_PRIORITY_0)/sizeof(mmPA_SC_CENTROID_PRIORITY_0[0]), 0, 0 },
	{ "mmPA_SC_CENTROID_PRIORITY_1", REG_MMIO, 0x02f6, 1, &mmPA_SC_CENTROID_PRIORITY_1[0], sizeof(mmPA_SC_CENTROID_PRIORITY_1)/sizeof(mmPA_SC_CENTROID_PRIORITY_1[0]), 0, 0 },
	{ "mmPA_SC_LINE_CNTL", REG_MMIO, 0x02f7, 1, &mmPA_SC_LINE_CNTL[0], sizeof(mmPA_SC_LINE_CNTL)/sizeof(mmPA_SC_LINE_CNTL[0]), 0, 0 },
	{ "mmPA_SC_AA_CONFIG", REG_MMIO, 0x02f8, 1, &mmPA_SC_AA_CONFIG[0], sizeof(mmPA_SC_AA_CONFIG)/sizeof(mmPA_SC_AA_CONFIG[0]), 0, 0 },
	{ "mmPA_SU_VTX_CNTL", REG_MMIO, 0x02f9, 1, &mmPA_SU_VTX_CNTL[0], sizeof(mmPA_SU_VTX_CNTL)/sizeof(mmPA_SU_VTX_CNTL[0]), 0, 0 },
	{ "mmPA_CL_GB_VERT_CLIP_ADJ", REG_MMIO, 0x02fa, 1, &mmPA_CL_GB_VERT_CLIP_ADJ[0], sizeof(mmPA_CL_GB_VERT_CLIP_ADJ)/sizeof(mmPA_CL_GB_VERT_CLIP_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_VERT_DISC_ADJ", REG_MMIO, 0x02fb, 1, &mmPA_CL_GB_VERT_DISC_ADJ[0], sizeof(mmPA_CL_GB_VERT_DISC_ADJ)/sizeof(mmPA_CL_GB_VERT_DISC_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_HORZ_CLIP_ADJ", REG_MMIO, 0x02fc, 1, &mmPA_CL_GB_HORZ_CLIP_ADJ[0], sizeof(mmPA_CL_GB_HORZ_CLIP_ADJ)/sizeof(mmPA_CL_GB_HORZ_CLIP_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_HORZ_DISC_ADJ", REG_MMIO, 0x02fd, 1, &mmPA_CL_GB_HORZ_DISC_ADJ[0], sizeof(mmPA_CL_GB_HORZ_DISC_ADJ)/sizeof(mmPA_CL_GB_HORZ_DISC_ADJ[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0", REG_MMIO, 0x02fe, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1", REG_MMIO, 0x02ff, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2", REG_MMIO, 0x0300, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3", REG_MMIO, 0x0301, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0", REG_MMIO, 0x0302, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1", REG_MMIO, 0x0303, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2", REG_MMIO, 0x0304, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3", REG_MMIO, 0x0305, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0", REG_MMIO, 0x0306, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1", REG_MMIO, 0x0307, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2", REG_MMIO, 0x0308, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3", REG_MMIO, 0x0309, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0", REG_MMIO, 0x030a, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1", REG_MMIO, 0x030b, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2", REG_MMIO, 0x030c, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3", REG_MMIO, 0x030d, 1, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3[0]), 0, 0 },
	{ "mmPA_SC_AA_MASK_X0Y0_X1Y0", REG_MMIO, 0x030e, 1, &mmPA_SC_AA_MASK_X0Y0_X1Y0[0], sizeof(mmPA_SC_AA_MASK_X0Y0_X1Y0)/sizeof(mmPA_SC_AA_MASK_X0Y0_X1Y0[0]), 0, 0 },
	{ "mmPA_SC_AA_MASK_X0Y1_X1Y1", REG_MMIO, 0x030f, 1, &mmPA_SC_AA_MASK_X0Y1_X1Y1[0], sizeof(mmPA_SC_AA_MASK_X0Y1_X1Y1)/sizeof(mmPA_SC_AA_MASK_X0Y1_X1Y1[0]), 0, 0 },
	{ "mmPA_SC_SHADER_CONTROL", REG_MMIO, 0x0310, 1, &mmPA_SC_SHADER_CONTROL[0], sizeof(mmPA_SC_SHADER_CONTROL)/sizeof(mmPA_SC_SHADER_CONTROL[0]), 0, 0 },
	{ "mmPA_SC_BINNER_CNTL_0", REG_MMIO, 0x0311, 1, &mmPA_SC_BINNER_CNTL_0[0], sizeof(mmPA_SC_BINNER_CNTL_0)/sizeof(mmPA_SC_BINNER_CNTL_0[0]), 0, 0 },
	{ "mmPA_SC_BINNER_CNTL_1", REG_MMIO, 0x0312, 1, &mmPA_SC_BINNER_CNTL_1[0], sizeof(mmPA_SC_BINNER_CNTL_1)/sizeof(mmPA_SC_BINNER_CNTL_1[0]), 0, 0 },
	{ "mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL", REG_MMIO, 0x0313, 1, &mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL[0], sizeof(mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL)/sizeof(mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL[0]), 0, 0 },
	{ "mmPA_SC_NGG_MODE_CNTL", REG_MMIO, 0x0314, 1, &mmPA_SC_NGG_MODE_CNTL[0], sizeof(mmPA_SC_NGG_MODE_CNTL)/sizeof(mmPA_SC_NGG_MODE_CNTL[0]), 0, 0 },
	{ "mmVGT_VERTEX_REUSE_BLOCK_CNTL", REG_MMIO, 0x0316, 1, &mmVGT_VERTEX_REUSE_BLOCK_CNTL[0], sizeof(mmVGT_VERTEX_REUSE_BLOCK_CNTL)/sizeof(mmVGT_VERTEX_REUSE_BLOCK_CNTL[0]), 0, 0 },
	{ "mmVGT_OUT_DEALLOC_CNTL", REG_MMIO, 0x0317, 1, &mmVGT_OUT_DEALLOC_CNTL[0], sizeof(mmVGT_OUT_DEALLOC_CNTL)/sizeof(mmVGT_OUT_DEALLOC_CNTL[0]), 0, 0 },
	{ "mmCB_COLOR0_BASE", REG_MMIO, 0x0318, 1, &mmCB_COLOR0_BASE[0], sizeof(mmCB_COLOR0_BASE)/sizeof(mmCB_COLOR0_BASE[0]), 0, 0 },
	{ "mmCB_COLOR0_BASE_EXT", REG_MMIO, 0x0319, 1, &mmCB_COLOR0_BASE_EXT[0], sizeof(mmCB_COLOR0_BASE_EXT)/sizeof(mmCB_COLOR0_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR0_ATTRIB2", REG_MMIO, 0x031a, 1, &mmCB_COLOR0_ATTRIB2[0], sizeof(mmCB_COLOR0_ATTRIB2)/sizeof(mmCB_COLOR0_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR0_VIEW", REG_MMIO, 0x031b, 1, &mmCB_COLOR0_VIEW[0], sizeof(mmCB_COLOR0_VIEW)/sizeof(mmCB_COLOR0_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR0_INFO", REG_MMIO, 0x031c, 1, &mmCB_COLOR0_INFO[0], sizeof(mmCB_COLOR0_INFO)/sizeof(mmCB_COLOR0_INFO[0]), 0, 0 },
	{ "mmCB_COLOR0_ATTRIB", REG_MMIO, 0x031d, 1, &mmCB_COLOR0_ATTRIB[0], sizeof(mmCB_COLOR0_ATTRIB)/sizeof(mmCB_COLOR0_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR0_DCC_CONTROL", REG_MMIO, 0x031e, 1, &mmCB_COLOR0_DCC_CONTROL[0], sizeof(mmCB_COLOR0_DCC_CONTROL)/sizeof(mmCB_COLOR0_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR0_CMASK", REG_MMIO, 0x031f, 1, &mmCB_COLOR0_CMASK[0], sizeof(mmCB_COLOR0_CMASK)/sizeof(mmCB_COLOR0_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR0_CMASK_BASE_EXT", REG_MMIO, 0x0320, 1, &mmCB_COLOR0_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR0_CMASK_BASE_EXT)/sizeof(mmCB_COLOR0_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR0_FMASK", REG_MMIO, 0x0321, 1, &mmCB_COLOR0_FMASK[0], sizeof(mmCB_COLOR0_FMASK)/sizeof(mmCB_COLOR0_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR0_FMASK_BASE_EXT", REG_MMIO, 0x0322, 1, &mmCB_COLOR0_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR0_FMASK_BASE_EXT)/sizeof(mmCB_COLOR0_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR0_CLEAR_WORD0", REG_MMIO, 0x0323, 1, &mmCB_COLOR0_CLEAR_WORD0[0], sizeof(mmCB_COLOR0_CLEAR_WORD0)/sizeof(mmCB_COLOR0_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR0_CLEAR_WORD1", REG_MMIO, 0x0324, 1, &mmCB_COLOR0_CLEAR_WORD1[0], sizeof(mmCB_COLOR0_CLEAR_WORD1)/sizeof(mmCB_COLOR0_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR0_DCC_BASE", REG_MMIO, 0x0325, 1, &mmCB_COLOR0_DCC_BASE[0], sizeof(mmCB_COLOR0_DCC_BASE)/sizeof(mmCB_COLOR0_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR0_DCC_BASE_EXT", REG_MMIO, 0x0326, 1, &mmCB_COLOR0_DCC_BASE_EXT[0], sizeof(mmCB_COLOR0_DCC_BASE_EXT)/sizeof(mmCB_COLOR0_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR1_BASE", REG_MMIO, 0x0327, 1, &mmCB_COLOR1_BASE[0], sizeof(mmCB_COLOR1_BASE)/sizeof(mmCB_COLOR1_BASE[0]), 0, 0 },
	{ "mmCB_COLOR1_BASE_EXT", REG_MMIO, 0x0328, 1, &mmCB_COLOR1_BASE_EXT[0], sizeof(mmCB_COLOR1_BASE_EXT)/sizeof(mmCB_COLOR1_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR1_ATTRIB2", REG_MMIO, 0x0329, 1, &mmCB_COLOR1_ATTRIB2[0], sizeof(mmCB_COLOR1_ATTRIB2)/sizeof(mmCB_COLOR1_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR1_VIEW", REG_MMIO, 0x032a, 1, &mmCB_COLOR1_VIEW[0], sizeof(mmCB_COLOR1_VIEW)/sizeof(mmCB_COLOR1_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR1_INFO", REG_MMIO, 0x032b, 1, &mmCB_COLOR1_INFO[0], sizeof(mmCB_COLOR1_INFO)/sizeof(mmCB_COLOR1_INFO[0]), 0, 0 },
	{ "mmCB_COLOR1_ATTRIB", REG_MMIO, 0x032c, 1, &mmCB_COLOR1_ATTRIB[0], sizeof(mmCB_COLOR1_ATTRIB)/sizeof(mmCB_COLOR1_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR1_DCC_CONTROL", REG_MMIO, 0x032d, 1, &mmCB_COLOR1_DCC_CONTROL[0], sizeof(mmCB_COLOR1_DCC_CONTROL)/sizeof(mmCB_COLOR1_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR1_CMASK", REG_MMIO, 0x032e, 1, &mmCB_COLOR1_CMASK[0], sizeof(mmCB_COLOR1_CMASK)/sizeof(mmCB_COLOR1_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR1_CMASK_BASE_EXT", REG_MMIO, 0x032f, 1, &mmCB_COLOR1_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR1_CMASK_BASE_EXT)/sizeof(mmCB_COLOR1_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR1_FMASK", REG_MMIO, 0x0330, 1, &mmCB_COLOR1_FMASK[0], sizeof(mmCB_COLOR1_FMASK)/sizeof(mmCB_COLOR1_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR1_FMASK_BASE_EXT", REG_MMIO, 0x0331, 1, &mmCB_COLOR1_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR1_FMASK_BASE_EXT)/sizeof(mmCB_COLOR1_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR1_CLEAR_WORD0", REG_MMIO, 0x0332, 1, &mmCB_COLOR1_CLEAR_WORD0[0], sizeof(mmCB_COLOR1_CLEAR_WORD0)/sizeof(mmCB_COLOR1_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR1_CLEAR_WORD1", REG_MMIO, 0x0333, 1, &mmCB_COLOR1_CLEAR_WORD1[0], sizeof(mmCB_COLOR1_CLEAR_WORD1)/sizeof(mmCB_COLOR1_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR1_DCC_BASE", REG_MMIO, 0x0334, 1, &mmCB_COLOR1_DCC_BASE[0], sizeof(mmCB_COLOR1_DCC_BASE)/sizeof(mmCB_COLOR1_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR1_DCC_BASE_EXT", REG_MMIO, 0x0335, 1, &mmCB_COLOR1_DCC_BASE_EXT[0], sizeof(mmCB_COLOR1_DCC_BASE_EXT)/sizeof(mmCB_COLOR1_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR2_BASE", REG_MMIO, 0x0336, 1, &mmCB_COLOR2_BASE[0], sizeof(mmCB_COLOR2_BASE)/sizeof(mmCB_COLOR2_BASE[0]), 0, 0 },
	{ "mmCB_COLOR2_BASE_EXT", REG_MMIO, 0x0337, 1, &mmCB_COLOR2_BASE_EXT[0], sizeof(mmCB_COLOR2_BASE_EXT)/sizeof(mmCB_COLOR2_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR2_ATTRIB2", REG_MMIO, 0x0338, 1, &mmCB_COLOR2_ATTRIB2[0], sizeof(mmCB_COLOR2_ATTRIB2)/sizeof(mmCB_COLOR2_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR2_VIEW", REG_MMIO, 0x0339, 1, &mmCB_COLOR2_VIEW[0], sizeof(mmCB_COLOR2_VIEW)/sizeof(mmCB_COLOR2_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR2_INFO", REG_MMIO, 0x033a, 1, &mmCB_COLOR2_INFO[0], sizeof(mmCB_COLOR2_INFO)/sizeof(mmCB_COLOR2_INFO[0]), 0, 0 },
	{ "mmCB_COLOR2_ATTRIB", REG_MMIO, 0x033b, 1, &mmCB_COLOR2_ATTRIB[0], sizeof(mmCB_COLOR2_ATTRIB)/sizeof(mmCB_COLOR2_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR2_DCC_CONTROL", REG_MMIO, 0x033c, 1, &mmCB_COLOR2_DCC_CONTROL[0], sizeof(mmCB_COLOR2_DCC_CONTROL)/sizeof(mmCB_COLOR2_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR2_CMASK", REG_MMIO, 0x033d, 1, &mmCB_COLOR2_CMASK[0], sizeof(mmCB_COLOR2_CMASK)/sizeof(mmCB_COLOR2_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR2_CMASK_BASE_EXT", REG_MMIO, 0x033e, 1, &mmCB_COLOR2_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR2_CMASK_BASE_EXT)/sizeof(mmCB_COLOR2_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR2_FMASK", REG_MMIO, 0x033f, 1, &mmCB_COLOR2_FMASK[0], sizeof(mmCB_COLOR2_FMASK)/sizeof(mmCB_COLOR2_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR2_FMASK_BASE_EXT", REG_MMIO, 0x0340, 1, &mmCB_COLOR2_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR2_FMASK_BASE_EXT)/sizeof(mmCB_COLOR2_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR2_CLEAR_WORD0", REG_MMIO, 0x0341, 1, &mmCB_COLOR2_CLEAR_WORD0[0], sizeof(mmCB_COLOR2_CLEAR_WORD0)/sizeof(mmCB_COLOR2_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR2_CLEAR_WORD1", REG_MMIO, 0x0342, 1, &mmCB_COLOR2_CLEAR_WORD1[0], sizeof(mmCB_COLOR2_CLEAR_WORD1)/sizeof(mmCB_COLOR2_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR2_DCC_BASE", REG_MMIO, 0x0343, 1, &mmCB_COLOR2_DCC_BASE[0], sizeof(mmCB_COLOR2_DCC_BASE)/sizeof(mmCB_COLOR2_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR2_DCC_BASE_EXT", REG_MMIO, 0x0344, 1, &mmCB_COLOR2_DCC_BASE_EXT[0], sizeof(mmCB_COLOR2_DCC_BASE_EXT)/sizeof(mmCB_COLOR2_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR3_BASE", REG_MMIO, 0x0345, 1, &mmCB_COLOR3_BASE[0], sizeof(mmCB_COLOR3_BASE)/sizeof(mmCB_COLOR3_BASE[0]), 0, 0 },
	{ "mmCB_COLOR3_BASE_EXT", REG_MMIO, 0x0346, 1, &mmCB_COLOR3_BASE_EXT[0], sizeof(mmCB_COLOR3_BASE_EXT)/sizeof(mmCB_COLOR3_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR3_ATTRIB2", REG_MMIO, 0x0347, 1, &mmCB_COLOR3_ATTRIB2[0], sizeof(mmCB_COLOR3_ATTRIB2)/sizeof(mmCB_COLOR3_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR3_VIEW", REG_MMIO, 0x0348, 1, &mmCB_COLOR3_VIEW[0], sizeof(mmCB_COLOR3_VIEW)/sizeof(mmCB_COLOR3_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR3_INFO", REG_MMIO, 0x0349, 1, &mmCB_COLOR3_INFO[0], sizeof(mmCB_COLOR3_INFO)/sizeof(mmCB_COLOR3_INFO[0]), 0, 0 },
	{ "mmCB_COLOR3_ATTRIB", REG_MMIO, 0x034a, 1, &mmCB_COLOR3_ATTRIB[0], sizeof(mmCB_COLOR3_ATTRIB)/sizeof(mmCB_COLOR3_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR3_DCC_CONTROL", REG_MMIO, 0x034b, 1, &mmCB_COLOR3_DCC_CONTROL[0], sizeof(mmCB_COLOR3_DCC_CONTROL)/sizeof(mmCB_COLOR3_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR3_CMASK", REG_MMIO, 0x034c, 1, &mmCB_COLOR3_CMASK[0], sizeof(mmCB_COLOR3_CMASK)/sizeof(mmCB_COLOR3_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR3_CMASK_BASE_EXT", REG_MMIO, 0x034d, 1, &mmCB_COLOR3_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR3_CMASK_BASE_EXT)/sizeof(mmCB_COLOR3_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR3_FMASK", REG_MMIO, 0x034e, 1, &mmCB_COLOR3_FMASK[0], sizeof(mmCB_COLOR3_FMASK)/sizeof(mmCB_COLOR3_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR3_FMASK_BASE_EXT", REG_MMIO, 0x034f, 1, &mmCB_COLOR3_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR3_FMASK_BASE_EXT)/sizeof(mmCB_COLOR3_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR3_CLEAR_WORD0", REG_MMIO, 0x0350, 1, &mmCB_COLOR3_CLEAR_WORD0[0], sizeof(mmCB_COLOR3_CLEAR_WORD0)/sizeof(mmCB_COLOR3_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR3_CLEAR_WORD1", REG_MMIO, 0x0351, 1, &mmCB_COLOR3_CLEAR_WORD1[0], sizeof(mmCB_COLOR3_CLEAR_WORD1)/sizeof(mmCB_COLOR3_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR3_DCC_BASE", REG_MMIO, 0x0352, 1, &mmCB_COLOR3_DCC_BASE[0], sizeof(mmCB_COLOR3_DCC_BASE)/sizeof(mmCB_COLOR3_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR3_DCC_BASE_EXT", REG_MMIO, 0x0353, 1, &mmCB_COLOR3_DCC_BASE_EXT[0], sizeof(mmCB_COLOR3_DCC_BASE_EXT)/sizeof(mmCB_COLOR3_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR4_BASE", REG_MMIO, 0x0354, 1, &mmCB_COLOR4_BASE[0], sizeof(mmCB_COLOR4_BASE)/sizeof(mmCB_COLOR4_BASE[0]), 0, 0 },
	{ "mmCB_COLOR4_BASE_EXT", REG_MMIO, 0x0355, 1, &mmCB_COLOR4_BASE_EXT[0], sizeof(mmCB_COLOR4_BASE_EXT)/sizeof(mmCB_COLOR4_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR4_ATTRIB2", REG_MMIO, 0x0356, 1, &mmCB_COLOR4_ATTRIB2[0], sizeof(mmCB_COLOR4_ATTRIB2)/sizeof(mmCB_COLOR4_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR4_VIEW", REG_MMIO, 0x0357, 1, &mmCB_COLOR4_VIEW[0], sizeof(mmCB_COLOR4_VIEW)/sizeof(mmCB_COLOR4_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR4_INFO", REG_MMIO, 0x0358, 1, &mmCB_COLOR4_INFO[0], sizeof(mmCB_COLOR4_INFO)/sizeof(mmCB_COLOR4_INFO[0]), 0, 0 },
	{ "mmCB_COLOR4_ATTRIB", REG_MMIO, 0x0359, 1, &mmCB_COLOR4_ATTRIB[0], sizeof(mmCB_COLOR4_ATTRIB)/sizeof(mmCB_COLOR4_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR4_DCC_CONTROL", REG_MMIO, 0x035a, 1, &mmCB_COLOR4_DCC_CONTROL[0], sizeof(mmCB_COLOR4_DCC_CONTROL)/sizeof(mmCB_COLOR4_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR4_CMASK", REG_MMIO, 0x035b, 1, &mmCB_COLOR4_CMASK[0], sizeof(mmCB_COLOR4_CMASK)/sizeof(mmCB_COLOR4_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR4_CMASK_BASE_EXT", REG_MMIO, 0x035c, 1, &mmCB_COLOR4_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR4_CMASK_BASE_EXT)/sizeof(mmCB_COLOR4_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR4_FMASK", REG_MMIO, 0x035d, 1, &mmCB_COLOR4_FMASK[0], sizeof(mmCB_COLOR4_FMASK)/sizeof(mmCB_COLOR4_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR4_FMASK_BASE_EXT", REG_MMIO, 0x035e, 1, &mmCB_COLOR4_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR4_FMASK_BASE_EXT)/sizeof(mmCB_COLOR4_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR4_CLEAR_WORD0", REG_MMIO, 0x035f, 1, &mmCB_COLOR4_CLEAR_WORD0[0], sizeof(mmCB_COLOR4_CLEAR_WORD0)/sizeof(mmCB_COLOR4_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR4_CLEAR_WORD1", REG_MMIO, 0x0360, 1, &mmCB_COLOR4_CLEAR_WORD1[0], sizeof(mmCB_COLOR4_CLEAR_WORD1)/sizeof(mmCB_COLOR4_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR4_DCC_BASE", REG_MMIO, 0x0361, 1, &mmCB_COLOR4_DCC_BASE[0], sizeof(mmCB_COLOR4_DCC_BASE)/sizeof(mmCB_COLOR4_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR4_DCC_BASE_EXT", REG_MMIO, 0x0362, 1, &mmCB_COLOR4_DCC_BASE_EXT[0], sizeof(mmCB_COLOR4_DCC_BASE_EXT)/sizeof(mmCB_COLOR4_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR5_BASE", REG_MMIO, 0x0363, 1, &mmCB_COLOR5_BASE[0], sizeof(mmCB_COLOR5_BASE)/sizeof(mmCB_COLOR5_BASE[0]), 0, 0 },
	{ "mmCB_COLOR5_BASE_EXT", REG_MMIO, 0x0364, 1, &mmCB_COLOR5_BASE_EXT[0], sizeof(mmCB_COLOR5_BASE_EXT)/sizeof(mmCB_COLOR5_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR5_ATTRIB2", REG_MMIO, 0x0365, 1, &mmCB_COLOR5_ATTRIB2[0], sizeof(mmCB_COLOR5_ATTRIB2)/sizeof(mmCB_COLOR5_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR5_VIEW", REG_MMIO, 0x0366, 1, &mmCB_COLOR5_VIEW[0], sizeof(mmCB_COLOR5_VIEW)/sizeof(mmCB_COLOR5_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR5_INFO", REG_MMIO, 0x0367, 1, &mmCB_COLOR5_INFO[0], sizeof(mmCB_COLOR5_INFO)/sizeof(mmCB_COLOR5_INFO[0]), 0, 0 },
	{ "mmCB_COLOR5_ATTRIB", REG_MMIO, 0x0368, 1, &mmCB_COLOR5_ATTRIB[0], sizeof(mmCB_COLOR5_ATTRIB)/sizeof(mmCB_COLOR5_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR5_DCC_CONTROL", REG_MMIO, 0x0369, 1, &mmCB_COLOR5_DCC_CONTROL[0], sizeof(mmCB_COLOR5_DCC_CONTROL)/sizeof(mmCB_COLOR5_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR5_CMASK", REG_MMIO, 0x036a, 1, &mmCB_COLOR5_CMASK[0], sizeof(mmCB_COLOR5_CMASK)/sizeof(mmCB_COLOR5_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR5_CMASK_BASE_EXT", REG_MMIO, 0x036b, 1, &mmCB_COLOR5_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR5_CMASK_BASE_EXT)/sizeof(mmCB_COLOR5_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR5_FMASK", REG_MMIO, 0x036c, 1, &mmCB_COLOR5_FMASK[0], sizeof(mmCB_COLOR5_FMASK)/sizeof(mmCB_COLOR5_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR5_FMASK_BASE_EXT", REG_MMIO, 0x036d, 1, &mmCB_COLOR5_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR5_FMASK_BASE_EXT)/sizeof(mmCB_COLOR5_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR5_CLEAR_WORD0", REG_MMIO, 0x036e, 1, &mmCB_COLOR5_CLEAR_WORD0[0], sizeof(mmCB_COLOR5_CLEAR_WORD0)/sizeof(mmCB_COLOR5_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR5_CLEAR_WORD1", REG_MMIO, 0x036f, 1, &mmCB_COLOR5_CLEAR_WORD1[0], sizeof(mmCB_COLOR5_CLEAR_WORD1)/sizeof(mmCB_COLOR5_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR5_DCC_BASE", REG_MMIO, 0x0370, 1, &mmCB_COLOR5_DCC_BASE[0], sizeof(mmCB_COLOR5_DCC_BASE)/sizeof(mmCB_COLOR5_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR5_DCC_BASE_EXT", REG_MMIO, 0x0371, 1, &mmCB_COLOR5_DCC_BASE_EXT[0], sizeof(mmCB_COLOR5_DCC_BASE_EXT)/sizeof(mmCB_COLOR5_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR6_BASE", REG_MMIO, 0x0372, 1, &mmCB_COLOR6_BASE[0], sizeof(mmCB_COLOR6_BASE)/sizeof(mmCB_COLOR6_BASE[0]), 0, 0 },
	{ "mmCB_COLOR6_BASE_EXT", REG_MMIO, 0x0373, 1, &mmCB_COLOR6_BASE_EXT[0], sizeof(mmCB_COLOR6_BASE_EXT)/sizeof(mmCB_COLOR6_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR6_ATTRIB2", REG_MMIO, 0x0374, 1, &mmCB_COLOR6_ATTRIB2[0], sizeof(mmCB_COLOR6_ATTRIB2)/sizeof(mmCB_COLOR6_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR6_VIEW", REG_MMIO, 0x0375, 1, &mmCB_COLOR6_VIEW[0], sizeof(mmCB_COLOR6_VIEW)/sizeof(mmCB_COLOR6_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR6_INFO", REG_MMIO, 0x0376, 1, &mmCB_COLOR6_INFO[0], sizeof(mmCB_COLOR6_INFO)/sizeof(mmCB_COLOR6_INFO[0]), 0, 0 },
	{ "mmCB_COLOR6_ATTRIB", REG_MMIO, 0x0377, 1, &mmCB_COLOR6_ATTRIB[0], sizeof(mmCB_COLOR6_ATTRIB)/sizeof(mmCB_COLOR6_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR6_DCC_CONTROL", REG_MMIO, 0x0378, 1, &mmCB_COLOR6_DCC_CONTROL[0], sizeof(mmCB_COLOR6_DCC_CONTROL)/sizeof(mmCB_COLOR6_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR6_CMASK", REG_MMIO, 0x0379, 1, &mmCB_COLOR6_CMASK[0], sizeof(mmCB_COLOR6_CMASK)/sizeof(mmCB_COLOR6_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR6_CMASK_BASE_EXT", REG_MMIO, 0x037a, 1, &mmCB_COLOR6_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR6_CMASK_BASE_EXT)/sizeof(mmCB_COLOR6_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR6_FMASK", REG_MMIO, 0x037b, 1, &mmCB_COLOR6_FMASK[0], sizeof(mmCB_COLOR6_FMASK)/sizeof(mmCB_COLOR6_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR6_FMASK_BASE_EXT", REG_MMIO, 0x037c, 1, &mmCB_COLOR6_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR6_FMASK_BASE_EXT)/sizeof(mmCB_COLOR6_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR6_CLEAR_WORD0", REG_MMIO, 0x037d, 1, &mmCB_COLOR6_CLEAR_WORD0[0], sizeof(mmCB_COLOR6_CLEAR_WORD0)/sizeof(mmCB_COLOR6_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR6_CLEAR_WORD1", REG_MMIO, 0x037e, 1, &mmCB_COLOR6_CLEAR_WORD1[0], sizeof(mmCB_COLOR6_CLEAR_WORD1)/sizeof(mmCB_COLOR6_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR6_DCC_BASE", REG_MMIO, 0x037f, 1, &mmCB_COLOR6_DCC_BASE[0], sizeof(mmCB_COLOR6_DCC_BASE)/sizeof(mmCB_COLOR6_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR6_DCC_BASE_EXT", REG_MMIO, 0x0380, 1, &mmCB_COLOR6_DCC_BASE_EXT[0], sizeof(mmCB_COLOR6_DCC_BASE_EXT)/sizeof(mmCB_COLOR6_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR7_BASE", REG_MMIO, 0x0381, 1, &mmCB_COLOR7_BASE[0], sizeof(mmCB_COLOR7_BASE)/sizeof(mmCB_COLOR7_BASE[0]), 0, 0 },
	{ "mmCB_COLOR7_BASE_EXT", REG_MMIO, 0x0382, 1, &mmCB_COLOR7_BASE_EXT[0], sizeof(mmCB_COLOR7_BASE_EXT)/sizeof(mmCB_COLOR7_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR7_ATTRIB2", REG_MMIO, 0x0383, 1, &mmCB_COLOR7_ATTRIB2[0], sizeof(mmCB_COLOR7_ATTRIB2)/sizeof(mmCB_COLOR7_ATTRIB2[0]), 0, 0 },
	{ "mmCB_COLOR7_VIEW", REG_MMIO, 0x0384, 1, &mmCB_COLOR7_VIEW[0], sizeof(mmCB_COLOR7_VIEW)/sizeof(mmCB_COLOR7_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR7_INFO", REG_MMIO, 0x0385, 1, &mmCB_COLOR7_INFO[0], sizeof(mmCB_COLOR7_INFO)/sizeof(mmCB_COLOR7_INFO[0]), 0, 0 },
	{ "mmCB_COLOR7_ATTRIB", REG_MMIO, 0x0386, 1, &mmCB_COLOR7_ATTRIB[0], sizeof(mmCB_COLOR7_ATTRIB)/sizeof(mmCB_COLOR7_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR7_DCC_CONTROL", REG_MMIO, 0x0387, 1, &mmCB_COLOR7_DCC_CONTROL[0], sizeof(mmCB_COLOR7_DCC_CONTROL)/sizeof(mmCB_COLOR7_DCC_CONTROL[0]), 0, 0 },
	{ "mmCB_COLOR7_CMASK", REG_MMIO, 0x0388, 1, &mmCB_COLOR7_CMASK[0], sizeof(mmCB_COLOR7_CMASK)/sizeof(mmCB_COLOR7_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR7_CMASK_BASE_EXT", REG_MMIO, 0x0389, 1, &mmCB_COLOR7_CMASK_BASE_EXT[0], sizeof(mmCB_COLOR7_CMASK_BASE_EXT)/sizeof(mmCB_COLOR7_CMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR7_FMASK", REG_MMIO, 0x038a, 1, &mmCB_COLOR7_FMASK[0], sizeof(mmCB_COLOR7_FMASK)/sizeof(mmCB_COLOR7_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR7_FMASK_BASE_EXT", REG_MMIO, 0x038b, 1, &mmCB_COLOR7_FMASK_BASE_EXT[0], sizeof(mmCB_COLOR7_FMASK_BASE_EXT)/sizeof(mmCB_COLOR7_FMASK_BASE_EXT[0]), 0, 0 },
	{ "mmCB_COLOR7_CLEAR_WORD0", REG_MMIO, 0x038c, 1, &mmCB_COLOR7_CLEAR_WORD0[0], sizeof(mmCB_COLOR7_CLEAR_WORD0)/sizeof(mmCB_COLOR7_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR7_CLEAR_WORD1", REG_MMIO, 0x038d, 1, &mmCB_COLOR7_CLEAR_WORD1[0], sizeof(mmCB_COLOR7_CLEAR_WORD1)/sizeof(mmCB_COLOR7_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR7_DCC_BASE", REG_MMIO, 0x038e, 1, &mmCB_COLOR7_DCC_BASE[0], sizeof(mmCB_COLOR7_DCC_BASE)/sizeof(mmCB_COLOR7_DCC_BASE[0]), 0, 0 },
	{ "mmCB_COLOR7_DCC_BASE_EXT", REG_MMIO, 0x038f, 1, &mmCB_COLOR7_DCC_BASE_EXT[0], sizeof(mmCB_COLOR7_DCC_BASE_EXT)/sizeof(mmCB_COLOR7_DCC_BASE_EXT[0]), 0, 0 },
	{ "mmCP_EOP_DONE_ADDR_LO", REG_MMIO, 0x2000, 1, &mmCP_EOP_DONE_ADDR_LO[0], sizeof(mmCP_EOP_DONE_ADDR_LO)/sizeof(mmCP_EOP_DONE_ADDR_LO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_ADDR_HI", REG_MMIO, 0x2001, 1, &mmCP_EOP_DONE_ADDR_HI[0], sizeof(mmCP_EOP_DONE_ADDR_HI)/sizeof(mmCP_EOP_DONE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_LO", REG_MMIO, 0x2002, 1, &mmCP_EOP_DONE_DATA_LO[0], sizeof(mmCP_EOP_DONE_DATA_LO)/sizeof(mmCP_EOP_DONE_DATA_LO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_HI", REG_MMIO, 0x2003, 1, &mmCP_EOP_DONE_DATA_HI[0], sizeof(mmCP_EOP_DONE_DATA_HI)/sizeof(mmCP_EOP_DONE_DATA_HI[0]), 0, 0 },
	{ "mmCP_EOP_LAST_FENCE_LO", REG_MMIO, 0x2004, 1, &mmCP_EOP_LAST_FENCE_LO[0], sizeof(mmCP_EOP_LAST_FENCE_LO)/sizeof(mmCP_EOP_LAST_FENCE_LO[0]), 0, 0 },
	{ "mmCP_EOP_LAST_FENCE_HI", REG_MMIO, 0x2005, 1, &mmCP_EOP_LAST_FENCE_HI[0], sizeof(mmCP_EOP_LAST_FENCE_HI)/sizeof(mmCP_EOP_LAST_FENCE_HI[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_ADDR_LO", REG_MMIO, 0x2006, 1, &mmCP_STREAM_OUT_ADDR_LO[0], sizeof(mmCP_STREAM_OUT_ADDR_LO)/sizeof(mmCP_STREAM_OUT_ADDR_LO[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_ADDR_HI", REG_MMIO, 0x2007, 1, &mmCP_STREAM_OUT_ADDR_HI[0], sizeof(mmCP_STREAM_OUT_ADDR_HI)/sizeof(mmCP_STREAM_OUT_ADDR_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT0_LO", REG_MMIO, 0x2008, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT0_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT0_HI", REG_MMIO, 0x2009, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT0_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT0_LO", REG_MMIO, 0x200a, 1, &mmCP_NUM_PRIM_NEEDED_COUNT0_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT0_HI", REG_MMIO, 0x200b, 1, &mmCP_NUM_PRIM_NEEDED_COUNT0_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT1_LO", REG_MMIO, 0x200c, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT1_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT1_HI", REG_MMIO, 0x200d, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT1_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT1_LO", REG_MMIO, 0x200e, 1, &mmCP_NUM_PRIM_NEEDED_COUNT1_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT1_HI", REG_MMIO, 0x200f, 1, &mmCP_NUM_PRIM_NEEDED_COUNT1_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT2_LO", REG_MMIO, 0x2010, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT2_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT2_HI", REG_MMIO, 0x2011, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT2_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT2_LO", REG_MMIO, 0x2012, 1, &mmCP_NUM_PRIM_NEEDED_COUNT2_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT2_HI", REG_MMIO, 0x2013, 1, &mmCP_NUM_PRIM_NEEDED_COUNT2_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT3_LO", REG_MMIO, 0x2014, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT3_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT3_HI", REG_MMIO, 0x2015, 1, &mmCP_NUM_PRIM_WRITTEN_COUNT3_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT3_LO", REG_MMIO, 0x2016, 1, &mmCP_NUM_PRIM_NEEDED_COUNT3_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT3_HI", REG_MMIO, 0x2017, 1, &mmCP_NUM_PRIM_NEEDED_COUNT3_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_HI[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_ADDR_LO", REG_MMIO, 0x2018, 1, &mmCP_PIPE_STATS_ADDR_LO[0], sizeof(mmCP_PIPE_STATS_ADDR_LO)/sizeof(mmCP_PIPE_STATS_ADDR_LO[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_ADDR_HI", REG_MMIO, 0x2019, 1, &mmCP_PIPE_STATS_ADDR_HI[0], sizeof(mmCP_PIPE_STATS_ADDR_HI)/sizeof(mmCP_PIPE_STATS_ADDR_HI[0]), 0, 0 },
	{ "mmCP_VGT_IAVERT_COUNT_LO", REG_MMIO, 0x201a, 1, &mmCP_VGT_IAVERT_COUNT_LO[0], sizeof(mmCP_VGT_IAVERT_COUNT_LO)/sizeof(mmCP_VGT_IAVERT_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_IAVERT_COUNT_HI", REG_MMIO, 0x201b, 1, &mmCP_VGT_IAVERT_COUNT_HI[0], sizeof(mmCP_VGT_IAVERT_COUNT_HI)/sizeof(mmCP_VGT_IAVERT_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_IAPRIM_COUNT_LO", REG_MMIO, 0x201c, 1, &mmCP_VGT_IAPRIM_COUNT_LO[0], sizeof(mmCP_VGT_IAPRIM_COUNT_LO)/sizeof(mmCP_VGT_IAPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_IAPRIM_COUNT_HI", REG_MMIO, 0x201d, 1, &mmCP_VGT_IAPRIM_COUNT_HI[0], sizeof(mmCP_VGT_IAPRIM_COUNT_HI)/sizeof(mmCP_VGT_IAPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_GSPRIM_COUNT_LO", REG_MMIO, 0x201e, 1, &mmCP_VGT_GSPRIM_COUNT_LO[0], sizeof(mmCP_VGT_GSPRIM_COUNT_LO)/sizeof(mmCP_VGT_GSPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_GSPRIM_COUNT_HI", REG_MMIO, 0x201f, 1, &mmCP_VGT_GSPRIM_COUNT_HI[0], sizeof(mmCP_VGT_GSPRIM_COUNT_HI)/sizeof(mmCP_VGT_GSPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_VSINVOC_COUNT_LO", REG_MMIO, 0x2020, 1, &mmCP_VGT_VSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_VSINVOC_COUNT_LO)/sizeof(mmCP_VGT_VSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_VSINVOC_COUNT_HI", REG_MMIO, 0x2021, 1, &mmCP_VGT_VSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_VSINVOC_COUNT_HI)/sizeof(mmCP_VGT_VSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_GSINVOC_COUNT_LO", REG_MMIO, 0x2022, 1, &mmCP_VGT_GSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_GSINVOC_COUNT_LO)/sizeof(mmCP_VGT_GSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_GSINVOC_COUNT_HI", REG_MMIO, 0x2023, 1, &mmCP_VGT_GSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_GSINVOC_COUNT_HI)/sizeof(mmCP_VGT_GSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_HSINVOC_COUNT_LO", REG_MMIO, 0x2024, 1, &mmCP_VGT_HSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_HSINVOC_COUNT_LO)/sizeof(mmCP_VGT_HSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_HSINVOC_COUNT_HI", REG_MMIO, 0x2025, 1, &mmCP_VGT_HSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_HSINVOC_COUNT_HI)/sizeof(mmCP_VGT_HSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_DSINVOC_COUNT_LO", REG_MMIO, 0x2026, 1, &mmCP_VGT_DSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_DSINVOC_COUNT_LO)/sizeof(mmCP_VGT_DSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_DSINVOC_COUNT_HI", REG_MMIO, 0x2027, 1, &mmCP_VGT_DSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_DSINVOC_COUNT_HI)/sizeof(mmCP_VGT_DSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PA_CINVOC_COUNT_LO", REG_MMIO, 0x2028, 1, &mmCP_PA_CINVOC_COUNT_LO[0], sizeof(mmCP_PA_CINVOC_COUNT_LO)/sizeof(mmCP_PA_CINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_PA_CINVOC_COUNT_HI", REG_MMIO, 0x2029, 1, &mmCP_PA_CINVOC_COUNT_HI[0], sizeof(mmCP_PA_CINVOC_COUNT_HI)/sizeof(mmCP_PA_CINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PA_CPRIM_COUNT_LO", REG_MMIO, 0x202a, 1, &mmCP_PA_CPRIM_COUNT_LO[0], sizeof(mmCP_PA_CPRIM_COUNT_LO)/sizeof(mmCP_PA_CPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_PA_CPRIM_COUNT_HI", REG_MMIO, 0x202b, 1, &mmCP_PA_CPRIM_COUNT_HI[0], sizeof(mmCP_PA_CPRIM_COUNT_HI)/sizeof(mmCP_PA_CPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT0_LO", REG_MMIO, 0x202c, 1, &mmCP_SC_PSINVOC_COUNT0_LO[0], sizeof(mmCP_SC_PSINVOC_COUNT0_LO)/sizeof(mmCP_SC_PSINVOC_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT0_HI", REG_MMIO, 0x202d, 1, &mmCP_SC_PSINVOC_COUNT0_HI[0], sizeof(mmCP_SC_PSINVOC_COUNT0_HI)/sizeof(mmCP_SC_PSINVOC_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT1_LO", REG_MMIO, 0x202e, 1, &mmCP_SC_PSINVOC_COUNT1_LO[0], sizeof(mmCP_SC_PSINVOC_COUNT1_LO)/sizeof(mmCP_SC_PSINVOC_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT1_HI", REG_MMIO, 0x202f, 1, &mmCP_SC_PSINVOC_COUNT1_HI[0], sizeof(mmCP_SC_PSINVOC_COUNT1_HI)/sizeof(mmCP_SC_PSINVOC_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_VGT_CSINVOC_COUNT_LO", REG_MMIO, 0x2030, 1, &mmCP_VGT_CSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_CSINVOC_COUNT_LO)/sizeof(mmCP_VGT_CSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_CSINVOC_COUNT_HI", REG_MMIO, 0x2031, 1, &mmCP_VGT_CSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_CSINVOC_COUNT_HI)/sizeof(mmCP_VGT_CSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_CONTROL", REG_MMIO, 0x203d, 1, &mmCP_PIPE_STATS_CONTROL[0], sizeof(mmCP_PIPE_STATS_CONTROL)/sizeof(mmCP_PIPE_STATS_CONTROL[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_CONTROL", REG_MMIO, 0x203e, 1, &mmCP_STREAM_OUT_CONTROL[0], sizeof(mmCP_STREAM_OUT_CONTROL)/sizeof(mmCP_STREAM_OUT_CONTROL[0]), 0, 0 },
	{ "mmCP_STRMOUT_CNTL", REG_MMIO, 0x203f, 1, &mmCP_STRMOUT_CNTL[0], sizeof(mmCP_STRMOUT_CNTL)/sizeof(mmCP_STRMOUT_CNTL[0]), 0, 0 },
	{ "mmSCRATCH_REG0", REG_MMIO, 0x2040, 1, &mmSCRATCH_REG0[0], sizeof(mmSCRATCH_REG0)/sizeof(mmSCRATCH_REG0[0]), 0, 0 },
	{ "mmSCRATCH_REG1", REG_MMIO, 0x2041, 1, &mmSCRATCH_REG1[0], sizeof(mmSCRATCH_REG1)/sizeof(mmSCRATCH_REG1[0]), 0, 0 },
	{ "mmSCRATCH_REG2", REG_MMIO, 0x2042, 1, &mmSCRATCH_REG2[0], sizeof(mmSCRATCH_REG2)/sizeof(mmSCRATCH_REG2[0]), 0, 0 },
	{ "mmSCRATCH_REG3", REG_MMIO, 0x2043, 1, &mmSCRATCH_REG3[0], sizeof(mmSCRATCH_REG3)/sizeof(mmSCRATCH_REG3[0]), 0, 0 },
	{ "mmSCRATCH_REG4", REG_MMIO, 0x2044, 1, &mmSCRATCH_REG4[0], sizeof(mmSCRATCH_REG4)/sizeof(mmSCRATCH_REG4[0]), 0, 0 },
	{ "mmSCRATCH_REG5", REG_MMIO, 0x2045, 1, &mmSCRATCH_REG5[0], sizeof(mmSCRATCH_REG5)/sizeof(mmSCRATCH_REG5[0]), 0, 0 },
	{ "mmSCRATCH_REG6", REG_MMIO, 0x2046, 1, &mmSCRATCH_REG6[0], sizeof(mmSCRATCH_REG6)/sizeof(mmSCRATCH_REG6[0]), 0, 0 },
	{ "mmSCRATCH_REG7", REG_MMIO, 0x2047, 1, &mmSCRATCH_REG7[0], sizeof(mmSCRATCH_REG7)/sizeof(mmSCRATCH_REG7[0]), 0, 0 },
	{ "mmCP_APPEND_DATA_HI", REG_MMIO, 0x204c, 1, &mmCP_APPEND_DATA_HI[0], sizeof(mmCP_APPEND_DATA_HI)/sizeof(mmCP_APPEND_DATA_HI[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_CS_FENCE_HI", REG_MMIO, 0x204d, 1, &mmCP_APPEND_LAST_CS_FENCE_HI[0], sizeof(mmCP_APPEND_LAST_CS_FENCE_HI)/sizeof(mmCP_APPEND_LAST_CS_FENCE_HI[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_PS_FENCE_HI", REG_MMIO, 0x204e, 1, &mmCP_APPEND_LAST_PS_FENCE_HI[0], sizeof(mmCP_APPEND_LAST_PS_FENCE_HI)/sizeof(mmCP_APPEND_LAST_PS_FENCE_HI[0]), 0, 0 },
	{ "mmSCRATCH_UMSK", REG_MMIO, 0x2050, 1, &mmSCRATCH_UMSK[0], sizeof(mmSCRATCH_UMSK)/sizeof(mmSCRATCH_UMSK[0]), 0, 0 },
	{ "mmSCRATCH_ADDR", REG_MMIO, 0x2051, 1, &mmSCRATCH_ADDR[0], sizeof(mmSCRATCH_ADDR)/sizeof(mmSCRATCH_ADDR[0]), 0, 0 },
	{ "mmCP_PFP_ATOMIC_PREOP_LO", REG_MMIO, 0x2052, 1, &mmCP_PFP_ATOMIC_PREOP_LO[0], sizeof(mmCP_PFP_ATOMIC_PREOP_LO)/sizeof(mmCP_PFP_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_PFP_ATOMIC_PREOP_HI", REG_MMIO, 0x2053, 1, &mmCP_PFP_ATOMIC_PREOP_HI[0], sizeof(mmCP_PFP_ATOMIC_PREOP_HI)/sizeof(mmCP_PFP_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0x2054, 1, &mmCP_PFP_GDS_ATOMIC0_PREOP_LO[0], sizeof(mmCP_PFP_GDS_ATOMIC0_PREOP_LO)/sizeof(mmCP_PFP_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0x2055, 1, &mmCP_PFP_GDS_ATOMIC0_PREOP_HI[0], sizeof(mmCP_PFP_GDS_ATOMIC0_PREOP_HI)/sizeof(mmCP_PFP_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0x2056, 1, &mmCP_PFP_GDS_ATOMIC1_PREOP_LO[0], sizeof(mmCP_PFP_GDS_ATOMIC1_PREOP_LO)/sizeof(mmCP_PFP_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0x2057, 1, &mmCP_PFP_GDS_ATOMIC1_PREOP_HI[0], sizeof(mmCP_PFP_GDS_ATOMIC1_PREOP_HI)/sizeof(mmCP_PFP_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_APPEND_ADDR_LO", REG_MMIO, 0x2058, 1, &mmCP_APPEND_ADDR_LO[0], sizeof(mmCP_APPEND_ADDR_LO)/sizeof(mmCP_APPEND_ADDR_LO[0]), 0, 0 },
	{ "mmCP_APPEND_ADDR_HI", REG_MMIO, 0x2059, 1, &mmCP_APPEND_ADDR_HI[0], sizeof(mmCP_APPEND_ADDR_HI)/sizeof(mmCP_APPEND_ADDR_HI[0]), 0, 0 },
	{ "mmCP_APPEND_DATA_LO", REG_MMIO, 0x205a, 1, &mmCP_APPEND_DATA_LO[0], sizeof(mmCP_APPEND_DATA_LO)/sizeof(mmCP_APPEND_DATA_LO[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_CS_FENCE_LO", REG_MMIO, 0x205b, 1, &mmCP_APPEND_LAST_CS_FENCE_LO[0], sizeof(mmCP_APPEND_LAST_CS_FENCE_LO)/sizeof(mmCP_APPEND_LAST_CS_FENCE_LO[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_PS_FENCE_LO", REG_MMIO, 0x205c, 1, &mmCP_APPEND_LAST_PS_FENCE_LO[0], sizeof(mmCP_APPEND_LAST_PS_FENCE_LO)/sizeof(mmCP_APPEND_LAST_PS_FENCE_LO[0]), 0, 0 },
	{ "mmCP_ATOMIC_PREOP_LO", REG_MMIO, 0x205d, 1, &mmCP_ATOMIC_PREOP_LO[0], sizeof(mmCP_ATOMIC_PREOP_LO)/sizeof(mmCP_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ME_ATOMIC_PREOP_LO", REG_MMIO, 0x205d, 1, &mmCP_ME_ATOMIC_PREOP_LO[0], sizeof(mmCP_ME_ATOMIC_PREOP_LO)/sizeof(mmCP_ME_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ATOMIC_PREOP_HI", REG_MMIO, 0x205e, 1, &mmCP_ATOMIC_PREOP_HI[0], sizeof(mmCP_ATOMIC_PREOP_HI)/sizeof(mmCP_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_ATOMIC_PREOP_HI", REG_MMIO, 0x205e, 1, &mmCP_ME_ATOMIC_PREOP_HI[0], sizeof(mmCP_ME_ATOMIC_PREOP_HI)/sizeof(mmCP_ME_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0x205f, 1, &mmCP_GDS_ATOMIC0_PREOP_LO[0], sizeof(mmCP_GDS_ATOMIC0_PREOP_LO)/sizeof(mmCP_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0x205f, 1, &mmCP_ME_GDS_ATOMIC0_PREOP_LO[0], sizeof(mmCP_ME_GDS_ATOMIC0_PREOP_LO)/sizeof(mmCP_ME_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0x2060, 1, &mmCP_GDS_ATOMIC0_PREOP_HI[0], sizeof(mmCP_GDS_ATOMIC0_PREOP_HI)/sizeof(mmCP_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0x2060, 1, &mmCP_ME_GDS_ATOMIC0_PREOP_HI[0], sizeof(mmCP_ME_GDS_ATOMIC0_PREOP_HI)/sizeof(mmCP_ME_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0x2061, 1, &mmCP_GDS_ATOMIC1_PREOP_LO[0], sizeof(mmCP_GDS_ATOMIC1_PREOP_LO)/sizeof(mmCP_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0x2061, 1, &mmCP_ME_GDS_ATOMIC1_PREOP_LO[0], sizeof(mmCP_ME_GDS_ATOMIC1_PREOP_LO)/sizeof(mmCP_ME_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0x2062, 1, &mmCP_GDS_ATOMIC1_PREOP_HI[0], sizeof(mmCP_GDS_ATOMIC1_PREOP_HI)/sizeof(mmCP_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0x2062, 1, &mmCP_ME_GDS_ATOMIC1_PREOP_HI[0], sizeof(mmCP_ME_GDS_ATOMIC1_PREOP_HI)/sizeof(mmCP_ME_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_WADDR_LO", REG_MMIO, 0x2069, 1, &mmCP_ME_MC_WADDR_LO[0], sizeof(mmCP_ME_MC_WADDR_LO)/sizeof(mmCP_ME_MC_WADDR_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_WADDR_HI", REG_MMIO, 0x206a, 1, &mmCP_ME_MC_WADDR_HI[0], sizeof(mmCP_ME_MC_WADDR_HI)/sizeof(mmCP_ME_MC_WADDR_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_WDATA_LO", REG_MMIO, 0x206b, 1, &mmCP_ME_MC_WDATA_LO[0], sizeof(mmCP_ME_MC_WDATA_LO)/sizeof(mmCP_ME_MC_WDATA_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_WDATA_HI", REG_MMIO, 0x206c, 1, &mmCP_ME_MC_WDATA_HI[0], sizeof(mmCP_ME_MC_WDATA_HI)/sizeof(mmCP_ME_MC_WDATA_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_RADDR_LO", REG_MMIO, 0x206d, 1, &mmCP_ME_MC_RADDR_LO[0], sizeof(mmCP_ME_MC_RADDR_LO)/sizeof(mmCP_ME_MC_RADDR_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_RADDR_HI", REG_MMIO, 0x206e, 1, &mmCP_ME_MC_RADDR_HI[0], sizeof(mmCP_ME_MC_RADDR_HI)/sizeof(mmCP_ME_MC_RADDR_HI[0]), 0, 0 },
	{ "mmCP_SEM_WAIT_TIMER", REG_MMIO, 0x206f, 1, &mmCP_SEM_WAIT_TIMER[0], sizeof(mmCP_SEM_WAIT_TIMER)/sizeof(mmCP_SEM_WAIT_TIMER[0]), 0, 0 },
	{ "mmCP_SIG_SEM_ADDR_LO", REG_MMIO, 0x2070, 1, &mmCP_SIG_SEM_ADDR_LO[0], sizeof(mmCP_SIG_SEM_ADDR_LO)/sizeof(mmCP_SIG_SEM_ADDR_LO[0]), 0, 0 },
	{ "mmCP_SIG_SEM_ADDR_HI", REG_MMIO, 0x2071, 1, &mmCP_SIG_SEM_ADDR_HI[0], sizeof(mmCP_SIG_SEM_ADDR_HI)/sizeof(mmCP_SIG_SEM_ADDR_HI[0]), 0, 0 },
	{ "mmCP_WAIT_REG_MEM_TIMEOUT", REG_MMIO, 0x2074, 1, &mmCP_WAIT_REG_MEM_TIMEOUT[0], sizeof(mmCP_WAIT_REG_MEM_TIMEOUT)/sizeof(mmCP_WAIT_REG_MEM_TIMEOUT[0]), 0, 0 },
	{ "mmCP_WAIT_SEM_ADDR_LO", REG_MMIO, 0x2075, 1, &mmCP_WAIT_SEM_ADDR_LO[0], sizeof(mmCP_WAIT_SEM_ADDR_LO)/sizeof(mmCP_WAIT_SEM_ADDR_LO[0]), 0, 0 },
	{ "mmCP_WAIT_SEM_ADDR_HI", REG_MMIO, 0x2076, 1, &mmCP_WAIT_SEM_ADDR_HI[0], sizeof(mmCP_WAIT_SEM_ADDR_HI)/sizeof(mmCP_WAIT_SEM_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_CONTROL", REG_MMIO, 0x2077, 1, &mmCP_DMA_PFP_CONTROL[0], sizeof(mmCP_DMA_PFP_CONTROL)/sizeof(mmCP_DMA_PFP_CONTROL[0]), 0, 0 },
	{ "mmCP_DMA_ME_CONTROL", REG_MMIO, 0x2078, 1, &mmCP_DMA_ME_CONTROL[0], sizeof(mmCP_DMA_ME_CONTROL)/sizeof(mmCP_DMA_ME_CONTROL[0]), 0, 0 },
	{ "mmCP_COHER_BASE_HI", REG_MMIO, 0x2079, 1, &mmCP_COHER_BASE_HI[0], sizeof(mmCP_COHER_BASE_HI)/sizeof(mmCP_COHER_BASE_HI[0]), 0, 0 },
	{ "mmCP_COHER_START_DELAY", REG_MMIO, 0x207b, 1, &mmCP_COHER_START_DELAY[0], sizeof(mmCP_COHER_START_DELAY)/sizeof(mmCP_COHER_START_DELAY[0]), 0, 0 },
	{ "mmCP_COHER_CNTL", REG_MMIO, 0x207c, 1, &mmCP_COHER_CNTL[0], sizeof(mmCP_COHER_CNTL)/sizeof(mmCP_COHER_CNTL[0]), 0, 0 },
	{ "mmCP_COHER_SIZE", REG_MMIO, 0x207d, 1, &mmCP_COHER_SIZE[0], sizeof(mmCP_COHER_SIZE)/sizeof(mmCP_COHER_SIZE[0]), 0, 0 },
	{ "mmCP_COHER_BASE", REG_MMIO, 0x207e, 1, &mmCP_COHER_BASE[0], sizeof(mmCP_COHER_BASE)/sizeof(mmCP_COHER_BASE[0]), 0, 0 },
	{ "mmCP_COHER_STATUS", REG_MMIO, 0x207f, 1, &mmCP_COHER_STATUS[0], sizeof(mmCP_COHER_STATUS)/sizeof(mmCP_COHER_STATUS[0]), 0, 0 },
	{ "mmCP_DMA_ME_SRC_ADDR", REG_MMIO, 0x2080, 1, &mmCP_DMA_ME_SRC_ADDR[0], sizeof(mmCP_DMA_ME_SRC_ADDR)/sizeof(mmCP_DMA_ME_SRC_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_ME_SRC_ADDR_HI", REG_MMIO, 0x2081, 1, &mmCP_DMA_ME_SRC_ADDR_HI[0], sizeof(mmCP_DMA_ME_SRC_ADDR_HI)/sizeof(mmCP_DMA_ME_SRC_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_ME_DST_ADDR", REG_MMIO, 0x2082, 1, &mmCP_DMA_ME_DST_ADDR[0], sizeof(mmCP_DMA_ME_DST_ADDR)/sizeof(mmCP_DMA_ME_DST_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_ME_DST_ADDR_HI", REG_MMIO, 0x2083, 1, &mmCP_DMA_ME_DST_ADDR_HI[0], sizeof(mmCP_DMA_ME_DST_ADDR_HI)/sizeof(mmCP_DMA_ME_DST_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_ME_COMMAND", REG_MMIO, 0x2084, 1, &mmCP_DMA_ME_COMMAND[0], sizeof(mmCP_DMA_ME_COMMAND)/sizeof(mmCP_DMA_ME_COMMAND[0]), 0, 0 },
	{ "mmCP_DMA_PFP_SRC_ADDR", REG_MMIO, 0x2085, 1, &mmCP_DMA_PFP_SRC_ADDR[0], sizeof(mmCP_DMA_PFP_SRC_ADDR)/sizeof(mmCP_DMA_PFP_SRC_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_PFP_SRC_ADDR_HI", REG_MMIO, 0x2086, 1, &mmCP_DMA_PFP_SRC_ADDR_HI[0], sizeof(mmCP_DMA_PFP_SRC_ADDR_HI)/sizeof(mmCP_DMA_PFP_SRC_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_DST_ADDR", REG_MMIO, 0x2087, 1, &mmCP_DMA_PFP_DST_ADDR[0], sizeof(mmCP_DMA_PFP_DST_ADDR)/sizeof(mmCP_DMA_PFP_DST_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_PFP_DST_ADDR_HI", REG_MMIO, 0x2088, 1, &mmCP_DMA_PFP_DST_ADDR_HI[0], sizeof(mmCP_DMA_PFP_DST_ADDR_HI)/sizeof(mmCP_DMA_PFP_DST_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_COMMAND", REG_MMIO, 0x2089, 1, &mmCP_DMA_PFP_COMMAND[0], sizeof(mmCP_DMA_PFP_COMMAND)/sizeof(mmCP_DMA_PFP_COMMAND[0]), 0, 0 },
	{ "mmCP_DMA_CNTL", REG_MMIO, 0x208a, 1, &mmCP_DMA_CNTL[0], sizeof(mmCP_DMA_CNTL)/sizeof(mmCP_DMA_CNTL[0]), 0, 0 },
	{ "mmCP_DMA_READ_TAGS", REG_MMIO, 0x208b, 1, &mmCP_DMA_READ_TAGS[0], sizeof(mmCP_DMA_READ_TAGS)/sizeof(mmCP_DMA_READ_TAGS[0]), 0, 0 },
	{ "mmCP_COHER_SIZE_HI", REG_MMIO, 0x208c, 1, &mmCP_COHER_SIZE_HI[0], sizeof(mmCP_COHER_SIZE_HI)/sizeof(mmCP_COHER_SIZE_HI[0]), 0, 0 },
	{ "mmCP_PFP_IB_CONTROL", REG_MMIO, 0x208d, 1, &mmCP_PFP_IB_CONTROL[0], sizeof(mmCP_PFP_IB_CONTROL)/sizeof(mmCP_PFP_IB_CONTROL[0]), 0, 0 },
	{ "mmCP_PFP_LOAD_CONTROL", REG_MMIO, 0x208e, 1, &mmCP_PFP_LOAD_CONTROL[0], sizeof(mmCP_PFP_LOAD_CONTROL)/sizeof(mmCP_PFP_LOAD_CONTROL[0]), 0, 0 },
	{ "mmCP_SCRATCH_INDEX", REG_MMIO, 0x208f, 1, &mmCP_SCRATCH_INDEX[0], sizeof(mmCP_SCRATCH_INDEX)/sizeof(mmCP_SCRATCH_INDEX[0]), 0, 0 },
	{ "mmCP_SCRATCH_DATA", REG_MMIO, 0x2090, 1, &mmCP_SCRATCH_DATA[0], sizeof(mmCP_SCRATCH_DATA)/sizeof(mmCP_SCRATCH_DATA[0]), 0, 0 },
	{ "mmCP_RB_OFFSET", REG_MMIO, 0x2091, 1, &mmCP_RB_OFFSET[0], sizeof(mmCP_RB_OFFSET)/sizeof(mmCP_RB_OFFSET[0]), 0, 0 },
	{ "mmCP_IB1_OFFSET", REG_MMIO, 0x2092, 1, &mmCP_IB1_OFFSET[0], sizeof(mmCP_IB1_OFFSET)/sizeof(mmCP_IB1_OFFSET[0]), 0, 0 },
	{ "mmCP_IB2_OFFSET", REG_MMIO, 0x2093, 1, &mmCP_IB2_OFFSET[0], sizeof(mmCP_IB2_OFFSET)/sizeof(mmCP_IB2_OFFSET[0]), 0, 0 },
	{ "mmCP_IB1_PREAMBLE_BEGIN", REG_MMIO, 0x2094, 1, &mmCP_IB1_PREAMBLE_BEGIN[0], sizeof(mmCP_IB1_PREAMBLE_BEGIN)/sizeof(mmCP_IB1_PREAMBLE_BEGIN[0]), 0, 0 },
	{ "mmCP_IB1_PREAMBLE_END", REG_MMIO, 0x2095, 1, &mmCP_IB1_PREAMBLE_END[0], sizeof(mmCP_IB1_PREAMBLE_END)/sizeof(mmCP_IB1_PREAMBLE_END[0]), 0, 0 },
	{ "mmCP_IB2_PREAMBLE_BEGIN", REG_MMIO, 0x2096, 1, &mmCP_IB2_PREAMBLE_BEGIN[0], sizeof(mmCP_IB2_PREAMBLE_BEGIN)/sizeof(mmCP_IB2_PREAMBLE_BEGIN[0]), 0, 0 },
	{ "mmCP_IB2_PREAMBLE_END", REG_MMIO, 0x2097, 1, &mmCP_IB2_PREAMBLE_END[0], sizeof(mmCP_IB2_PREAMBLE_END)/sizeof(mmCP_IB2_PREAMBLE_END[0]), 0, 0 },
	{ "mmCP_CE_IB1_OFFSET", REG_MMIO, 0x2098, 1, &mmCP_CE_IB1_OFFSET[0], sizeof(mmCP_CE_IB1_OFFSET)/sizeof(mmCP_CE_IB1_OFFSET[0]), 0, 0 },
	{ "mmCP_CE_IB2_OFFSET", REG_MMIO, 0x2099, 1, &mmCP_CE_IB2_OFFSET[0], sizeof(mmCP_CE_IB2_OFFSET)/sizeof(mmCP_CE_IB2_OFFSET[0]), 0, 0 },
	{ "mmCP_CE_COUNTER", REG_MMIO, 0x209a, 1, &mmCP_CE_COUNTER[0], sizeof(mmCP_CE_COUNTER)/sizeof(mmCP_CE_COUNTER[0]), 0, 0 },
	{ "mmCP_CE_RB_OFFSET", REG_MMIO, 0x209b, 1, &mmCP_CE_RB_OFFSET[0], sizeof(mmCP_CE_RB_OFFSET)/sizeof(mmCP_CE_RB_OFFSET[0]), 0, 0 },
	{ "mmCP_CE_INIT_CMD_BUFSZ", REG_MMIO, 0x20bd, 1, &mmCP_CE_INIT_CMD_BUFSZ[0], sizeof(mmCP_CE_INIT_CMD_BUFSZ)/sizeof(mmCP_CE_INIT_CMD_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB1_CMD_BUFSZ", REG_MMIO, 0x20be, 1, &mmCP_CE_IB1_CMD_BUFSZ[0], sizeof(mmCP_CE_IB1_CMD_BUFSZ)/sizeof(mmCP_CE_IB1_CMD_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB2_CMD_BUFSZ", REG_MMIO, 0x20bf, 1, &mmCP_CE_IB2_CMD_BUFSZ[0], sizeof(mmCP_CE_IB2_CMD_BUFSZ)/sizeof(mmCP_CE_IB2_CMD_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB1_CMD_BUFSZ", REG_MMIO, 0x20c0, 1, &mmCP_IB1_CMD_BUFSZ[0], sizeof(mmCP_IB1_CMD_BUFSZ)/sizeof(mmCP_IB1_CMD_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB2_CMD_BUFSZ", REG_MMIO, 0x20c1, 1, &mmCP_IB2_CMD_BUFSZ[0], sizeof(mmCP_IB2_CMD_BUFSZ)/sizeof(mmCP_IB2_CMD_BUFSZ[0]), 0, 0 },
	{ "mmCP_ST_CMD_BUFSZ", REG_MMIO, 0x20c2, 1, &mmCP_ST_CMD_BUFSZ[0], sizeof(mmCP_ST_CMD_BUFSZ)/sizeof(mmCP_ST_CMD_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_INIT_BASE_LO", REG_MMIO, 0x20c3, 1, &mmCP_CE_INIT_BASE_LO[0], sizeof(mmCP_CE_INIT_BASE_LO)/sizeof(mmCP_CE_INIT_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_INIT_BASE_HI", REG_MMIO, 0x20c4, 1, &mmCP_CE_INIT_BASE_HI[0], sizeof(mmCP_CE_INIT_BASE_HI)/sizeof(mmCP_CE_INIT_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_INIT_BUFSZ", REG_MMIO, 0x20c5, 1, &mmCP_CE_INIT_BUFSZ[0], sizeof(mmCP_CE_INIT_BUFSZ)/sizeof(mmCP_CE_INIT_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB1_BASE_LO", REG_MMIO, 0x20c6, 1, &mmCP_CE_IB1_BASE_LO[0], sizeof(mmCP_CE_IB1_BASE_LO)/sizeof(mmCP_CE_IB1_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_IB1_BASE_HI", REG_MMIO, 0x20c7, 1, &mmCP_CE_IB1_BASE_HI[0], sizeof(mmCP_CE_IB1_BASE_HI)/sizeof(mmCP_CE_IB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_IB1_BUFSZ", REG_MMIO, 0x20c8, 1, &mmCP_CE_IB1_BUFSZ[0], sizeof(mmCP_CE_IB1_BUFSZ)/sizeof(mmCP_CE_IB1_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB2_BASE_LO", REG_MMIO, 0x20c9, 1, &mmCP_CE_IB2_BASE_LO[0], sizeof(mmCP_CE_IB2_BASE_LO)/sizeof(mmCP_CE_IB2_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_IB2_BASE_HI", REG_MMIO, 0x20ca, 1, &mmCP_CE_IB2_BASE_HI[0], sizeof(mmCP_CE_IB2_BASE_HI)/sizeof(mmCP_CE_IB2_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_IB2_BUFSZ", REG_MMIO, 0x20cb, 1, &mmCP_CE_IB2_BUFSZ[0], sizeof(mmCP_CE_IB2_BUFSZ)/sizeof(mmCP_CE_IB2_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB1_BASE_LO", REG_MMIO, 0x20cc, 1, &mmCP_IB1_BASE_LO[0], sizeof(mmCP_IB1_BASE_LO)/sizeof(mmCP_IB1_BASE_LO[0]), 0, 0 },
	{ "mmCP_IB1_BASE_HI", REG_MMIO, 0x20cd, 1, &mmCP_IB1_BASE_HI[0], sizeof(mmCP_IB1_BASE_HI)/sizeof(mmCP_IB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_IB1_BUFSZ", REG_MMIO, 0x20ce, 1, &mmCP_IB1_BUFSZ[0], sizeof(mmCP_IB1_BUFSZ)/sizeof(mmCP_IB1_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB2_BASE_LO", REG_MMIO, 0x20cf, 1, &mmCP_IB2_BASE_LO[0], sizeof(mmCP_IB2_BASE_LO)/sizeof(mmCP_IB2_BASE_LO[0]), 0, 0 },
	{ "mmCP_IB2_BASE_HI", REG_MMIO, 0x20d0, 1, &mmCP_IB2_BASE_HI[0], sizeof(mmCP_IB2_BASE_HI)/sizeof(mmCP_IB2_BASE_HI[0]), 0, 0 },
	{ "mmCP_IB2_BUFSZ", REG_MMIO, 0x20d1, 1, &mmCP_IB2_BUFSZ[0], sizeof(mmCP_IB2_BUFSZ)/sizeof(mmCP_IB2_BUFSZ[0]), 0, 0 },
	{ "mmCP_ST_BASE_LO", REG_MMIO, 0x20d2, 1, &mmCP_ST_BASE_LO[0], sizeof(mmCP_ST_BASE_LO)/sizeof(mmCP_ST_BASE_LO[0]), 0, 0 },
	{ "mmCP_ST_BASE_HI", REG_MMIO, 0x20d3, 1, &mmCP_ST_BASE_HI[0], sizeof(mmCP_ST_BASE_HI)/sizeof(mmCP_ST_BASE_HI[0]), 0, 0 },
	{ "mmCP_ST_BUFSZ", REG_MMIO, 0x20d4, 1, &mmCP_ST_BUFSZ[0], sizeof(mmCP_ST_BUFSZ)/sizeof(mmCP_ST_BUFSZ[0]), 0, 0 },
	{ "mmCP_EOP_DONE_EVENT_CNTL", REG_MMIO, 0x20d5, 1, &mmCP_EOP_DONE_EVENT_CNTL[0], sizeof(mmCP_EOP_DONE_EVENT_CNTL)/sizeof(mmCP_EOP_DONE_EVENT_CNTL[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_CNTL", REG_MMIO, 0x20d6, 1, &mmCP_EOP_DONE_DATA_CNTL[0], sizeof(mmCP_EOP_DONE_DATA_CNTL)/sizeof(mmCP_EOP_DONE_DATA_CNTL[0]), 0, 0 },
	{ "mmCP_EOP_DONE_CNTX_ID", REG_MMIO, 0x20d7, 1, &mmCP_EOP_DONE_CNTX_ID[0], sizeof(mmCP_EOP_DONE_CNTX_ID)/sizeof(mmCP_EOP_DONE_CNTX_ID[0]), 0, 0 },
	{ "mmCP_PFP_COMPLETION_STATUS", REG_MMIO, 0x20ec, 1, &mmCP_PFP_COMPLETION_STATUS[0], sizeof(mmCP_PFP_COMPLETION_STATUS)/sizeof(mmCP_PFP_COMPLETION_STATUS[0]), 0, 0 },
	{ "mmCP_CE_COMPLETION_STATUS", REG_MMIO, 0x20ed, 1, &mmCP_CE_COMPLETION_STATUS[0], sizeof(mmCP_CE_COMPLETION_STATUS)/sizeof(mmCP_CE_COMPLETION_STATUS[0]), 0, 0 },
	{ "mmCP_PRED_NOT_VISIBLE", REG_MMIO, 0x20ee, 1, &mmCP_PRED_NOT_VISIBLE[0], sizeof(mmCP_PRED_NOT_VISIBLE)/sizeof(mmCP_PRED_NOT_VISIBLE[0]), 0, 0 },
	{ "mmCP_PFP_METADATA_BASE_ADDR", REG_MMIO, 0x20f0, 1, &mmCP_PFP_METADATA_BASE_ADDR[0], sizeof(mmCP_PFP_METADATA_BASE_ADDR)/sizeof(mmCP_PFP_METADATA_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_PFP_METADATA_BASE_ADDR_HI", REG_MMIO, 0x20f1, 1, &mmCP_PFP_METADATA_BASE_ADDR_HI[0], sizeof(mmCP_PFP_METADATA_BASE_ADDR_HI)/sizeof(mmCP_PFP_METADATA_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_CE_METADATA_BASE_ADDR", REG_MMIO, 0x20f2, 1, &mmCP_CE_METADATA_BASE_ADDR[0], sizeof(mmCP_CE_METADATA_BASE_ADDR)/sizeof(mmCP_CE_METADATA_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_CE_METADATA_BASE_ADDR_HI", REG_MMIO, 0x20f3, 1, &mmCP_CE_METADATA_BASE_ADDR_HI[0], sizeof(mmCP_CE_METADATA_BASE_ADDR_HI)/sizeof(mmCP_CE_METADATA_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DRAW_INDX_INDR_ADDR", REG_MMIO, 0x20f4, 1, &mmCP_DRAW_INDX_INDR_ADDR[0], sizeof(mmCP_DRAW_INDX_INDR_ADDR)/sizeof(mmCP_DRAW_INDX_INDR_ADDR[0]), 0, 0 },
	{ "mmCP_DRAW_INDX_INDR_ADDR_HI", REG_MMIO, 0x20f5, 1, &mmCP_DRAW_INDX_INDR_ADDR_HI[0], sizeof(mmCP_DRAW_INDX_INDR_ADDR_HI)/sizeof(mmCP_DRAW_INDX_INDR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DISPATCH_INDR_ADDR", REG_MMIO, 0x20f6, 1, &mmCP_DISPATCH_INDR_ADDR[0], sizeof(mmCP_DISPATCH_INDR_ADDR)/sizeof(mmCP_DISPATCH_INDR_ADDR[0]), 0, 0 },
	{ "mmCP_DISPATCH_INDR_ADDR_HI", REG_MMIO, 0x20f7, 1, &mmCP_DISPATCH_INDR_ADDR_HI[0], sizeof(mmCP_DISPATCH_INDR_ADDR_HI)/sizeof(mmCP_DISPATCH_INDR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_INDEX_BASE_ADDR", REG_MMIO, 0x20f8, 1, &mmCP_INDEX_BASE_ADDR[0], sizeof(mmCP_INDEX_BASE_ADDR)/sizeof(mmCP_INDEX_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_INDEX_BASE_ADDR_HI", REG_MMIO, 0x20f9, 1, &mmCP_INDEX_BASE_ADDR_HI[0], sizeof(mmCP_INDEX_BASE_ADDR_HI)/sizeof(mmCP_INDEX_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_INDEX_TYPE", REG_MMIO, 0x20fa, 1, &mmCP_INDEX_TYPE[0], sizeof(mmCP_INDEX_TYPE)/sizeof(mmCP_INDEX_TYPE[0]), 0, 0 },
	{ "mmCP_GDS_BKUP_ADDR", REG_MMIO, 0x20fb, 1, &mmCP_GDS_BKUP_ADDR[0], sizeof(mmCP_GDS_BKUP_ADDR)/sizeof(mmCP_GDS_BKUP_ADDR[0]), 0, 0 },
	{ "mmCP_GDS_BKUP_ADDR_HI", REG_MMIO, 0x20fc, 1, &mmCP_GDS_BKUP_ADDR_HI[0], sizeof(mmCP_GDS_BKUP_ADDR_HI)/sizeof(mmCP_GDS_BKUP_ADDR_HI[0]), 0, 0 },
	{ "mmCP_SAMPLE_STATUS", REG_MMIO, 0x20fd, 1, &mmCP_SAMPLE_STATUS[0], sizeof(mmCP_SAMPLE_STATUS)/sizeof(mmCP_SAMPLE_STATUS[0]), 0, 0 },
	{ "mmCP_ME_COHER_CNTL", REG_MMIO, 0x20fe, 1, &mmCP_ME_COHER_CNTL[0], sizeof(mmCP_ME_COHER_CNTL)/sizeof(mmCP_ME_COHER_CNTL[0]), 0, 0 },
	{ "mmCP_ME_COHER_SIZE", REG_MMIO, 0x20ff, 1, &mmCP_ME_COHER_SIZE[0], sizeof(mmCP_ME_COHER_SIZE)/sizeof(mmCP_ME_COHER_SIZE[0]), 0, 0 },
	{ "mmCP_ME_COHER_SIZE_HI", REG_MMIO, 0x2100, 1, &mmCP_ME_COHER_SIZE_HI[0], sizeof(mmCP_ME_COHER_SIZE_HI)/sizeof(mmCP_ME_COHER_SIZE_HI[0]), 0, 0 },
	{ "mmCP_ME_COHER_BASE", REG_MMIO, 0x2101, 1, &mmCP_ME_COHER_BASE[0], sizeof(mmCP_ME_COHER_BASE)/sizeof(mmCP_ME_COHER_BASE[0]), 0, 0 },
	{ "mmCP_ME_COHER_BASE_HI", REG_MMIO, 0x2102, 1, &mmCP_ME_COHER_BASE_HI[0], sizeof(mmCP_ME_COHER_BASE_HI)/sizeof(mmCP_ME_COHER_BASE_HI[0]), 0, 0 },
	{ "mmCP_ME_COHER_STATUS", REG_MMIO, 0x2103, 1, &mmCP_ME_COHER_STATUS[0], sizeof(mmCP_ME_COHER_STATUS)/sizeof(mmCP_ME_COHER_STATUS[0]), 0, 0 },
	{ "mmRLC_GPM_PERF_COUNT_0", REG_MMIO, 0x2140, 1, &mmRLC_GPM_PERF_COUNT_0[0], sizeof(mmRLC_GPM_PERF_COUNT_0)/sizeof(mmRLC_GPM_PERF_COUNT_0[0]), 0, 0 },
	{ "mmRLC_GPM_PERF_COUNT_1", REG_MMIO, 0x2141, 1, &mmRLC_GPM_PERF_COUNT_1[0], sizeof(mmRLC_GPM_PERF_COUNT_1)/sizeof(mmRLC_GPM_PERF_COUNT_1[0]), 0, 0 },
	{ "mmGRBM_GFX_INDEX", REG_MMIO, 0x2200, 1, &mmGRBM_GFX_INDEX[0], sizeof(mmGRBM_GFX_INDEX)/sizeof(mmGRBM_GFX_INDEX[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_SIZE", REG_MMIO, 0x2241, 1, &mmVGT_GSVS_RING_SIZE[0], sizeof(mmVGT_GSVS_RING_SIZE)/sizeof(mmVGT_GSVS_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_PRIMITIVE_TYPE", REG_MMIO, 0x2242, 1, &mmVGT_PRIMITIVE_TYPE[0], sizeof(mmVGT_PRIMITIVE_TYPE)/sizeof(mmVGT_PRIMITIVE_TYPE[0]), 0, 0 },
	{ "mmVGT_INDEX_TYPE", REG_MMIO, 0x2243, 1, &mmVGT_INDEX_TYPE[0], sizeof(mmVGT_INDEX_TYPE)/sizeof(mmVGT_INDEX_TYPE[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0", REG_MMIO, 0x2244, 1, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1", REG_MMIO, 0x2245, 1, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2", REG_MMIO, 0x2246, 1, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3", REG_MMIO, 0x2247, 1, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3[0]), 0, 0 },
	{ "mmVGT_MAX_VTX_INDX", REG_MMIO, 0x2248, 1, &mmVGT_MAX_VTX_INDX[0], sizeof(mmVGT_MAX_VTX_INDX)/sizeof(mmVGT_MAX_VTX_INDX[0]), 0, 0 },
	{ "mmVGT_MIN_VTX_INDX", REG_MMIO, 0x2249, 1, &mmVGT_MIN_VTX_INDX[0], sizeof(mmVGT_MIN_VTX_INDX)/sizeof(mmVGT_MIN_VTX_INDX[0]), 0, 0 },
	{ "mmVGT_INDX_OFFSET", REG_MMIO, 0x224a, 1, &mmVGT_INDX_OFFSET[0], sizeof(mmVGT_INDX_OFFSET)/sizeof(mmVGT_INDX_OFFSET[0]), 0, 0 },
	{ "mmVGT_MULTI_PRIM_IB_RESET_EN", REG_MMIO, 0x224b, 1, &mmVGT_MULTI_PRIM_IB_RESET_EN[0], sizeof(mmVGT_MULTI_PRIM_IB_RESET_EN)/sizeof(mmVGT_MULTI_PRIM_IB_RESET_EN[0]), 0, 0 },
	{ "mmVGT_NUM_INDICES", REG_MMIO, 0x224c, 1, &mmVGT_NUM_INDICES[0], sizeof(mmVGT_NUM_INDICES)/sizeof(mmVGT_NUM_INDICES[0]), 0, 0 },
	{ "mmVGT_NUM_INSTANCES", REG_MMIO, 0x224d, 1, &mmVGT_NUM_INSTANCES[0], sizeof(mmVGT_NUM_INSTANCES)/sizeof(mmVGT_NUM_INSTANCES[0]), 0, 0 },
	{ "mmVGT_TF_RING_SIZE", REG_MMIO, 0x224e, 1, &mmVGT_TF_RING_SIZE[0], sizeof(mmVGT_TF_RING_SIZE)/sizeof(mmVGT_TF_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_HS_OFFCHIP_PARAM", REG_MMIO, 0x224f, 1, &mmVGT_HS_OFFCHIP_PARAM[0], sizeof(mmVGT_HS_OFFCHIP_PARAM)/sizeof(mmVGT_HS_OFFCHIP_PARAM[0]), 0, 0 },
	{ "mmVGT_TF_MEMORY_BASE", REG_MMIO, 0x2250, 1, &mmVGT_TF_MEMORY_BASE[0], sizeof(mmVGT_TF_MEMORY_BASE)/sizeof(mmVGT_TF_MEMORY_BASE[0]), 0, 0 },
	{ "mmVGT_TF_MEMORY_BASE_HI", REG_MMIO, 0x2251, 1, &mmVGT_TF_MEMORY_BASE_HI[0], sizeof(mmVGT_TF_MEMORY_BASE_HI)/sizeof(mmVGT_TF_MEMORY_BASE_HI[0]), 0, 0 },
	{ "mmWD_POS_BUF_BASE", REG_MMIO, 0x2252, 1, &mmWD_POS_BUF_BASE[0], sizeof(mmWD_POS_BUF_BASE)/sizeof(mmWD_POS_BUF_BASE[0]), 0, 0 },
	{ "mmWD_POS_BUF_BASE_HI", REG_MMIO, 0x2253, 1, &mmWD_POS_BUF_BASE_HI[0], sizeof(mmWD_POS_BUF_BASE_HI)/sizeof(mmWD_POS_BUF_BASE_HI[0]), 0, 0 },
	{ "mmWD_CNTL_SB_BUF_BASE", REG_MMIO, 0x2254, 1, &mmWD_CNTL_SB_BUF_BASE[0], sizeof(mmWD_CNTL_SB_BUF_BASE)/sizeof(mmWD_CNTL_SB_BUF_BASE[0]), 0, 0 },
	{ "mmWD_CNTL_SB_BUF_BASE_HI", REG_MMIO, 0x2255, 1, &mmWD_CNTL_SB_BUF_BASE_HI[0], sizeof(mmWD_CNTL_SB_BUF_BASE_HI)/sizeof(mmWD_CNTL_SB_BUF_BASE_HI[0]), 0, 0 },
	{ "mmWD_INDEX_BUF_BASE", REG_MMIO, 0x2256, 1, &mmWD_INDEX_BUF_BASE[0], sizeof(mmWD_INDEX_BUF_BASE)/sizeof(mmWD_INDEX_BUF_BASE[0]), 0, 0 },
	{ "mmWD_INDEX_BUF_BASE_HI", REG_MMIO, 0x2257, 1, &mmWD_INDEX_BUF_BASE_HI[0], sizeof(mmWD_INDEX_BUF_BASE_HI)/sizeof(mmWD_INDEX_BUF_BASE_HI[0]), 0, 0 },
	{ "mmIA_MULTI_VGT_PARAM", REG_MMIO, 0x2258, 1, &mmIA_MULTI_VGT_PARAM[0], sizeof(mmIA_MULTI_VGT_PARAM)/sizeof(mmIA_MULTI_VGT_PARAM[0]), 0, 0 },
	{ "mmVGT_INSTANCE_BASE_ID", REG_MMIO, 0x225a, 1, &mmVGT_INSTANCE_BASE_ID[0], sizeof(mmVGT_INSTANCE_BASE_ID)/sizeof(mmVGT_INSTANCE_BASE_ID[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_VALUE", REG_MMIO, 0x2280, 1, &mmPA_SU_LINE_STIPPLE_VALUE[0], sizeof(mmPA_SU_LINE_STIPPLE_VALUE)/sizeof(mmPA_SU_LINE_STIPPLE_VALUE[0]), 0, 0 },
	{ "mmPA_SC_LINE_STIPPLE_STATE", REG_MMIO, 0x2281, 1, &mmPA_SC_LINE_STIPPLE_STATE[0], sizeof(mmPA_SC_LINE_STIPPLE_STATE)/sizeof(mmPA_SC_LINE_STIPPLE_STATE[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MIN_0", REG_MMIO, 0x2284, 1, &mmPA_SC_SCREEN_EXTENT_MIN_0[0], sizeof(mmPA_SC_SCREEN_EXTENT_MIN_0)/sizeof(mmPA_SC_SCREEN_EXTENT_MIN_0[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MAX_0", REG_MMIO, 0x2285, 1, &mmPA_SC_SCREEN_EXTENT_MAX_0[0], sizeof(mmPA_SC_SCREEN_EXTENT_MAX_0)/sizeof(mmPA_SC_SCREEN_EXTENT_MAX_0[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MIN_1", REG_MMIO, 0x2286, 1, &mmPA_SC_SCREEN_EXTENT_MIN_1[0], sizeof(mmPA_SC_SCREEN_EXTENT_MIN_1)/sizeof(mmPA_SC_SCREEN_EXTENT_MIN_1[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MAX_1", REG_MMIO, 0x228b, 1, &mmPA_SC_SCREEN_EXTENT_MAX_1[0], sizeof(mmPA_SC_SCREEN_EXTENT_MAX_1)/sizeof(mmPA_SC_SCREEN_EXTENT_MAX_1[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_HV_EN", REG_MMIO, 0x22a0, 1, &mmPA_SC_P3D_TRAP_SCREEN_HV_EN[0], sizeof(mmPA_SC_P3D_TRAP_SCREEN_HV_EN)/sizeof(mmPA_SC_P3D_TRAP_SCREEN_HV_EN[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_H", REG_MMIO, 0x22a1, 1, &mmPA_SC_P3D_TRAP_SCREEN_H[0], sizeof(mmPA_SC_P3D_TRAP_SCREEN_H)/sizeof(mmPA_SC_P3D_TRAP_SCREEN_H[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_V", REG_MMIO, 0x22a2, 1, &mmPA_SC_P3D_TRAP_SCREEN_V[0], sizeof(mmPA_SC_P3D_TRAP_SCREEN_V)/sizeof(mmPA_SC_P3D_TRAP_SCREEN_V[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE", REG_MMIO, 0x22a3, 1, &mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE[0], sizeof(mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE)/sizeof(mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_COUNT", REG_MMIO, 0x22a4, 1, &mmPA_SC_P3D_TRAP_SCREEN_COUNT[0], sizeof(mmPA_SC_P3D_TRAP_SCREEN_COUNT)/sizeof(mmPA_SC_P3D_TRAP_SCREEN_COUNT[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_HV_EN", REG_MMIO, 0x22a8, 1, &mmPA_SC_HP3D_TRAP_SCREEN_HV_EN[0], sizeof(mmPA_SC_HP3D_TRAP_SCREEN_HV_EN)/sizeof(mmPA_SC_HP3D_TRAP_SCREEN_HV_EN[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_H", REG_MMIO, 0x22a9, 1, &mmPA_SC_HP3D_TRAP_SCREEN_H[0], sizeof(mmPA_SC_HP3D_TRAP_SCREEN_H)/sizeof(mmPA_SC_HP3D_TRAP_SCREEN_H[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_V", REG_MMIO, 0x22aa, 1, &mmPA_SC_HP3D_TRAP_SCREEN_V[0], sizeof(mmPA_SC_HP3D_TRAP_SCREEN_V)/sizeof(mmPA_SC_HP3D_TRAP_SCREEN_V[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE", REG_MMIO, 0x22ab, 1, &mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE[0], sizeof(mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE)/sizeof(mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_COUNT", REG_MMIO, 0x22ac, 1, &mmPA_SC_HP3D_TRAP_SCREEN_COUNT[0], sizeof(mmPA_SC_HP3D_TRAP_SCREEN_COUNT)/sizeof(mmPA_SC_HP3D_TRAP_SCREEN_COUNT[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_HV_EN", REG_MMIO, 0x22b0, 1, &mmPA_SC_TRAP_SCREEN_HV_EN[0], sizeof(mmPA_SC_TRAP_SCREEN_HV_EN)/sizeof(mmPA_SC_TRAP_SCREEN_HV_EN[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_H", REG_MMIO, 0x22b1, 1, &mmPA_SC_TRAP_SCREEN_H[0], sizeof(mmPA_SC_TRAP_SCREEN_H)/sizeof(mmPA_SC_TRAP_SCREEN_H[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_V", REG_MMIO, 0x22b2, 1, &mmPA_SC_TRAP_SCREEN_V[0], sizeof(mmPA_SC_TRAP_SCREEN_V)/sizeof(mmPA_SC_TRAP_SCREEN_V[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_OCCURRENCE", REG_MMIO, 0x22b3, 1, &mmPA_SC_TRAP_SCREEN_OCCURRENCE[0], sizeof(mmPA_SC_TRAP_SCREEN_OCCURRENCE)/sizeof(mmPA_SC_TRAP_SCREEN_OCCURRENCE[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_COUNT", REG_MMIO, 0x22b4, 1, &mmPA_SC_TRAP_SCREEN_COUNT[0], sizeof(mmPA_SC_TRAP_SCREEN_COUNT)/sizeof(mmPA_SC_TRAP_SCREEN_COUNT[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_BASE", REG_MMIO, 0x2330, 1, &mmSQ_THREAD_TRACE_BASE[0], sizeof(mmSQ_THREAD_TRACE_BASE)/sizeof(mmSQ_THREAD_TRACE_BASE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_SIZE", REG_MMIO, 0x2331, 1, &mmSQ_THREAD_TRACE_SIZE[0], sizeof(mmSQ_THREAD_TRACE_SIZE)/sizeof(mmSQ_THREAD_TRACE_SIZE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_MASK", REG_MMIO, 0x2332, 1, &mmSQ_THREAD_TRACE_MASK[0], sizeof(mmSQ_THREAD_TRACE_MASK)/sizeof(mmSQ_THREAD_TRACE_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_TOKEN_MASK", REG_MMIO, 0x2333, 1, &mmSQ_THREAD_TRACE_TOKEN_MASK[0], sizeof(mmSQ_THREAD_TRACE_TOKEN_MASK)/sizeof(mmSQ_THREAD_TRACE_TOKEN_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_PERF_MASK", REG_MMIO, 0x2334, 1, &mmSQ_THREAD_TRACE_PERF_MASK[0], sizeof(mmSQ_THREAD_TRACE_PERF_MASK)/sizeof(mmSQ_THREAD_TRACE_PERF_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_CTRL", REG_MMIO, 0x2335, 1, &mmSQ_THREAD_TRACE_CTRL[0], sizeof(mmSQ_THREAD_TRACE_CTRL)/sizeof(mmSQ_THREAD_TRACE_CTRL[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_MODE", REG_MMIO, 0x2336, 1, &mmSQ_THREAD_TRACE_MODE[0], sizeof(mmSQ_THREAD_TRACE_MODE)/sizeof(mmSQ_THREAD_TRACE_MODE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_BASE2", REG_MMIO, 0x2337, 1, &mmSQ_THREAD_TRACE_BASE2[0], sizeof(mmSQ_THREAD_TRACE_BASE2)/sizeof(mmSQ_THREAD_TRACE_BASE2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_TOKEN_MASK2", REG_MMIO, 0x2338, 1, &mmSQ_THREAD_TRACE_TOKEN_MASK2[0], sizeof(mmSQ_THREAD_TRACE_TOKEN_MASK2)/sizeof(mmSQ_THREAD_TRACE_TOKEN_MASK2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WPTR", REG_MMIO, 0x2339, 1, &mmSQ_THREAD_TRACE_WPTR[0], sizeof(mmSQ_THREAD_TRACE_WPTR)/sizeof(mmSQ_THREAD_TRACE_WPTR[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_STATUS", REG_MMIO, 0x233a, 1, &mmSQ_THREAD_TRACE_STATUS[0], sizeof(mmSQ_THREAD_TRACE_STATUS)/sizeof(mmSQ_THREAD_TRACE_STATUS[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_HIWATER", REG_MMIO, 0x233b, 1, &mmSQ_THREAD_TRACE_HIWATER[0], sizeof(mmSQ_THREAD_TRACE_HIWATER)/sizeof(mmSQ_THREAD_TRACE_HIWATER[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_CNTR", REG_MMIO, 0x233c, 1, &mmSQ_THREAD_TRACE_CNTR[0], sizeof(mmSQ_THREAD_TRACE_CNTR)/sizeof(mmSQ_THREAD_TRACE_CNTR[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_0", REG_MMIO, 0x2340, 1, &mmSQ_THREAD_TRACE_USERDATA_0[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_0)/sizeof(mmSQ_THREAD_TRACE_USERDATA_0[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_1", REG_MMIO, 0x2341, 1, &mmSQ_THREAD_TRACE_USERDATA_1[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_1)/sizeof(mmSQ_THREAD_TRACE_USERDATA_1[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_2", REG_MMIO, 0x2342, 1, &mmSQ_THREAD_TRACE_USERDATA_2[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_2)/sizeof(mmSQ_THREAD_TRACE_USERDATA_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_3", REG_MMIO, 0x2343, 1, &mmSQ_THREAD_TRACE_USERDATA_3[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_3)/sizeof(mmSQ_THREAD_TRACE_USERDATA_3[0]), 0, 0 },
	{ "mmSQC_CACHES", REG_MMIO, 0x2348, 1, &mmSQC_CACHES[0], sizeof(mmSQC_CACHES)/sizeof(mmSQC_CACHES[0]), 0, 0 },
	{ "mmSQC_WRITEBACK", REG_MMIO, 0x2349, 1, &mmSQC_WRITEBACK[0], sizeof(mmSQC_WRITEBACK)/sizeof(mmSQC_WRITEBACK[0]), 0, 0 },
	{ "mmTA_CS_BC_BASE_ADDR", REG_MMIO, 0x2380, 1, &mmTA_CS_BC_BASE_ADDR[0], sizeof(mmTA_CS_BC_BASE_ADDR)/sizeof(mmTA_CS_BC_BASE_ADDR[0]), 0, 0 },
	{ "mmTA_CS_BC_BASE_ADDR_HI", REG_MMIO, 0x2381, 1, &mmTA_CS_BC_BASE_ADDR_HI[0], sizeof(mmTA_CS_BC_BASE_ADDR_HI)/sizeof(mmTA_CS_BC_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT0_LOW", REG_MMIO, 0x23c0, 1, &mmDB_OCCLUSION_COUNT0_LOW[0], sizeof(mmDB_OCCLUSION_COUNT0_LOW)/sizeof(mmDB_OCCLUSION_COUNT0_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT0_HI", REG_MMIO, 0x23c1, 1, &mmDB_OCCLUSION_COUNT0_HI[0], sizeof(mmDB_OCCLUSION_COUNT0_HI)/sizeof(mmDB_OCCLUSION_COUNT0_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT1_LOW", REG_MMIO, 0x23c2, 1, &mmDB_OCCLUSION_COUNT1_LOW[0], sizeof(mmDB_OCCLUSION_COUNT1_LOW)/sizeof(mmDB_OCCLUSION_COUNT1_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT1_HI", REG_MMIO, 0x23c3, 1, &mmDB_OCCLUSION_COUNT1_HI[0], sizeof(mmDB_OCCLUSION_COUNT1_HI)/sizeof(mmDB_OCCLUSION_COUNT1_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT2_LOW", REG_MMIO, 0x23c4, 1, &mmDB_OCCLUSION_COUNT2_LOW[0], sizeof(mmDB_OCCLUSION_COUNT2_LOW)/sizeof(mmDB_OCCLUSION_COUNT2_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT2_HI", REG_MMIO, 0x23c5, 1, &mmDB_OCCLUSION_COUNT2_HI[0], sizeof(mmDB_OCCLUSION_COUNT2_HI)/sizeof(mmDB_OCCLUSION_COUNT2_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT3_LOW", REG_MMIO, 0x23c6, 1, &mmDB_OCCLUSION_COUNT3_LOW[0], sizeof(mmDB_OCCLUSION_COUNT3_LOW)/sizeof(mmDB_OCCLUSION_COUNT3_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT3_HI", REG_MMIO, 0x23c7, 1, &mmDB_OCCLUSION_COUNT3_HI[0], sizeof(mmDB_OCCLUSION_COUNT3_HI)/sizeof(mmDB_OCCLUSION_COUNT3_HI[0]), 0, 0 },
	{ "mmDB_ZPASS_COUNT_LOW", REG_MMIO, 0x23fe, 1, &mmDB_ZPASS_COUNT_LOW[0], sizeof(mmDB_ZPASS_COUNT_LOW)/sizeof(mmDB_ZPASS_COUNT_LOW[0]), 0, 0 },
	{ "mmDB_ZPASS_COUNT_HI", REG_MMIO, 0x23ff, 1, &mmDB_ZPASS_COUNT_HI[0], sizeof(mmDB_ZPASS_COUNT_HI)/sizeof(mmDB_ZPASS_COUNT_HI[0]), 0, 0 },
	{ "mmGDS_RD_ADDR", REG_MMIO, 0x2400, 1, &mmGDS_RD_ADDR[0], sizeof(mmGDS_RD_ADDR)/sizeof(mmGDS_RD_ADDR[0]), 0, 0 },
	{ "mmGDS_RD_DATA", REG_MMIO, 0x2401, 1, &mmGDS_RD_DATA[0], sizeof(mmGDS_RD_DATA)/sizeof(mmGDS_RD_DATA[0]), 0, 0 },
	{ "mmGDS_RD_BURST_ADDR", REG_MMIO, 0x2402, 1, &mmGDS_RD_BURST_ADDR[0], sizeof(mmGDS_RD_BURST_ADDR)/sizeof(mmGDS_RD_BURST_ADDR[0]), 0, 0 },
	{ "mmGDS_RD_BURST_COUNT", REG_MMIO, 0x2403, 1, &mmGDS_RD_BURST_COUNT[0], sizeof(mmGDS_RD_BURST_COUNT)/sizeof(mmGDS_RD_BURST_COUNT[0]), 0, 0 },
	{ "mmGDS_RD_BURST_DATA", REG_MMIO, 0x2404, 1, &mmGDS_RD_BURST_DATA[0], sizeof(mmGDS_RD_BURST_DATA)/sizeof(mmGDS_RD_BURST_DATA[0]), 0, 0 },
	{ "mmGDS_WR_ADDR", REG_MMIO, 0x2405, 1, &mmGDS_WR_ADDR[0], sizeof(mmGDS_WR_ADDR)/sizeof(mmGDS_WR_ADDR[0]), 0, 0 },
	{ "mmGDS_WR_DATA", REG_MMIO, 0x2406, 1, &mmGDS_WR_DATA[0], sizeof(mmGDS_WR_DATA)/sizeof(mmGDS_WR_DATA[0]), 0, 0 },
	{ "mmGDS_WR_BURST_ADDR", REG_MMIO, 0x2407, 1, &mmGDS_WR_BURST_ADDR[0], sizeof(mmGDS_WR_BURST_ADDR)/sizeof(mmGDS_WR_BURST_ADDR[0]), 0, 0 },
	{ "mmGDS_WR_BURST_DATA", REG_MMIO, 0x2408, 1, &mmGDS_WR_BURST_DATA[0], sizeof(mmGDS_WR_BURST_DATA)/sizeof(mmGDS_WR_BURST_DATA[0]), 0, 0 },
	{ "mmGDS_WRITE_COMPLETE", REG_MMIO, 0x2409, 1, &mmGDS_WRITE_COMPLETE[0], sizeof(mmGDS_WRITE_COMPLETE)/sizeof(mmGDS_WRITE_COMPLETE[0]), 0, 0 },
	{ "mmGDS_ATOM_CNTL", REG_MMIO, 0x240a, 1, &mmGDS_ATOM_CNTL[0], sizeof(mmGDS_ATOM_CNTL)/sizeof(mmGDS_ATOM_CNTL[0]), 0, 0 },
	{ "mmGDS_ATOM_COMPLETE", REG_MMIO, 0x240b, 1, &mmGDS_ATOM_COMPLETE[0], sizeof(mmGDS_ATOM_COMPLETE)/sizeof(mmGDS_ATOM_COMPLETE[0]), 0, 0 },
	{ "mmGDS_ATOM_BASE", REG_MMIO, 0x240c, 1, &mmGDS_ATOM_BASE[0], sizeof(mmGDS_ATOM_BASE)/sizeof(mmGDS_ATOM_BASE[0]), 0, 0 },
	{ "mmGDS_ATOM_SIZE", REG_MMIO, 0x240d, 1, &mmGDS_ATOM_SIZE[0], sizeof(mmGDS_ATOM_SIZE)/sizeof(mmGDS_ATOM_SIZE[0]), 0, 0 },
	{ "mmGDS_ATOM_OFFSET0", REG_MMIO, 0x240e, 1, &mmGDS_ATOM_OFFSET0[0], sizeof(mmGDS_ATOM_OFFSET0)/sizeof(mmGDS_ATOM_OFFSET0[0]), 0, 0 },
	{ "mmGDS_ATOM_OFFSET1", REG_MMIO, 0x240f, 1, &mmGDS_ATOM_OFFSET1[0], sizeof(mmGDS_ATOM_OFFSET1)/sizeof(mmGDS_ATOM_OFFSET1[0]), 0, 0 },
	{ "mmGDS_ATOM_DST", REG_MMIO, 0x2410, 1, &mmGDS_ATOM_DST[0], sizeof(mmGDS_ATOM_DST)/sizeof(mmGDS_ATOM_DST[0]), 0, 0 },
	{ "mmGDS_ATOM_OP", REG_MMIO, 0x2411, 1, &mmGDS_ATOM_OP[0], sizeof(mmGDS_ATOM_OP)/sizeof(mmGDS_ATOM_OP[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC0", REG_MMIO, 0x2412, 1, &mmGDS_ATOM_SRC0[0], sizeof(mmGDS_ATOM_SRC0)/sizeof(mmGDS_ATOM_SRC0[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC0_U", REG_MMIO, 0x2413, 1, &mmGDS_ATOM_SRC0_U[0], sizeof(mmGDS_ATOM_SRC0_U)/sizeof(mmGDS_ATOM_SRC0_U[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC1", REG_MMIO, 0x2414, 1, &mmGDS_ATOM_SRC1[0], sizeof(mmGDS_ATOM_SRC1)/sizeof(mmGDS_ATOM_SRC1[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC1_U", REG_MMIO, 0x2415, 1, &mmGDS_ATOM_SRC1_U[0], sizeof(mmGDS_ATOM_SRC1_U)/sizeof(mmGDS_ATOM_SRC1_U[0]), 0, 0 },
	{ "mmGDS_ATOM_READ0", REG_MMIO, 0x2416, 1, &mmGDS_ATOM_READ0[0], sizeof(mmGDS_ATOM_READ0)/sizeof(mmGDS_ATOM_READ0[0]), 0, 0 },
	{ "mmGDS_ATOM_READ0_U", REG_MMIO, 0x2417, 1, &mmGDS_ATOM_READ0_U[0], sizeof(mmGDS_ATOM_READ0_U)/sizeof(mmGDS_ATOM_READ0_U[0]), 0, 0 },
	{ "mmGDS_ATOM_READ1", REG_MMIO, 0x2418, 1, &mmGDS_ATOM_READ1[0], sizeof(mmGDS_ATOM_READ1)/sizeof(mmGDS_ATOM_READ1[0]), 0, 0 },
	{ "mmGDS_ATOM_READ1_U", REG_MMIO, 0x2419, 1, &mmGDS_ATOM_READ1_U[0], sizeof(mmGDS_ATOM_READ1_U)/sizeof(mmGDS_ATOM_READ1_U[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_CNTL", REG_MMIO, 0x241a, 1, &mmGDS_GWS_RESOURCE_CNTL[0], sizeof(mmGDS_GWS_RESOURCE_CNTL)/sizeof(mmGDS_GWS_RESOURCE_CNTL[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE", REG_MMIO, 0x241b, 1, &mmGDS_GWS_RESOURCE[0], sizeof(mmGDS_GWS_RESOURCE)/sizeof(mmGDS_GWS_RESOURCE[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_CNT", REG_MMIO, 0x241c, 1, &mmGDS_GWS_RESOURCE_CNT[0], sizeof(mmGDS_GWS_RESOURCE_CNT)/sizeof(mmGDS_GWS_RESOURCE_CNT[0]), 0, 0 },
	{ "mmGDS_OA_CNTL", REG_MMIO, 0x241d, 1, &mmGDS_OA_CNTL[0], sizeof(mmGDS_OA_CNTL)/sizeof(mmGDS_OA_CNTL[0]), 0, 0 },
	{ "mmGDS_OA_COUNTER", REG_MMIO, 0x241e, 1, &mmGDS_OA_COUNTER[0], sizeof(mmGDS_OA_COUNTER)/sizeof(mmGDS_OA_COUNTER[0]), 0, 0 },
	{ "mmGDS_OA_ADDRESS", REG_MMIO, 0x241f, 1, &mmGDS_OA_ADDRESS[0], sizeof(mmGDS_OA_ADDRESS)/sizeof(mmGDS_OA_ADDRESS[0]), 0, 0 },
	{ "mmGDS_OA_INCDEC", REG_MMIO, 0x2420, 1, &mmGDS_OA_INCDEC[0], sizeof(mmGDS_OA_INCDEC)/sizeof(mmGDS_OA_INCDEC[0]), 0, 0 },
	{ "mmGDS_OA_RING_SIZE", REG_MMIO, 0x2421, 1, &mmGDS_OA_RING_SIZE[0], sizeof(mmGDS_OA_RING_SIZE)/sizeof(mmGDS_OA_RING_SIZE[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL", REG_MMIO, 0x2440, 1, &mmSPI_CONFIG_CNTL[0], sizeof(mmSPI_CONFIG_CNTL)/sizeof(mmSPI_CONFIG_CNTL[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL_1", REG_MMIO, 0x2441, 1, &mmSPI_CONFIG_CNTL_1[0], sizeof(mmSPI_CONFIG_CNTL_1)/sizeof(mmSPI_CONFIG_CNTL_1[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL_2", REG_MMIO, 0x2442, 1, &mmSPI_CONFIG_CNTL_2[0], sizeof(mmSPI_CONFIG_CNTL_2)/sizeof(mmSPI_CONFIG_CNTL_2[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER1_LO", REG_MMIO, 0x3000, 1, &mmCPG_PERFCOUNTER1_LO[0], sizeof(mmCPG_PERFCOUNTER1_LO)/sizeof(mmCPG_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER1_HI", REG_MMIO, 0x3001, 1, &mmCPG_PERFCOUNTER1_HI[0], sizeof(mmCPG_PERFCOUNTER1_HI)/sizeof(mmCPG_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_LO", REG_MMIO, 0x3002, 1, &mmCPG_PERFCOUNTER0_LO[0], sizeof(mmCPG_PERFCOUNTER0_LO)/sizeof(mmCPG_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_HI", REG_MMIO, 0x3003, 1, &mmCPG_PERFCOUNTER0_HI[0], sizeof(mmCPG_PERFCOUNTER0_HI)/sizeof(mmCPG_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER1_LO", REG_MMIO, 0x3004, 1, &mmCPC_PERFCOUNTER1_LO[0], sizeof(mmCPC_PERFCOUNTER1_LO)/sizeof(mmCPC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER1_HI", REG_MMIO, 0x3005, 1, &mmCPC_PERFCOUNTER1_HI[0], sizeof(mmCPC_PERFCOUNTER1_HI)/sizeof(mmCPC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_LO", REG_MMIO, 0x3006, 1, &mmCPC_PERFCOUNTER0_LO[0], sizeof(mmCPC_PERFCOUNTER0_LO)/sizeof(mmCPC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_HI", REG_MMIO, 0x3007, 1, &mmCPC_PERFCOUNTER0_HI[0], sizeof(mmCPC_PERFCOUNTER0_HI)/sizeof(mmCPC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER1_LO", REG_MMIO, 0x3008, 1, &mmCPF_PERFCOUNTER1_LO[0], sizeof(mmCPF_PERFCOUNTER1_LO)/sizeof(mmCPF_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER1_HI", REG_MMIO, 0x3009, 1, &mmCPF_PERFCOUNTER1_HI[0], sizeof(mmCPF_PERFCOUNTER1_HI)/sizeof(mmCPF_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_LO", REG_MMIO, 0x300a, 1, &mmCPF_PERFCOUNTER0_LO[0], sizeof(mmCPF_PERFCOUNTER0_LO)/sizeof(mmCPF_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_HI", REG_MMIO, 0x300b, 1, &mmCPF_PERFCOUNTER0_HI[0], sizeof(mmCPF_PERFCOUNTER0_HI)/sizeof(mmCPF_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCPF_LATENCY_STATS_DATA", REG_MMIO, 0x300c, 1, &mmCPF_LATENCY_STATS_DATA[0], sizeof(mmCPF_LATENCY_STATS_DATA)/sizeof(mmCPF_LATENCY_STATS_DATA[0]), 0, 0 },
	{ "mmCPG_LATENCY_STATS_DATA", REG_MMIO, 0x300d, 1, &mmCPG_LATENCY_STATS_DATA[0], sizeof(mmCPG_LATENCY_STATS_DATA)/sizeof(mmCPG_LATENCY_STATS_DATA[0]), 0, 0 },
	{ "mmCPC_LATENCY_STATS_DATA", REG_MMIO, 0x300e, 1, &mmCPC_LATENCY_STATS_DATA[0], sizeof(mmCPC_LATENCY_STATS_DATA)/sizeof(mmCPC_LATENCY_STATS_DATA[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_LO", REG_MMIO, 0x3040, 1, &mmGRBM_PERFCOUNTER0_LO[0], sizeof(mmGRBM_PERFCOUNTER0_LO)/sizeof(mmGRBM_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_HI", REG_MMIO, 0x3041, 1, &mmGRBM_PERFCOUNTER0_HI[0], sizeof(mmGRBM_PERFCOUNTER0_HI)/sizeof(mmGRBM_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_LO", REG_MMIO, 0x3043, 1, &mmGRBM_PERFCOUNTER1_LO[0], sizeof(mmGRBM_PERFCOUNTER1_LO)/sizeof(mmGRBM_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_HI", REG_MMIO, 0x3044, 1, &mmGRBM_PERFCOUNTER1_HI[0], sizeof(mmGRBM_PERFCOUNTER1_HI)/sizeof(mmGRBM_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_LO", REG_MMIO, 0x3045, 1, &mmGRBM_SE0_PERFCOUNTER_LO[0], sizeof(mmGRBM_SE0_PERFCOUNTER_LO)/sizeof(mmGRBM_SE0_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_HI", REG_MMIO, 0x3046, 1, &mmGRBM_SE0_PERFCOUNTER_HI[0], sizeof(mmGRBM_SE0_PERFCOUNTER_HI)/sizeof(mmGRBM_SE0_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_LO", REG_MMIO, 0x3047, 1, &mmGRBM_SE1_PERFCOUNTER_LO[0], sizeof(mmGRBM_SE1_PERFCOUNTER_LO)/sizeof(mmGRBM_SE1_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_HI", REG_MMIO, 0x3048, 1, &mmGRBM_SE1_PERFCOUNTER_HI[0], sizeof(mmGRBM_SE1_PERFCOUNTER_HI)/sizeof(mmGRBM_SE1_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE2_PERFCOUNTER_LO", REG_MMIO, 0x3049, 1, &mmGRBM_SE2_PERFCOUNTER_LO[0], sizeof(mmGRBM_SE2_PERFCOUNTER_LO)/sizeof(mmGRBM_SE2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE2_PERFCOUNTER_HI", REG_MMIO, 0x304a, 1, &mmGRBM_SE2_PERFCOUNTER_HI[0], sizeof(mmGRBM_SE2_PERFCOUNTER_HI)/sizeof(mmGRBM_SE2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE3_PERFCOUNTER_LO", REG_MMIO, 0x304b, 1, &mmGRBM_SE3_PERFCOUNTER_LO[0], sizeof(mmGRBM_SE3_PERFCOUNTER_LO)/sizeof(mmGRBM_SE3_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE3_PERFCOUNTER_HI", REG_MMIO, 0x304c, 1, &mmGRBM_SE3_PERFCOUNTER_HI[0], sizeof(mmGRBM_SE3_PERFCOUNTER_HI)/sizeof(mmGRBM_SE3_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER0_LO", REG_MMIO, 0x3080, 1, &mmWD_PERFCOUNTER0_LO[0], sizeof(mmWD_PERFCOUNTER0_LO)/sizeof(mmWD_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER0_HI", REG_MMIO, 0x3081, 1, &mmWD_PERFCOUNTER0_HI[0], sizeof(mmWD_PERFCOUNTER0_HI)/sizeof(mmWD_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER1_LO", REG_MMIO, 0x3082, 1, &mmWD_PERFCOUNTER1_LO[0], sizeof(mmWD_PERFCOUNTER1_LO)/sizeof(mmWD_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER1_HI", REG_MMIO, 0x3083, 1, &mmWD_PERFCOUNTER1_HI[0], sizeof(mmWD_PERFCOUNTER1_HI)/sizeof(mmWD_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER2_LO", REG_MMIO, 0x3084, 1, &mmWD_PERFCOUNTER2_LO[0], sizeof(mmWD_PERFCOUNTER2_LO)/sizeof(mmWD_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER2_HI", REG_MMIO, 0x3085, 1, &mmWD_PERFCOUNTER2_HI[0], sizeof(mmWD_PERFCOUNTER2_HI)/sizeof(mmWD_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER3_LO", REG_MMIO, 0x3086, 1, &mmWD_PERFCOUNTER3_LO[0], sizeof(mmWD_PERFCOUNTER3_LO)/sizeof(mmWD_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER3_HI", REG_MMIO, 0x3087, 1, &mmWD_PERFCOUNTER3_HI[0], sizeof(mmWD_PERFCOUNTER3_HI)/sizeof(mmWD_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_LO", REG_MMIO, 0x3088, 1, &mmIA_PERFCOUNTER0_LO[0], sizeof(mmIA_PERFCOUNTER0_LO)/sizeof(mmIA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_HI", REG_MMIO, 0x3089, 1, &mmIA_PERFCOUNTER0_HI[0], sizeof(mmIA_PERFCOUNTER0_HI)/sizeof(mmIA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_LO", REG_MMIO, 0x308a, 1, &mmIA_PERFCOUNTER1_LO[0], sizeof(mmIA_PERFCOUNTER1_LO)/sizeof(mmIA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_HI", REG_MMIO, 0x308b, 1, &mmIA_PERFCOUNTER1_HI[0], sizeof(mmIA_PERFCOUNTER1_HI)/sizeof(mmIA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_LO", REG_MMIO, 0x308c, 1, &mmIA_PERFCOUNTER2_LO[0], sizeof(mmIA_PERFCOUNTER2_LO)/sizeof(mmIA_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_HI", REG_MMIO, 0x308d, 1, &mmIA_PERFCOUNTER2_HI[0], sizeof(mmIA_PERFCOUNTER2_HI)/sizeof(mmIA_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_LO", REG_MMIO, 0x308e, 1, &mmIA_PERFCOUNTER3_LO[0], sizeof(mmIA_PERFCOUNTER3_LO)/sizeof(mmIA_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_HI", REG_MMIO, 0x308f, 1, &mmIA_PERFCOUNTER3_HI[0], sizeof(mmIA_PERFCOUNTER3_HI)/sizeof(mmIA_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_LO", REG_MMIO, 0x3090, 1, &mmVGT_PERFCOUNTER0_LO[0], sizeof(mmVGT_PERFCOUNTER0_LO)/sizeof(mmVGT_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_HI", REG_MMIO, 0x3091, 1, &mmVGT_PERFCOUNTER0_HI[0], sizeof(mmVGT_PERFCOUNTER0_HI)/sizeof(mmVGT_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_LO", REG_MMIO, 0x3092, 1, &mmVGT_PERFCOUNTER1_LO[0], sizeof(mmVGT_PERFCOUNTER1_LO)/sizeof(mmVGT_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_HI", REG_MMIO, 0x3093, 1, &mmVGT_PERFCOUNTER1_HI[0], sizeof(mmVGT_PERFCOUNTER1_HI)/sizeof(mmVGT_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_LO", REG_MMIO, 0x3094, 1, &mmVGT_PERFCOUNTER2_LO[0], sizeof(mmVGT_PERFCOUNTER2_LO)/sizeof(mmVGT_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_HI", REG_MMIO, 0x3095, 1, &mmVGT_PERFCOUNTER2_HI[0], sizeof(mmVGT_PERFCOUNTER2_HI)/sizeof(mmVGT_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_LO", REG_MMIO, 0x3096, 1, &mmVGT_PERFCOUNTER3_LO[0], sizeof(mmVGT_PERFCOUNTER3_LO)/sizeof(mmVGT_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_HI", REG_MMIO, 0x3097, 1, &mmVGT_PERFCOUNTER3_HI[0], sizeof(mmVGT_PERFCOUNTER3_HI)/sizeof(mmVGT_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_LO", REG_MMIO, 0x3100, 1, &mmPA_SU_PERFCOUNTER0_LO[0], sizeof(mmPA_SU_PERFCOUNTER0_LO)/sizeof(mmPA_SU_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_HI", REG_MMIO, 0x3101, 1, &mmPA_SU_PERFCOUNTER0_HI[0], sizeof(mmPA_SU_PERFCOUNTER0_HI)/sizeof(mmPA_SU_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_LO", REG_MMIO, 0x3102, 1, &mmPA_SU_PERFCOUNTER1_LO[0], sizeof(mmPA_SU_PERFCOUNTER1_LO)/sizeof(mmPA_SU_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_HI", REG_MMIO, 0x3103, 1, &mmPA_SU_PERFCOUNTER1_HI[0], sizeof(mmPA_SU_PERFCOUNTER1_HI)/sizeof(mmPA_SU_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_LO", REG_MMIO, 0x3104, 1, &mmPA_SU_PERFCOUNTER2_LO[0], sizeof(mmPA_SU_PERFCOUNTER2_LO)/sizeof(mmPA_SU_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_HI", REG_MMIO, 0x3105, 1, &mmPA_SU_PERFCOUNTER2_HI[0], sizeof(mmPA_SU_PERFCOUNTER2_HI)/sizeof(mmPA_SU_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_LO", REG_MMIO, 0x3106, 1, &mmPA_SU_PERFCOUNTER3_LO[0], sizeof(mmPA_SU_PERFCOUNTER3_LO)/sizeof(mmPA_SU_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_HI", REG_MMIO, 0x3107, 1, &mmPA_SU_PERFCOUNTER3_HI[0], sizeof(mmPA_SU_PERFCOUNTER3_HI)/sizeof(mmPA_SU_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_LO", REG_MMIO, 0x3140, 1, &mmPA_SC_PERFCOUNTER0_LO[0], sizeof(mmPA_SC_PERFCOUNTER0_LO)/sizeof(mmPA_SC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_HI", REG_MMIO, 0x3141, 1, &mmPA_SC_PERFCOUNTER0_HI[0], sizeof(mmPA_SC_PERFCOUNTER0_HI)/sizeof(mmPA_SC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_LO", REG_MMIO, 0x3142, 1, &mmPA_SC_PERFCOUNTER1_LO[0], sizeof(mmPA_SC_PERFCOUNTER1_LO)/sizeof(mmPA_SC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_HI", REG_MMIO, 0x3143, 1, &mmPA_SC_PERFCOUNTER1_HI[0], sizeof(mmPA_SC_PERFCOUNTER1_HI)/sizeof(mmPA_SC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_LO", REG_MMIO, 0x3144, 1, &mmPA_SC_PERFCOUNTER2_LO[0], sizeof(mmPA_SC_PERFCOUNTER2_LO)/sizeof(mmPA_SC_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_HI", REG_MMIO, 0x3145, 1, &mmPA_SC_PERFCOUNTER2_HI[0], sizeof(mmPA_SC_PERFCOUNTER2_HI)/sizeof(mmPA_SC_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_LO", REG_MMIO, 0x3146, 1, &mmPA_SC_PERFCOUNTER3_LO[0], sizeof(mmPA_SC_PERFCOUNTER3_LO)/sizeof(mmPA_SC_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_HI", REG_MMIO, 0x3147, 1, &mmPA_SC_PERFCOUNTER3_HI[0], sizeof(mmPA_SC_PERFCOUNTER3_HI)/sizeof(mmPA_SC_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_LO", REG_MMIO, 0x3148, 1, &mmPA_SC_PERFCOUNTER4_LO[0], sizeof(mmPA_SC_PERFCOUNTER4_LO)/sizeof(mmPA_SC_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_HI", REG_MMIO, 0x3149, 1, &mmPA_SC_PERFCOUNTER4_HI[0], sizeof(mmPA_SC_PERFCOUNTER4_HI)/sizeof(mmPA_SC_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_LO", REG_MMIO, 0x314a, 1, &mmPA_SC_PERFCOUNTER5_LO[0], sizeof(mmPA_SC_PERFCOUNTER5_LO)/sizeof(mmPA_SC_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_HI", REG_MMIO, 0x314b, 1, &mmPA_SC_PERFCOUNTER5_HI[0], sizeof(mmPA_SC_PERFCOUNTER5_HI)/sizeof(mmPA_SC_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_LO", REG_MMIO, 0x314c, 1, &mmPA_SC_PERFCOUNTER6_LO[0], sizeof(mmPA_SC_PERFCOUNTER6_LO)/sizeof(mmPA_SC_PERFCOUNTER6_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_HI", REG_MMIO, 0x314d, 1, &mmPA_SC_PERFCOUNTER6_HI[0], sizeof(mmPA_SC_PERFCOUNTER6_HI)/sizeof(mmPA_SC_PERFCOUNTER6_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_LO", REG_MMIO, 0x314e, 1, &mmPA_SC_PERFCOUNTER7_LO[0], sizeof(mmPA_SC_PERFCOUNTER7_LO)/sizeof(mmPA_SC_PERFCOUNTER7_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_HI", REG_MMIO, 0x314f, 1, &mmPA_SC_PERFCOUNTER7_HI[0], sizeof(mmPA_SC_PERFCOUNTER7_HI)/sizeof(mmPA_SC_PERFCOUNTER7_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_HI", REG_MMIO, 0x3180, 1, &mmSPI_PERFCOUNTER0_HI[0], sizeof(mmSPI_PERFCOUNTER0_HI)/sizeof(mmSPI_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_LO", REG_MMIO, 0x3181, 1, &mmSPI_PERFCOUNTER0_LO[0], sizeof(mmSPI_PERFCOUNTER0_LO)/sizeof(mmSPI_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_HI", REG_MMIO, 0x3182, 1, &mmSPI_PERFCOUNTER1_HI[0], sizeof(mmSPI_PERFCOUNTER1_HI)/sizeof(mmSPI_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_LO", REG_MMIO, 0x3183, 1, &mmSPI_PERFCOUNTER1_LO[0], sizeof(mmSPI_PERFCOUNTER1_LO)/sizeof(mmSPI_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_HI", REG_MMIO, 0x3184, 1, &mmSPI_PERFCOUNTER2_HI[0], sizeof(mmSPI_PERFCOUNTER2_HI)/sizeof(mmSPI_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_LO", REG_MMIO, 0x3185, 1, &mmSPI_PERFCOUNTER2_LO[0], sizeof(mmSPI_PERFCOUNTER2_LO)/sizeof(mmSPI_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_HI", REG_MMIO, 0x3186, 1, &mmSPI_PERFCOUNTER3_HI[0], sizeof(mmSPI_PERFCOUNTER3_HI)/sizeof(mmSPI_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_LO", REG_MMIO, 0x3187, 1, &mmSPI_PERFCOUNTER3_LO[0], sizeof(mmSPI_PERFCOUNTER3_LO)/sizeof(mmSPI_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER4_HI", REG_MMIO, 0x3188, 1, &mmSPI_PERFCOUNTER4_HI[0], sizeof(mmSPI_PERFCOUNTER4_HI)/sizeof(mmSPI_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER4_LO", REG_MMIO, 0x3189, 1, &mmSPI_PERFCOUNTER4_LO[0], sizeof(mmSPI_PERFCOUNTER4_LO)/sizeof(mmSPI_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER5_HI", REG_MMIO, 0x318a, 1, &mmSPI_PERFCOUNTER5_HI[0], sizeof(mmSPI_PERFCOUNTER5_HI)/sizeof(mmSPI_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER5_LO", REG_MMIO, 0x318b, 1, &mmSPI_PERFCOUNTER5_LO[0], sizeof(mmSPI_PERFCOUNTER5_LO)/sizeof(mmSPI_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_LO", REG_MMIO, 0x31c0, 1, &mmSQ_PERFCOUNTER0_LO[0], sizeof(mmSQ_PERFCOUNTER0_LO)/sizeof(mmSQ_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_HI", REG_MMIO, 0x31c1, 1, &mmSQ_PERFCOUNTER0_HI[0], sizeof(mmSQ_PERFCOUNTER0_HI)/sizeof(mmSQ_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_LO", REG_MMIO, 0x31c2, 1, &mmSQ_PERFCOUNTER1_LO[0], sizeof(mmSQ_PERFCOUNTER1_LO)/sizeof(mmSQ_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_HI", REG_MMIO, 0x31c3, 1, &mmSQ_PERFCOUNTER1_HI[0], sizeof(mmSQ_PERFCOUNTER1_HI)/sizeof(mmSQ_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_LO", REG_MMIO, 0x31c4, 1, &mmSQ_PERFCOUNTER2_LO[0], sizeof(mmSQ_PERFCOUNTER2_LO)/sizeof(mmSQ_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_HI", REG_MMIO, 0x31c5, 1, &mmSQ_PERFCOUNTER2_HI[0], sizeof(mmSQ_PERFCOUNTER2_HI)/sizeof(mmSQ_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_LO", REG_MMIO, 0x31c6, 1, &mmSQ_PERFCOUNTER3_LO[0], sizeof(mmSQ_PERFCOUNTER3_LO)/sizeof(mmSQ_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_HI", REG_MMIO, 0x31c7, 1, &mmSQ_PERFCOUNTER3_HI[0], sizeof(mmSQ_PERFCOUNTER3_HI)/sizeof(mmSQ_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_LO", REG_MMIO, 0x31c8, 1, &mmSQ_PERFCOUNTER4_LO[0], sizeof(mmSQ_PERFCOUNTER4_LO)/sizeof(mmSQ_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_HI", REG_MMIO, 0x31c9, 1, &mmSQ_PERFCOUNTER4_HI[0], sizeof(mmSQ_PERFCOUNTER4_HI)/sizeof(mmSQ_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_LO", REG_MMIO, 0x31ca, 1, &mmSQ_PERFCOUNTER5_LO[0], sizeof(mmSQ_PERFCOUNTER5_LO)/sizeof(mmSQ_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_HI", REG_MMIO, 0x31cb, 1, &mmSQ_PERFCOUNTER5_HI[0], sizeof(mmSQ_PERFCOUNTER5_HI)/sizeof(mmSQ_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_LO", REG_MMIO, 0x31cc, 1, &mmSQ_PERFCOUNTER6_LO[0], sizeof(mmSQ_PERFCOUNTER6_LO)/sizeof(mmSQ_PERFCOUNTER6_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_HI", REG_MMIO, 0x31cd, 1, &mmSQ_PERFCOUNTER6_HI[0], sizeof(mmSQ_PERFCOUNTER6_HI)/sizeof(mmSQ_PERFCOUNTER6_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_LO", REG_MMIO, 0x31ce, 1, &mmSQ_PERFCOUNTER7_LO[0], sizeof(mmSQ_PERFCOUNTER7_LO)/sizeof(mmSQ_PERFCOUNTER7_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_HI", REG_MMIO, 0x31cf, 1, &mmSQ_PERFCOUNTER7_HI[0], sizeof(mmSQ_PERFCOUNTER7_HI)/sizeof(mmSQ_PERFCOUNTER7_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_LO", REG_MMIO, 0x31d0, 1, &mmSQ_PERFCOUNTER8_LO[0], sizeof(mmSQ_PERFCOUNTER8_LO)/sizeof(mmSQ_PERFCOUNTER8_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_HI", REG_MMIO, 0x31d1, 1, &mmSQ_PERFCOUNTER8_HI[0], sizeof(mmSQ_PERFCOUNTER8_HI)/sizeof(mmSQ_PERFCOUNTER8_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_LO", REG_MMIO, 0x31d2, 1, &mmSQ_PERFCOUNTER9_LO[0], sizeof(mmSQ_PERFCOUNTER9_LO)/sizeof(mmSQ_PERFCOUNTER9_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_HI", REG_MMIO, 0x31d3, 1, &mmSQ_PERFCOUNTER9_HI[0], sizeof(mmSQ_PERFCOUNTER9_HI)/sizeof(mmSQ_PERFCOUNTER9_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_LO", REG_MMIO, 0x31d4, 1, &mmSQ_PERFCOUNTER10_LO[0], sizeof(mmSQ_PERFCOUNTER10_LO)/sizeof(mmSQ_PERFCOUNTER10_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_HI", REG_MMIO, 0x31d5, 1, &mmSQ_PERFCOUNTER10_HI[0], sizeof(mmSQ_PERFCOUNTER10_HI)/sizeof(mmSQ_PERFCOUNTER10_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_LO", REG_MMIO, 0x31d6, 1, &mmSQ_PERFCOUNTER11_LO[0], sizeof(mmSQ_PERFCOUNTER11_LO)/sizeof(mmSQ_PERFCOUNTER11_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_HI", REG_MMIO, 0x31d7, 1, &mmSQ_PERFCOUNTER11_HI[0], sizeof(mmSQ_PERFCOUNTER11_HI)/sizeof(mmSQ_PERFCOUNTER11_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_LO", REG_MMIO, 0x31d8, 1, &mmSQ_PERFCOUNTER12_LO[0], sizeof(mmSQ_PERFCOUNTER12_LO)/sizeof(mmSQ_PERFCOUNTER12_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_HI", REG_MMIO, 0x31d9, 1, &mmSQ_PERFCOUNTER12_HI[0], sizeof(mmSQ_PERFCOUNTER12_HI)/sizeof(mmSQ_PERFCOUNTER12_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_LO", REG_MMIO, 0x31da, 1, &mmSQ_PERFCOUNTER13_LO[0], sizeof(mmSQ_PERFCOUNTER13_LO)/sizeof(mmSQ_PERFCOUNTER13_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_HI", REG_MMIO, 0x31db, 1, &mmSQ_PERFCOUNTER13_HI[0], sizeof(mmSQ_PERFCOUNTER13_HI)/sizeof(mmSQ_PERFCOUNTER13_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_LO", REG_MMIO, 0x31dc, 1, &mmSQ_PERFCOUNTER14_LO[0], sizeof(mmSQ_PERFCOUNTER14_LO)/sizeof(mmSQ_PERFCOUNTER14_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_HI", REG_MMIO, 0x31dd, 1, &mmSQ_PERFCOUNTER14_HI[0], sizeof(mmSQ_PERFCOUNTER14_HI)/sizeof(mmSQ_PERFCOUNTER14_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_LO", REG_MMIO, 0x31de, 1, &mmSQ_PERFCOUNTER15_LO[0], sizeof(mmSQ_PERFCOUNTER15_LO)/sizeof(mmSQ_PERFCOUNTER15_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_HI", REG_MMIO, 0x31df, 1, &mmSQ_PERFCOUNTER15_HI[0], sizeof(mmSQ_PERFCOUNTER15_HI)/sizeof(mmSQ_PERFCOUNTER15_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_LO", REG_MMIO, 0x3240, 1, &mmSX_PERFCOUNTER0_LO[0], sizeof(mmSX_PERFCOUNTER0_LO)/sizeof(mmSX_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_HI", REG_MMIO, 0x3241, 1, &mmSX_PERFCOUNTER0_HI[0], sizeof(mmSX_PERFCOUNTER0_HI)/sizeof(mmSX_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_LO", REG_MMIO, 0x3242, 1, &mmSX_PERFCOUNTER1_LO[0], sizeof(mmSX_PERFCOUNTER1_LO)/sizeof(mmSX_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_HI", REG_MMIO, 0x3243, 1, &mmSX_PERFCOUNTER1_HI[0], sizeof(mmSX_PERFCOUNTER1_HI)/sizeof(mmSX_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_LO", REG_MMIO, 0x3244, 1, &mmSX_PERFCOUNTER2_LO[0], sizeof(mmSX_PERFCOUNTER2_LO)/sizeof(mmSX_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_HI", REG_MMIO, 0x3245, 1, &mmSX_PERFCOUNTER2_HI[0], sizeof(mmSX_PERFCOUNTER2_HI)/sizeof(mmSX_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_LO", REG_MMIO, 0x3246, 1, &mmSX_PERFCOUNTER3_LO[0], sizeof(mmSX_PERFCOUNTER3_LO)/sizeof(mmSX_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_HI", REG_MMIO, 0x3247, 1, &mmSX_PERFCOUNTER3_HI[0], sizeof(mmSX_PERFCOUNTER3_HI)/sizeof(mmSX_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_LO", REG_MMIO, 0x3280, 1, &mmGDS_PERFCOUNTER0_LO[0], sizeof(mmGDS_PERFCOUNTER0_LO)/sizeof(mmGDS_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_HI", REG_MMIO, 0x3281, 1, &mmGDS_PERFCOUNTER0_HI[0], sizeof(mmGDS_PERFCOUNTER0_HI)/sizeof(mmGDS_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_LO", REG_MMIO, 0x3282, 1, &mmGDS_PERFCOUNTER1_LO[0], sizeof(mmGDS_PERFCOUNTER1_LO)/sizeof(mmGDS_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_HI", REG_MMIO, 0x3283, 1, &mmGDS_PERFCOUNTER1_HI[0], sizeof(mmGDS_PERFCOUNTER1_HI)/sizeof(mmGDS_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_LO", REG_MMIO, 0x3284, 1, &mmGDS_PERFCOUNTER2_LO[0], sizeof(mmGDS_PERFCOUNTER2_LO)/sizeof(mmGDS_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_HI", REG_MMIO, 0x3285, 1, &mmGDS_PERFCOUNTER2_HI[0], sizeof(mmGDS_PERFCOUNTER2_HI)/sizeof(mmGDS_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_LO", REG_MMIO, 0x3286, 1, &mmGDS_PERFCOUNTER3_LO[0], sizeof(mmGDS_PERFCOUNTER3_LO)/sizeof(mmGDS_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_HI", REG_MMIO, 0x3287, 1, &mmGDS_PERFCOUNTER3_HI[0], sizeof(mmGDS_PERFCOUNTER3_HI)/sizeof(mmGDS_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_LO", REG_MMIO, 0x32c0, 1, &mmTA_PERFCOUNTER0_LO[0], sizeof(mmTA_PERFCOUNTER0_LO)/sizeof(mmTA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_HI", REG_MMIO, 0x32c1, 1, &mmTA_PERFCOUNTER0_HI[0], sizeof(mmTA_PERFCOUNTER0_HI)/sizeof(mmTA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_LO", REG_MMIO, 0x32c2, 1, &mmTA_PERFCOUNTER1_LO[0], sizeof(mmTA_PERFCOUNTER1_LO)/sizeof(mmTA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_HI", REG_MMIO, 0x32c3, 1, &mmTA_PERFCOUNTER1_HI[0], sizeof(mmTA_PERFCOUNTER1_HI)/sizeof(mmTA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_LO", REG_MMIO, 0x3300, 1, &mmTD_PERFCOUNTER0_LO[0], sizeof(mmTD_PERFCOUNTER0_LO)/sizeof(mmTD_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_HI", REG_MMIO, 0x3301, 1, &mmTD_PERFCOUNTER0_HI[0], sizeof(mmTD_PERFCOUNTER0_HI)/sizeof(mmTD_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER1_LO", REG_MMIO, 0x3302, 1, &mmTD_PERFCOUNTER1_LO[0], sizeof(mmTD_PERFCOUNTER1_LO)/sizeof(mmTD_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER1_HI", REG_MMIO, 0x3303, 1, &mmTD_PERFCOUNTER1_HI[0], sizeof(mmTD_PERFCOUNTER1_HI)/sizeof(mmTD_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_LO", REG_MMIO, 0x3340, 1, &mmTCP_PERFCOUNTER0_LO[0], sizeof(mmTCP_PERFCOUNTER0_LO)/sizeof(mmTCP_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_HI", REG_MMIO, 0x3341, 1, &mmTCP_PERFCOUNTER0_HI[0], sizeof(mmTCP_PERFCOUNTER0_HI)/sizeof(mmTCP_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_LO", REG_MMIO, 0x3342, 1, &mmTCP_PERFCOUNTER1_LO[0], sizeof(mmTCP_PERFCOUNTER1_LO)/sizeof(mmTCP_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_HI", REG_MMIO, 0x3343, 1, &mmTCP_PERFCOUNTER1_HI[0], sizeof(mmTCP_PERFCOUNTER1_HI)/sizeof(mmTCP_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_LO", REG_MMIO, 0x3344, 1, &mmTCP_PERFCOUNTER2_LO[0], sizeof(mmTCP_PERFCOUNTER2_LO)/sizeof(mmTCP_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_HI", REG_MMIO, 0x3345, 1, &mmTCP_PERFCOUNTER2_HI[0], sizeof(mmTCP_PERFCOUNTER2_HI)/sizeof(mmTCP_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_LO", REG_MMIO, 0x3346, 1, &mmTCP_PERFCOUNTER3_LO[0], sizeof(mmTCP_PERFCOUNTER3_LO)/sizeof(mmTCP_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_HI", REG_MMIO, 0x3347, 1, &mmTCP_PERFCOUNTER3_HI[0], sizeof(mmTCP_PERFCOUNTER3_HI)/sizeof(mmTCP_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_LO", REG_MMIO, 0x3380, 1, &mmTCC_PERFCOUNTER0_LO[0], sizeof(mmTCC_PERFCOUNTER0_LO)/sizeof(mmTCC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_HI", REG_MMIO, 0x3381, 1, &mmTCC_PERFCOUNTER0_HI[0], sizeof(mmTCC_PERFCOUNTER0_HI)/sizeof(mmTCC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_LO", REG_MMIO, 0x3382, 1, &mmTCC_PERFCOUNTER1_LO[0], sizeof(mmTCC_PERFCOUNTER1_LO)/sizeof(mmTCC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_HI", REG_MMIO, 0x3383, 1, &mmTCC_PERFCOUNTER1_HI[0], sizeof(mmTCC_PERFCOUNTER1_HI)/sizeof(mmTCC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_LO", REG_MMIO, 0x3384, 1, &mmTCC_PERFCOUNTER2_LO[0], sizeof(mmTCC_PERFCOUNTER2_LO)/sizeof(mmTCC_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_HI", REG_MMIO, 0x3385, 1, &mmTCC_PERFCOUNTER2_HI[0], sizeof(mmTCC_PERFCOUNTER2_HI)/sizeof(mmTCC_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_LO", REG_MMIO, 0x3386, 1, &mmTCC_PERFCOUNTER3_LO[0], sizeof(mmTCC_PERFCOUNTER3_LO)/sizeof(mmTCC_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_HI", REG_MMIO, 0x3387, 1, &mmTCC_PERFCOUNTER3_HI[0], sizeof(mmTCC_PERFCOUNTER3_HI)/sizeof(mmTCC_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_LO", REG_MMIO, 0x3390, 1, &mmTCA_PERFCOUNTER0_LO[0], sizeof(mmTCA_PERFCOUNTER0_LO)/sizeof(mmTCA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_HI", REG_MMIO, 0x3391, 1, &mmTCA_PERFCOUNTER0_HI[0], sizeof(mmTCA_PERFCOUNTER0_HI)/sizeof(mmTCA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_LO", REG_MMIO, 0x3392, 1, &mmTCA_PERFCOUNTER1_LO[0], sizeof(mmTCA_PERFCOUNTER1_LO)/sizeof(mmTCA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_HI", REG_MMIO, 0x3393, 1, &mmTCA_PERFCOUNTER1_HI[0], sizeof(mmTCA_PERFCOUNTER1_HI)/sizeof(mmTCA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_LO", REG_MMIO, 0x3394, 1, &mmTCA_PERFCOUNTER2_LO[0], sizeof(mmTCA_PERFCOUNTER2_LO)/sizeof(mmTCA_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_HI", REG_MMIO, 0x3395, 1, &mmTCA_PERFCOUNTER2_HI[0], sizeof(mmTCA_PERFCOUNTER2_HI)/sizeof(mmTCA_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_LO", REG_MMIO, 0x3396, 1, &mmTCA_PERFCOUNTER3_LO[0], sizeof(mmTCA_PERFCOUNTER3_LO)/sizeof(mmTCA_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_HI", REG_MMIO, 0x3397, 1, &mmTCA_PERFCOUNTER3_HI[0], sizeof(mmTCA_PERFCOUNTER3_HI)/sizeof(mmTCA_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_LO", REG_MMIO, 0x3406, 1, &mmCB_PERFCOUNTER0_LO[0], sizeof(mmCB_PERFCOUNTER0_LO)/sizeof(mmCB_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_HI", REG_MMIO, 0x3407, 1, &mmCB_PERFCOUNTER0_HI[0], sizeof(mmCB_PERFCOUNTER0_HI)/sizeof(mmCB_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_LO", REG_MMIO, 0x3408, 1, &mmCB_PERFCOUNTER1_LO[0], sizeof(mmCB_PERFCOUNTER1_LO)/sizeof(mmCB_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_HI", REG_MMIO, 0x3409, 1, &mmCB_PERFCOUNTER1_HI[0], sizeof(mmCB_PERFCOUNTER1_HI)/sizeof(mmCB_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_LO", REG_MMIO, 0x340a, 1, &mmCB_PERFCOUNTER2_LO[0], sizeof(mmCB_PERFCOUNTER2_LO)/sizeof(mmCB_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_HI", REG_MMIO, 0x340b, 1, &mmCB_PERFCOUNTER2_HI[0], sizeof(mmCB_PERFCOUNTER2_HI)/sizeof(mmCB_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_LO", REG_MMIO, 0x340c, 1, &mmCB_PERFCOUNTER3_LO[0], sizeof(mmCB_PERFCOUNTER3_LO)/sizeof(mmCB_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_HI", REG_MMIO, 0x340d, 1, &mmCB_PERFCOUNTER3_HI[0], sizeof(mmCB_PERFCOUNTER3_HI)/sizeof(mmCB_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_LO", REG_MMIO, 0x3440, 1, &mmDB_PERFCOUNTER0_LO[0], sizeof(mmDB_PERFCOUNTER0_LO)/sizeof(mmDB_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_HI", REG_MMIO, 0x3441, 1, &mmDB_PERFCOUNTER0_HI[0], sizeof(mmDB_PERFCOUNTER0_HI)/sizeof(mmDB_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_LO", REG_MMIO, 0x3442, 1, &mmDB_PERFCOUNTER1_LO[0], sizeof(mmDB_PERFCOUNTER1_LO)/sizeof(mmDB_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_HI", REG_MMIO, 0x3443, 1, &mmDB_PERFCOUNTER1_HI[0], sizeof(mmDB_PERFCOUNTER1_HI)/sizeof(mmDB_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_LO", REG_MMIO, 0x3444, 1, &mmDB_PERFCOUNTER2_LO[0], sizeof(mmDB_PERFCOUNTER2_LO)/sizeof(mmDB_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_HI", REG_MMIO, 0x3445, 1, &mmDB_PERFCOUNTER2_HI[0], sizeof(mmDB_PERFCOUNTER2_HI)/sizeof(mmDB_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_LO", REG_MMIO, 0x3446, 1, &mmDB_PERFCOUNTER3_LO[0], sizeof(mmDB_PERFCOUNTER3_LO)/sizeof(mmDB_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_HI", REG_MMIO, 0x3447, 1, &mmDB_PERFCOUNTER3_HI[0], sizeof(mmDB_PERFCOUNTER3_HI)/sizeof(mmDB_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_LO", REG_MMIO, 0x3480, 1, &mmRLC_PERFCOUNTER0_LO[0], sizeof(mmRLC_PERFCOUNTER0_LO)/sizeof(mmRLC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_HI", REG_MMIO, 0x3481, 1, &mmRLC_PERFCOUNTER0_HI[0], sizeof(mmRLC_PERFCOUNTER0_HI)/sizeof(mmRLC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_LO", REG_MMIO, 0x3482, 1, &mmRLC_PERFCOUNTER1_LO[0], sizeof(mmRLC_PERFCOUNTER1_LO)/sizeof(mmRLC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_HI", REG_MMIO, 0x3483, 1, &mmRLC_PERFCOUNTER1_HI[0], sizeof(mmRLC_PERFCOUNTER1_HI)/sizeof(mmRLC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER0_LO", REG_MMIO, 0x34c0, 1, &mmRMI_PERFCOUNTER0_LO[0], sizeof(mmRMI_PERFCOUNTER0_LO)/sizeof(mmRMI_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER0_HI", REG_MMIO, 0x34c1, 1, &mmRMI_PERFCOUNTER0_HI[0], sizeof(mmRMI_PERFCOUNTER0_HI)/sizeof(mmRMI_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER1_LO", REG_MMIO, 0x34c2, 1, &mmRMI_PERFCOUNTER1_LO[0], sizeof(mmRMI_PERFCOUNTER1_LO)/sizeof(mmRMI_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER1_HI", REG_MMIO, 0x34c3, 1, &mmRMI_PERFCOUNTER1_HI[0], sizeof(mmRMI_PERFCOUNTER1_HI)/sizeof(mmRMI_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER2_LO", REG_MMIO, 0x34c4, 1, &mmRMI_PERFCOUNTER2_LO[0], sizeof(mmRMI_PERFCOUNTER2_LO)/sizeof(mmRMI_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER2_HI", REG_MMIO, 0x34c5, 1, &mmRMI_PERFCOUNTER2_HI[0], sizeof(mmRMI_PERFCOUNTER2_HI)/sizeof(mmRMI_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER3_LO", REG_MMIO, 0x34c6, 1, &mmRMI_PERFCOUNTER3_LO[0], sizeof(mmRMI_PERFCOUNTER3_LO)/sizeof(mmRMI_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER3_HI", REG_MMIO, 0x34c7, 1, &mmRMI_PERFCOUNTER3_HI[0], sizeof(mmRMI_PERFCOUNTER3_HI)/sizeof(mmRMI_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER_LO", REG_MMIO, 0x3500, 1, &mmATC_L2_PERFCOUNTER_LO[0], sizeof(mmATC_L2_PERFCOUNTER_LO)/sizeof(mmATC_L2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER_HI", REG_MMIO, 0x3501, 1, &mmATC_L2_PERFCOUNTER_HI[0], sizeof(mmATC_L2_PERFCOUNTER_HI)/sizeof(mmATC_L2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_LO", REG_MMIO, 0x3508, 1, &mmMC_VM_L2_PERFCOUNTER_LO[0], sizeof(mmMC_VM_L2_PERFCOUNTER_LO)/sizeof(mmMC_VM_L2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_HI", REG_MMIO, 0x3509, 1, &mmMC_VM_L2_PERFCOUNTER_HI[0], sizeof(mmMC_VM_L2_PERFCOUNTER_HI)/sizeof(mmMC_VM_L2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER1_SELECT", REG_MMIO, 0x3800, 1, &mmCPG_PERFCOUNTER1_SELECT[0], sizeof(mmCPG_PERFCOUNTER1_SELECT)/sizeof(mmCPG_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3801, 1, &mmCPG_PERFCOUNTER0_SELECT1[0], sizeof(mmCPG_PERFCOUNTER0_SELECT1)/sizeof(mmCPG_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_SELECT", REG_MMIO, 0x3802, 1, &mmCPG_PERFCOUNTER0_SELECT[0], sizeof(mmCPG_PERFCOUNTER0_SELECT)/sizeof(mmCPG_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER1_SELECT", REG_MMIO, 0x3803, 1, &mmCPC_PERFCOUNTER1_SELECT[0], sizeof(mmCPC_PERFCOUNTER1_SELECT)/sizeof(mmCPC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3804, 1, &mmCPC_PERFCOUNTER0_SELECT1[0], sizeof(mmCPC_PERFCOUNTER0_SELECT1)/sizeof(mmCPC_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER1_SELECT", REG_MMIO, 0x3805, 1, &mmCPF_PERFCOUNTER1_SELECT[0], sizeof(mmCPF_PERFCOUNTER1_SELECT)/sizeof(mmCPF_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3806, 1, &mmCPF_PERFCOUNTER0_SELECT1[0], sizeof(mmCPF_PERFCOUNTER0_SELECT1)/sizeof(mmCPF_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_SELECT", REG_MMIO, 0x3807, 1, &mmCPF_PERFCOUNTER0_SELECT[0], sizeof(mmCPF_PERFCOUNTER0_SELECT)/sizeof(mmCPF_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCP_PERFMON_CNTL", REG_MMIO, 0x3808, 1, &mmCP_PERFMON_CNTL[0], sizeof(mmCP_PERFMON_CNTL)/sizeof(mmCP_PERFMON_CNTL[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_SELECT", REG_MMIO, 0x3809, 1, &mmCPC_PERFCOUNTER0_SELECT[0], sizeof(mmCPC_PERFCOUNTER0_SELECT)/sizeof(mmCPC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCPF_TC_PERF_COUNTER_WINDOW_SELECT", REG_MMIO, 0x380a, 1, &mmCPF_TC_PERF_COUNTER_WINDOW_SELECT[0], sizeof(mmCPF_TC_PERF_COUNTER_WINDOW_SELECT)/sizeof(mmCPF_TC_PERF_COUNTER_WINDOW_SELECT[0]), 0, 0 },
	{ "mmCPG_TC_PERF_COUNTER_WINDOW_SELECT", REG_MMIO, 0x380b, 1, &mmCPG_TC_PERF_COUNTER_WINDOW_SELECT[0], sizeof(mmCPG_TC_PERF_COUNTER_WINDOW_SELECT)/sizeof(mmCPG_TC_PERF_COUNTER_WINDOW_SELECT[0]), 0, 0 },
	{ "mmCPF_LATENCY_STATS_SELECT", REG_MMIO, 0x380c, 1, &mmCPF_LATENCY_STATS_SELECT[0], sizeof(mmCPF_LATENCY_STATS_SELECT)/sizeof(mmCPF_LATENCY_STATS_SELECT[0]), 0, 0 },
	{ "mmCPG_LATENCY_STATS_SELECT", REG_MMIO, 0x380d, 1, &mmCPG_LATENCY_STATS_SELECT[0], sizeof(mmCPG_LATENCY_STATS_SELECT)/sizeof(mmCPG_LATENCY_STATS_SELECT[0]), 0, 0 },
	{ "mmCPC_LATENCY_STATS_SELECT", REG_MMIO, 0x380e, 1, &mmCPC_LATENCY_STATS_SELECT[0], sizeof(mmCPC_LATENCY_STATS_SELECT)/sizeof(mmCPC_LATENCY_STATS_SELECT[0]), 0, 0 },
	{ "mmCP_DRAW_OBJECT", REG_MMIO, 0x3810, 1, &mmCP_DRAW_OBJECT[0], sizeof(mmCP_DRAW_OBJECT)/sizeof(mmCP_DRAW_OBJECT[0]), 0, 0 },
	{ "mmCP_DRAW_OBJECT_COUNTER", REG_MMIO, 0x3811, 1, &mmCP_DRAW_OBJECT_COUNTER[0], sizeof(mmCP_DRAW_OBJECT_COUNTER)/sizeof(mmCP_DRAW_OBJECT_COUNTER[0]), 0, 0 },
	{ "mmCP_DRAW_WINDOW_MASK_HI", REG_MMIO, 0x3812, 1, &mmCP_DRAW_WINDOW_MASK_HI[0], sizeof(mmCP_DRAW_WINDOW_MASK_HI)/sizeof(mmCP_DRAW_WINDOW_MASK_HI[0]), 0, 0 },
	{ "mmCP_DRAW_WINDOW_HI", REG_MMIO, 0x3813, 1, &mmCP_DRAW_WINDOW_HI[0], sizeof(mmCP_DRAW_WINDOW_HI)/sizeof(mmCP_DRAW_WINDOW_HI[0]), 0, 0 },
	{ "mmCP_DRAW_WINDOW_LO", REG_MMIO, 0x3814, 1, &mmCP_DRAW_WINDOW_LO[0], sizeof(mmCP_DRAW_WINDOW_LO)/sizeof(mmCP_DRAW_WINDOW_LO[0]), 0, 0 },
	{ "mmCP_DRAW_WINDOW_CNTL", REG_MMIO, 0x3815, 1, &mmCP_DRAW_WINDOW_CNTL[0], sizeof(mmCP_DRAW_WINDOW_CNTL)/sizeof(mmCP_DRAW_WINDOW_CNTL[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_SELECT", REG_MMIO, 0x3840, 1, &mmGRBM_PERFCOUNTER0_SELECT[0], sizeof(mmGRBM_PERFCOUNTER0_SELECT)/sizeof(mmGRBM_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_SELECT", REG_MMIO, 0x3841, 1, &mmGRBM_PERFCOUNTER1_SELECT[0], sizeof(mmGRBM_PERFCOUNTER1_SELECT)/sizeof(mmGRBM_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_SELECT", REG_MMIO, 0x3842, 1, &mmGRBM_SE0_PERFCOUNTER_SELECT[0], sizeof(mmGRBM_SE0_PERFCOUNTER_SELECT)/sizeof(mmGRBM_SE0_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_SELECT", REG_MMIO, 0x3843, 1, &mmGRBM_SE1_PERFCOUNTER_SELECT[0], sizeof(mmGRBM_SE1_PERFCOUNTER_SELECT)/sizeof(mmGRBM_SE1_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE2_PERFCOUNTER_SELECT", REG_MMIO, 0x3844, 1, &mmGRBM_SE2_PERFCOUNTER_SELECT[0], sizeof(mmGRBM_SE2_PERFCOUNTER_SELECT)/sizeof(mmGRBM_SE2_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE3_PERFCOUNTER_SELECT", REG_MMIO, 0x3845, 1, &mmGRBM_SE3_PERFCOUNTER_SELECT[0], sizeof(mmGRBM_SE3_PERFCOUNTER_SELECT)/sizeof(mmGRBM_SE3_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER0_SELECT", REG_MMIO, 0x3880, 1, &mmWD_PERFCOUNTER0_SELECT[0], sizeof(mmWD_PERFCOUNTER0_SELECT)/sizeof(mmWD_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER1_SELECT", REG_MMIO, 0x3881, 1, &mmWD_PERFCOUNTER1_SELECT[0], sizeof(mmWD_PERFCOUNTER1_SELECT)/sizeof(mmWD_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER2_SELECT", REG_MMIO, 0x3882, 1, &mmWD_PERFCOUNTER2_SELECT[0], sizeof(mmWD_PERFCOUNTER2_SELECT)/sizeof(mmWD_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER3_SELECT", REG_MMIO, 0x3883, 1, &mmWD_PERFCOUNTER3_SELECT[0], sizeof(mmWD_PERFCOUNTER3_SELECT)/sizeof(mmWD_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_SELECT", REG_MMIO, 0x3884, 1, &mmIA_PERFCOUNTER0_SELECT[0], sizeof(mmIA_PERFCOUNTER0_SELECT)/sizeof(mmIA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_SELECT", REG_MMIO, 0x3885, 1, &mmIA_PERFCOUNTER1_SELECT[0], sizeof(mmIA_PERFCOUNTER1_SELECT)/sizeof(mmIA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_SELECT", REG_MMIO, 0x3886, 1, &mmIA_PERFCOUNTER2_SELECT[0], sizeof(mmIA_PERFCOUNTER2_SELECT)/sizeof(mmIA_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_SELECT", REG_MMIO, 0x3887, 1, &mmIA_PERFCOUNTER3_SELECT[0], sizeof(mmIA_PERFCOUNTER3_SELECT)/sizeof(mmIA_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3888, 1, &mmIA_PERFCOUNTER0_SELECT1[0], sizeof(mmIA_PERFCOUNTER0_SELECT1)/sizeof(mmIA_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_SELECT", REG_MMIO, 0x388c, 1, &mmVGT_PERFCOUNTER0_SELECT[0], sizeof(mmVGT_PERFCOUNTER0_SELECT)/sizeof(mmVGT_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_SELECT", REG_MMIO, 0x388d, 1, &mmVGT_PERFCOUNTER1_SELECT[0], sizeof(mmVGT_PERFCOUNTER1_SELECT)/sizeof(mmVGT_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_SELECT", REG_MMIO, 0x388e, 1, &mmVGT_PERFCOUNTER2_SELECT[0], sizeof(mmVGT_PERFCOUNTER2_SELECT)/sizeof(mmVGT_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_SELECT", REG_MMIO, 0x388f, 1, &mmVGT_PERFCOUNTER3_SELECT[0], sizeof(mmVGT_PERFCOUNTER3_SELECT)/sizeof(mmVGT_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3890, 1, &mmVGT_PERFCOUNTER0_SELECT1[0], sizeof(mmVGT_PERFCOUNTER0_SELECT1)/sizeof(mmVGT_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3891, 1, &mmVGT_PERFCOUNTER1_SELECT1[0], sizeof(mmVGT_PERFCOUNTER1_SELECT1)/sizeof(mmVGT_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER_SEID_MASK", REG_MMIO, 0x3894, 1, &mmVGT_PERFCOUNTER_SEID_MASK[0], sizeof(mmVGT_PERFCOUNTER_SEID_MASK)/sizeof(mmVGT_PERFCOUNTER_SEID_MASK[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_SELECT", REG_MMIO, 0x3900, 1, &mmPA_SU_PERFCOUNTER0_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER0_SELECT)/sizeof(mmPA_SU_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3901, 1, &mmPA_SU_PERFCOUNTER0_SELECT1[0], sizeof(mmPA_SU_PERFCOUNTER0_SELECT1)/sizeof(mmPA_SU_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_SELECT", REG_MMIO, 0x3902, 1, &mmPA_SU_PERFCOUNTER1_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER1_SELECT)/sizeof(mmPA_SU_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3903, 1, &mmPA_SU_PERFCOUNTER1_SELECT1[0], sizeof(mmPA_SU_PERFCOUNTER1_SELECT1)/sizeof(mmPA_SU_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_SELECT", REG_MMIO, 0x3904, 1, &mmPA_SU_PERFCOUNTER2_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER2_SELECT)/sizeof(mmPA_SU_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_SELECT", REG_MMIO, 0x3905, 1, &mmPA_SU_PERFCOUNTER3_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER3_SELECT)/sizeof(mmPA_SU_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_SELECT", REG_MMIO, 0x3940, 1, &mmPA_SC_PERFCOUNTER0_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER0_SELECT)/sizeof(mmPA_SC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3941, 1, &mmPA_SC_PERFCOUNTER0_SELECT1[0], sizeof(mmPA_SC_PERFCOUNTER0_SELECT1)/sizeof(mmPA_SC_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_SELECT", REG_MMIO, 0x3942, 1, &mmPA_SC_PERFCOUNTER1_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER1_SELECT)/sizeof(mmPA_SC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_SELECT", REG_MMIO, 0x3943, 1, &mmPA_SC_PERFCOUNTER2_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER2_SELECT)/sizeof(mmPA_SC_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_SELECT", REG_MMIO, 0x3944, 1, &mmPA_SC_PERFCOUNTER3_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER3_SELECT)/sizeof(mmPA_SC_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_SELECT", REG_MMIO, 0x3945, 1, &mmPA_SC_PERFCOUNTER4_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER4_SELECT)/sizeof(mmPA_SC_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_SELECT", REG_MMIO, 0x3946, 1, &mmPA_SC_PERFCOUNTER5_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER5_SELECT)/sizeof(mmPA_SC_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_SELECT", REG_MMIO, 0x3947, 1, &mmPA_SC_PERFCOUNTER6_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER6_SELECT)/sizeof(mmPA_SC_PERFCOUNTER6_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_SELECT", REG_MMIO, 0x3948, 1, &mmPA_SC_PERFCOUNTER7_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER7_SELECT)/sizeof(mmPA_SC_PERFCOUNTER7_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_SELECT", REG_MMIO, 0x3980, 1, &mmSPI_PERFCOUNTER0_SELECT[0], sizeof(mmSPI_PERFCOUNTER0_SELECT)/sizeof(mmSPI_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_SELECT", REG_MMIO, 0x3981, 1, &mmSPI_PERFCOUNTER1_SELECT[0], sizeof(mmSPI_PERFCOUNTER1_SELECT)/sizeof(mmSPI_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_SELECT", REG_MMIO, 0x3982, 1, &mmSPI_PERFCOUNTER2_SELECT[0], sizeof(mmSPI_PERFCOUNTER2_SELECT)/sizeof(mmSPI_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_SELECT", REG_MMIO, 0x3983, 1, &mmSPI_PERFCOUNTER3_SELECT[0], sizeof(mmSPI_PERFCOUNTER3_SELECT)/sizeof(mmSPI_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3984, 1, &mmSPI_PERFCOUNTER0_SELECT1[0], sizeof(mmSPI_PERFCOUNTER0_SELECT1)/sizeof(mmSPI_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3985, 1, &mmSPI_PERFCOUNTER1_SELECT1[0], sizeof(mmSPI_PERFCOUNTER1_SELECT1)/sizeof(mmSPI_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_SELECT1", REG_MMIO, 0x3986, 1, &mmSPI_PERFCOUNTER2_SELECT1[0], sizeof(mmSPI_PERFCOUNTER2_SELECT1)/sizeof(mmSPI_PERFCOUNTER2_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_SELECT1", REG_MMIO, 0x3987, 1, &mmSPI_PERFCOUNTER3_SELECT1[0], sizeof(mmSPI_PERFCOUNTER3_SELECT1)/sizeof(mmSPI_PERFCOUNTER3_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER4_SELECT", REG_MMIO, 0x3988, 1, &mmSPI_PERFCOUNTER4_SELECT[0], sizeof(mmSPI_PERFCOUNTER4_SELECT)/sizeof(mmSPI_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER5_SELECT", REG_MMIO, 0x3989, 1, &mmSPI_PERFCOUNTER5_SELECT[0], sizeof(mmSPI_PERFCOUNTER5_SELECT)/sizeof(mmSPI_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER_BINS", REG_MMIO, 0x398a, 1, &mmSPI_PERFCOUNTER_BINS[0], sizeof(mmSPI_PERFCOUNTER_BINS)/sizeof(mmSPI_PERFCOUNTER_BINS[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_SELECT", REG_MMIO, 0x39c0, 1, &mmSQ_PERFCOUNTER0_SELECT[0], sizeof(mmSQ_PERFCOUNTER0_SELECT)/sizeof(mmSQ_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_SELECT", REG_MMIO, 0x39c1, 1, &mmSQ_PERFCOUNTER1_SELECT[0], sizeof(mmSQ_PERFCOUNTER1_SELECT)/sizeof(mmSQ_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_SELECT", REG_MMIO, 0x39c2, 1, &mmSQ_PERFCOUNTER2_SELECT[0], sizeof(mmSQ_PERFCOUNTER2_SELECT)/sizeof(mmSQ_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_SELECT", REG_MMIO, 0x39c3, 1, &mmSQ_PERFCOUNTER3_SELECT[0], sizeof(mmSQ_PERFCOUNTER3_SELECT)/sizeof(mmSQ_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_SELECT", REG_MMIO, 0x39c4, 1, &mmSQ_PERFCOUNTER4_SELECT[0], sizeof(mmSQ_PERFCOUNTER4_SELECT)/sizeof(mmSQ_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_SELECT", REG_MMIO, 0x39c5, 1, &mmSQ_PERFCOUNTER5_SELECT[0], sizeof(mmSQ_PERFCOUNTER5_SELECT)/sizeof(mmSQ_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_SELECT", REG_MMIO, 0x39c6, 1, &mmSQ_PERFCOUNTER6_SELECT[0], sizeof(mmSQ_PERFCOUNTER6_SELECT)/sizeof(mmSQ_PERFCOUNTER6_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_SELECT", REG_MMIO, 0x39c7, 1, &mmSQ_PERFCOUNTER7_SELECT[0], sizeof(mmSQ_PERFCOUNTER7_SELECT)/sizeof(mmSQ_PERFCOUNTER7_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_SELECT", REG_MMIO, 0x39c8, 1, &mmSQ_PERFCOUNTER8_SELECT[0], sizeof(mmSQ_PERFCOUNTER8_SELECT)/sizeof(mmSQ_PERFCOUNTER8_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_SELECT", REG_MMIO, 0x39c9, 1, &mmSQ_PERFCOUNTER9_SELECT[0], sizeof(mmSQ_PERFCOUNTER9_SELECT)/sizeof(mmSQ_PERFCOUNTER9_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_SELECT", REG_MMIO, 0x39ca, 1, &mmSQ_PERFCOUNTER10_SELECT[0], sizeof(mmSQ_PERFCOUNTER10_SELECT)/sizeof(mmSQ_PERFCOUNTER10_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_SELECT", REG_MMIO, 0x39cb, 1, &mmSQ_PERFCOUNTER11_SELECT[0], sizeof(mmSQ_PERFCOUNTER11_SELECT)/sizeof(mmSQ_PERFCOUNTER11_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_SELECT", REG_MMIO, 0x39cc, 1, &mmSQ_PERFCOUNTER12_SELECT[0], sizeof(mmSQ_PERFCOUNTER12_SELECT)/sizeof(mmSQ_PERFCOUNTER12_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_SELECT", REG_MMIO, 0x39cd, 1, &mmSQ_PERFCOUNTER13_SELECT[0], sizeof(mmSQ_PERFCOUNTER13_SELECT)/sizeof(mmSQ_PERFCOUNTER13_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_SELECT", REG_MMIO, 0x39ce, 1, &mmSQ_PERFCOUNTER14_SELECT[0], sizeof(mmSQ_PERFCOUNTER14_SELECT)/sizeof(mmSQ_PERFCOUNTER14_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_SELECT", REG_MMIO, 0x39cf, 1, &mmSQ_PERFCOUNTER15_SELECT[0], sizeof(mmSQ_PERFCOUNTER15_SELECT)/sizeof(mmSQ_PERFCOUNTER15_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_CTRL", REG_MMIO, 0x39e0, 1, &mmSQ_PERFCOUNTER_CTRL[0], sizeof(mmSQ_PERFCOUNTER_CTRL)/sizeof(mmSQ_PERFCOUNTER_CTRL[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_MASK", REG_MMIO, 0x39e1, 1, &mmSQ_PERFCOUNTER_MASK[0], sizeof(mmSQ_PERFCOUNTER_MASK)/sizeof(mmSQ_PERFCOUNTER_MASK[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_CTRL2", REG_MMIO, 0x39e2, 1, &mmSQ_PERFCOUNTER_CTRL2[0], sizeof(mmSQ_PERFCOUNTER_CTRL2)/sizeof(mmSQ_PERFCOUNTER_CTRL2[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_SELECT", REG_MMIO, 0x3a40, 1, &mmSX_PERFCOUNTER0_SELECT[0], sizeof(mmSX_PERFCOUNTER0_SELECT)/sizeof(mmSX_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_SELECT", REG_MMIO, 0x3a41, 1, &mmSX_PERFCOUNTER1_SELECT[0], sizeof(mmSX_PERFCOUNTER1_SELECT)/sizeof(mmSX_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_SELECT", REG_MMIO, 0x3a42, 1, &mmSX_PERFCOUNTER2_SELECT[0], sizeof(mmSX_PERFCOUNTER2_SELECT)/sizeof(mmSX_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_SELECT", REG_MMIO, 0x3a43, 1, &mmSX_PERFCOUNTER3_SELECT[0], sizeof(mmSX_PERFCOUNTER3_SELECT)/sizeof(mmSX_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3a44, 1, &mmSX_PERFCOUNTER0_SELECT1[0], sizeof(mmSX_PERFCOUNTER0_SELECT1)/sizeof(mmSX_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3a45, 1, &mmSX_PERFCOUNTER1_SELECT1[0], sizeof(mmSX_PERFCOUNTER1_SELECT1)/sizeof(mmSX_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_SELECT", REG_MMIO, 0x3a80, 1, &mmGDS_PERFCOUNTER0_SELECT[0], sizeof(mmGDS_PERFCOUNTER0_SELECT)/sizeof(mmGDS_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_SELECT", REG_MMIO, 0x3a81, 1, &mmGDS_PERFCOUNTER1_SELECT[0], sizeof(mmGDS_PERFCOUNTER1_SELECT)/sizeof(mmGDS_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_SELECT", REG_MMIO, 0x3a82, 1, &mmGDS_PERFCOUNTER2_SELECT[0], sizeof(mmGDS_PERFCOUNTER2_SELECT)/sizeof(mmGDS_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_SELECT", REG_MMIO, 0x3a83, 1, &mmGDS_PERFCOUNTER3_SELECT[0], sizeof(mmGDS_PERFCOUNTER3_SELECT)/sizeof(mmGDS_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3a84, 1, &mmGDS_PERFCOUNTER0_SELECT1[0], sizeof(mmGDS_PERFCOUNTER0_SELECT1)/sizeof(mmGDS_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_SELECT", REG_MMIO, 0x3ac0, 1, &mmTA_PERFCOUNTER0_SELECT[0], sizeof(mmTA_PERFCOUNTER0_SELECT)/sizeof(mmTA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3ac1, 1, &mmTA_PERFCOUNTER0_SELECT1[0], sizeof(mmTA_PERFCOUNTER0_SELECT1)/sizeof(mmTA_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_SELECT", REG_MMIO, 0x3ac2, 1, &mmTA_PERFCOUNTER1_SELECT[0], sizeof(mmTA_PERFCOUNTER1_SELECT)/sizeof(mmTA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_SELECT", REG_MMIO, 0x3b00, 1, &mmTD_PERFCOUNTER0_SELECT[0], sizeof(mmTD_PERFCOUNTER0_SELECT)/sizeof(mmTD_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3b01, 1, &mmTD_PERFCOUNTER0_SELECT1[0], sizeof(mmTD_PERFCOUNTER0_SELECT1)/sizeof(mmTD_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER1_SELECT", REG_MMIO, 0x3b02, 1, &mmTD_PERFCOUNTER1_SELECT[0], sizeof(mmTD_PERFCOUNTER1_SELECT)/sizeof(mmTD_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_SELECT", REG_MMIO, 0x3b40, 1, &mmTCP_PERFCOUNTER0_SELECT[0], sizeof(mmTCP_PERFCOUNTER0_SELECT)/sizeof(mmTCP_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3b41, 1, &mmTCP_PERFCOUNTER0_SELECT1[0], sizeof(mmTCP_PERFCOUNTER0_SELECT1)/sizeof(mmTCP_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_SELECT", REG_MMIO, 0x3b42, 1, &mmTCP_PERFCOUNTER1_SELECT[0], sizeof(mmTCP_PERFCOUNTER1_SELECT)/sizeof(mmTCP_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3b43, 1, &mmTCP_PERFCOUNTER1_SELECT1[0], sizeof(mmTCP_PERFCOUNTER1_SELECT1)/sizeof(mmTCP_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_SELECT", REG_MMIO, 0x3b44, 1, &mmTCP_PERFCOUNTER2_SELECT[0], sizeof(mmTCP_PERFCOUNTER2_SELECT)/sizeof(mmTCP_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_SELECT", REG_MMIO, 0x3b45, 1, &mmTCP_PERFCOUNTER3_SELECT[0], sizeof(mmTCP_PERFCOUNTER3_SELECT)/sizeof(mmTCP_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_SELECT", REG_MMIO, 0x3b80, 1, &mmTCC_PERFCOUNTER0_SELECT[0], sizeof(mmTCC_PERFCOUNTER0_SELECT)/sizeof(mmTCC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3b81, 1, &mmTCC_PERFCOUNTER0_SELECT1[0], sizeof(mmTCC_PERFCOUNTER0_SELECT1)/sizeof(mmTCC_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_SELECT", REG_MMIO, 0x3b82, 1, &mmTCC_PERFCOUNTER1_SELECT[0], sizeof(mmTCC_PERFCOUNTER1_SELECT)/sizeof(mmTCC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3b83, 1, &mmTCC_PERFCOUNTER1_SELECT1[0], sizeof(mmTCC_PERFCOUNTER1_SELECT1)/sizeof(mmTCC_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_SELECT", REG_MMIO, 0x3b84, 1, &mmTCC_PERFCOUNTER2_SELECT[0], sizeof(mmTCC_PERFCOUNTER2_SELECT)/sizeof(mmTCC_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_SELECT", REG_MMIO, 0x3b85, 1, &mmTCC_PERFCOUNTER3_SELECT[0], sizeof(mmTCC_PERFCOUNTER3_SELECT)/sizeof(mmTCC_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_SELECT", REG_MMIO, 0x3b90, 1, &mmTCA_PERFCOUNTER0_SELECT[0], sizeof(mmTCA_PERFCOUNTER0_SELECT)/sizeof(mmTCA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3b91, 1, &mmTCA_PERFCOUNTER0_SELECT1[0], sizeof(mmTCA_PERFCOUNTER0_SELECT1)/sizeof(mmTCA_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_SELECT", REG_MMIO, 0x3b92, 1, &mmTCA_PERFCOUNTER1_SELECT[0], sizeof(mmTCA_PERFCOUNTER1_SELECT)/sizeof(mmTCA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3b93, 1, &mmTCA_PERFCOUNTER1_SELECT1[0], sizeof(mmTCA_PERFCOUNTER1_SELECT1)/sizeof(mmTCA_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_SELECT", REG_MMIO, 0x3b94, 1, &mmTCA_PERFCOUNTER2_SELECT[0], sizeof(mmTCA_PERFCOUNTER2_SELECT)/sizeof(mmTCA_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_SELECT", REG_MMIO, 0x3b95, 1, &mmTCA_PERFCOUNTER3_SELECT[0], sizeof(mmTCA_PERFCOUNTER3_SELECT)/sizeof(mmTCA_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER_FILTER", REG_MMIO, 0x3c00, 1, &mmCB_PERFCOUNTER_FILTER[0], sizeof(mmCB_PERFCOUNTER_FILTER)/sizeof(mmCB_PERFCOUNTER_FILTER[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_SELECT", REG_MMIO, 0x3c01, 1, &mmCB_PERFCOUNTER0_SELECT[0], sizeof(mmCB_PERFCOUNTER0_SELECT)/sizeof(mmCB_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3c02, 1, &mmCB_PERFCOUNTER0_SELECT1[0], sizeof(mmCB_PERFCOUNTER0_SELECT1)/sizeof(mmCB_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_SELECT", REG_MMIO, 0x3c03, 1, &mmCB_PERFCOUNTER1_SELECT[0], sizeof(mmCB_PERFCOUNTER1_SELECT)/sizeof(mmCB_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_SELECT", REG_MMIO, 0x3c04, 1, &mmCB_PERFCOUNTER2_SELECT[0], sizeof(mmCB_PERFCOUNTER2_SELECT)/sizeof(mmCB_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_SELECT", REG_MMIO, 0x3c05, 1, &mmCB_PERFCOUNTER3_SELECT[0], sizeof(mmCB_PERFCOUNTER3_SELECT)/sizeof(mmCB_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_SELECT", REG_MMIO, 0x3c40, 1, &mmDB_PERFCOUNTER0_SELECT[0], sizeof(mmDB_PERFCOUNTER0_SELECT)/sizeof(mmDB_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3c41, 1, &mmDB_PERFCOUNTER0_SELECT1[0], sizeof(mmDB_PERFCOUNTER0_SELECT1)/sizeof(mmDB_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_SELECT", REG_MMIO, 0x3c42, 1, &mmDB_PERFCOUNTER1_SELECT[0], sizeof(mmDB_PERFCOUNTER1_SELECT)/sizeof(mmDB_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_SELECT1", REG_MMIO, 0x3c43, 1, &mmDB_PERFCOUNTER1_SELECT1[0], sizeof(mmDB_PERFCOUNTER1_SELECT1)/sizeof(mmDB_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_SELECT", REG_MMIO, 0x3c44, 1, &mmDB_PERFCOUNTER2_SELECT[0], sizeof(mmDB_PERFCOUNTER2_SELECT)/sizeof(mmDB_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_SELECT", REG_MMIO, 0x3c46, 1, &mmDB_PERFCOUNTER3_SELECT[0], sizeof(mmDB_PERFCOUNTER3_SELECT)/sizeof(mmDB_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_CNTL", REG_MMIO, 0x3c80, 1, &mmRLC_SPM_PERFMON_CNTL[0], sizeof(mmRLC_SPM_PERFMON_CNTL)/sizeof(mmRLC_SPM_PERFMON_CNTL[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_RING_BASE_LO", REG_MMIO, 0x3c81, 1, &mmRLC_SPM_PERFMON_RING_BASE_LO[0], sizeof(mmRLC_SPM_PERFMON_RING_BASE_LO)/sizeof(mmRLC_SPM_PERFMON_RING_BASE_LO[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_RING_BASE_HI", REG_MMIO, 0x3c82, 1, &mmRLC_SPM_PERFMON_RING_BASE_HI[0], sizeof(mmRLC_SPM_PERFMON_RING_BASE_HI)/sizeof(mmRLC_SPM_PERFMON_RING_BASE_HI[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_RING_SIZE", REG_MMIO, 0x3c83, 1, &mmRLC_SPM_PERFMON_RING_SIZE[0], sizeof(mmRLC_SPM_PERFMON_RING_SIZE)/sizeof(mmRLC_SPM_PERFMON_RING_SIZE[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_SEGMENT_SIZE", REG_MMIO, 0x3c84, 1, &mmRLC_SPM_PERFMON_SEGMENT_SIZE[0], sizeof(mmRLC_SPM_PERFMON_SEGMENT_SIZE)/sizeof(mmRLC_SPM_PERFMON_SEGMENT_SIZE[0]), 0, 0 },
	{ "mmRLC_SPM_SE_MUXSEL_ADDR", REG_MMIO, 0x3c85, 1, &mmRLC_SPM_SE_MUXSEL_ADDR[0], sizeof(mmRLC_SPM_SE_MUXSEL_ADDR)/sizeof(mmRLC_SPM_SE_MUXSEL_ADDR[0]), 0, 0 },
	{ "mmRLC_SPM_SE_MUXSEL_DATA", REG_MMIO, 0x3c86, 1, &mmRLC_SPM_SE_MUXSEL_DATA[0], sizeof(mmRLC_SPM_SE_MUXSEL_DATA)/sizeof(mmRLC_SPM_SE_MUXSEL_DATA[0]), 0, 0 },
	{ "mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c87, 1, &mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c88, 1, &mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c89, 1, &mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c8a, 1, &mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c8b, 1, &mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c8c, 1, &mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c8d, 1, &mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c8e, 1, &mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c90, 1, &mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c91, 1, &mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c92, 1, &mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c93, 1, &mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c94, 1, &mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c95, 1, &mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c96, 1, &mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c97, 1, &mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c98, 1, &mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c9a, 1, &mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_GLOBAL_MUXSEL_ADDR", REG_MMIO, 0x3c9b, 1, &mmRLC_SPM_GLOBAL_MUXSEL_ADDR[0], sizeof(mmRLC_SPM_GLOBAL_MUXSEL_ADDR)/sizeof(mmRLC_SPM_GLOBAL_MUXSEL_ADDR[0]), 0, 0 },
	{ "mmRLC_SPM_GLOBAL_MUXSEL_DATA", REG_MMIO, 0x3c9c, 1, &mmRLC_SPM_GLOBAL_MUXSEL_DATA[0], sizeof(mmRLC_SPM_GLOBAL_MUXSEL_DATA)/sizeof(mmRLC_SPM_GLOBAL_MUXSEL_DATA[0]), 0, 0 },
	{ "mmRLC_SPM_RING_RDPTR", REG_MMIO, 0x3c9d, 1, &mmRLC_SPM_RING_RDPTR[0], sizeof(mmRLC_SPM_RING_RDPTR)/sizeof(mmRLC_SPM_RING_RDPTR[0]), 0, 0 },
	{ "mmRLC_SPM_SEGMENT_THRESHOLD", REG_MMIO, 0x3c9e, 1, &mmRLC_SPM_SEGMENT_THRESHOLD[0], sizeof(mmRLC_SPM_SEGMENT_THRESHOLD)/sizeof(mmRLC_SPM_SEGMENT_THRESHOLD[0]), 0, 0 },
	{ "mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3c9f, 1, &mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3ca0, 1, &mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3ca1, 1, &mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3ca2, 1, &mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_RMI_PERFMON_SAMPLE_DELAY", REG_MMIO, 0x3ca3, 1, &mmRLC_SPM_RMI_PERFMON_SAMPLE_DELAY[0], sizeof(mmRLC_SPM_RMI_PERFMON_SAMPLE_DELAY)/sizeof(mmRLC_SPM_RMI_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_PERFMON_CLK_CNTL", REG_MMIO, 0x3cbf, 1, &mmRLC_PERFMON_CLK_CNTL[0], sizeof(mmRLC_PERFMON_CLK_CNTL)/sizeof(mmRLC_PERFMON_CLK_CNTL[0]), 0, 0 },
	{ "mmRLC_PERFMON_CNTL", REG_MMIO, 0x3cc0, 1, &mmRLC_PERFMON_CNTL[0], sizeof(mmRLC_PERFMON_CNTL)/sizeof(mmRLC_PERFMON_CNTL[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_SELECT", REG_MMIO, 0x3cc1, 1, &mmRLC_PERFCOUNTER0_SELECT[0], sizeof(mmRLC_PERFCOUNTER0_SELECT)/sizeof(mmRLC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_SELECT", REG_MMIO, 0x3cc2, 1, &mmRLC_PERFCOUNTER1_SELECT[0], sizeof(mmRLC_PERFCOUNTER1_SELECT)/sizeof(mmRLC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_PERF_CNT_CNTL", REG_MMIO, 0x3cc3, 1, &mmRLC_GPU_IOV_PERF_CNT_CNTL[0], sizeof(mmRLC_GPU_IOV_PERF_CNT_CNTL)/sizeof(mmRLC_GPU_IOV_PERF_CNT_CNTL[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_PERF_CNT_WR_ADDR", REG_MMIO, 0x3cc4, 1, &mmRLC_GPU_IOV_PERF_CNT_WR_ADDR[0], sizeof(mmRLC_GPU_IOV_PERF_CNT_WR_ADDR)/sizeof(mmRLC_GPU_IOV_PERF_CNT_WR_ADDR[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_PERF_CNT_WR_DATA", REG_MMIO, 0x3cc5, 1, &mmRLC_GPU_IOV_PERF_CNT_WR_DATA[0], sizeof(mmRLC_GPU_IOV_PERF_CNT_WR_DATA)/sizeof(mmRLC_GPU_IOV_PERF_CNT_WR_DATA[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_PERF_CNT_RD_ADDR", REG_MMIO, 0x3cc6, 1, &mmRLC_GPU_IOV_PERF_CNT_RD_ADDR[0], sizeof(mmRLC_GPU_IOV_PERF_CNT_RD_ADDR)/sizeof(mmRLC_GPU_IOV_PERF_CNT_RD_ADDR[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_PERF_CNT_RD_DATA", REG_MMIO, 0x3cc7, 1, &mmRLC_GPU_IOV_PERF_CNT_RD_DATA[0], sizeof(mmRLC_GPU_IOV_PERF_CNT_RD_DATA)/sizeof(mmRLC_GPU_IOV_PERF_CNT_RD_DATA[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER0_SELECT", REG_MMIO, 0x3d00, 1, &mmRMI_PERFCOUNTER0_SELECT[0], sizeof(mmRMI_PERFCOUNTER0_SELECT)/sizeof(mmRMI_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER0_SELECT1", REG_MMIO, 0x3d01, 1, &mmRMI_PERFCOUNTER0_SELECT1[0], sizeof(mmRMI_PERFCOUNTER0_SELECT1)/sizeof(mmRMI_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER1_SELECT", REG_MMIO, 0x3d02, 1, &mmRMI_PERFCOUNTER1_SELECT[0], sizeof(mmRMI_PERFCOUNTER1_SELECT)/sizeof(mmRMI_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER2_SELECT", REG_MMIO, 0x3d03, 1, &mmRMI_PERFCOUNTER2_SELECT[0], sizeof(mmRMI_PERFCOUNTER2_SELECT)/sizeof(mmRMI_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER2_SELECT1", REG_MMIO, 0x3d04, 1, &mmRMI_PERFCOUNTER2_SELECT1[0], sizeof(mmRMI_PERFCOUNTER2_SELECT1)/sizeof(mmRMI_PERFCOUNTER2_SELECT1[0]), 0, 0 },
	{ "mmRMI_PERFCOUNTER3_SELECT", REG_MMIO, 0x3d05, 1, &mmRMI_PERFCOUNTER3_SELECT[0], sizeof(mmRMI_PERFCOUNTER3_SELECT)/sizeof(mmRMI_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmRMI_PERF_COUNTER_CNTL", REG_MMIO, 0x3d06, 1, &mmRMI_PERF_COUNTER_CNTL[0], sizeof(mmRMI_PERF_COUNTER_CNTL)/sizeof(mmRMI_PERF_COUNTER_CNTL[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER0_CFG", REG_MMIO, 0x3d40, 1, &mmATC_L2_PERFCOUNTER0_CFG[0], sizeof(mmATC_L2_PERFCOUNTER0_CFG)/sizeof(mmATC_L2_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER1_CFG", REG_MMIO, 0x3d41, 1, &mmATC_L2_PERFCOUNTER1_CFG[0], sizeof(mmATC_L2_PERFCOUNTER1_CFG)/sizeof(mmATC_L2_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x3d42, 1, &mmATC_L2_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmATC_L2_PERFCOUNTER_RSLT_CNTL)/sizeof(mmATC_L2_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER0_CFG", REG_MMIO, 0x3d4c, 1, &mmMC_VM_L2_PERFCOUNTER0_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER0_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER1_CFG", REG_MMIO, 0x3d4d, 1, &mmMC_VM_L2_PERFCOUNTER1_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER1_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER2_CFG", REG_MMIO, 0x3d4e, 1, &mmMC_VM_L2_PERFCOUNTER2_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER2_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER3_CFG", REG_MMIO, 0x3d4f, 1, &mmMC_VM_L2_PERFCOUNTER3_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER3_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER4_CFG", REG_MMIO, 0x3d50, 1, &mmMC_VM_L2_PERFCOUNTER4_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER4_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER4_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER5_CFG", REG_MMIO, 0x3d51, 1, &mmMC_VM_L2_PERFCOUNTER5_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER5_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER5_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER6_CFG", REG_MMIO, 0x3d52, 1, &mmMC_VM_L2_PERFCOUNTER6_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER6_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER6_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER7_CFG", REG_MMIO, 0x3d53, 1, &mmMC_VM_L2_PERFCOUNTER7_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER7_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER7_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x3d54, 1, &mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmRLC_CNTL", REG_MMIO, 0x4c00, 1, &mmRLC_CNTL[0], sizeof(mmRLC_CNTL)/sizeof(mmRLC_CNTL[0]), 0, 0 },
	{ "mmRLC_STAT", REG_MMIO, 0x4c04, 1, &mmRLC_STAT[0], sizeof(mmRLC_STAT)/sizeof(mmRLC_STAT[0]), 0, 0 },
	{ "mmRLC_SAFE_MODE", REG_MMIO, 0x4c05, 1, &mmRLC_SAFE_MODE[0], sizeof(mmRLC_SAFE_MODE)/sizeof(mmRLC_SAFE_MODE[0]), 0, 0 },
	{ "mmRLC_MEM_SLP_CNTL", REG_MMIO, 0x4c06, 1, &mmRLC_MEM_SLP_CNTL[0], sizeof(mmRLC_MEM_SLP_CNTL)/sizeof(mmRLC_MEM_SLP_CNTL[0]), 0, 0 },
	{ "mmSMU_RLC_RESPONSE", REG_MMIO, 0x4c07, 1, &mmSMU_RLC_RESPONSE[0], sizeof(mmSMU_RLC_RESPONSE)/sizeof(mmSMU_RLC_RESPONSE[0]), 0, 0 },
	{ "mmRLC_RLCV_SAFE_MODE", REG_MMIO, 0x4c08, 1, &mmRLC_RLCV_SAFE_MODE[0], sizeof(mmRLC_RLCV_SAFE_MODE)/sizeof(mmRLC_RLCV_SAFE_MODE[0]), 0, 0 },
	{ "mmRLC_SMU_SAFE_MODE", REG_MMIO, 0x4c09, 1, &mmRLC_SMU_SAFE_MODE[0], sizeof(mmRLC_SMU_SAFE_MODE)/sizeof(mmRLC_SMU_SAFE_MODE[0]), 0, 0 },
	{ "mmRLC_RLCV_COMMAND", REG_MMIO, 0x4c0a, 1, &mmRLC_RLCV_COMMAND[0], sizeof(mmRLC_RLCV_COMMAND)/sizeof(mmRLC_RLCV_COMMAND[0]), 0, 0 },
	{ "mmRLC_REFCLOCK_TIMESTAMP_LSB", REG_MMIO, 0x4c0c, 1, &mmRLC_REFCLOCK_TIMESTAMP_LSB[0], sizeof(mmRLC_REFCLOCK_TIMESTAMP_LSB)/sizeof(mmRLC_REFCLOCK_TIMESTAMP_LSB[0]), 0, 0 },
	{ "mmRLC_REFCLOCK_TIMESTAMP_MSB", REG_MMIO, 0x4c0d, 1, &mmRLC_REFCLOCK_TIMESTAMP_MSB[0], sizeof(mmRLC_REFCLOCK_TIMESTAMP_MSB)/sizeof(mmRLC_REFCLOCK_TIMESTAMP_MSB[0]), 0, 0 },
	{ "mmRLC_GPM_TIMER_INT_0", REG_MMIO, 0x4c0e, 1, &mmRLC_GPM_TIMER_INT_0[0], sizeof(mmRLC_GPM_TIMER_INT_0)/sizeof(mmRLC_GPM_TIMER_INT_0[0]), 0, 0 },
	{ "mmRLC_GPM_TIMER_INT_1", REG_MMIO, 0x4c0f, 1, &mmRLC_GPM_TIMER_INT_1[0], sizeof(mmRLC_GPM_TIMER_INT_1)/sizeof(mmRLC_GPM_TIMER_INT_1[0]), 0, 0 },
	{ "mmRLC_GPM_TIMER_INT_2", REG_MMIO, 0x4c10, 1, &mmRLC_GPM_TIMER_INT_2[0], sizeof(mmRLC_GPM_TIMER_INT_2)/sizeof(mmRLC_GPM_TIMER_INT_2[0]), 0, 0 },
	{ "mmRLC_GPM_TIMER_CTRL", REG_MMIO, 0x4c11, 1, &mmRLC_GPM_TIMER_CTRL[0], sizeof(mmRLC_GPM_TIMER_CTRL)/sizeof(mmRLC_GPM_TIMER_CTRL[0]), 0, 0 },
	{ "mmRLC_LB_CNTR_MAX", REG_MMIO, 0x4c12, 1, &mmRLC_LB_CNTR_MAX[0], sizeof(mmRLC_LB_CNTR_MAX)/sizeof(mmRLC_LB_CNTR_MAX[0]), 0, 0 },
	{ "mmRLC_GPM_TIMER_STAT", REG_MMIO, 0x4c13, 1, &mmRLC_GPM_TIMER_STAT[0], sizeof(mmRLC_GPM_TIMER_STAT)/sizeof(mmRLC_GPM_TIMER_STAT[0]), 0, 0 },
	{ "mmRLC_GPM_TIMER_INT_3", REG_MMIO, 0x4c15, 1, &mmRLC_GPM_TIMER_INT_3[0], sizeof(mmRLC_GPM_TIMER_INT_3)/sizeof(mmRLC_GPM_TIMER_INT_3[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_NONCU_MASTER_MASK_1", REG_MMIO, 0x4c16, 1, &mmRLC_SERDES_WR_NONCU_MASTER_MASK_1[0], sizeof(mmRLC_SERDES_WR_NONCU_MASTER_MASK_1)/sizeof(mmRLC_SERDES_WR_NONCU_MASTER_MASK_1[0]), 0, 0 },
	{ "mmRLC_SERDES_NONCU_MASTER_BUSY_1", REG_MMIO, 0x4c17, 1, &mmRLC_SERDES_NONCU_MASTER_BUSY_1[0], sizeof(mmRLC_SERDES_NONCU_MASTER_BUSY_1)/sizeof(mmRLC_SERDES_NONCU_MASTER_BUSY_1[0]), 0, 0 },
	{ "mmRLC_INT_STAT", REG_MMIO, 0x4c18, 1, &mmRLC_INT_STAT[0], sizeof(mmRLC_INT_STAT)/sizeof(mmRLC_INT_STAT[0]), 0, 0 },
	{ "mmRLC_LB_CNTL", REG_MMIO, 0x4c19, 1, &mmRLC_LB_CNTL[0], sizeof(mmRLC_LB_CNTL)/sizeof(mmRLC_LB_CNTL[0]), 0, 0 },
	{ "mmRLC_MGCG_CTRL", REG_MMIO, 0x4c1a, 1, &mmRLC_MGCG_CTRL[0], sizeof(mmRLC_MGCG_CTRL)/sizeof(mmRLC_MGCG_CTRL[0]), 0, 0 },
	{ "mmRLC_LB_CNTR_INIT", REG_MMIO, 0x4c1b, 1, &mmRLC_LB_CNTR_INIT[0], sizeof(mmRLC_LB_CNTR_INIT)/sizeof(mmRLC_LB_CNTR_INIT[0]), 0, 0 },
	{ "mmRLC_LOAD_BALANCE_CNTR", REG_MMIO, 0x4c1c, 1, &mmRLC_LOAD_BALANCE_CNTR[0], sizeof(mmRLC_LOAD_BALANCE_CNTR)/sizeof(mmRLC_LOAD_BALANCE_CNTR[0]), 0, 0 },
	{ "mmRLC_JUMP_TABLE_RESTORE", REG_MMIO, 0x4c1e, 1, &mmRLC_JUMP_TABLE_RESTORE[0], sizeof(mmRLC_JUMP_TABLE_RESTORE)/sizeof(mmRLC_JUMP_TABLE_RESTORE[0]), 0, 0 },
	{ "mmRLC_PG_DELAY_2", REG_MMIO, 0x4c1f, 1, &mmRLC_PG_DELAY_2[0], sizeof(mmRLC_PG_DELAY_2)/sizeof(mmRLC_PG_DELAY_2[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_COUNT_LSB", REG_MMIO, 0x4c24, 1, &mmRLC_GPU_CLOCK_COUNT_LSB[0], sizeof(mmRLC_GPU_CLOCK_COUNT_LSB)/sizeof(mmRLC_GPU_CLOCK_COUNT_LSB[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_COUNT_MSB", REG_MMIO, 0x4c25, 1, &mmRLC_GPU_CLOCK_COUNT_MSB[0], sizeof(mmRLC_GPU_CLOCK_COUNT_MSB)/sizeof(mmRLC_GPU_CLOCK_COUNT_MSB[0]), 0, 0 },
	{ "mmRLC_CAPTURE_GPU_CLOCK_COUNT", REG_MMIO, 0x4c26, 1, &mmRLC_CAPTURE_GPU_CLOCK_COUNT[0], sizeof(mmRLC_CAPTURE_GPU_CLOCK_COUNT)/sizeof(mmRLC_CAPTURE_GPU_CLOCK_COUNT[0]), 0, 0 },
	{ "mmRLC_UCODE_CNTL", REG_MMIO, 0x4c27, 1, &mmRLC_UCODE_CNTL[0], sizeof(mmRLC_UCODE_CNTL)/sizeof(mmRLC_UCODE_CNTL[0]), 0, 0 },
	{ "mmRLC_GPM_THREAD_RESET", REG_MMIO, 0x4c28, 1, &mmRLC_GPM_THREAD_RESET[0], sizeof(mmRLC_GPM_THREAD_RESET)/sizeof(mmRLC_GPM_THREAD_RESET[0]), 0, 0 },
	{ "mmRLC_GPM_CP_DMA_COMPLETE_T0", REG_MMIO, 0x4c29, 1, &mmRLC_GPM_CP_DMA_COMPLETE_T0[0], sizeof(mmRLC_GPM_CP_DMA_COMPLETE_T0)/sizeof(mmRLC_GPM_CP_DMA_COMPLETE_T0[0]), 0, 0 },
	{ "mmRLC_GPM_CP_DMA_COMPLETE_T1", REG_MMIO, 0x4c2a, 1, &mmRLC_GPM_CP_DMA_COMPLETE_T1[0], sizeof(mmRLC_GPM_CP_DMA_COMPLETE_T1)/sizeof(mmRLC_GPM_CP_DMA_COMPLETE_T1[0]), 0, 0 },
	{ "mmRLC_FIREWALL_VIOLATION", REG_MMIO, 0x4c2b, 1, &mmRLC_FIREWALL_VIOLATION[0], sizeof(mmRLC_FIREWALL_VIOLATION)/sizeof(mmRLC_FIREWALL_VIOLATION[0]), 0, 0 },
	{ "mmRLC_GPM_STAT", REG_MMIO, 0x4c40, 1, &mmRLC_GPM_STAT[0], sizeof(mmRLC_GPM_STAT)/sizeof(mmRLC_GPM_STAT[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_32_RES_SEL", REG_MMIO, 0x4c41, 1, &mmRLC_GPU_CLOCK_32_RES_SEL[0], sizeof(mmRLC_GPU_CLOCK_32_RES_SEL)/sizeof(mmRLC_GPU_CLOCK_32_RES_SEL[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_32", REG_MMIO, 0x4c42, 1, &mmRLC_GPU_CLOCK_32[0], sizeof(mmRLC_GPU_CLOCK_32)/sizeof(mmRLC_GPU_CLOCK_32[0]), 0, 0 },
	{ "mmRLC_PG_CNTL", REG_MMIO, 0x4c43, 1, &mmRLC_PG_CNTL[0], sizeof(mmRLC_PG_CNTL)/sizeof(mmRLC_PG_CNTL[0]), 0, 0 },
	{ "mmRLC_GPM_THREAD_PRIORITY", REG_MMIO, 0x4c44, 1, &mmRLC_GPM_THREAD_PRIORITY[0], sizeof(mmRLC_GPM_THREAD_PRIORITY)/sizeof(mmRLC_GPM_THREAD_PRIORITY[0]), 0, 0 },
	{ "mmRLC_GPM_THREAD_ENABLE", REG_MMIO, 0x4c45, 1, &mmRLC_GPM_THREAD_ENABLE[0], sizeof(mmRLC_GPM_THREAD_ENABLE)/sizeof(mmRLC_GPM_THREAD_ENABLE[0]), 0, 0 },
	{ "mmRLC_CGTT_MGCG_OVERRIDE", REG_MMIO, 0x4c48, 1, &mmRLC_CGTT_MGCG_OVERRIDE[0], sizeof(mmRLC_CGTT_MGCG_OVERRIDE)/sizeof(mmRLC_CGTT_MGCG_OVERRIDE[0]), 0, 0 },
	{ "mmRLC_CGCG_CGLS_CTRL", REG_MMIO, 0x4c49, 1, &mmRLC_CGCG_CGLS_CTRL[0], sizeof(mmRLC_CGCG_CGLS_CTRL)/sizeof(mmRLC_CGCG_CGLS_CTRL[0]), 0, 0 },
	{ "mmRLC_CGCG_RAMP_CTRL", REG_MMIO, 0x4c4a, 1, &mmRLC_CGCG_RAMP_CTRL[0], sizeof(mmRLC_CGCG_RAMP_CTRL)/sizeof(mmRLC_CGCG_RAMP_CTRL[0]), 0, 0 },
	{ "mmRLC_DYN_PG_STATUS", REG_MMIO, 0x4c4b, 1, &mmRLC_DYN_PG_STATUS[0], sizeof(mmRLC_DYN_PG_STATUS)/sizeof(mmRLC_DYN_PG_STATUS[0]), 0, 0 },
	{ "mmRLC_DYN_PG_REQUEST", REG_MMIO, 0x4c4c, 1, &mmRLC_DYN_PG_REQUEST[0], sizeof(mmRLC_DYN_PG_REQUEST)/sizeof(mmRLC_DYN_PG_REQUEST[0]), 0, 0 },
	{ "mmRLC_PG_DELAY", REG_MMIO, 0x4c4d, 1, &mmRLC_PG_DELAY[0], sizeof(mmRLC_PG_DELAY)/sizeof(mmRLC_PG_DELAY[0]), 0, 0 },
	{ "mmRLC_CU_STATUS", REG_MMIO, 0x4c4e, 1, &mmRLC_CU_STATUS[0], sizeof(mmRLC_CU_STATUS)/sizeof(mmRLC_CU_STATUS[0]), 0, 0 },
	{ "mmRLC_LB_INIT_CU_MASK", REG_MMIO, 0x4c4f, 1, &mmRLC_LB_INIT_CU_MASK[0], sizeof(mmRLC_LB_INIT_CU_MASK)/sizeof(mmRLC_LB_INIT_CU_MASK[0]), 0, 0 },
	{ "mmRLC_LB_ALWAYS_ACTIVE_CU_MASK", REG_MMIO, 0x4c50, 1, &mmRLC_LB_ALWAYS_ACTIVE_CU_MASK[0], sizeof(mmRLC_LB_ALWAYS_ACTIVE_CU_MASK)/sizeof(mmRLC_LB_ALWAYS_ACTIVE_CU_MASK[0]), 0, 0 },
	{ "mmRLC_LB_PARAMS", REG_MMIO, 0x4c51, 1, &mmRLC_LB_PARAMS[0], sizeof(mmRLC_LB_PARAMS)/sizeof(mmRLC_LB_PARAMS[0]), 0, 0 },
	{ "mmRLC_THREAD1_DELAY", REG_MMIO, 0x4c52, 1, &mmRLC_THREAD1_DELAY[0], sizeof(mmRLC_THREAD1_DELAY)/sizeof(mmRLC_THREAD1_DELAY[0]), 0, 0 },
	{ "mmRLC_PG_ALWAYS_ON_CU_MASK", REG_MMIO, 0x4c53, 1, &mmRLC_PG_ALWAYS_ON_CU_MASK[0], sizeof(mmRLC_PG_ALWAYS_ON_CU_MASK)/sizeof(mmRLC_PG_ALWAYS_ON_CU_MASK[0]), 0, 0 },
	{ "mmRLC_MAX_PG_CU", REG_MMIO, 0x4c54, 1, &mmRLC_MAX_PG_CU[0], sizeof(mmRLC_MAX_PG_CU)/sizeof(mmRLC_MAX_PG_CU[0]), 0, 0 },
	{ "mmRLC_AUTO_PG_CTRL", REG_MMIO, 0x4c55, 1, &mmRLC_AUTO_PG_CTRL[0], sizeof(mmRLC_AUTO_PG_CTRL)/sizeof(mmRLC_AUTO_PG_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_GRBM_REG_SAVE_CTRL", REG_MMIO, 0x4c56, 1, &mmRLC_SMU_GRBM_REG_SAVE_CTRL[0], sizeof(mmRLC_SMU_GRBM_REG_SAVE_CTRL)/sizeof(mmRLC_SMU_GRBM_REG_SAVE_CTRL[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_MASTER_INDEX", REG_MMIO, 0x4c59, 1, &mmRLC_SERDES_RD_MASTER_INDEX[0], sizeof(mmRLC_SERDES_RD_MASTER_INDEX)/sizeof(mmRLC_SERDES_RD_MASTER_INDEX[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_0", REG_MMIO, 0x4c5a, 1, &mmRLC_SERDES_RD_DATA_0[0], sizeof(mmRLC_SERDES_RD_DATA_0)/sizeof(mmRLC_SERDES_RD_DATA_0[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_1", REG_MMIO, 0x4c5b, 1, &mmRLC_SERDES_RD_DATA_1[0], sizeof(mmRLC_SERDES_RD_DATA_1)/sizeof(mmRLC_SERDES_RD_DATA_1[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_2", REG_MMIO, 0x4c5c, 1, &mmRLC_SERDES_RD_DATA_2[0], sizeof(mmRLC_SERDES_RD_DATA_2)/sizeof(mmRLC_SERDES_RD_DATA_2[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_CU_MASTER_MASK", REG_MMIO, 0x4c5d, 1, &mmRLC_SERDES_WR_CU_MASTER_MASK[0], sizeof(mmRLC_SERDES_WR_CU_MASTER_MASK)/sizeof(mmRLC_SERDES_WR_CU_MASTER_MASK[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_NONCU_MASTER_MASK", REG_MMIO, 0x4c5e, 1, &mmRLC_SERDES_WR_NONCU_MASTER_MASK[0], sizeof(mmRLC_SERDES_WR_NONCU_MASTER_MASK)/sizeof(mmRLC_SERDES_WR_NONCU_MASTER_MASK[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_CTRL", REG_MMIO, 0x4c5f, 1, &mmRLC_SERDES_WR_CTRL[0], sizeof(mmRLC_SERDES_WR_CTRL)/sizeof(mmRLC_SERDES_WR_CTRL[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_DATA", REG_MMIO, 0x4c60, 1, &mmRLC_SERDES_WR_DATA[0], sizeof(mmRLC_SERDES_WR_DATA)/sizeof(mmRLC_SERDES_WR_DATA[0]), 0, 0 },
	{ "mmRLC_SERDES_CU_MASTER_BUSY", REG_MMIO, 0x4c61, 1, &mmRLC_SERDES_CU_MASTER_BUSY[0], sizeof(mmRLC_SERDES_CU_MASTER_BUSY)/sizeof(mmRLC_SERDES_CU_MASTER_BUSY[0]), 0, 0 },
	{ "mmRLC_SERDES_NONCU_MASTER_BUSY", REG_MMIO, 0x4c62, 1, &mmRLC_SERDES_NONCU_MASTER_BUSY[0], sizeof(mmRLC_SERDES_NONCU_MASTER_BUSY)/sizeof(mmRLC_SERDES_NONCU_MASTER_BUSY[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_0", REG_MMIO, 0x4c63, 1, &mmRLC_GPM_GENERAL_0[0], sizeof(mmRLC_GPM_GENERAL_0)/sizeof(mmRLC_GPM_GENERAL_0[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_1", REG_MMIO, 0x4c64, 1, &mmRLC_GPM_GENERAL_1[0], sizeof(mmRLC_GPM_GENERAL_1)/sizeof(mmRLC_GPM_GENERAL_1[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_2", REG_MMIO, 0x4c65, 1, &mmRLC_GPM_GENERAL_2[0], sizeof(mmRLC_GPM_GENERAL_2)/sizeof(mmRLC_GPM_GENERAL_2[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_3", REG_MMIO, 0x4c66, 1, &mmRLC_GPM_GENERAL_3[0], sizeof(mmRLC_GPM_GENERAL_3)/sizeof(mmRLC_GPM_GENERAL_3[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_4", REG_MMIO, 0x4c67, 1, &mmRLC_GPM_GENERAL_4[0], sizeof(mmRLC_GPM_GENERAL_4)/sizeof(mmRLC_GPM_GENERAL_4[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_5", REG_MMIO, 0x4c68, 1, &mmRLC_GPM_GENERAL_5[0], sizeof(mmRLC_GPM_GENERAL_5)/sizeof(mmRLC_GPM_GENERAL_5[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_6", REG_MMIO, 0x4c69, 1, &mmRLC_GPM_GENERAL_6[0], sizeof(mmRLC_GPM_GENERAL_6)/sizeof(mmRLC_GPM_GENERAL_6[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_7", REG_MMIO, 0x4c6a, 1, &mmRLC_GPM_GENERAL_7[0], sizeof(mmRLC_GPM_GENERAL_7)/sizeof(mmRLC_GPM_GENERAL_7[0]), 0, 0 },
	{ "mmRLC_GPM_SCRATCH_ADDR", REG_MMIO, 0x4c6c, 1, &mmRLC_GPM_SCRATCH_ADDR[0], sizeof(mmRLC_GPM_SCRATCH_ADDR)/sizeof(mmRLC_GPM_SCRATCH_ADDR[0]), 0, 0 },
	{ "mmRLC_GPM_SCRATCH_DATA", REG_MMIO, 0x4c6d, 1, &mmRLC_GPM_SCRATCH_DATA[0], sizeof(mmRLC_GPM_SCRATCH_DATA)/sizeof(mmRLC_GPM_SCRATCH_DATA[0]), 0, 0 },
	{ "mmRLC_STATIC_PG_STATUS", REG_MMIO, 0x4c6e, 1, &mmRLC_STATIC_PG_STATUS[0], sizeof(mmRLC_STATIC_PG_STATUS)/sizeof(mmRLC_STATIC_PG_STATUS[0]), 0, 0 },
	{ "mmRLC_SPM_MC_CNTL", REG_MMIO, 0x4c71, 1, &mmRLC_SPM_MC_CNTL[0], sizeof(mmRLC_SPM_MC_CNTL)/sizeof(mmRLC_SPM_MC_CNTL[0]), 0, 0 },
	{ "mmRLC_SPM_INT_CNTL", REG_MMIO, 0x4c72, 1, &mmRLC_SPM_INT_CNTL[0], sizeof(mmRLC_SPM_INT_CNTL)/sizeof(mmRLC_SPM_INT_CNTL[0]), 0, 0 },
	{ "mmRLC_SPM_INT_STATUS", REG_MMIO, 0x4c73, 1, &mmRLC_SPM_INT_STATUS[0], sizeof(mmRLC_SPM_INT_STATUS)/sizeof(mmRLC_SPM_INT_STATUS[0]), 0, 0 },
	{ "mmRLC_SMU_MESSAGE", REG_MMIO, 0x4c76, 1, &mmRLC_SMU_MESSAGE[0], sizeof(mmRLC_SMU_MESSAGE)/sizeof(mmRLC_SMU_MESSAGE[0]), 0, 0 },
	{ "mmRLC_GPM_LOG_SIZE", REG_MMIO, 0x4c77, 1, &mmRLC_GPM_LOG_SIZE[0], sizeof(mmRLC_GPM_LOG_SIZE)/sizeof(mmRLC_GPM_LOG_SIZE[0]), 0, 0 },
	{ "mmRLC_PG_DELAY_3", REG_MMIO, 0x4c78, 1, &mmRLC_PG_DELAY_3[0], sizeof(mmRLC_PG_DELAY_3)/sizeof(mmRLC_PG_DELAY_3[0]), 0, 0 },
	{ "mmRLC_GPR_REG1", REG_MMIO, 0x4c79, 1, &mmRLC_GPR_REG1[0], sizeof(mmRLC_GPR_REG1)/sizeof(mmRLC_GPR_REG1[0]), 0, 0 },
	{ "mmRLC_GPR_REG2", REG_MMIO, 0x4c7a, 1, &mmRLC_GPR_REG2[0], sizeof(mmRLC_GPR_REG2)/sizeof(mmRLC_GPR_REG2[0]), 0, 0 },
	{ "mmRLC_GPM_LOG_CONT", REG_MMIO, 0x4c7b, 1, &mmRLC_GPM_LOG_CONT[0], sizeof(mmRLC_GPM_LOG_CONT)/sizeof(mmRLC_GPM_LOG_CONT[0]), 0, 0 },
	{ "mmRLC_GPM_INT_DISABLE_TH0", REG_MMIO, 0x4c7c, 1, &mmRLC_GPM_INT_DISABLE_TH0[0], sizeof(mmRLC_GPM_INT_DISABLE_TH0)/sizeof(mmRLC_GPM_INT_DISABLE_TH0[0]), 0, 0 },
	{ "mmRLC_GPM_INT_DISABLE_TH1", REG_MMIO, 0x4c7d, 1, &mmRLC_GPM_INT_DISABLE_TH1[0], sizeof(mmRLC_GPM_INT_DISABLE_TH1)/sizeof(mmRLC_GPM_INT_DISABLE_TH1[0]), 0, 0 },
	{ "mmRLC_GPM_INT_FORCE_TH0", REG_MMIO, 0x4c7e, 1, &mmRLC_GPM_INT_FORCE_TH0[0], sizeof(mmRLC_GPM_INT_FORCE_TH0)/sizeof(mmRLC_GPM_INT_FORCE_TH0[0]), 0, 0 },
	{ "mmRLC_GPM_INT_FORCE_TH1", REG_MMIO, 0x4c7f, 1, &mmRLC_GPM_INT_FORCE_TH1[0], sizeof(mmRLC_GPM_INT_FORCE_TH1)/sizeof(mmRLC_GPM_INT_FORCE_TH1[0]), 0, 0 },
	{ "mmRLC_SRM_CNTL", REG_MMIO, 0x4c80, 1, &mmRLC_SRM_CNTL[0], sizeof(mmRLC_SRM_CNTL)/sizeof(mmRLC_SRM_CNTL[0]), 0, 0 },
	{ "mmRLC_SRM_ARAM_ADDR", REG_MMIO, 0x4c83, 1, &mmRLC_SRM_ARAM_ADDR[0], sizeof(mmRLC_SRM_ARAM_ADDR)/sizeof(mmRLC_SRM_ARAM_ADDR[0]), 0, 0 },
	{ "mmRLC_SRM_ARAM_DATA", REG_MMIO, 0x4c84, 1, &mmRLC_SRM_ARAM_DATA[0], sizeof(mmRLC_SRM_ARAM_DATA)/sizeof(mmRLC_SRM_ARAM_DATA[0]), 0, 0 },
	{ "mmRLC_SRM_DRAM_ADDR", REG_MMIO, 0x4c85, 1, &mmRLC_SRM_DRAM_ADDR[0], sizeof(mmRLC_SRM_DRAM_ADDR)/sizeof(mmRLC_SRM_DRAM_ADDR[0]), 0, 0 },
	{ "mmRLC_SRM_DRAM_DATA", REG_MMIO, 0x4c86, 1, &mmRLC_SRM_DRAM_DATA[0], sizeof(mmRLC_SRM_DRAM_DATA)/sizeof(mmRLC_SRM_DRAM_DATA[0]), 0, 0 },
	{ "mmRLC_SRM_GPM_COMMAND", REG_MMIO, 0x4c87, 1, &mmRLC_SRM_GPM_COMMAND[0], sizeof(mmRLC_SRM_GPM_COMMAND)/sizeof(mmRLC_SRM_GPM_COMMAND[0]), 0, 0 },
	{ "mmRLC_SRM_GPM_COMMAND_STATUS", REG_MMIO, 0x4c88, 1, &mmRLC_SRM_GPM_COMMAND_STATUS[0], sizeof(mmRLC_SRM_GPM_COMMAND_STATUS)/sizeof(mmRLC_SRM_GPM_COMMAND_STATUS[0]), 0, 0 },
	{ "mmRLC_SRM_RLCV_COMMAND", REG_MMIO, 0x4c89, 1, &mmRLC_SRM_RLCV_COMMAND[0], sizeof(mmRLC_SRM_RLCV_COMMAND)/sizeof(mmRLC_SRM_RLCV_COMMAND[0]), 0, 0 },
	{ "mmRLC_SRM_RLCV_COMMAND_STATUS", REG_MMIO, 0x4c8a, 1, &mmRLC_SRM_RLCV_COMMAND_STATUS[0], sizeof(mmRLC_SRM_RLCV_COMMAND_STATUS)/sizeof(mmRLC_SRM_RLCV_COMMAND_STATUS[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_0", REG_MMIO, 0x4c8b, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_0[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_0)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_0[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_1", REG_MMIO, 0x4c8c, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_1[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_1)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_1[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_2", REG_MMIO, 0x4c8d, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_2[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_2)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_2[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_3", REG_MMIO, 0x4c8e, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_3[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_3)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_3[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_4", REG_MMIO, 0x4c8f, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_4[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_4)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_4[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_5", REG_MMIO, 0x4c90, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_5[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_5)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_5[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_6", REG_MMIO, 0x4c91, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_6[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_6)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_6[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_ADDR_7", REG_MMIO, 0x4c92, 1, &mmRLC_SRM_INDEX_CNTL_ADDR_7[0], sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_7)/sizeof(mmRLC_SRM_INDEX_CNTL_ADDR_7[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_0", REG_MMIO, 0x4c93, 1, &mmRLC_SRM_INDEX_CNTL_DATA_0[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_0)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_0[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_1", REG_MMIO, 0x4c94, 1, &mmRLC_SRM_INDEX_CNTL_DATA_1[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_1)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_1[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_2", REG_MMIO, 0x4c95, 1, &mmRLC_SRM_INDEX_CNTL_DATA_2[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_2)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_2[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_3", REG_MMIO, 0x4c96, 1, &mmRLC_SRM_INDEX_CNTL_DATA_3[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_3)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_3[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_4", REG_MMIO, 0x4c97, 1, &mmRLC_SRM_INDEX_CNTL_DATA_4[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_4)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_4[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_5", REG_MMIO, 0x4c98, 1, &mmRLC_SRM_INDEX_CNTL_DATA_5[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_5)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_5[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_6", REG_MMIO, 0x4c99, 1, &mmRLC_SRM_INDEX_CNTL_DATA_6[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_6)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_6[0]), 0, 0 },
	{ "mmRLC_SRM_INDEX_CNTL_DATA_7", REG_MMIO, 0x4c9a, 1, &mmRLC_SRM_INDEX_CNTL_DATA_7[0], sizeof(mmRLC_SRM_INDEX_CNTL_DATA_7)/sizeof(mmRLC_SRM_INDEX_CNTL_DATA_7[0]), 0, 0 },
	{ "mmRLC_SRM_STAT", REG_MMIO, 0x4c9b, 1, &mmRLC_SRM_STAT[0], sizeof(mmRLC_SRM_STAT)/sizeof(mmRLC_SRM_STAT[0]), 0, 0 },
	{ "mmRLC_SRM_GPM_ABORT", REG_MMIO, 0x4c9c, 1, &mmRLC_SRM_GPM_ABORT[0], sizeof(mmRLC_SRM_GPM_ABORT)/sizeof(mmRLC_SRM_GPM_ABORT[0]), 0, 0 },
	{ "mmRLC_CSIB_ADDR_LO", REG_MMIO, 0x4ca2, 1, &mmRLC_CSIB_ADDR_LO[0], sizeof(mmRLC_CSIB_ADDR_LO)/sizeof(mmRLC_CSIB_ADDR_LO[0]), 0, 0 },
	{ "mmRLC_CSIB_ADDR_HI", REG_MMIO, 0x4ca3, 1, &mmRLC_CSIB_ADDR_HI[0], sizeof(mmRLC_CSIB_ADDR_HI)/sizeof(mmRLC_CSIB_ADDR_HI[0]), 0, 0 },
	{ "mmRLC_CSIB_LENGTH", REG_MMIO, 0x4ca4, 1, &mmRLC_CSIB_LENGTH[0], sizeof(mmRLC_CSIB_LENGTH)/sizeof(mmRLC_CSIB_LENGTH[0]), 0, 0 },
	{ "mmRLC_SMU_COMMAND", REG_MMIO, 0x4ca9, 1, &mmRLC_SMU_COMMAND[0], sizeof(mmRLC_SMU_COMMAND)/sizeof(mmRLC_SMU_COMMAND[0]), 0, 0 },
	{ "mmRLC_CP_SCHEDULERS", REG_MMIO, 0x4caa, 1, &mmRLC_CP_SCHEDULERS[0], sizeof(mmRLC_CP_SCHEDULERS)/sizeof(mmRLC_CP_SCHEDULERS[0]), 0, 0 },
	{ "mmRLC_SMU_ARGUMENT_1", REG_MMIO, 0x4cab, 1, &mmRLC_SMU_ARGUMENT_1[0], sizeof(mmRLC_SMU_ARGUMENT_1)/sizeof(mmRLC_SMU_ARGUMENT_1[0]), 0, 0 },
	{ "mmRLC_SMU_ARGUMENT_2", REG_MMIO, 0x4cac, 1, &mmRLC_SMU_ARGUMENT_2[0], sizeof(mmRLC_SMU_ARGUMENT_2)/sizeof(mmRLC_SMU_ARGUMENT_2[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_8", REG_MMIO, 0x4cad, 1, &mmRLC_GPM_GENERAL_8[0], sizeof(mmRLC_GPM_GENERAL_8)/sizeof(mmRLC_GPM_GENERAL_8[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_9", REG_MMIO, 0x4cae, 1, &mmRLC_GPM_GENERAL_9[0], sizeof(mmRLC_GPM_GENERAL_9)/sizeof(mmRLC_GPM_GENERAL_9[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_10", REG_MMIO, 0x4caf, 1, &mmRLC_GPM_GENERAL_10[0], sizeof(mmRLC_GPM_GENERAL_10)/sizeof(mmRLC_GPM_GENERAL_10[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_11", REG_MMIO, 0x4cb0, 1, &mmRLC_GPM_GENERAL_11[0], sizeof(mmRLC_GPM_GENERAL_11)/sizeof(mmRLC_GPM_GENERAL_11[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_12", REG_MMIO, 0x4cb1, 1, &mmRLC_GPM_GENERAL_12[0], sizeof(mmRLC_GPM_GENERAL_12)/sizeof(mmRLC_GPM_GENERAL_12[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_CNTL_0", REG_MMIO, 0x4cb2, 1, &mmRLC_GPM_UTCL1_CNTL_0[0], sizeof(mmRLC_GPM_UTCL1_CNTL_0)/sizeof(mmRLC_GPM_UTCL1_CNTL_0[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_CNTL_1", REG_MMIO, 0x4cb3, 1, &mmRLC_GPM_UTCL1_CNTL_1[0], sizeof(mmRLC_GPM_UTCL1_CNTL_1)/sizeof(mmRLC_GPM_UTCL1_CNTL_1[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_CNTL_2", REG_MMIO, 0x4cb4, 1, &mmRLC_GPM_UTCL1_CNTL_2[0], sizeof(mmRLC_GPM_UTCL1_CNTL_2)/sizeof(mmRLC_GPM_UTCL1_CNTL_2[0]), 0, 0 },
	{ "mmRLC_SPM_UTCL1_CNTL", REG_MMIO, 0x4cb5, 1, &mmRLC_SPM_UTCL1_CNTL[0], sizeof(mmRLC_SPM_UTCL1_CNTL)/sizeof(mmRLC_SPM_UTCL1_CNTL[0]), 0, 0 },
	{ "mmRLC_UTCL1_STATUS_2", REG_MMIO, 0x4cb6, 1, &mmRLC_UTCL1_STATUS_2[0], sizeof(mmRLC_UTCL1_STATUS_2)/sizeof(mmRLC_UTCL1_STATUS_2[0]), 0, 0 },
	{ "mmRLC_LB_THR_CONFIG_2", REG_MMIO, 0x4cb8, 1, &mmRLC_LB_THR_CONFIG_2[0], sizeof(mmRLC_LB_THR_CONFIG_2)/sizeof(mmRLC_LB_THR_CONFIG_2[0]), 0, 0 },
	{ "mmRLC_LB_THR_CONFIG_3", REG_MMIO, 0x4cb9, 1, &mmRLC_LB_THR_CONFIG_3[0], sizeof(mmRLC_LB_THR_CONFIG_3)/sizeof(mmRLC_LB_THR_CONFIG_3[0]), 0, 0 },
	{ "mmRLC_LB_THR_CONFIG_4", REG_MMIO, 0x4cba, 1, &mmRLC_LB_THR_CONFIG_4[0], sizeof(mmRLC_LB_THR_CONFIG_4)/sizeof(mmRLC_LB_THR_CONFIG_4[0]), 0, 0 },
	{ "mmRLC_SPM_UTCL1_ERROR_1", REG_MMIO, 0x4cbc, 1, &mmRLC_SPM_UTCL1_ERROR_1[0], sizeof(mmRLC_SPM_UTCL1_ERROR_1)/sizeof(mmRLC_SPM_UTCL1_ERROR_1[0]), 0, 0 },
	{ "mmRLC_SPM_UTCL1_ERROR_2", REG_MMIO, 0x4cbd, 1, &mmRLC_SPM_UTCL1_ERROR_2[0], sizeof(mmRLC_SPM_UTCL1_ERROR_2)/sizeof(mmRLC_SPM_UTCL1_ERROR_2[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_TH0_ERROR_1", REG_MMIO, 0x4cbe, 1, &mmRLC_GPM_UTCL1_TH0_ERROR_1[0], sizeof(mmRLC_GPM_UTCL1_TH0_ERROR_1)/sizeof(mmRLC_GPM_UTCL1_TH0_ERROR_1[0]), 0, 0 },
	{ "mmRLC_LB_THR_CONFIG_1", REG_MMIO, 0x4cbf, 1, &mmRLC_LB_THR_CONFIG_1[0], sizeof(mmRLC_LB_THR_CONFIG_1)/sizeof(mmRLC_LB_THR_CONFIG_1[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_TH0_ERROR_2", REG_MMIO, 0x4cc0, 1, &mmRLC_GPM_UTCL1_TH0_ERROR_2[0], sizeof(mmRLC_GPM_UTCL1_TH0_ERROR_2)/sizeof(mmRLC_GPM_UTCL1_TH0_ERROR_2[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_TH1_ERROR_1", REG_MMIO, 0x4cc1, 1, &mmRLC_GPM_UTCL1_TH1_ERROR_1[0], sizeof(mmRLC_GPM_UTCL1_TH1_ERROR_1)/sizeof(mmRLC_GPM_UTCL1_TH1_ERROR_1[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_TH1_ERROR_2", REG_MMIO, 0x4cc2, 1, &mmRLC_GPM_UTCL1_TH1_ERROR_2[0], sizeof(mmRLC_GPM_UTCL1_TH1_ERROR_2)/sizeof(mmRLC_GPM_UTCL1_TH1_ERROR_2[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_TH2_ERROR_1", REG_MMIO, 0x4cc3, 1, &mmRLC_GPM_UTCL1_TH2_ERROR_1[0], sizeof(mmRLC_GPM_UTCL1_TH2_ERROR_1)/sizeof(mmRLC_GPM_UTCL1_TH2_ERROR_1[0]), 0, 0 },
	{ "mmRLC_GPM_UTCL1_TH2_ERROR_2", REG_MMIO, 0x4cc4, 1, &mmRLC_GPM_UTCL1_TH2_ERROR_2[0], sizeof(mmRLC_GPM_UTCL1_TH2_ERROR_2)/sizeof(mmRLC_GPM_UTCL1_TH2_ERROR_2[0]), 0, 0 },
	{ "mmRLC_CGCG_CGLS_CTRL_3D", REG_MMIO, 0x4cc5, 1, &mmRLC_CGCG_CGLS_CTRL_3D[0], sizeof(mmRLC_CGCG_CGLS_CTRL_3D)/sizeof(mmRLC_CGCG_CGLS_CTRL_3D[0]), 0, 0 },
	{ "mmRLC_CGCG_RAMP_CTRL_3D", REG_MMIO, 0x4cc6, 1, &mmRLC_CGCG_RAMP_CTRL_3D[0], sizeof(mmRLC_CGCG_RAMP_CTRL_3D)/sizeof(mmRLC_CGCG_RAMP_CTRL_3D[0]), 0, 0 },
	{ "mmRLC_SEMAPHORE_0", REG_MMIO, 0x4cc7, 1, &mmRLC_SEMAPHORE_0[0], sizeof(mmRLC_SEMAPHORE_0)/sizeof(mmRLC_SEMAPHORE_0[0]), 0, 0 },
	{ "mmRLC_SEMAPHORE_1", REG_MMIO, 0x4cc8, 1, &mmRLC_SEMAPHORE_1[0], sizeof(mmRLC_SEMAPHORE_1)/sizeof(mmRLC_SEMAPHORE_1[0]), 0, 0 },
	{ "mmRLC_CP_EOF_INT", REG_MMIO, 0x4cca, 1, &mmRLC_CP_EOF_INT[0], sizeof(mmRLC_CP_EOF_INT)/sizeof(mmRLC_CP_EOF_INT[0]), 0, 0 },
	{ "mmRLC_CP_EOF_INT_CNT", REG_MMIO, 0x4ccb, 1, &mmRLC_CP_EOF_INT_CNT[0], sizeof(mmRLC_CP_EOF_INT_CNT)/sizeof(mmRLC_CP_EOF_INT_CNT[0]), 0, 0 },
	{ "mmRLC_SPARE_INT", REG_MMIO, 0x4ccc, 1, &mmRLC_SPARE_INT[0], sizeof(mmRLC_SPARE_INT)/sizeof(mmRLC_SPARE_INT[0]), 0, 0 },
	{ "mmRLC_PREWALKER_UTCL1_CNTL", REG_MMIO, 0x4ccd, 1, &mmRLC_PREWALKER_UTCL1_CNTL[0], sizeof(mmRLC_PREWALKER_UTCL1_CNTL)/sizeof(mmRLC_PREWALKER_UTCL1_CNTL[0]), 0, 0 },
	{ "mmRLC_PREWALKER_UTCL1_TRIG", REG_MMIO, 0x4cce, 1, &mmRLC_PREWALKER_UTCL1_TRIG[0], sizeof(mmRLC_PREWALKER_UTCL1_TRIG)/sizeof(mmRLC_PREWALKER_UTCL1_TRIG[0]), 0, 0 },
	{ "mmRLC_PREWALKER_UTCL1_ADDR_LSB", REG_MMIO, 0x4ccf, 1, &mmRLC_PREWALKER_UTCL1_ADDR_LSB[0], sizeof(mmRLC_PREWALKER_UTCL1_ADDR_LSB)/sizeof(mmRLC_PREWALKER_UTCL1_ADDR_LSB[0]), 0, 0 },
	{ "mmRLC_PREWALKER_UTCL1_ADDR_MSB", REG_MMIO, 0x4cd0, 1, &mmRLC_PREWALKER_UTCL1_ADDR_MSB[0], sizeof(mmRLC_PREWALKER_UTCL1_ADDR_MSB)/sizeof(mmRLC_PREWALKER_UTCL1_ADDR_MSB[0]), 0, 0 },
	{ "mmRLC_PREWALKER_UTCL1_SIZE_LSB", REG_MMIO, 0x4cd1, 1, &mmRLC_PREWALKER_UTCL1_SIZE_LSB[0], sizeof(mmRLC_PREWALKER_UTCL1_SIZE_LSB)/sizeof(mmRLC_PREWALKER_UTCL1_SIZE_LSB[0]), 0, 0 },
	{ "mmRLC_PREWALKER_UTCL1_SIZE_MSB", REG_MMIO, 0x4cd2, 1, &mmRLC_PREWALKER_UTCL1_SIZE_MSB[0], sizeof(mmRLC_PREWALKER_UTCL1_SIZE_MSB)/sizeof(mmRLC_PREWALKER_UTCL1_SIZE_MSB[0]), 0, 0 },
	{ "mmRLC_DSM_TRIG", REG_MMIO, 0x4cd3, 1, NULL, 0, 0, 0 },
	{ "mmRLC_UTCL1_STATUS", REG_MMIO, 0x4cd4, 1, &mmRLC_UTCL1_STATUS[0], sizeof(mmRLC_UTCL1_STATUS)/sizeof(mmRLC_UTCL1_STATUS[0]), 0, 0 },
	{ "mmRLC_R2I_CNTL_0", REG_MMIO, 0x4cd5, 1, &mmRLC_R2I_CNTL_0[0], sizeof(mmRLC_R2I_CNTL_0)/sizeof(mmRLC_R2I_CNTL_0[0]), 0, 0 },
	{ "mmRLC_R2I_CNTL_1", REG_MMIO, 0x4cd6, 1, &mmRLC_R2I_CNTL_1[0], sizeof(mmRLC_R2I_CNTL_1)/sizeof(mmRLC_R2I_CNTL_1[0]), 0, 0 },
	{ "mmRLC_R2I_CNTL_2", REG_MMIO, 0x4cd7, 1, &mmRLC_R2I_CNTL_2[0], sizeof(mmRLC_R2I_CNTL_2)/sizeof(mmRLC_R2I_CNTL_2[0]), 0, 0 },
	{ "mmRLC_R2I_CNTL_3", REG_MMIO, 0x4cd8, 1, &mmRLC_R2I_CNTL_3[0], sizeof(mmRLC_R2I_CNTL_3)/sizeof(mmRLC_R2I_CNTL_3[0]), 0, 0 },
	{ "mmRLC_UTCL2_CNTL", REG_MMIO, 0x4cd9, 1, &mmRLC_UTCL2_CNTL[0], sizeof(mmRLC_UTCL2_CNTL)/sizeof(mmRLC_UTCL2_CNTL[0]), 0, 0 },
	{ "mmRLC_LBPW_CU_STAT", REG_MMIO, 0x4cda, 1, &mmRLC_LBPW_CU_STAT[0], sizeof(mmRLC_LBPW_CU_STAT)/sizeof(mmRLC_LBPW_CU_STAT[0]), 0, 0 },
	{ "mmRLC_DS_CNTL", REG_MMIO, 0x4cdb, 1, &mmRLC_DS_CNTL[0], sizeof(mmRLC_DS_CNTL)/sizeof(mmRLC_DS_CNTL[0]), 0, 0 },
	{ "mmRLC_RLCV_SPARE_INT", REG_MMIO, 0x4f30, 1, &mmRLC_RLCV_SPARE_INT[0], sizeof(mmRLC_RLCV_SPARE_INT)/sizeof(mmRLC_RLCV_SPARE_INT[0]), 0, 0 },
	{ "mmCGTS_SM_CTRL_REG", REG_MMIO, 0x5000, 1, &mmCGTS_SM_CTRL_REG[0], sizeof(mmCGTS_SM_CTRL_REG)/sizeof(mmCGTS_SM_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_RD_CTRL_REG", REG_MMIO, 0x5001, 1, &mmCGTS_RD_CTRL_REG[0], sizeof(mmCGTS_RD_CTRL_REG)/sizeof(mmCGTS_RD_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_RD_REG", REG_MMIO, 0x5002, 1, &mmCGTS_RD_REG[0], sizeof(mmCGTS_RD_REG)/sizeof(mmCGTS_RD_REG[0]), 0, 0 },
	{ "mmCGTS_TCC_DISABLE", REG_MMIO, 0x5003, 1, &mmCGTS_TCC_DISABLE[0], sizeof(mmCGTS_TCC_DISABLE)/sizeof(mmCGTS_TCC_DISABLE[0]), 0, 0 },
	{ "mmCGTS_USER_TCC_DISABLE", REG_MMIO, 0x5004, 1, &mmCGTS_USER_TCC_DISABLE[0], sizeof(mmCGTS_USER_TCC_DISABLE)/sizeof(mmCGTS_USER_TCC_DISABLE[0]), 0, 0 },
	{ "mmCGTS_CU0_SP0_CTRL_REG", REG_MMIO, 0x5008, 1, &mmCGTS_CU0_SP0_CTRL_REG[0], sizeof(mmCGTS_CU0_SP0_CTRL_REG)/sizeof(mmCGTS_CU0_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_LDS_SQ_CTRL_REG", REG_MMIO, 0x5009, 1, &mmCGTS_CU0_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU0_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU0_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_TA_SQC_CTRL_REG", REG_MMIO, 0x500a, 1, &mmCGTS_CU0_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU0_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU0_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_SP1_CTRL_REG", REG_MMIO, 0x500b, 1, &mmCGTS_CU0_SP1_CTRL_REG[0], sizeof(mmCGTS_CU0_SP1_CTRL_REG)/sizeof(mmCGTS_CU0_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_TD_TCP_CTRL_REG", REG_MMIO, 0x500c, 1, &mmCGTS_CU0_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU0_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU0_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_SP0_CTRL_REG", REG_MMIO, 0x500d, 1, &mmCGTS_CU1_SP0_CTRL_REG[0], sizeof(mmCGTS_CU1_SP0_CTRL_REG)/sizeof(mmCGTS_CU1_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_LDS_SQ_CTRL_REG", REG_MMIO, 0x500e, 1, &mmCGTS_CU1_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU1_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU1_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_TA_SQC_CTRL_REG", REG_MMIO, 0x500f, 1, &mmCGTS_CU1_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU1_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU1_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_SP1_CTRL_REG", REG_MMIO, 0x5010, 1, &mmCGTS_CU1_SP1_CTRL_REG[0], sizeof(mmCGTS_CU1_SP1_CTRL_REG)/sizeof(mmCGTS_CU1_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_TD_TCP_CTRL_REG", REG_MMIO, 0x5011, 1, &mmCGTS_CU1_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU1_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU1_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_SP0_CTRL_REG", REG_MMIO, 0x5012, 1, &mmCGTS_CU2_SP0_CTRL_REG[0], sizeof(mmCGTS_CU2_SP0_CTRL_REG)/sizeof(mmCGTS_CU2_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_LDS_SQ_CTRL_REG", REG_MMIO, 0x5013, 1, &mmCGTS_CU2_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU2_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU2_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_TA_SQC_CTRL_REG", REG_MMIO, 0x5014, 1, &mmCGTS_CU2_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU2_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU2_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_SP1_CTRL_REG", REG_MMIO, 0x5015, 1, &mmCGTS_CU2_SP1_CTRL_REG[0], sizeof(mmCGTS_CU2_SP1_CTRL_REG)/sizeof(mmCGTS_CU2_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_TD_TCP_CTRL_REG", REG_MMIO, 0x5016, 1, &mmCGTS_CU2_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU2_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU2_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_SP0_CTRL_REG", REG_MMIO, 0x5017, 1, &mmCGTS_CU3_SP0_CTRL_REG[0], sizeof(mmCGTS_CU3_SP0_CTRL_REG)/sizeof(mmCGTS_CU3_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_LDS_SQ_CTRL_REG", REG_MMIO, 0x5018, 1, &mmCGTS_CU3_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU3_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU3_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_TA_SQC_CTRL_REG", REG_MMIO, 0x5019, 1, &mmCGTS_CU3_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU3_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU3_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_SP1_CTRL_REG", REG_MMIO, 0x501a, 1, &mmCGTS_CU3_SP1_CTRL_REG[0], sizeof(mmCGTS_CU3_SP1_CTRL_REG)/sizeof(mmCGTS_CU3_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_TD_TCP_CTRL_REG", REG_MMIO, 0x501b, 1, &mmCGTS_CU3_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU3_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU3_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_SP0_CTRL_REG", REG_MMIO, 0x501c, 1, &mmCGTS_CU4_SP0_CTRL_REG[0], sizeof(mmCGTS_CU4_SP0_CTRL_REG)/sizeof(mmCGTS_CU4_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_LDS_SQ_CTRL_REG", REG_MMIO, 0x501d, 1, &mmCGTS_CU4_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU4_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU4_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_TA_SQC_CTRL_REG", REG_MMIO, 0x501e, 1, &mmCGTS_CU4_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU4_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU4_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_SP1_CTRL_REG", REG_MMIO, 0x501f, 1, &mmCGTS_CU4_SP1_CTRL_REG[0], sizeof(mmCGTS_CU4_SP1_CTRL_REG)/sizeof(mmCGTS_CU4_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_TD_TCP_CTRL_REG", REG_MMIO, 0x5020, 1, &mmCGTS_CU4_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU4_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU4_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_SP0_CTRL_REG", REG_MMIO, 0x5021, 1, &mmCGTS_CU5_SP0_CTRL_REG[0], sizeof(mmCGTS_CU5_SP0_CTRL_REG)/sizeof(mmCGTS_CU5_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_LDS_SQ_CTRL_REG", REG_MMIO, 0x5022, 1, &mmCGTS_CU5_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU5_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU5_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_TA_SQC_CTRL_REG", REG_MMIO, 0x5023, 1, &mmCGTS_CU5_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU5_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU5_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_SP1_CTRL_REG", REG_MMIO, 0x5024, 1, &mmCGTS_CU5_SP1_CTRL_REG[0], sizeof(mmCGTS_CU5_SP1_CTRL_REG)/sizeof(mmCGTS_CU5_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_TD_TCP_CTRL_REG", REG_MMIO, 0x5025, 1, &mmCGTS_CU5_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU5_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU5_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_SP0_CTRL_REG", REG_MMIO, 0x5026, 1, &mmCGTS_CU6_SP0_CTRL_REG[0], sizeof(mmCGTS_CU6_SP0_CTRL_REG)/sizeof(mmCGTS_CU6_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_LDS_SQ_CTRL_REG", REG_MMIO, 0x5027, 1, &mmCGTS_CU6_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU6_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU6_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_TA_SQC_CTRL_REG", REG_MMIO, 0x5028, 1, &mmCGTS_CU6_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU6_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU6_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_SP1_CTRL_REG", REG_MMIO, 0x5029, 1, &mmCGTS_CU6_SP1_CTRL_REG[0], sizeof(mmCGTS_CU6_SP1_CTRL_REG)/sizeof(mmCGTS_CU6_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_TD_TCP_CTRL_REG", REG_MMIO, 0x502a, 1, &mmCGTS_CU6_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU6_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU6_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_SP0_CTRL_REG", REG_MMIO, 0x502b, 1, &mmCGTS_CU7_SP0_CTRL_REG[0], sizeof(mmCGTS_CU7_SP0_CTRL_REG)/sizeof(mmCGTS_CU7_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_LDS_SQ_CTRL_REG", REG_MMIO, 0x502c, 1, &mmCGTS_CU7_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU7_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU7_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_TA_SQC_CTRL_REG", REG_MMIO, 0x502d, 1, &mmCGTS_CU7_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU7_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU7_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_SP1_CTRL_REG", REG_MMIO, 0x502e, 1, &mmCGTS_CU7_SP1_CTRL_REG[0], sizeof(mmCGTS_CU7_SP1_CTRL_REG)/sizeof(mmCGTS_CU7_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_TD_TCP_CTRL_REG", REG_MMIO, 0x502f, 1, &mmCGTS_CU7_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU7_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU7_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_SP0_CTRL_REG", REG_MMIO, 0x5030, 1, &mmCGTS_CU8_SP0_CTRL_REG[0], sizeof(mmCGTS_CU8_SP0_CTRL_REG)/sizeof(mmCGTS_CU8_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_LDS_SQ_CTRL_REG", REG_MMIO, 0x5031, 1, &mmCGTS_CU8_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU8_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU8_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_TA_SQC_CTRL_REG", REG_MMIO, 0x5032, 1, &mmCGTS_CU8_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU8_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU8_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_SP1_CTRL_REG", REG_MMIO, 0x5033, 1, &mmCGTS_CU8_SP1_CTRL_REG[0], sizeof(mmCGTS_CU8_SP1_CTRL_REG)/sizeof(mmCGTS_CU8_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_TD_TCP_CTRL_REG", REG_MMIO, 0x5034, 1, &mmCGTS_CU8_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU8_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU8_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_SP0_CTRL_REG", REG_MMIO, 0x5035, 1, &mmCGTS_CU9_SP0_CTRL_REG[0], sizeof(mmCGTS_CU9_SP0_CTRL_REG)/sizeof(mmCGTS_CU9_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_LDS_SQ_CTRL_REG", REG_MMIO, 0x5036, 1, &mmCGTS_CU9_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU9_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU9_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_TA_SQC_CTRL_REG", REG_MMIO, 0x5037, 1, &mmCGTS_CU9_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU9_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU9_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_SP1_CTRL_REG", REG_MMIO, 0x5038, 1, &mmCGTS_CU9_SP1_CTRL_REG[0], sizeof(mmCGTS_CU9_SP1_CTRL_REG)/sizeof(mmCGTS_CU9_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_TD_TCP_CTRL_REG", REG_MMIO, 0x5039, 1, &mmCGTS_CU9_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU9_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU9_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_SP0_CTRL_REG", REG_MMIO, 0x503a, 1, &mmCGTS_CU10_SP0_CTRL_REG[0], sizeof(mmCGTS_CU10_SP0_CTRL_REG)/sizeof(mmCGTS_CU10_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_LDS_SQ_CTRL_REG", REG_MMIO, 0x503b, 1, &mmCGTS_CU10_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU10_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU10_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_TA_SQC_CTRL_REG", REG_MMIO, 0x503c, 1, &mmCGTS_CU10_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU10_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU10_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_SP1_CTRL_REG", REG_MMIO, 0x503d, 1, &mmCGTS_CU10_SP1_CTRL_REG[0], sizeof(mmCGTS_CU10_SP1_CTRL_REG)/sizeof(mmCGTS_CU10_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_TD_TCP_CTRL_REG", REG_MMIO, 0x503e, 1, &mmCGTS_CU10_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU10_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU10_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_SP0_CTRL_REG", REG_MMIO, 0x503f, 1, &mmCGTS_CU11_SP0_CTRL_REG[0], sizeof(mmCGTS_CU11_SP0_CTRL_REG)/sizeof(mmCGTS_CU11_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_LDS_SQ_CTRL_REG", REG_MMIO, 0x5040, 1, &mmCGTS_CU11_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU11_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU11_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_TA_SQC_CTRL_REG", REG_MMIO, 0x5041, 1, &mmCGTS_CU11_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU11_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU11_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_SP1_CTRL_REG", REG_MMIO, 0x5042, 1, &mmCGTS_CU11_SP1_CTRL_REG[0], sizeof(mmCGTS_CU11_SP1_CTRL_REG)/sizeof(mmCGTS_CU11_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_TD_TCP_CTRL_REG", REG_MMIO, 0x5043, 1, &mmCGTS_CU11_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU11_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU11_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_SP0_CTRL_REG", REG_MMIO, 0x5044, 1, &mmCGTS_CU12_SP0_CTRL_REG[0], sizeof(mmCGTS_CU12_SP0_CTRL_REG)/sizeof(mmCGTS_CU12_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_LDS_SQ_CTRL_REG", REG_MMIO, 0x5045, 1, &mmCGTS_CU12_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU12_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU12_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_TA_SQC_CTRL_REG", REG_MMIO, 0x5046, 1, &mmCGTS_CU12_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU12_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU12_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_SP1_CTRL_REG", REG_MMIO, 0x5047, 1, &mmCGTS_CU12_SP1_CTRL_REG[0], sizeof(mmCGTS_CU12_SP1_CTRL_REG)/sizeof(mmCGTS_CU12_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_TD_TCP_CTRL_REG", REG_MMIO, 0x5048, 1, &mmCGTS_CU12_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU12_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU12_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_SP0_CTRL_REG", REG_MMIO, 0x5049, 1, &mmCGTS_CU13_SP0_CTRL_REG[0], sizeof(mmCGTS_CU13_SP0_CTRL_REG)/sizeof(mmCGTS_CU13_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_LDS_SQ_CTRL_REG", REG_MMIO, 0x504a, 1, &mmCGTS_CU13_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU13_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU13_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_TA_SQC_CTRL_REG", REG_MMIO, 0x504b, 1, &mmCGTS_CU13_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU13_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU13_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_SP1_CTRL_REG", REG_MMIO, 0x504c, 1, &mmCGTS_CU13_SP1_CTRL_REG[0], sizeof(mmCGTS_CU13_SP1_CTRL_REG)/sizeof(mmCGTS_CU13_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_TD_TCP_CTRL_REG", REG_MMIO, 0x504d, 1, &mmCGTS_CU13_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU13_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU13_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_SP0_CTRL_REG", REG_MMIO, 0x504e, 1, &mmCGTS_CU14_SP0_CTRL_REG[0], sizeof(mmCGTS_CU14_SP0_CTRL_REG)/sizeof(mmCGTS_CU14_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_LDS_SQ_CTRL_REG", REG_MMIO, 0x504f, 1, &mmCGTS_CU14_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU14_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU14_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_TA_SQC_CTRL_REG", REG_MMIO, 0x5050, 1, &mmCGTS_CU14_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU14_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU14_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_SP1_CTRL_REG", REG_MMIO, 0x5051, 1, &mmCGTS_CU14_SP1_CTRL_REG[0], sizeof(mmCGTS_CU14_SP1_CTRL_REG)/sizeof(mmCGTS_CU14_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_TD_TCP_CTRL_REG", REG_MMIO, 0x5052, 1, &mmCGTS_CU14_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU14_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU14_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_SP0_CTRL_REG", REG_MMIO, 0x5053, 1, &mmCGTS_CU15_SP0_CTRL_REG[0], sizeof(mmCGTS_CU15_SP0_CTRL_REG)/sizeof(mmCGTS_CU15_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_LDS_SQ_CTRL_REG", REG_MMIO, 0x5054, 1, &mmCGTS_CU15_LDS_SQ_CTRL_REG[0], sizeof(mmCGTS_CU15_LDS_SQ_CTRL_REG)/sizeof(mmCGTS_CU15_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_TA_SQC_CTRL_REG", REG_MMIO, 0x5055, 1, &mmCGTS_CU15_TA_SQC_CTRL_REG[0], sizeof(mmCGTS_CU15_TA_SQC_CTRL_REG)/sizeof(mmCGTS_CU15_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_SP1_CTRL_REG", REG_MMIO, 0x5056, 1, &mmCGTS_CU15_SP1_CTRL_REG[0], sizeof(mmCGTS_CU15_SP1_CTRL_REG)/sizeof(mmCGTS_CU15_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_TD_TCP_CTRL_REG", REG_MMIO, 0x5057, 1, &mmCGTS_CU15_TD_TCP_CTRL_REG[0], sizeof(mmCGTS_CU15_TD_TCP_CTRL_REG)/sizeof(mmCGTS_CU15_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_TCPI_CTRL_REG", REG_MMIO, 0x5058, 1, &mmCGTS_CU0_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU0_TCPI_CTRL_REG)/sizeof(mmCGTS_CU0_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_TCPI_CTRL_REG", REG_MMIO, 0x5059, 1, &mmCGTS_CU1_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU1_TCPI_CTRL_REG)/sizeof(mmCGTS_CU1_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_TCPI_CTRL_REG", REG_MMIO, 0x505a, 1, &mmCGTS_CU2_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU2_TCPI_CTRL_REG)/sizeof(mmCGTS_CU2_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_TCPI_CTRL_REG", REG_MMIO, 0x505b, 1, &mmCGTS_CU3_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU3_TCPI_CTRL_REG)/sizeof(mmCGTS_CU3_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_TCPI_CTRL_REG", REG_MMIO, 0x505c, 1, &mmCGTS_CU4_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU4_TCPI_CTRL_REG)/sizeof(mmCGTS_CU4_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_TCPI_CTRL_REG", REG_MMIO, 0x505d, 1, &mmCGTS_CU5_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU5_TCPI_CTRL_REG)/sizeof(mmCGTS_CU5_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_TCPI_CTRL_REG", REG_MMIO, 0x505e, 1, &mmCGTS_CU6_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU6_TCPI_CTRL_REG)/sizeof(mmCGTS_CU6_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_TCPI_CTRL_REG", REG_MMIO, 0x505f, 1, &mmCGTS_CU7_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU7_TCPI_CTRL_REG)/sizeof(mmCGTS_CU7_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_TCPI_CTRL_REG", REG_MMIO, 0x5060, 1, &mmCGTS_CU8_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU8_TCPI_CTRL_REG)/sizeof(mmCGTS_CU8_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_TCPI_CTRL_REG", REG_MMIO, 0x5061, 1, &mmCGTS_CU9_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU9_TCPI_CTRL_REG)/sizeof(mmCGTS_CU9_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_TCPI_CTRL_REG", REG_MMIO, 0x5062, 1, &mmCGTS_CU10_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU10_TCPI_CTRL_REG)/sizeof(mmCGTS_CU10_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_TCPI_CTRL_REG", REG_MMIO, 0x5063, 1, &mmCGTS_CU11_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU11_TCPI_CTRL_REG)/sizeof(mmCGTS_CU11_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_TCPI_CTRL_REG", REG_MMIO, 0x5064, 1, &mmCGTS_CU12_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU12_TCPI_CTRL_REG)/sizeof(mmCGTS_CU12_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_TCPI_CTRL_REG", REG_MMIO, 0x5065, 1, &mmCGTS_CU13_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU13_TCPI_CTRL_REG)/sizeof(mmCGTS_CU13_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_TCPI_CTRL_REG", REG_MMIO, 0x5066, 1, &mmCGTS_CU14_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU14_TCPI_CTRL_REG)/sizeof(mmCGTS_CU14_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_TCPI_CTRL_REG", REG_MMIO, 0x5067, 1, &mmCGTS_CU15_TCPI_CTRL_REG[0], sizeof(mmCGTS_CU15_TCPI_CTRL_REG)/sizeof(mmCGTS_CU15_TCPI_CTRL_REG[0]), 0, 0 },
	{ "mmCGTT_SPI_CLK_CTRL", REG_MMIO, 0x5080, 1, &mmCGTT_SPI_CLK_CTRL[0], sizeof(mmCGTT_SPI_CLK_CTRL)/sizeof(mmCGTT_SPI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_PC_CLK_CTRL", REG_MMIO, 0x5081, 1, &mmCGTT_PC_CLK_CTRL[0], sizeof(mmCGTT_PC_CLK_CTRL)/sizeof(mmCGTT_PC_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_BCI_CLK_CTRL", REG_MMIO, 0x5082, 1, &mmCGTT_BCI_CLK_CTRL[0], sizeof(mmCGTT_BCI_CLK_CTRL)/sizeof(mmCGTT_BCI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_VGT_CLK_CTRL", REG_MMIO, 0x5084, 1, &mmCGTT_VGT_CLK_CTRL[0], sizeof(mmCGTT_VGT_CLK_CTRL)/sizeof(mmCGTT_VGT_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_IA_CLK_CTRL", REG_MMIO, 0x5085, 1, &mmCGTT_IA_CLK_CTRL[0], sizeof(mmCGTT_IA_CLK_CTRL)/sizeof(mmCGTT_IA_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_WD_CLK_CTRL", REG_MMIO, 0x5086, 1, &mmCGTT_WD_CLK_CTRL[0], sizeof(mmCGTT_WD_CLK_CTRL)/sizeof(mmCGTT_WD_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_PA_CLK_CTRL", REG_MMIO, 0x5088, 1, &mmCGTT_PA_CLK_CTRL[0], sizeof(mmCGTT_PA_CLK_CTRL)/sizeof(mmCGTT_PA_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SC_CLK_CTRL0", REG_MMIO, 0x5089, 1, &mmCGTT_SC_CLK_CTRL0[0], sizeof(mmCGTT_SC_CLK_CTRL0)/sizeof(mmCGTT_SC_CLK_CTRL0[0]), 0, 0 },
	{ "mmCGTT_SC_CLK_CTRL1", REG_MMIO, 0x508a, 1, &mmCGTT_SC_CLK_CTRL1[0], sizeof(mmCGTT_SC_CLK_CTRL1)/sizeof(mmCGTT_SC_CLK_CTRL1[0]), 0, 0 },
	{ "mmCGTT_SQ_CLK_CTRL", REG_MMIO, 0x508c, 1, &mmCGTT_SQ_CLK_CTRL[0], sizeof(mmCGTT_SQ_CLK_CTRL)/sizeof(mmCGTT_SQ_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SQG_CLK_CTRL", REG_MMIO, 0x508d, 1, &mmCGTT_SQG_CLK_CTRL[0], sizeof(mmCGTT_SQG_CLK_CTRL)/sizeof(mmCGTT_SQG_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_ALU_CLK_CTRL", REG_MMIO, 0x508e, 1, &mmSQ_ALU_CLK_CTRL[0], sizeof(mmSQ_ALU_CLK_CTRL)/sizeof(mmSQ_ALU_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_TEX_CLK_CTRL", REG_MMIO, 0x508f, 1, &mmSQ_TEX_CLK_CTRL[0], sizeof(mmSQ_TEX_CLK_CTRL)/sizeof(mmSQ_TEX_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_LDS_CLK_CTRL", REG_MMIO, 0x5090, 1, &mmSQ_LDS_CLK_CTRL[0], sizeof(mmSQ_LDS_CLK_CTRL)/sizeof(mmSQ_LDS_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_POWER_THROTTLE", REG_MMIO, 0x5091, 1, &mmSQ_POWER_THROTTLE[0], sizeof(mmSQ_POWER_THROTTLE)/sizeof(mmSQ_POWER_THROTTLE[0]), 0, 0 },
	{ "mmSQ_POWER_THROTTLE2", REG_MMIO, 0x5092, 1, &mmSQ_POWER_THROTTLE2[0], sizeof(mmSQ_POWER_THROTTLE2)/sizeof(mmSQ_POWER_THROTTLE2[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL0", REG_MMIO, 0x5094, 1, &mmCGTT_SX_CLK_CTRL0[0], sizeof(mmCGTT_SX_CLK_CTRL0)/sizeof(mmCGTT_SX_CLK_CTRL0[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL1", REG_MMIO, 0x5095, 1, &mmCGTT_SX_CLK_CTRL1[0], sizeof(mmCGTT_SX_CLK_CTRL1)/sizeof(mmCGTT_SX_CLK_CTRL1[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL2", REG_MMIO, 0x5096, 1, &mmCGTT_SX_CLK_CTRL2[0], sizeof(mmCGTT_SX_CLK_CTRL2)/sizeof(mmCGTT_SX_CLK_CTRL2[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL3", REG_MMIO, 0x5097, 1, &mmCGTT_SX_CLK_CTRL3[0], sizeof(mmCGTT_SX_CLK_CTRL3)/sizeof(mmCGTT_SX_CLK_CTRL3[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL4", REG_MMIO, 0x5098, 1, &mmCGTT_SX_CLK_CTRL4[0], sizeof(mmCGTT_SX_CLK_CTRL4)/sizeof(mmCGTT_SX_CLK_CTRL4[0]), 0, 0 },
	{ "mmTD_CGTT_CTRL", REG_MMIO, 0x509c, 1, &mmTD_CGTT_CTRL[0], sizeof(mmTD_CGTT_CTRL)/sizeof(mmTD_CGTT_CTRL[0]), 0, 0 },
	{ "mmTA_CGTT_CTRL", REG_MMIO, 0x509d, 1, &mmTA_CGTT_CTRL[0], sizeof(mmTA_CGTT_CTRL)/sizeof(mmTA_CGTT_CTRL[0]), 0, 0 },
	{ "mmCGTT_TCPI_CLK_CTRL", REG_MMIO, 0x509e, 1, &mmCGTT_TCPI_CLK_CTRL[0], sizeof(mmCGTT_TCPI_CLK_CTRL)/sizeof(mmCGTT_TCPI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_TCI_CLK_CTRL", REG_MMIO, 0x509f, 1, &mmCGTT_TCI_CLK_CTRL[0], sizeof(mmCGTT_TCI_CLK_CTRL)/sizeof(mmCGTT_TCI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_GDS_CLK_CTRL", REG_MMIO, 0x50a0, 1, &mmCGTT_GDS_CLK_CTRL[0], sizeof(mmCGTT_GDS_CLK_CTRL)/sizeof(mmCGTT_GDS_CLK_CTRL[0]), 0, 0 },
	{ "mmDB_CGTT_CLK_CTRL_0", REG_MMIO, 0x50a4, 1, &mmDB_CGTT_CLK_CTRL_0[0], sizeof(mmDB_CGTT_CLK_CTRL_0)/sizeof(mmDB_CGTT_CLK_CTRL_0[0]), 0, 0 },
	{ "mmCB_CGTT_SCLK_CTRL", REG_MMIO, 0x50a8, 1, &mmCB_CGTT_SCLK_CTRL[0], sizeof(mmCB_CGTT_SCLK_CTRL)/sizeof(mmCB_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCC_CGTT_SCLK_CTRL", REG_MMIO, 0x50ac, 1, &mmTCC_CGTT_SCLK_CTRL[0], sizeof(mmTCC_CGTT_SCLK_CTRL)/sizeof(mmTCC_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCA_CGTT_SCLK_CTRL", REG_MMIO, 0x50ad, 1, &mmTCA_CGTT_SCLK_CTRL[0], sizeof(mmTCA_CGTT_SCLK_CTRL)/sizeof(mmTCA_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_CP_CLK_CTRL", REG_MMIO, 0x50b0, 1, &mmCGTT_CP_CLK_CTRL[0], sizeof(mmCGTT_CP_CLK_CTRL)/sizeof(mmCGTT_CP_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_CPF_CLK_CTRL", REG_MMIO, 0x50b1, 1, &mmCGTT_CPF_CLK_CTRL[0], sizeof(mmCGTT_CPF_CLK_CTRL)/sizeof(mmCGTT_CPF_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_CPC_CLK_CTRL", REG_MMIO, 0x50b2, 1, &mmCGTT_CPC_CLK_CTRL[0], sizeof(mmCGTT_CPC_CLK_CTRL)/sizeof(mmCGTT_CPC_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_RLC_CLK_CTRL", REG_MMIO, 0x50b5, 1, &mmCGTT_RLC_CLK_CTRL[0], sizeof(mmCGTT_RLC_CLK_CTRL)/sizeof(mmCGTT_RLC_CLK_CTRL[0]), 0, 0 },
	{ "mmRLC_GFX_RM_CNTL", REG_MMIO, 0x50b6, 1, &mmRLC_GFX_RM_CNTL[0], sizeof(mmRLC_GFX_RM_CNTL)/sizeof(mmRLC_GFX_RM_CNTL[0]), 0, 0 },
	{ "mmRMI_CGTT_SCLK_CTRL", REG_MMIO, 0x50c0, 1, &mmRMI_CGTT_SCLK_CTRL[0], sizeof(mmRMI_CGTT_SCLK_CTRL)/sizeof(mmRMI_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_TCPF_CLK_CTRL", REG_MMIO, 0x50c1, 1, &mmCGTT_TCPF_CLK_CTRL[0], sizeof(mmCGTT_TCPF_CLK_CTRL)/sizeof(mmCGTT_TCPF_CLK_CTRL[0]), 0, 0 },
	{ "mmGCEA_CGTT_CLK_CTRL", REG_MMIO, 0x50c4, 1, &mmGCEA_CGTT_CLK_CTRL[0], sizeof(mmGCEA_CGTT_CLK_CTRL)/sizeof(mmGCEA_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF0", REG_MMIO, 0x5a80, 1, &mmMC_VM_FB_SIZE_OFFSET_VF0[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF0)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF0[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF1", REG_MMIO, 0x5a81, 1, &mmMC_VM_FB_SIZE_OFFSET_VF1[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF1)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF1[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF2", REG_MMIO, 0x5a82, 1, &mmMC_VM_FB_SIZE_OFFSET_VF2[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF2)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF2[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF3", REG_MMIO, 0x5a83, 1, &mmMC_VM_FB_SIZE_OFFSET_VF3[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF3)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF3[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF4", REG_MMIO, 0x5a84, 1, &mmMC_VM_FB_SIZE_OFFSET_VF4[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF4)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF4[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF5", REG_MMIO, 0x5a85, 1, &mmMC_VM_FB_SIZE_OFFSET_VF5[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF5)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF5[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF6", REG_MMIO, 0x5a86, 1, &mmMC_VM_FB_SIZE_OFFSET_VF6[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF6)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF6[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF7", REG_MMIO, 0x5a87, 1, &mmMC_VM_FB_SIZE_OFFSET_VF7[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF7)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF7[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF8", REG_MMIO, 0x5a88, 1, &mmMC_VM_FB_SIZE_OFFSET_VF8[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF8)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF8[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF9", REG_MMIO, 0x5a89, 1, &mmMC_VM_FB_SIZE_OFFSET_VF9[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF9)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF9[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF10", REG_MMIO, 0x5a8a, 1, &mmMC_VM_FB_SIZE_OFFSET_VF10[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF10)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF10[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF11", REG_MMIO, 0x5a8b, 1, &mmMC_VM_FB_SIZE_OFFSET_VF11[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF11)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF11[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF12", REG_MMIO, 0x5a8c, 1, &mmMC_VM_FB_SIZE_OFFSET_VF12[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF12)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF12[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF13", REG_MMIO, 0x5a8d, 1, &mmMC_VM_FB_SIZE_OFFSET_VF13[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF13)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF13[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF14", REG_MMIO, 0x5a8e, 1, &mmMC_VM_FB_SIZE_OFFSET_VF14[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF14)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF14[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF15", REG_MMIO, 0x5a8f, 1, &mmMC_VM_FB_SIZE_OFFSET_VF15[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF15)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF15[0]), 0, 0 },
	{ "mmVM_IOMMU_MMIO_CNTRL_1", REG_MMIO, 0x5a90, 1, &mmVM_IOMMU_MMIO_CNTRL_1[0], sizeof(mmVM_IOMMU_MMIO_CNTRL_1)/sizeof(mmVM_IOMMU_MMIO_CNTRL_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_0", REG_MMIO, 0x5a91, 1, &mmMC_VM_MARC_BASE_LO_0[0], sizeof(mmMC_VM_MARC_BASE_LO_0)/sizeof(mmMC_VM_MARC_BASE_LO_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_1", REG_MMIO, 0x5a92, 1, &mmMC_VM_MARC_BASE_LO_1[0], sizeof(mmMC_VM_MARC_BASE_LO_1)/sizeof(mmMC_VM_MARC_BASE_LO_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_2", REG_MMIO, 0x5a93, 1, &mmMC_VM_MARC_BASE_LO_2[0], sizeof(mmMC_VM_MARC_BASE_LO_2)/sizeof(mmMC_VM_MARC_BASE_LO_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_3", REG_MMIO, 0x5a94, 1, &mmMC_VM_MARC_BASE_LO_3[0], sizeof(mmMC_VM_MARC_BASE_LO_3)/sizeof(mmMC_VM_MARC_BASE_LO_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_0", REG_MMIO, 0x5a95, 1, &mmMC_VM_MARC_BASE_HI_0[0], sizeof(mmMC_VM_MARC_BASE_HI_0)/sizeof(mmMC_VM_MARC_BASE_HI_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_1", REG_MMIO, 0x5a96, 1, &mmMC_VM_MARC_BASE_HI_1[0], sizeof(mmMC_VM_MARC_BASE_HI_1)/sizeof(mmMC_VM_MARC_BASE_HI_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_2", REG_MMIO, 0x5a97, 1, &mmMC_VM_MARC_BASE_HI_2[0], sizeof(mmMC_VM_MARC_BASE_HI_2)/sizeof(mmMC_VM_MARC_BASE_HI_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_3", REG_MMIO, 0x5a98, 1, &mmMC_VM_MARC_BASE_HI_3[0], sizeof(mmMC_VM_MARC_BASE_HI_3)/sizeof(mmMC_VM_MARC_BASE_HI_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_0", REG_MMIO, 0x5a99, 1, &mmMC_VM_MARC_RELOC_LO_0[0], sizeof(mmMC_VM_MARC_RELOC_LO_0)/sizeof(mmMC_VM_MARC_RELOC_LO_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_1", REG_MMIO, 0x5a9a, 1, &mmMC_VM_MARC_RELOC_LO_1[0], sizeof(mmMC_VM_MARC_RELOC_LO_1)/sizeof(mmMC_VM_MARC_RELOC_LO_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_2", REG_MMIO, 0x5a9b, 1, &mmMC_VM_MARC_RELOC_LO_2[0], sizeof(mmMC_VM_MARC_RELOC_LO_2)/sizeof(mmMC_VM_MARC_RELOC_LO_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_3", REG_MMIO, 0x5a9c, 1, &mmMC_VM_MARC_RELOC_LO_3[0], sizeof(mmMC_VM_MARC_RELOC_LO_3)/sizeof(mmMC_VM_MARC_RELOC_LO_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_0", REG_MMIO, 0x5a9d, 1, &mmMC_VM_MARC_RELOC_HI_0[0], sizeof(mmMC_VM_MARC_RELOC_HI_0)/sizeof(mmMC_VM_MARC_RELOC_HI_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_1", REG_MMIO, 0x5a9e, 1, &mmMC_VM_MARC_RELOC_HI_1[0], sizeof(mmMC_VM_MARC_RELOC_HI_1)/sizeof(mmMC_VM_MARC_RELOC_HI_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_2", REG_MMIO, 0x5a9f, 1, &mmMC_VM_MARC_RELOC_HI_2[0], sizeof(mmMC_VM_MARC_RELOC_HI_2)/sizeof(mmMC_VM_MARC_RELOC_HI_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_3", REG_MMIO, 0x5aa0, 1, &mmMC_VM_MARC_RELOC_HI_3[0], sizeof(mmMC_VM_MARC_RELOC_HI_3)/sizeof(mmMC_VM_MARC_RELOC_HI_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_0", REG_MMIO, 0x5aa1, 1, &mmMC_VM_MARC_LEN_LO_0[0], sizeof(mmMC_VM_MARC_LEN_LO_0)/sizeof(mmMC_VM_MARC_LEN_LO_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_1", REG_MMIO, 0x5aa2, 1, &mmMC_VM_MARC_LEN_LO_1[0], sizeof(mmMC_VM_MARC_LEN_LO_1)/sizeof(mmMC_VM_MARC_LEN_LO_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_2", REG_MMIO, 0x5aa3, 1, &mmMC_VM_MARC_LEN_LO_2[0], sizeof(mmMC_VM_MARC_LEN_LO_2)/sizeof(mmMC_VM_MARC_LEN_LO_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_3", REG_MMIO, 0x5aa4, 1, &mmMC_VM_MARC_LEN_LO_3[0], sizeof(mmMC_VM_MARC_LEN_LO_3)/sizeof(mmMC_VM_MARC_LEN_LO_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_0", REG_MMIO, 0x5aa5, 1, &mmMC_VM_MARC_LEN_HI_0[0], sizeof(mmMC_VM_MARC_LEN_HI_0)/sizeof(mmMC_VM_MARC_LEN_HI_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_1", REG_MMIO, 0x5aa6, 1, &mmMC_VM_MARC_LEN_HI_1[0], sizeof(mmMC_VM_MARC_LEN_HI_1)/sizeof(mmMC_VM_MARC_LEN_HI_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_2", REG_MMIO, 0x5aa7, 1, &mmMC_VM_MARC_LEN_HI_2[0], sizeof(mmMC_VM_MARC_LEN_HI_2)/sizeof(mmMC_VM_MARC_LEN_HI_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_3", REG_MMIO, 0x5aa8, 1, &mmMC_VM_MARC_LEN_HI_3[0], sizeof(mmMC_VM_MARC_LEN_HI_3)/sizeof(mmMC_VM_MARC_LEN_HI_3[0]), 0, 0 },
	{ "mmVM_IOMMU_CONTROL_REGISTER", REG_MMIO, 0x5aa9, 1, &mmVM_IOMMU_CONTROL_REGISTER[0], sizeof(mmVM_IOMMU_CONTROL_REGISTER)/sizeof(mmVM_IOMMU_CONTROL_REGISTER[0]), 0, 0 },
	{ "mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER", REG_MMIO, 0x5aaa, 1, &mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER[0], sizeof(mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER)/sizeof(mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL", REG_MMIO, 0x5aab, 1, &mmVM_PCIE_ATS_CNTL[0], sizeof(mmVM_PCIE_ATS_CNTL)/sizeof(mmVM_PCIE_ATS_CNTL[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_0", REG_MMIO, 0x5aac, 1, &mmVM_PCIE_ATS_CNTL_VF_0[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_0)/sizeof(mmVM_PCIE_ATS_CNTL_VF_0[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_1", REG_MMIO, 0x5aad, 1, &mmVM_PCIE_ATS_CNTL_VF_1[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_1)/sizeof(mmVM_PCIE_ATS_CNTL_VF_1[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_2", REG_MMIO, 0x5aae, 1, &mmVM_PCIE_ATS_CNTL_VF_2[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_2)/sizeof(mmVM_PCIE_ATS_CNTL_VF_2[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_3", REG_MMIO, 0x5aaf, 1, &mmVM_PCIE_ATS_CNTL_VF_3[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_3)/sizeof(mmVM_PCIE_ATS_CNTL_VF_3[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_4", REG_MMIO, 0x5ab0, 1, &mmVM_PCIE_ATS_CNTL_VF_4[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_4)/sizeof(mmVM_PCIE_ATS_CNTL_VF_4[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_5", REG_MMIO, 0x5ab1, 1, &mmVM_PCIE_ATS_CNTL_VF_5[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_5)/sizeof(mmVM_PCIE_ATS_CNTL_VF_5[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_6", REG_MMIO, 0x5ab2, 1, &mmVM_PCIE_ATS_CNTL_VF_6[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_6)/sizeof(mmVM_PCIE_ATS_CNTL_VF_6[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_7", REG_MMIO, 0x5ab3, 1, &mmVM_PCIE_ATS_CNTL_VF_7[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_7)/sizeof(mmVM_PCIE_ATS_CNTL_VF_7[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_8", REG_MMIO, 0x5ab4, 1, &mmVM_PCIE_ATS_CNTL_VF_8[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_8)/sizeof(mmVM_PCIE_ATS_CNTL_VF_8[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_9", REG_MMIO, 0x5ab5, 1, &mmVM_PCIE_ATS_CNTL_VF_9[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_9)/sizeof(mmVM_PCIE_ATS_CNTL_VF_9[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_10", REG_MMIO, 0x5ab6, 1, &mmVM_PCIE_ATS_CNTL_VF_10[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_10)/sizeof(mmVM_PCIE_ATS_CNTL_VF_10[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_11", REG_MMIO, 0x5ab7, 1, &mmVM_PCIE_ATS_CNTL_VF_11[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_11)/sizeof(mmVM_PCIE_ATS_CNTL_VF_11[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_12", REG_MMIO, 0x5ab8, 1, &mmVM_PCIE_ATS_CNTL_VF_12[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_12)/sizeof(mmVM_PCIE_ATS_CNTL_VF_12[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_13", REG_MMIO, 0x5ab9, 1, &mmVM_PCIE_ATS_CNTL_VF_13[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_13)/sizeof(mmVM_PCIE_ATS_CNTL_VF_13[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_14", REG_MMIO, 0x5aba, 1, &mmVM_PCIE_ATS_CNTL_VF_14[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_14)/sizeof(mmVM_PCIE_ATS_CNTL_VF_14[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_15", REG_MMIO, 0x5abb, 1, &mmVM_PCIE_ATS_CNTL_VF_15[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_15)/sizeof(mmVM_PCIE_ATS_CNTL_VF_15[0]), 0, 0 },
	{ "mmUTCL2_CGTT_CLK_CTRL", REG_MMIO, 0x5abc, 1, &mmUTCL2_CGTT_CLK_CTRL[0], sizeof(mmUTCL2_CGTT_CLK_CTRL)/sizeof(mmUTCL2_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmCP_HYP_PFP_UCODE_ADDR", REG_MMIO, 0x5814, 1, &mmCP_HYP_PFP_UCODE_ADDR[0], sizeof(mmCP_HYP_PFP_UCODE_ADDR)/sizeof(mmCP_HYP_PFP_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_PFP_UCODE_ADDR", REG_MMIO, 0x5814, 1, &mmCP_PFP_UCODE_ADDR[0], sizeof(mmCP_PFP_UCODE_ADDR)/sizeof(mmCP_PFP_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_HYP_PFP_UCODE_DATA", REG_MMIO, 0x5815, 1, &mmCP_HYP_PFP_UCODE_DATA[0], sizeof(mmCP_HYP_PFP_UCODE_DATA)/sizeof(mmCP_HYP_PFP_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_PFP_UCODE_DATA", REG_MMIO, 0x5815, 1, &mmCP_PFP_UCODE_DATA[0], sizeof(mmCP_PFP_UCODE_DATA)/sizeof(mmCP_PFP_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_HYP_ME_UCODE_ADDR", REG_MMIO, 0x5816, 1, &mmCP_HYP_ME_UCODE_ADDR[0], sizeof(mmCP_HYP_ME_UCODE_ADDR)/sizeof(mmCP_HYP_ME_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_ME_RAM_RADDR", REG_MMIO, 0x5816, 1, &mmCP_ME_RAM_RADDR[0], sizeof(mmCP_ME_RAM_RADDR)/sizeof(mmCP_ME_RAM_RADDR[0]), 0, 0 },
	{ "mmCP_ME_RAM_WADDR", REG_MMIO, 0x5816, 1, &mmCP_ME_RAM_WADDR[0], sizeof(mmCP_ME_RAM_WADDR)/sizeof(mmCP_ME_RAM_WADDR[0]), 0, 0 },
	{ "mmCP_HYP_ME_UCODE_DATA", REG_MMIO, 0x5817, 1, &mmCP_HYP_ME_UCODE_DATA[0], sizeof(mmCP_HYP_ME_UCODE_DATA)/sizeof(mmCP_HYP_ME_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_ME_RAM_DATA", REG_MMIO, 0x5817, 1, &mmCP_ME_RAM_DATA[0], sizeof(mmCP_ME_RAM_DATA)/sizeof(mmCP_ME_RAM_DATA[0]), 0, 0 },
	{ "mmCP_CE_UCODE_ADDR", REG_MMIO, 0x5818, 1, &mmCP_CE_UCODE_ADDR[0], sizeof(mmCP_CE_UCODE_ADDR)/sizeof(mmCP_CE_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_HYP_CE_UCODE_ADDR", REG_MMIO, 0x5818, 1, &mmCP_HYP_CE_UCODE_ADDR[0], sizeof(mmCP_HYP_CE_UCODE_ADDR)/sizeof(mmCP_HYP_CE_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_CE_UCODE_DATA", REG_MMIO, 0x5819, 1, &mmCP_CE_UCODE_DATA[0], sizeof(mmCP_CE_UCODE_DATA)/sizeof(mmCP_CE_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_HYP_CE_UCODE_DATA", REG_MMIO, 0x5819, 1, &mmCP_HYP_CE_UCODE_DATA[0], sizeof(mmCP_HYP_CE_UCODE_DATA)/sizeof(mmCP_HYP_CE_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_HYP_MEC1_UCODE_ADDR", REG_MMIO, 0x581a, 1, &mmCP_HYP_MEC1_UCODE_ADDR[0], sizeof(mmCP_HYP_MEC1_UCODE_ADDR)/sizeof(mmCP_HYP_MEC1_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_MEC_ME1_UCODE_ADDR", REG_MMIO, 0x581a, 1, &mmCP_MEC_ME1_UCODE_ADDR[0], sizeof(mmCP_MEC_ME1_UCODE_ADDR)/sizeof(mmCP_MEC_ME1_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_HYP_MEC1_UCODE_DATA", REG_MMIO, 0x581b, 1, &mmCP_HYP_MEC1_UCODE_DATA[0], sizeof(mmCP_HYP_MEC1_UCODE_DATA)/sizeof(mmCP_HYP_MEC1_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_MEC_ME1_UCODE_DATA", REG_MMIO, 0x581b, 1, &mmCP_MEC_ME1_UCODE_DATA[0], sizeof(mmCP_MEC_ME1_UCODE_DATA)/sizeof(mmCP_MEC_ME1_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_HYP_MEC2_UCODE_ADDR", REG_MMIO, 0x581c, 1, &mmCP_HYP_MEC2_UCODE_ADDR[0], sizeof(mmCP_HYP_MEC2_UCODE_ADDR)/sizeof(mmCP_HYP_MEC2_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_MEC_ME2_UCODE_ADDR", REG_MMIO, 0x581c, 1, &mmCP_MEC_ME2_UCODE_ADDR[0], sizeof(mmCP_MEC_ME2_UCODE_ADDR)/sizeof(mmCP_MEC_ME2_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_HYP_MEC2_UCODE_DATA", REG_MMIO, 0x581d, 1, &mmCP_HYP_MEC2_UCODE_DATA[0], sizeof(mmCP_HYP_MEC2_UCODE_DATA)/sizeof(mmCP_HYP_MEC2_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_MEC_ME2_UCODE_DATA", REG_MMIO, 0x581d, 1, &mmCP_MEC_ME2_UCODE_DATA[0], sizeof(mmCP_MEC_ME2_UCODE_DATA)/sizeof(mmCP_MEC_ME2_UCODE_DATA[0]), 0, 0 },
	{ "mmRLC_GPM_UCODE_ADDR", REG_MMIO, 0x583c, 1, &mmRLC_GPM_UCODE_ADDR[0], sizeof(mmRLC_GPM_UCODE_ADDR)/sizeof(mmRLC_GPM_UCODE_ADDR[0]), 0, 0 },
	{ "mmRLC_GPM_UCODE_DATA", REG_MMIO, 0x583d, 1, &mmRLC_GPM_UCODE_DATA[0], sizeof(mmRLC_GPM_UCODE_DATA)/sizeof(mmRLC_GPM_UCODE_DATA[0]), 0, 0 },
	{ "mmGRBM_GFX_INDEX_SR_SELECT", REG_MMIO, 0x5a00, 1, &mmGRBM_GFX_INDEX_SR_SELECT[0], sizeof(mmGRBM_GFX_INDEX_SR_SELECT)/sizeof(mmGRBM_GFX_INDEX_SR_SELECT[0]), 0, 0 },
	{ "mmGRBM_GFX_INDEX_SR_DATA", REG_MMIO, 0x5a01, 1, &mmGRBM_GFX_INDEX_SR_DATA[0], sizeof(mmGRBM_GFX_INDEX_SR_DATA)/sizeof(mmGRBM_GFX_INDEX_SR_DATA[0]), 0, 0 },
	{ "mmGRBM_GFX_CNTL_SR_SELECT", REG_MMIO, 0x5a02, 1, &mmGRBM_GFX_CNTL_SR_SELECT[0], sizeof(mmGRBM_GFX_CNTL_SR_SELECT)/sizeof(mmGRBM_GFX_CNTL_SR_SELECT[0]), 0, 0 },
	{ "mmGRBM_GFX_CNTL_SR_DATA", REG_MMIO, 0x5a03, 1, &mmGRBM_GFX_CNTL_SR_DATA[0], sizeof(mmGRBM_GFX_CNTL_SR_DATA)/sizeof(mmGRBM_GFX_CNTL_SR_DATA[0]), 0, 0 },
	{ "mmGRBM_CAM_INDEX", REG_MMIO, 0x5a04, 1, &mmGRBM_CAM_INDEX[0], sizeof(mmGRBM_CAM_INDEX)/sizeof(mmGRBM_CAM_INDEX[0]), 0, 0 },
	{ "mmGRBM_HYP_CAM_INDEX", REG_MMIO, 0x5a04, 1, &mmGRBM_HYP_CAM_INDEX[0], sizeof(mmGRBM_HYP_CAM_INDEX)/sizeof(mmGRBM_HYP_CAM_INDEX[0]), 0, 0 },
	{ "mmGRBM_CAM_DATA", REG_MMIO, 0x5a05, 1, &mmGRBM_CAM_DATA[0], sizeof(mmGRBM_CAM_DATA)/sizeof(mmGRBM_CAM_DATA[0]), 0, 0 },
	{ "mmGRBM_HYP_CAM_DATA", REG_MMIO, 0x5a05, 1, &mmGRBM_HYP_CAM_DATA[0], sizeof(mmGRBM_HYP_CAM_DATA)/sizeof(mmGRBM_HYP_CAM_DATA[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VF_ENABLE", REG_MMIO, 0x5b00, 1, &mmRLC_GPU_IOV_VF_ENABLE[0], sizeof(mmRLC_GPU_IOV_VF_ENABLE)/sizeof(mmRLC_GPU_IOV_VF_ENABLE[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_CFG_REG6", REG_MMIO, 0x5b06, 1, &mmRLC_GPU_IOV_CFG_REG6[0], sizeof(mmRLC_GPU_IOV_CFG_REG6)/sizeof(mmRLC_GPU_IOV_CFG_REG6[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_CFG_REG8", REG_MMIO, 0x5b20, 1, &mmRLC_GPU_IOV_CFG_REG8[0], sizeof(mmRLC_GPU_IOV_CFG_REG8)/sizeof(mmRLC_GPU_IOV_CFG_REG8[0]), 0, 0 },
	{ "mmRLC_RLCV_TIMER_INT_0", REG_MMIO, 0x5b25, 1, &mmRLC_RLCV_TIMER_INT_0[0], sizeof(mmRLC_RLCV_TIMER_INT_0)/sizeof(mmRLC_RLCV_TIMER_INT_0[0]), 0, 0 },
	{ "mmRLC_RLCV_TIMER_CTRL", REG_MMIO, 0x5b26, 1, &mmRLC_RLCV_TIMER_CTRL[0], sizeof(mmRLC_RLCV_TIMER_CTRL)/sizeof(mmRLC_RLCV_TIMER_CTRL[0]), 0, 0 },
	{ "mmRLC_RLCV_TIMER_STAT", REG_MMIO, 0x5b27, 1, &mmRLC_RLCV_TIMER_STAT[0], sizeof(mmRLC_RLCV_TIMER_STAT)/sizeof(mmRLC_RLCV_TIMER_STAT[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VF_DOORBELL_STATUS", REG_MMIO, 0x5b2a, 1, &mmRLC_GPU_IOV_VF_DOORBELL_STATUS[0], sizeof(mmRLC_GPU_IOV_VF_DOORBELL_STATUS)/sizeof(mmRLC_GPU_IOV_VF_DOORBELL_STATUS[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET", REG_MMIO, 0x5b2b, 1, &mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET[0], sizeof(mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET)/sizeof(mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR", REG_MMIO, 0x5b2c, 1, &mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR[0], sizeof(mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR)/sizeof(mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VF_MASK", REG_MMIO, 0x5b2d, 1, &mmRLC_GPU_IOV_VF_MASK[0], sizeof(mmRLC_GPU_IOV_VF_MASK)/sizeof(mmRLC_GPU_IOV_VF_MASK[0]), 0, 0 },
	{ "mmRLC_HYP_SEMAPHORE_2", REG_MMIO, 0x5b2e, 1, &mmRLC_HYP_SEMAPHORE_2[0], sizeof(mmRLC_HYP_SEMAPHORE_2)/sizeof(mmRLC_HYP_SEMAPHORE_2[0]), 0, 0 },
	{ "mmRLC_HYP_SEMAPHORE_3", REG_MMIO, 0x5b2f, 1, &mmRLC_HYP_SEMAPHORE_3[0], sizeof(mmRLC_HYP_SEMAPHORE_3)/sizeof(mmRLC_HYP_SEMAPHORE_3[0]), 0, 0 },
	{ "mmRLC_CLK_CNTL", REG_MMIO, 0x5b31, 1, &mmRLC_CLK_CNTL[0], sizeof(mmRLC_CLK_CNTL)/sizeof(mmRLC_CLK_CNTL[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCH_BLOCK", REG_MMIO, 0x5b34, 1, &mmRLC_GPU_IOV_SCH_BLOCK[0], sizeof(mmRLC_GPU_IOV_SCH_BLOCK)/sizeof(mmRLC_GPU_IOV_SCH_BLOCK[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_CFG_REG1", REG_MMIO, 0x5b35, 1, &mmRLC_GPU_IOV_CFG_REG1[0], sizeof(mmRLC_GPU_IOV_CFG_REG1)/sizeof(mmRLC_GPU_IOV_CFG_REG1[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_CFG_REG2", REG_MMIO, 0x5b36, 1, &mmRLC_GPU_IOV_CFG_REG2[0], sizeof(mmRLC_GPU_IOV_CFG_REG2)/sizeof(mmRLC_GPU_IOV_CFG_REG2[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VM_BUSY_STATUS", REG_MMIO, 0x5b37, 1, &mmRLC_GPU_IOV_VM_BUSY_STATUS[0], sizeof(mmRLC_GPU_IOV_VM_BUSY_STATUS)/sizeof(mmRLC_GPU_IOV_VM_BUSY_STATUS[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCH_0", REG_MMIO, 0x5b38, 1, &mmRLC_GPU_IOV_SCH_0[0], sizeof(mmRLC_GPU_IOV_SCH_0)/sizeof(mmRLC_GPU_IOV_SCH_0[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_ACTIVE_FCN_ID", REG_MMIO, 0x5b39, 1, &mmRLC_GPU_IOV_ACTIVE_FCN_ID[0], sizeof(mmRLC_GPU_IOV_ACTIVE_FCN_ID)/sizeof(mmRLC_GPU_IOV_ACTIVE_FCN_ID[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCH_3", REG_MMIO, 0x5b3a, 1, &mmRLC_GPU_IOV_SCH_3[0], sizeof(mmRLC_GPU_IOV_SCH_3)/sizeof(mmRLC_GPU_IOV_SCH_3[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCH_1", REG_MMIO, 0x5b3b, 1, &mmRLC_GPU_IOV_SCH_1[0], sizeof(mmRLC_GPU_IOV_SCH_1)/sizeof(mmRLC_GPU_IOV_SCH_1[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCH_2", REG_MMIO, 0x5b3c, 1, &mmRLC_GPU_IOV_SCH_2[0], sizeof(mmRLC_GPU_IOV_SCH_2)/sizeof(mmRLC_GPU_IOV_SCH_2[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_UCODE_ADDR", REG_MMIO, 0x5b42, 1, &mmRLC_GPU_IOV_UCODE_ADDR[0], sizeof(mmRLC_GPU_IOV_UCODE_ADDR)/sizeof(mmRLC_GPU_IOV_UCODE_ADDR[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_UCODE_DATA", REG_MMIO, 0x5b43, 1, &mmRLC_GPU_IOV_UCODE_DATA[0], sizeof(mmRLC_GPU_IOV_UCODE_DATA)/sizeof(mmRLC_GPU_IOV_UCODE_DATA[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCRATCH_ADDR", REG_MMIO, 0x5b44, 1, &mmRLC_GPU_IOV_SCRATCH_ADDR[0], sizeof(mmRLC_GPU_IOV_SCRATCH_ADDR)/sizeof(mmRLC_GPU_IOV_SCRATCH_ADDR[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SCRATCH_DATA", REG_MMIO, 0x5b45, 1, &mmRLC_GPU_IOV_SCRATCH_DATA[0], sizeof(mmRLC_GPU_IOV_SCRATCH_DATA)/sizeof(mmRLC_GPU_IOV_SCRATCH_DATA[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_F32_CNTL", REG_MMIO, 0x5b46, 1, &mmRLC_GPU_IOV_F32_CNTL[0], sizeof(mmRLC_GPU_IOV_F32_CNTL)/sizeof(mmRLC_GPU_IOV_F32_CNTL[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_F32_RESET", REG_MMIO, 0x5b47, 1, &mmRLC_GPU_IOV_F32_RESET[0], sizeof(mmRLC_GPU_IOV_F32_RESET)/sizeof(mmRLC_GPU_IOV_F32_RESET[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SDMA0_STATUS", REG_MMIO, 0x5b48, 1, &mmRLC_GPU_IOV_SDMA0_STATUS[0], sizeof(mmRLC_GPU_IOV_SDMA0_STATUS)/sizeof(mmRLC_GPU_IOV_SDMA0_STATUS[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SDMA1_STATUS", REG_MMIO, 0x5b49, 1, &mmRLC_GPU_IOV_SDMA1_STATUS[0], sizeof(mmRLC_GPU_IOV_SDMA1_STATUS)/sizeof(mmRLC_GPU_IOV_SDMA1_STATUS[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SMU_RESPONSE", REG_MMIO, 0x5b4a, 1, &mmRLC_GPU_IOV_SMU_RESPONSE[0], sizeof(mmRLC_GPU_IOV_SMU_RESPONSE)/sizeof(mmRLC_GPU_IOV_SMU_RESPONSE[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_VIRT_RESET_REQ", REG_MMIO, 0x5b4c, 1, &mmRLC_GPU_IOV_VIRT_RESET_REQ[0], sizeof(mmRLC_GPU_IOV_VIRT_RESET_REQ)/sizeof(mmRLC_GPU_IOV_VIRT_RESET_REQ[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_RLC_RESPONSE", REG_MMIO, 0x5b4d, 1, &mmRLC_GPU_IOV_RLC_RESPONSE[0], sizeof(mmRLC_GPU_IOV_RLC_RESPONSE)/sizeof(mmRLC_GPU_IOV_RLC_RESPONSE[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_INT_DISABLE", REG_MMIO, 0x5b4e, 1, &mmRLC_GPU_IOV_INT_DISABLE[0], sizeof(mmRLC_GPU_IOV_INT_DISABLE)/sizeof(mmRLC_GPU_IOV_INT_DISABLE[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_INT_FORCE", REG_MMIO, 0x5b4f, 1, &mmRLC_GPU_IOV_INT_FORCE[0], sizeof(mmRLC_GPU_IOV_INT_FORCE)/sizeof(mmRLC_GPU_IOV_INT_FORCE[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SDMA0_BUSY_STATUS", REG_MMIO, 0x5b50, 1, &mmRLC_GPU_IOV_SDMA0_BUSY_STATUS[0], sizeof(mmRLC_GPU_IOV_SDMA0_BUSY_STATUS)/sizeof(mmRLC_GPU_IOV_SDMA0_BUSY_STATUS[0]), 0, 0 },
	{ "mmRLC_GPU_IOV_SDMA1_BUSY_STATUS", REG_MMIO, 0x5b51, 1, &mmRLC_GPU_IOV_SDMA1_BUSY_STATUS[0], sizeof(mmRLC_GPU_IOV_SDMA1_BUSY_STATUS)/sizeof(mmRLC_GPU_IOV_SDMA1_BUSY_STATUS[0]), 0, 0 },
	{ "ixGC_CAC_CNTL", REG_SMC, 0x0000, 0, &ixGC_CAC_CNTL[0], sizeof(ixGC_CAC_CNTL)/sizeof(ixGC_CAC_CNTL[0]), 0, 0 },
	{ "ixGC_CAC_OVR_SEL", REG_SMC, 0x0001, 0, &ixGC_CAC_OVR_SEL[0], sizeof(ixGC_CAC_OVR_SEL)/sizeof(ixGC_CAC_OVR_SEL[0]), 0, 0 },
	{ "ixGC_CAC_OVR_VAL", REG_SMC, 0x0002, 0, &ixGC_CAC_OVR_VAL[0], sizeof(ixGC_CAC_OVR_VAL)/sizeof(ixGC_CAC_OVR_VAL[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_BCI_0", REG_SMC, 0x0003, 0, &ixGC_CAC_WEIGHT_BCI_0[0], sizeof(ixGC_CAC_WEIGHT_BCI_0)/sizeof(ixGC_CAC_WEIGHT_BCI_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CB_0", REG_SMC, 0x0004, 0, &ixGC_CAC_WEIGHT_CB_0[0], sizeof(ixGC_CAC_WEIGHT_CB_0)/sizeof(ixGC_CAC_WEIGHT_CB_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CB_1", REG_SMC, 0x0005, 0, &ixGC_CAC_WEIGHT_CB_1[0], sizeof(ixGC_CAC_WEIGHT_CB_1)/sizeof(ixGC_CAC_WEIGHT_CB_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CBR_0", REG_SMC, 0x0006, 0, &ixGC_CAC_WEIGHT_CBR_0[0], sizeof(ixGC_CAC_WEIGHT_CBR_0)/sizeof(ixGC_CAC_WEIGHT_CBR_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CBR_1", REG_SMC, 0x0007, 0, &ixGC_CAC_WEIGHT_CBR_1[0], sizeof(ixGC_CAC_WEIGHT_CBR_1)/sizeof(ixGC_CAC_WEIGHT_CBR_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CP_0", REG_SMC, 0x0008, 0, &ixGC_CAC_WEIGHT_CP_0[0], sizeof(ixGC_CAC_WEIGHT_CP_0)/sizeof(ixGC_CAC_WEIGHT_CP_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CP_1", REG_SMC, 0x0009, 0, &ixGC_CAC_WEIGHT_CP_1[0], sizeof(ixGC_CAC_WEIGHT_CP_1)/sizeof(ixGC_CAC_WEIGHT_CP_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_DB_0", REG_SMC, 0x000a, 0, &ixGC_CAC_WEIGHT_DB_0[0], sizeof(ixGC_CAC_WEIGHT_DB_0)/sizeof(ixGC_CAC_WEIGHT_DB_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_DB_1", REG_SMC, 0x000b, 0, &ixGC_CAC_WEIGHT_DB_1[0], sizeof(ixGC_CAC_WEIGHT_DB_1)/sizeof(ixGC_CAC_WEIGHT_DB_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_DBR_0", REG_SMC, 0x000c, 0, &ixGC_CAC_WEIGHT_DBR_0[0], sizeof(ixGC_CAC_WEIGHT_DBR_0)/sizeof(ixGC_CAC_WEIGHT_DBR_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_DBR_1", REG_SMC, 0x000d, 0, &ixGC_CAC_WEIGHT_DBR_1[0], sizeof(ixGC_CAC_WEIGHT_DBR_1)/sizeof(ixGC_CAC_WEIGHT_DBR_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_GDS_0", REG_SMC, 0x000e, 0, &ixGC_CAC_WEIGHT_GDS_0[0], sizeof(ixGC_CAC_WEIGHT_GDS_0)/sizeof(ixGC_CAC_WEIGHT_GDS_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_GDS_1", REG_SMC, 0x000f, 0, &ixGC_CAC_WEIGHT_GDS_1[0], sizeof(ixGC_CAC_WEIGHT_GDS_1)/sizeof(ixGC_CAC_WEIGHT_GDS_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_IA_0", REG_SMC, 0x0010, 0, &ixGC_CAC_WEIGHT_IA_0[0], sizeof(ixGC_CAC_WEIGHT_IA_0)/sizeof(ixGC_CAC_WEIGHT_IA_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_LDS_0", REG_SMC, 0x0011, 0, &ixGC_CAC_WEIGHT_LDS_0[0], sizeof(ixGC_CAC_WEIGHT_LDS_0)/sizeof(ixGC_CAC_WEIGHT_LDS_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_LDS_1", REG_SMC, 0x0012, 0, &ixGC_CAC_WEIGHT_LDS_1[0], sizeof(ixGC_CAC_WEIGHT_LDS_1)/sizeof(ixGC_CAC_WEIGHT_LDS_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_PA_0", REG_SMC, 0x0013, 0, &ixGC_CAC_WEIGHT_PA_0[0], sizeof(ixGC_CAC_WEIGHT_PA_0)/sizeof(ixGC_CAC_WEIGHT_PA_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_PC_0", REG_SMC, 0x0014, 0, &ixGC_CAC_WEIGHT_PC_0[0], sizeof(ixGC_CAC_WEIGHT_PC_0)/sizeof(ixGC_CAC_WEIGHT_PC_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SC_0", REG_SMC, 0x0015, 0, &ixGC_CAC_WEIGHT_SC_0[0], sizeof(ixGC_CAC_WEIGHT_SC_0)/sizeof(ixGC_CAC_WEIGHT_SC_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SPI_0", REG_SMC, 0x0016, 0, &ixGC_CAC_WEIGHT_SPI_0[0], sizeof(ixGC_CAC_WEIGHT_SPI_0)/sizeof(ixGC_CAC_WEIGHT_SPI_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SPI_1", REG_SMC, 0x0017, 0, &ixGC_CAC_WEIGHT_SPI_1[0], sizeof(ixGC_CAC_WEIGHT_SPI_1)/sizeof(ixGC_CAC_WEIGHT_SPI_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SPI_2", REG_SMC, 0x0018, 0, &ixGC_CAC_WEIGHT_SPI_2[0], sizeof(ixGC_CAC_WEIGHT_SPI_2)/sizeof(ixGC_CAC_WEIGHT_SPI_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SQ_0", REG_SMC, 0x001a, 0, &ixGC_CAC_WEIGHT_SQ_0[0], sizeof(ixGC_CAC_WEIGHT_SQ_0)/sizeof(ixGC_CAC_WEIGHT_SQ_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SQ_1", REG_SMC, 0x001b, 0, &ixGC_CAC_WEIGHT_SQ_1[0], sizeof(ixGC_CAC_WEIGHT_SQ_1)/sizeof(ixGC_CAC_WEIGHT_SQ_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SQ_2", REG_SMC, 0x001c, 0, &ixGC_CAC_WEIGHT_SQ_2[0], sizeof(ixGC_CAC_WEIGHT_SQ_2)/sizeof(ixGC_CAC_WEIGHT_SQ_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SQ_3", REG_SMC, 0x001d, 0, &ixGC_CAC_WEIGHT_SQ_3[0], sizeof(ixGC_CAC_WEIGHT_SQ_3)/sizeof(ixGC_CAC_WEIGHT_SQ_3[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SQ_4", REG_SMC, 0x001e, 0, &ixGC_CAC_WEIGHT_SQ_4[0], sizeof(ixGC_CAC_WEIGHT_SQ_4)/sizeof(ixGC_CAC_WEIGHT_SQ_4[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SX_0", REG_SMC, 0x001f, 0, &ixGC_CAC_WEIGHT_SX_0[0], sizeof(ixGC_CAC_WEIGHT_SX_0)/sizeof(ixGC_CAC_WEIGHT_SX_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_SXRB_0", REG_SMC, 0x0020, 0, &ixGC_CAC_WEIGHT_SXRB_0[0], sizeof(ixGC_CAC_WEIGHT_SXRB_0)/sizeof(ixGC_CAC_WEIGHT_SXRB_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TA_0", REG_SMC, 0x0021, 0, &ixGC_CAC_WEIGHT_TA_0[0], sizeof(ixGC_CAC_WEIGHT_TA_0)/sizeof(ixGC_CAC_WEIGHT_TA_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TCC_0", REG_SMC, 0x0022, 0, &ixGC_CAC_WEIGHT_TCC_0[0], sizeof(ixGC_CAC_WEIGHT_TCC_0)/sizeof(ixGC_CAC_WEIGHT_TCC_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TCC_1", REG_SMC, 0x0023, 0, &ixGC_CAC_WEIGHT_TCC_1[0], sizeof(ixGC_CAC_WEIGHT_TCC_1)/sizeof(ixGC_CAC_WEIGHT_TCC_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TCC_2", REG_SMC, 0x0024, 0, &ixGC_CAC_WEIGHT_TCC_2[0], sizeof(ixGC_CAC_WEIGHT_TCC_2)/sizeof(ixGC_CAC_WEIGHT_TCC_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TCP_0", REG_SMC, 0x0025, 0, &ixGC_CAC_WEIGHT_TCP_0[0], sizeof(ixGC_CAC_WEIGHT_TCP_0)/sizeof(ixGC_CAC_WEIGHT_TCP_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TCP_1", REG_SMC, 0x0026, 0, &ixGC_CAC_WEIGHT_TCP_1[0], sizeof(ixGC_CAC_WEIGHT_TCP_1)/sizeof(ixGC_CAC_WEIGHT_TCP_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TCP_2", REG_SMC, 0x0027, 0, &ixGC_CAC_WEIGHT_TCP_2[0], sizeof(ixGC_CAC_WEIGHT_TCP_2)/sizeof(ixGC_CAC_WEIGHT_TCP_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TD_0", REG_SMC, 0x0028, 0, &ixGC_CAC_WEIGHT_TD_0[0], sizeof(ixGC_CAC_WEIGHT_TD_0)/sizeof(ixGC_CAC_WEIGHT_TD_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TD_1", REG_SMC, 0x0029, 0, &ixGC_CAC_WEIGHT_TD_1[0], sizeof(ixGC_CAC_WEIGHT_TD_1)/sizeof(ixGC_CAC_WEIGHT_TD_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_TD_2", REG_SMC, 0x002a, 0, &ixGC_CAC_WEIGHT_TD_2[0], sizeof(ixGC_CAC_WEIGHT_TD_2)/sizeof(ixGC_CAC_WEIGHT_TD_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_VGT_0", REG_SMC, 0x002b, 0, &ixGC_CAC_WEIGHT_VGT_0[0], sizeof(ixGC_CAC_WEIGHT_VGT_0)/sizeof(ixGC_CAC_WEIGHT_VGT_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_VGT_1", REG_SMC, 0x002c, 0, &ixGC_CAC_WEIGHT_VGT_1[0], sizeof(ixGC_CAC_WEIGHT_VGT_1)/sizeof(ixGC_CAC_WEIGHT_VGT_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_WD_0", REG_SMC, 0x002d, 0, &ixGC_CAC_WEIGHT_WD_0[0], sizeof(ixGC_CAC_WEIGHT_WD_0)/sizeof(ixGC_CAC_WEIGHT_WD_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_0", REG_SMC, 0x0032, 0, &ixGC_CAC_WEIGHT_CU_0[0], sizeof(ixGC_CAC_WEIGHT_CU_0)/sizeof(ixGC_CAC_WEIGHT_CU_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_1", REG_SMC, 0x0033, 0, &ixGC_CAC_WEIGHT_CU_1[0], sizeof(ixGC_CAC_WEIGHT_CU_1)/sizeof(ixGC_CAC_WEIGHT_CU_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_2", REG_SMC, 0x0034, 0, &ixGC_CAC_WEIGHT_CU_2[0], sizeof(ixGC_CAC_WEIGHT_CU_2)/sizeof(ixGC_CAC_WEIGHT_CU_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_3", REG_SMC, 0x0035, 0, &ixGC_CAC_WEIGHT_CU_3[0], sizeof(ixGC_CAC_WEIGHT_CU_3)/sizeof(ixGC_CAC_WEIGHT_CU_3[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_4", REG_SMC, 0x0036, 0, &ixGC_CAC_WEIGHT_CU_4[0], sizeof(ixGC_CAC_WEIGHT_CU_4)/sizeof(ixGC_CAC_WEIGHT_CU_4[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_5", REG_SMC, 0x0037, 0, &ixGC_CAC_WEIGHT_CU_5[0], sizeof(ixGC_CAC_WEIGHT_CU_5)/sizeof(ixGC_CAC_WEIGHT_CU_5[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_6", REG_SMC, 0x0038, 0, &ixGC_CAC_WEIGHT_CU_6[0], sizeof(ixGC_CAC_WEIGHT_CU_6)/sizeof(ixGC_CAC_WEIGHT_CU_6[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_CU_7", REG_SMC, 0x0039, 0, &ixGC_CAC_WEIGHT_CU_7[0], sizeof(ixGC_CAC_WEIGHT_CU_7)/sizeof(ixGC_CAC_WEIGHT_CU_7[0]), 0, 0 },
	{ "ixGC_CAC_ACC_BCI0", REG_SMC, 0x0042, 0, &ixGC_CAC_ACC_BCI0[0], sizeof(ixGC_CAC_ACC_BCI0)/sizeof(ixGC_CAC_ACC_BCI0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CB0", REG_SMC, 0x0043, 0, &ixGC_CAC_ACC_CB0[0], sizeof(ixGC_CAC_ACC_CB0)/sizeof(ixGC_CAC_ACC_CB0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CB1", REG_SMC, 0x0044, 0, &ixGC_CAC_ACC_CB1[0], sizeof(ixGC_CAC_ACC_CB1)/sizeof(ixGC_CAC_ACC_CB1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CB2", REG_SMC, 0x0045, 0, &ixGC_CAC_ACC_CB2[0], sizeof(ixGC_CAC_ACC_CB2)/sizeof(ixGC_CAC_ACC_CB2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CB3", REG_SMC, 0x0046, 0, &ixGC_CAC_ACC_CB3[0], sizeof(ixGC_CAC_ACC_CB3)/sizeof(ixGC_CAC_ACC_CB3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CBR0", REG_SMC, 0x0047, 0, &ixGC_CAC_ACC_CBR0[0], sizeof(ixGC_CAC_ACC_CBR0)/sizeof(ixGC_CAC_ACC_CBR0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CBR1", REG_SMC, 0x0048, 0, &ixGC_CAC_ACC_CBR1[0], sizeof(ixGC_CAC_ACC_CBR1)/sizeof(ixGC_CAC_ACC_CBR1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CBR2", REG_SMC, 0x0049, 0, &ixGC_CAC_ACC_CBR2[0], sizeof(ixGC_CAC_ACC_CBR2)/sizeof(ixGC_CAC_ACC_CBR2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CBR3", REG_SMC, 0x004a, 0, &ixGC_CAC_ACC_CBR3[0], sizeof(ixGC_CAC_ACC_CBR3)/sizeof(ixGC_CAC_ACC_CBR3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CP0", REG_SMC, 0x004b, 0, &ixGC_CAC_ACC_CP0[0], sizeof(ixGC_CAC_ACC_CP0)/sizeof(ixGC_CAC_ACC_CP0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CP1", REG_SMC, 0x004c, 0, &ixGC_CAC_ACC_CP1[0], sizeof(ixGC_CAC_ACC_CP1)/sizeof(ixGC_CAC_ACC_CP1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CP2", REG_SMC, 0x004d, 0, &ixGC_CAC_ACC_CP2[0], sizeof(ixGC_CAC_ACC_CP2)/sizeof(ixGC_CAC_ACC_CP2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DB0", REG_SMC, 0x004e, 0, &ixGC_CAC_ACC_DB0[0], sizeof(ixGC_CAC_ACC_DB0)/sizeof(ixGC_CAC_ACC_DB0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DB1", REG_SMC, 0x004f, 0, &ixGC_CAC_ACC_DB1[0], sizeof(ixGC_CAC_ACC_DB1)/sizeof(ixGC_CAC_ACC_DB1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DB2", REG_SMC, 0x0050, 0, &ixGC_CAC_ACC_DB2[0], sizeof(ixGC_CAC_ACC_DB2)/sizeof(ixGC_CAC_ACC_DB2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DB3", REG_SMC, 0x0051, 0, &ixGC_CAC_ACC_DB3[0], sizeof(ixGC_CAC_ACC_DB3)/sizeof(ixGC_CAC_ACC_DB3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DBR0", REG_SMC, 0x0052, 0, &ixGC_CAC_ACC_DBR0[0], sizeof(ixGC_CAC_ACC_DBR0)/sizeof(ixGC_CAC_ACC_DBR0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DBR1", REG_SMC, 0x0053, 0, &ixGC_CAC_ACC_DBR1[0], sizeof(ixGC_CAC_ACC_DBR1)/sizeof(ixGC_CAC_ACC_DBR1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DBR2", REG_SMC, 0x0054, 0, &ixGC_CAC_ACC_DBR2[0], sizeof(ixGC_CAC_ACC_DBR2)/sizeof(ixGC_CAC_ACC_DBR2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_DBR3", REG_SMC, 0x0055, 0, &ixGC_CAC_ACC_DBR3[0], sizeof(ixGC_CAC_ACC_DBR3)/sizeof(ixGC_CAC_ACC_DBR3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_GDS0", REG_SMC, 0x0056, 0, &ixGC_CAC_ACC_GDS0[0], sizeof(ixGC_CAC_ACC_GDS0)/sizeof(ixGC_CAC_ACC_GDS0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_GDS1", REG_SMC, 0x0057, 0, &ixGC_CAC_ACC_GDS1[0], sizeof(ixGC_CAC_ACC_GDS1)/sizeof(ixGC_CAC_ACC_GDS1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_GDS2", REG_SMC, 0x0058, 0, &ixGC_CAC_ACC_GDS2[0], sizeof(ixGC_CAC_ACC_GDS2)/sizeof(ixGC_CAC_ACC_GDS2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_GDS3", REG_SMC, 0x0059, 0, &ixGC_CAC_ACC_GDS3[0], sizeof(ixGC_CAC_ACC_GDS3)/sizeof(ixGC_CAC_ACC_GDS3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_IA0", REG_SMC, 0x005a, 0, &ixGC_CAC_ACC_IA0[0], sizeof(ixGC_CAC_ACC_IA0)/sizeof(ixGC_CAC_ACC_IA0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_LDS0", REG_SMC, 0x005b, 0, &ixGC_CAC_ACC_LDS0[0], sizeof(ixGC_CAC_ACC_LDS0)/sizeof(ixGC_CAC_ACC_LDS0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_LDS1", REG_SMC, 0x005c, 0, &ixGC_CAC_ACC_LDS1[0], sizeof(ixGC_CAC_ACC_LDS1)/sizeof(ixGC_CAC_ACC_LDS1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_LDS2", REG_SMC, 0x005d, 0, &ixGC_CAC_ACC_LDS2[0], sizeof(ixGC_CAC_ACC_LDS2)/sizeof(ixGC_CAC_ACC_LDS2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_LDS3", REG_SMC, 0x005e, 0, &ixGC_CAC_ACC_LDS3[0], sizeof(ixGC_CAC_ACC_LDS3)/sizeof(ixGC_CAC_ACC_LDS3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_PA0", REG_SMC, 0x005f, 0, &ixGC_CAC_ACC_PA0[0], sizeof(ixGC_CAC_ACC_PA0)/sizeof(ixGC_CAC_ACC_PA0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_PA1", REG_SMC, 0x0060, 0, &ixGC_CAC_ACC_PA1[0], sizeof(ixGC_CAC_ACC_PA1)/sizeof(ixGC_CAC_ACC_PA1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_PC0", REG_SMC, 0x0061, 0, &ixGC_CAC_ACC_PC0[0], sizeof(ixGC_CAC_ACC_PC0)/sizeof(ixGC_CAC_ACC_PC0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SC0", REG_SMC, 0x0062, 0, &ixGC_CAC_ACC_SC0[0], sizeof(ixGC_CAC_ACC_SC0)/sizeof(ixGC_CAC_ACC_SC0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SPI0", REG_SMC, 0x0063, 0, &ixGC_CAC_ACC_SPI0[0], sizeof(ixGC_CAC_ACC_SPI0)/sizeof(ixGC_CAC_ACC_SPI0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SPI1", REG_SMC, 0x0064, 0, &ixGC_CAC_ACC_SPI1[0], sizeof(ixGC_CAC_ACC_SPI1)/sizeof(ixGC_CAC_ACC_SPI1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SPI2", REG_SMC, 0x0065, 0, &ixGC_CAC_ACC_SPI2[0], sizeof(ixGC_CAC_ACC_SPI2)/sizeof(ixGC_CAC_ACC_SPI2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SPI3", REG_SMC, 0x0066, 0, &ixGC_CAC_ACC_SPI3[0], sizeof(ixGC_CAC_ACC_SPI3)/sizeof(ixGC_CAC_ACC_SPI3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SPI4", REG_SMC, 0x0067, 0, &ixGC_CAC_ACC_SPI4[0], sizeof(ixGC_CAC_ACC_SPI4)/sizeof(ixGC_CAC_ACC_SPI4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SPI5", REG_SMC, 0x0068, 0, &ixGC_CAC_ACC_SPI5[0], sizeof(ixGC_CAC_ACC_SPI5)/sizeof(ixGC_CAC_ACC_SPI5[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ATCL2_0", REG_SMC, 0x006f, 0, &ixGC_CAC_WEIGHT_UTCL2_ATCL2_0[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ATCL2_0)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ATCL2_0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_EA0", REG_SMC, 0x0070, 0, &ixGC_CAC_ACC_EA0[0], sizeof(ixGC_CAC_ACC_EA0)/sizeof(ixGC_CAC_ACC_EA0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_EA1", REG_SMC, 0x0071, 0, &ixGC_CAC_ACC_EA1[0], sizeof(ixGC_CAC_ACC_EA1)/sizeof(ixGC_CAC_ACC_EA1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_EA2", REG_SMC, 0x0072, 0, &ixGC_CAC_ACC_EA2[0], sizeof(ixGC_CAC_ACC_EA2)/sizeof(ixGC_CAC_ACC_EA2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_EA3", REG_SMC, 0x0073, 0, &ixGC_CAC_ACC_EA3[0], sizeof(ixGC_CAC_ACC_EA3)/sizeof(ixGC_CAC_ACC_EA3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ATCL20", REG_SMC, 0x0074, 0, &ixGC_CAC_ACC_UTCL2_ATCL20[0], sizeof(ixGC_CAC_ACC_UTCL2_ATCL20)/sizeof(ixGC_CAC_ACC_UTCL2_ATCL20[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_EA", REG_SMC, 0x0075, 0, &ixGC_CAC_OVRD_EA[0], sizeof(ixGC_CAC_OVRD_EA)/sizeof(ixGC_CAC_OVRD_EA[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_UTCL2_ATCL2", REG_SMC, 0x0076, 0, &ixGC_CAC_OVRD_UTCL2_ATCL2[0], sizeof(ixGC_CAC_OVRD_UTCL2_ATCL2)/sizeof(ixGC_CAC_OVRD_UTCL2_ATCL2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_EA_0", REG_SMC, 0x0077, 0, &ixGC_CAC_WEIGHT_EA_0[0], sizeof(ixGC_CAC_WEIGHT_EA_0)/sizeof(ixGC_CAC_WEIGHT_EA_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_EA_1", REG_SMC, 0x0078, 0, &ixGC_CAC_WEIGHT_EA_1[0], sizeof(ixGC_CAC_WEIGHT_EA_1)/sizeof(ixGC_CAC_WEIGHT_EA_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_RMI_0", REG_SMC, 0x0079, 0, &ixGC_CAC_WEIGHT_RMI_0[0], sizeof(ixGC_CAC_WEIGHT_RMI_0)/sizeof(ixGC_CAC_WEIGHT_RMI_0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_RMI0", REG_SMC, 0x007a, 0, &ixGC_CAC_ACC_RMI0[0], sizeof(ixGC_CAC_ACC_RMI0)/sizeof(ixGC_CAC_ACC_RMI0[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_RMI", REG_SMC, 0x007b, 0, &ixGC_CAC_OVRD_RMI[0], sizeof(ixGC_CAC_OVRD_RMI)/sizeof(ixGC_CAC_OVRD_RMI[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ATCL2_1", REG_SMC, 0x007c, 0, &ixGC_CAC_WEIGHT_UTCL2_ATCL2_1[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ATCL2_1)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ATCL2_1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ATCL21", REG_SMC, 0x007d, 0, &ixGC_CAC_ACC_UTCL2_ATCL21[0], sizeof(ixGC_CAC_ACC_UTCL2_ATCL21)/sizeof(ixGC_CAC_ACC_UTCL2_ATCL21[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ATCL22", REG_SMC, 0x007e, 0, &ixGC_CAC_ACC_UTCL2_ATCL22[0], sizeof(ixGC_CAC_ACC_UTCL2_ATCL22)/sizeof(ixGC_CAC_ACC_UTCL2_ATCL22[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ATCL23", REG_SMC, 0x007f, 0, &ixGC_CAC_ACC_UTCL2_ATCL23[0], sizeof(ixGC_CAC_ACC_UTCL2_ATCL23)/sizeof(ixGC_CAC_ACC_UTCL2_ATCL23[0]), 0, 0 },
	{ "ixGC_CAC_ACC_EA4", REG_SMC, 0x0080, 0, &ixGC_CAC_ACC_EA4[0], sizeof(ixGC_CAC_ACC_EA4)/sizeof(ixGC_CAC_ACC_EA4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_EA5", REG_SMC, 0x0081, 0, &ixGC_CAC_ACC_EA5[0], sizeof(ixGC_CAC_ACC_EA5)/sizeof(ixGC_CAC_ACC_EA5[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_EA_2", REG_SMC, 0x0082, 0, &ixGC_CAC_WEIGHT_EA_2[0], sizeof(ixGC_CAC_WEIGHT_EA_2)/sizeof(ixGC_CAC_WEIGHT_EA_2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ0_LOWER", REG_SMC, 0x0089, 0, &ixGC_CAC_ACC_SQ0_LOWER[0], sizeof(ixGC_CAC_ACC_SQ0_LOWER)/sizeof(ixGC_CAC_ACC_SQ0_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ0_UPPER", REG_SMC, 0x008a, 0, &ixGC_CAC_ACC_SQ0_UPPER[0], sizeof(ixGC_CAC_ACC_SQ0_UPPER)/sizeof(ixGC_CAC_ACC_SQ0_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ1_LOWER", REG_SMC, 0x008b, 0, &ixGC_CAC_ACC_SQ1_LOWER[0], sizeof(ixGC_CAC_ACC_SQ1_LOWER)/sizeof(ixGC_CAC_ACC_SQ1_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ1_UPPER", REG_SMC, 0x008c, 0, &ixGC_CAC_ACC_SQ1_UPPER[0], sizeof(ixGC_CAC_ACC_SQ1_UPPER)/sizeof(ixGC_CAC_ACC_SQ1_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ2_LOWER", REG_SMC, 0x008d, 0, &ixGC_CAC_ACC_SQ2_LOWER[0], sizeof(ixGC_CAC_ACC_SQ2_LOWER)/sizeof(ixGC_CAC_ACC_SQ2_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ2_UPPER", REG_SMC, 0x008e, 0, &ixGC_CAC_ACC_SQ2_UPPER[0], sizeof(ixGC_CAC_ACC_SQ2_UPPER)/sizeof(ixGC_CAC_ACC_SQ2_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ3_LOWER", REG_SMC, 0x008f, 0, &ixGC_CAC_ACC_SQ3_LOWER[0], sizeof(ixGC_CAC_ACC_SQ3_LOWER)/sizeof(ixGC_CAC_ACC_SQ3_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ3_UPPER", REG_SMC, 0x0090, 0, &ixGC_CAC_ACC_SQ3_UPPER[0], sizeof(ixGC_CAC_ACC_SQ3_UPPER)/sizeof(ixGC_CAC_ACC_SQ3_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ4_LOWER", REG_SMC, 0x0091, 0, &ixGC_CAC_ACC_SQ4_LOWER[0], sizeof(ixGC_CAC_ACC_SQ4_LOWER)/sizeof(ixGC_CAC_ACC_SQ4_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ4_UPPER", REG_SMC, 0x0092, 0, &ixGC_CAC_ACC_SQ4_UPPER[0], sizeof(ixGC_CAC_ACC_SQ4_UPPER)/sizeof(ixGC_CAC_ACC_SQ4_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ5_LOWER", REG_SMC, 0x0093, 0, &ixGC_CAC_ACC_SQ5_LOWER[0], sizeof(ixGC_CAC_ACC_SQ5_LOWER)/sizeof(ixGC_CAC_ACC_SQ5_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ5_UPPER", REG_SMC, 0x0094, 0, &ixGC_CAC_ACC_SQ5_UPPER[0], sizeof(ixGC_CAC_ACC_SQ5_UPPER)/sizeof(ixGC_CAC_ACC_SQ5_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ6_LOWER", REG_SMC, 0x0095, 0, &ixGC_CAC_ACC_SQ6_LOWER[0], sizeof(ixGC_CAC_ACC_SQ6_LOWER)/sizeof(ixGC_CAC_ACC_SQ6_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ6_UPPER", REG_SMC, 0x0096, 0, &ixGC_CAC_ACC_SQ6_UPPER[0], sizeof(ixGC_CAC_ACC_SQ6_UPPER)/sizeof(ixGC_CAC_ACC_SQ6_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ7_LOWER", REG_SMC, 0x0097, 0, &ixGC_CAC_ACC_SQ7_LOWER[0], sizeof(ixGC_CAC_ACC_SQ7_LOWER)/sizeof(ixGC_CAC_ACC_SQ7_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ7_UPPER", REG_SMC, 0x0098, 0, &ixGC_CAC_ACC_SQ7_UPPER[0], sizeof(ixGC_CAC_ACC_SQ7_UPPER)/sizeof(ixGC_CAC_ACC_SQ7_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ8_LOWER", REG_SMC, 0x0099, 0, &ixGC_CAC_ACC_SQ8_LOWER[0], sizeof(ixGC_CAC_ACC_SQ8_LOWER)/sizeof(ixGC_CAC_ACC_SQ8_LOWER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SQ8_UPPER", REG_SMC, 0x009a, 0, &ixGC_CAC_ACC_SQ8_UPPER[0], sizeof(ixGC_CAC_ACC_SQ8_UPPER)/sizeof(ixGC_CAC_ACC_SQ8_UPPER[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SX0", REG_SMC, 0x009b, 0, &ixGC_CAC_ACC_SX0[0], sizeof(ixGC_CAC_ACC_SX0)/sizeof(ixGC_CAC_ACC_SX0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SXRB0", REG_SMC, 0x009c, 0, &ixGC_CAC_ACC_SXRB0[0], sizeof(ixGC_CAC_ACC_SXRB0)/sizeof(ixGC_CAC_ACC_SXRB0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_SXRB1", REG_SMC, 0x009d, 0, &ixGC_CAC_ACC_SXRB1[0], sizeof(ixGC_CAC_ACC_SXRB1)/sizeof(ixGC_CAC_ACC_SXRB1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TA0", REG_SMC, 0x009e, 0, &ixGC_CAC_ACC_TA0[0], sizeof(ixGC_CAC_ACC_TA0)/sizeof(ixGC_CAC_ACC_TA0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCC0", REG_SMC, 0x009f, 0, &ixGC_CAC_ACC_TCC0[0], sizeof(ixGC_CAC_ACC_TCC0)/sizeof(ixGC_CAC_ACC_TCC0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCC1", REG_SMC, 0x00a0, 0, &ixGC_CAC_ACC_TCC1[0], sizeof(ixGC_CAC_ACC_TCC1)/sizeof(ixGC_CAC_ACC_TCC1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCC2", REG_SMC, 0x00a1, 0, &ixGC_CAC_ACC_TCC2[0], sizeof(ixGC_CAC_ACC_TCC2)/sizeof(ixGC_CAC_ACC_TCC2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCC3", REG_SMC, 0x00a2, 0, &ixGC_CAC_ACC_TCC3[0], sizeof(ixGC_CAC_ACC_TCC3)/sizeof(ixGC_CAC_ACC_TCC3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCC4", REG_SMC, 0x00a3, 0, &ixGC_CAC_ACC_TCC4[0], sizeof(ixGC_CAC_ACC_TCC4)/sizeof(ixGC_CAC_ACC_TCC4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCP0", REG_SMC, 0x00a4, 0, &ixGC_CAC_ACC_TCP0[0], sizeof(ixGC_CAC_ACC_TCP0)/sizeof(ixGC_CAC_ACC_TCP0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCP1", REG_SMC, 0x00a5, 0, &ixGC_CAC_ACC_TCP1[0], sizeof(ixGC_CAC_ACC_TCP1)/sizeof(ixGC_CAC_ACC_TCP1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCP2", REG_SMC, 0x00a6, 0, &ixGC_CAC_ACC_TCP2[0], sizeof(ixGC_CAC_ACC_TCP2)/sizeof(ixGC_CAC_ACC_TCP2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCP3", REG_SMC, 0x00a7, 0, &ixGC_CAC_ACC_TCP3[0], sizeof(ixGC_CAC_ACC_TCP3)/sizeof(ixGC_CAC_ACC_TCP3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TCP4", REG_SMC, 0x00a8, 0, &ixGC_CAC_ACC_TCP4[0], sizeof(ixGC_CAC_ACC_TCP4)/sizeof(ixGC_CAC_ACC_TCP4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TD0", REG_SMC, 0x00a9, 0, &ixGC_CAC_ACC_TD0[0], sizeof(ixGC_CAC_ACC_TD0)/sizeof(ixGC_CAC_ACC_TD0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TD1", REG_SMC, 0x00aa, 0, &ixGC_CAC_ACC_TD1[0], sizeof(ixGC_CAC_ACC_TD1)/sizeof(ixGC_CAC_ACC_TD1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TD2", REG_SMC, 0x00ab, 0, &ixGC_CAC_ACC_TD2[0], sizeof(ixGC_CAC_ACC_TD2)/sizeof(ixGC_CAC_ACC_TD2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TD3", REG_SMC, 0x00ac, 0, &ixGC_CAC_ACC_TD3[0], sizeof(ixGC_CAC_ACC_TD3)/sizeof(ixGC_CAC_ACC_TD3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TD4", REG_SMC, 0x00ad, 0, &ixGC_CAC_ACC_TD4[0], sizeof(ixGC_CAC_ACC_TD4)/sizeof(ixGC_CAC_ACC_TD4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_TD5", REG_SMC, 0x00ae, 0, &ixGC_CAC_ACC_TD5[0], sizeof(ixGC_CAC_ACC_TD5)/sizeof(ixGC_CAC_ACC_TD5[0]), 0, 0 },
	{ "ixGC_CAC_ACC_VGT0", REG_SMC, 0x00af, 0, &ixGC_CAC_ACC_VGT0[0], sizeof(ixGC_CAC_ACC_VGT0)/sizeof(ixGC_CAC_ACC_VGT0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_VGT1", REG_SMC, 0x00b0, 0, &ixGC_CAC_ACC_VGT1[0], sizeof(ixGC_CAC_ACC_VGT1)/sizeof(ixGC_CAC_ACC_VGT1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_VGT2", REG_SMC, 0x00b1, 0, &ixGC_CAC_ACC_VGT2[0], sizeof(ixGC_CAC_ACC_VGT2)/sizeof(ixGC_CAC_ACC_VGT2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_WD0", REG_SMC, 0x00b2, 0, &ixGC_CAC_ACC_WD0[0], sizeof(ixGC_CAC_ACC_WD0)/sizeof(ixGC_CAC_ACC_WD0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU0", REG_SMC, 0x00ba, 0, &ixGC_CAC_ACC_CU0[0], sizeof(ixGC_CAC_ACC_CU0)/sizeof(ixGC_CAC_ACC_CU0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU1", REG_SMC, 0x00bb, 0, &ixGC_CAC_ACC_CU1[0], sizeof(ixGC_CAC_ACC_CU1)/sizeof(ixGC_CAC_ACC_CU1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU2", REG_SMC, 0x00bc, 0, &ixGC_CAC_ACC_CU2[0], sizeof(ixGC_CAC_ACC_CU2)/sizeof(ixGC_CAC_ACC_CU2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU3", REG_SMC, 0x00bd, 0, &ixGC_CAC_ACC_CU3[0], sizeof(ixGC_CAC_ACC_CU3)/sizeof(ixGC_CAC_ACC_CU3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU4", REG_SMC, 0x00be, 0, &ixGC_CAC_ACC_CU4[0], sizeof(ixGC_CAC_ACC_CU4)/sizeof(ixGC_CAC_ACC_CU4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU5", REG_SMC, 0x00bf, 0, &ixGC_CAC_ACC_CU5[0], sizeof(ixGC_CAC_ACC_CU5)/sizeof(ixGC_CAC_ACC_CU5[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU6", REG_SMC, 0x00c0, 0, &ixGC_CAC_ACC_CU6[0], sizeof(ixGC_CAC_ACC_CU6)/sizeof(ixGC_CAC_ACC_CU6[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU7", REG_SMC, 0x00c1, 0, &ixGC_CAC_ACC_CU7[0], sizeof(ixGC_CAC_ACC_CU7)/sizeof(ixGC_CAC_ACC_CU7[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU8", REG_SMC, 0x00c2, 0, &ixGC_CAC_ACC_CU8[0], sizeof(ixGC_CAC_ACC_CU8)/sizeof(ixGC_CAC_ACC_CU8[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU9", REG_SMC, 0x00c3, 0, &ixGC_CAC_ACC_CU9[0], sizeof(ixGC_CAC_ACC_CU9)/sizeof(ixGC_CAC_ACC_CU9[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU10", REG_SMC, 0x00c4, 0, &ixGC_CAC_ACC_CU10[0], sizeof(ixGC_CAC_ACC_CU10)/sizeof(ixGC_CAC_ACC_CU10[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU11", REG_SMC, 0x00c5, 0, &ixGC_CAC_ACC_CU11[0], sizeof(ixGC_CAC_ACC_CU11)/sizeof(ixGC_CAC_ACC_CU11[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU12", REG_SMC, 0x00c6, 0, &ixGC_CAC_ACC_CU12[0], sizeof(ixGC_CAC_ACC_CU12)/sizeof(ixGC_CAC_ACC_CU12[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU13", REG_SMC, 0x00c7, 0, &ixGC_CAC_ACC_CU13[0], sizeof(ixGC_CAC_ACC_CU13)/sizeof(ixGC_CAC_ACC_CU13[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU14", REG_SMC, 0x00c8, 0, &ixGC_CAC_ACC_CU14[0], sizeof(ixGC_CAC_ACC_CU14)/sizeof(ixGC_CAC_ACC_CU14[0]), 0, 0 },
	{ "ixGC_CAC_ACC_CU15", REG_SMC, 0x00c9, 0, &ixGC_CAC_ACC_CU15[0], sizeof(ixGC_CAC_ACC_CU15)/sizeof(ixGC_CAC_ACC_CU15[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_BCI", REG_SMC, 0x00da, 0, &ixGC_CAC_OVRD_BCI[0], sizeof(ixGC_CAC_OVRD_BCI)/sizeof(ixGC_CAC_OVRD_BCI[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_CB", REG_SMC, 0x00db, 0, &ixGC_CAC_OVRD_CB[0], sizeof(ixGC_CAC_OVRD_CB)/sizeof(ixGC_CAC_OVRD_CB[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_CBR", REG_SMC, 0x00dc, 0, &ixGC_CAC_OVRD_CBR[0], sizeof(ixGC_CAC_OVRD_CBR)/sizeof(ixGC_CAC_OVRD_CBR[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_CP", REG_SMC, 0x00dd, 0, &ixGC_CAC_OVRD_CP[0], sizeof(ixGC_CAC_OVRD_CP)/sizeof(ixGC_CAC_OVRD_CP[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_DB", REG_SMC, 0x00de, 0, &ixGC_CAC_OVRD_DB[0], sizeof(ixGC_CAC_OVRD_DB)/sizeof(ixGC_CAC_OVRD_DB[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_DBR", REG_SMC, 0x00df, 0, &ixGC_CAC_OVRD_DBR[0], sizeof(ixGC_CAC_OVRD_DBR)/sizeof(ixGC_CAC_OVRD_DBR[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_GDS", REG_SMC, 0x00e0, 0, &ixGC_CAC_OVRD_GDS[0], sizeof(ixGC_CAC_OVRD_GDS)/sizeof(ixGC_CAC_OVRD_GDS[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_IA", REG_SMC, 0x00e1, 0, &ixGC_CAC_OVRD_IA[0], sizeof(ixGC_CAC_OVRD_IA)/sizeof(ixGC_CAC_OVRD_IA[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_LDS", REG_SMC, 0x00e2, 0, &ixGC_CAC_OVRD_LDS[0], sizeof(ixGC_CAC_OVRD_LDS)/sizeof(ixGC_CAC_OVRD_LDS[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_PA", REG_SMC, 0x00e3, 0, &ixGC_CAC_OVRD_PA[0], sizeof(ixGC_CAC_OVRD_PA)/sizeof(ixGC_CAC_OVRD_PA[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_PC", REG_SMC, 0x00e4, 0, &ixGC_CAC_OVRD_PC[0], sizeof(ixGC_CAC_OVRD_PC)/sizeof(ixGC_CAC_OVRD_PC[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_SC", REG_SMC, 0x00e5, 0, &ixGC_CAC_OVRD_SC[0], sizeof(ixGC_CAC_OVRD_SC)/sizeof(ixGC_CAC_OVRD_SC[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_SPI", REG_SMC, 0x00e6, 0, &ixGC_CAC_OVRD_SPI[0], sizeof(ixGC_CAC_OVRD_SPI)/sizeof(ixGC_CAC_OVRD_SPI[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_CU", REG_SMC, 0x00e7, 0, &ixGC_CAC_OVRD_CU[0], sizeof(ixGC_CAC_OVRD_CU)/sizeof(ixGC_CAC_OVRD_CU[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_SQ", REG_SMC, 0x00e8, 0, &ixGC_CAC_OVRD_SQ[0], sizeof(ixGC_CAC_OVRD_SQ)/sizeof(ixGC_CAC_OVRD_SQ[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_SX", REG_SMC, 0x00e9, 0, &ixGC_CAC_OVRD_SX[0], sizeof(ixGC_CAC_OVRD_SX)/sizeof(ixGC_CAC_OVRD_SX[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_SXRB", REG_SMC, 0x00ea, 0, &ixGC_CAC_OVRD_SXRB[0], sizeof(ixGC_CAC_OVRD_SXRB)/sizeof(ixGC_CAC_OVRD_SXRB[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_TA", REG_SMC, 0x00eb, 0, &ixGC_CAC_OVRD_TA[0], sizeof(ixGC_CAC_OVRD_TA)/sizeof(ixGC_CAC_OVRD_TA[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_TCC", REG_SMC, 0x00ec, 0, &ixGC_CAC_OVRD_TCC[0], sizeof(ixGC_CAC_OVRD_TCC)/sizeof(ixGC_CAC_OVRD_TCC[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_TCP", REG_SMC, 0x00ed, 0, &ixGC_CAC_OVRD_TCP[0], sizeof(ixGC_CAC_OVRD_TCP)/sizeof(ixGC_CAC_OVRD_TCP[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_TD", REG_SMC, 0x00ee, 0, &ixGC_CAC_OVRD_TD[0], sizeof(ixGC_CAC_OVRD_TD)/sizeof(ixGC_CAC_OVRD_TD[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_VGT", REG_SMC, 0x00ef, 0, &ixGC_CAC_OVRD_VGT[0], sizeof(ixGC_CAC_OVRD_VGT)/sizeof(ixGC_CAC_OVRD_VGT[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_WD", REG_SMC, 0x00f0, 0, &ixGC_CAC_OVRD_WD[0], sizeof(ixGC_CAC_OVRD_WD)/sizeof(ixGC_CAC_OVRD_WD[0]), 0, 0 },
	{ "ixGC_CAC_ACC_BCI1", REG_SMC, 0x00ff, 0, &ixGC_CAC_ACC_BCI1[0], sizeof(ixGC_CAC_ACC_BCI1)/sizeof(ixGC_CAC_ACC_BCI1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ATCL2_2", REG_SMC, 0x0100, 0, &ixGC_CAC_WEIGHT_UTCL2_ATCL2_2[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ATCL2_2)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ATCL2_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ROUTER_0", REG_SMC, 0x0101, 0, &ixGC_CAC_WEIGHT_UTCL2_ROUTER_0[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_0)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ROUTER_1", REG_SMC, 0x0102, 0, &ixGC_CAC_WEIGHT_UTCL2_ROUTER_1[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_1)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ROUTER_2", REG_SMC, 0x0103, 0, &ixGC_CAC_WEIGHT_UTCL2_ROUTER_2[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_2)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ROUTER_3", REG_SMC, 0x0104, 0, &ixGC_CAC_WEIGHT_UTCL2_ROUTER_3[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_3)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_3[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_ROUTER_4", REG_SMC, 0x0105, 0, &ixGC_CAC_WEIGHT_UTCL2_ROUTER_4[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_4)/sizeof(ixGC_CAC_WEIGHT_UTCL2_ROUTER_4[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_VML2_0", REG_SMC, 0x0106, 0, &ixGC_CAC_WEIGHT_UTCL2_VML2_0[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_VML2_0)/sizeof(ixGC_CAC_WEIGHT_UTCL2_VML2_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_VML2_1", REG_SMC, 0x0107, 0, &ixGC_CAC_WEIGHT_UTCL2_VML2_1[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_VML2_1)/sizeof(ixGC_CAC_WEIGHT_UTCL2_VML2_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_VML2_2", REG_SMC, 0x0108, 0, &ixGC_CAC_WEIGHT_UTCL2_VML2_2[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_VML2_2)/sizeof(ixGC_CAC_WEIGHT_UTCL2_VML2_2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ATCL24", REG_SMC, 0x0109, 0, &ixGC_CAC_ACC_UTCL2_ATCL24[0], sizeof(ixGC_CAC_ACC_UTCL2_ATCL24)/sizeof(ixGC_CAC_ACC_UTCL2_ATCL24[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER0", REG_SMC, 0x010a, 0, &ixGC_CAC_ACC_UTCL2_ROUTER0[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER0)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER1", REG_SMC, 0x010b, 0, &ixGC_CAC_ACC_UTCL2_ROUTER1[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER1)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER2", REG_SMC, 0x010c, 0, &ixGC_CAC_ACC_UTCL2_ROUTER2[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER2)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER3", REG_SMC, 0x010d, 0, &ixGC_CAC_ACC_UTCL2_ROUTER3[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER3)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER4", REG_SMC, 0x010e, 0, &ixGC_CAC_ACC_UTCL2_ROUTER4[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER4)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER4[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER5", REG_SMC, 0x010f, 0, &ixGC_CAC_ACC_UTCL2_ROUTER5[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER5)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER5[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER6", REG_SMC, 0x0110, 0, &ixGC_CAC_ACC_UTCL2_ROUTER6[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER6)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER6[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER7", REG_SMC, 0x0111, 0, &ixGC_CAC_ACC_UTCL2_ROUTER7[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER7)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER7[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER8", REG_SMC, 0x0112, 0, &ixGC_CAC_ACC_UTCL2_ROUTER8[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER8)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER8[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_ROUTER9", REG_SMC, 0x0113, 0, &ixGC_CAC_ACC_UTCL2_ROUTER9[0], sizeof(ixGC_CAC_ACC_UTCL2_ROUTER9)/sizeof(ixGC_CAC_ACC_UTCL2_ROUTER9[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_VML20", REG_SMC, 0x0114, 0, &ixGC_CAC_ACC_UTCL2_VML20[0], sizeof(ixGC_CAC_ACC_UTCL2_VML20)/sizeof(ixGC_CAC_ACC_UTCL2_VML20[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_VML21", REG_SMC, 0x0115, 0, &ixGC_CAC_ACC_UTCL2_VML21[0], sizeof(ixGC_CAC_ACC_UTCL2_VML21)/sizeof(ixGC_CAC_ACC_UTCL2_VML21[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_VML22", REG_SMC, 0x0116, 0, &ixGC_CAC_ACC_UTCL2_VML22[0], sizeof(ixGC_CAC_ACC_UTCL2_VML22)/sizeof(ixGC_CAC_ACC_UTCL2_VML22[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_VML23", REG_SMC, 0x0117, 0, &ixGC_CAC_ACC_UTCL2_VML23[0], sizeof(ixGC_CAC_ACC_UTCL2_VML23)/sizeof(ixGC_CAC_ACC_UTCL2_VML23[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_VML24", REG_SMC, 0x0118, 0, &ixGC_CAC_ACC_UTCL2_VML24[0], sizeof(ixGC_CAC_ACC_UTCL2_VML24)/sizeof(ixGC_CAC_ACC_UTCL2_VML24[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_UTCL2_ROUTER", REG_SMC, 0x0119, 0, &ixGC_CAC_OVRD_UTCL2_ROUTER[0], sizeof(ixGC_CAC_OVRD_UTCL2_ROUTER)/sizeof(ixGC_CAC_OVRD_UTCL2_ROUTER[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_UTCL2_VML2", REG_SMC, 0x011a, 0, &ixGC_CAC_OVRD_UTCL2_VML2[0], sizeof(ixGC_CAC_OVRD_UTCL2_VML2)/sizeof(ixGC_CAC_OVRD_UTCL2_VML2[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_WALKER_0", REG_SMC, 0x011b, 0, &ixGC_CAC_WEIGHT_UTCL2_WALKER_0[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_WALKER_0)/sizeof(ixGC_CAC_WEIGHT_UTCL2_WALKER_0[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_WALKER_1", REG_SMC, 0x011c, 0, &ixGC_CAC_WEIGHT_UTCL2_WALKER_1[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_WALKER_1)/sizeof(ixGC_CAC_WEIGHT_UTCL2_WALKER_1[0]), 0, 0 },
	{ "ixGC_CAC_WEIGHT_UTCL2_WALKER_2", REG_SMC, 0x011d, 0, &ixGC_CAC_WEIGHT_UTCL2_WALKER_2[0], sizeof(ixGC_CAC_WEIGHT_UTCL2_WALKER_2)/sizeof(ixGC_CAC_WEIGHT_UTCL2_WALKER_2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_WALKER0", REG_SMC, 0x011e, 0, &ixGC_CAC_ACC_UTCL2_WALKER0[0], sizeof(ixGC_CAC_ACC_UTCL2_WALKER0)/sizeof(ixGC_CAC_ACC_UTCL2_WALKER0[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_WALKER1", REG_SMC, 0x011f, 0, &ixGC_CAC_ACC_UTCL2_WALKER1[0], sizeof(ixGC_CAC_ACC_UTCL2_WALKER1)/sizeof(ixGC_CAC_ACC_UTCL2_WALKER1[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_WALKER2", REG_SMC, 0x0120, 0, &ixGC_CAC_ACC_UTCL2_WALKER2[0], sizeof(ixGC_CAC_ACC_UTCL2_WALKER2)/sizeof(ixGC_CAC_ACC_UTCL2_WALKER2[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_WALKER3", REG_SMC, 0x0121, 0, &ixGC_CAC_ACC_UTCL2_WALKER3[0], sizeof(ixGC_CAC_ACC_UTCL2_WALKER3)/sizeof(ixGC_CAC_ACC_UTCL2_WALKER3[0]), 0, 0 },
	{ "ixGC_CAC_ACC_UTCL2_WALKER4", REG_SMC, 0x0122, 0, &ixGC_CAC_ACC_UTCL2_WALKER4[0], sizeof(ixGC_CAC_ACC_UTCL2_WALKER4)/sizeof(ixGC_CAC_ACC_UTCL2_WALKER4[0]), 0, 0 },
	{ "ixGC_CAC_OVRD_UTCL2_WALKER", REG_SMC, 0x0123, 0, &ixGC_CAC_OVRD_UTCL2_WALKER[0], sizeof(ixGC_CAC_OVRD_UTCL2_WALKER)/sizeof(ixGC_CAC_OVRD_UTCL2_WALKER[0]), 0, 0 },
	{ "ixSE_CAC_CNTL", REG_SMC, 0x0000, 0, &ixSE_CAC_CNTL[0], sizeof(ixSE_CAC_CNTL)/sizeof(ixSE_CAC_CNTL[0]), 0, 0 },
	{ "ixSE_CAC_OVR_SEL", REG_SMC, 0x0001, 0, &ixSE_CAC_OVR_SEL[0], sizeof(ixSE_CAC_OVR_SEL)/sizeof(ixSE_CAC_OVR_SEL[0]), 0, 0 },
	{ "ixSE_CAC_OVR_VAL", REG_SMC, 0x0002, 0, &ixSE_CAC_OVR_VAL[0], sizeof(ixSE_CAC_OVR_VAL)/sizeof(ixSE_CAC_OVR_VAL[0]), 0, 0 },
	{ "ixSQ_WAVE_MODE", REG_SMC, 0x0011, 0, &ixSQ_WAVE_MODE[0], sizeof(ixSQ_WAVE_MODE)/sizeof(ixSQ_WAVE_MODE[0]), 0, 0 },
	{ "ixSQ_WAVE_STATUS", REG_SMC, 0x0012, 0, &ixSQ_WAVE_STATUS[0], sizeof(ixSQ_WAVE_STATUS)/sizeof(ixSQ_WAVE_STATUS[0]), 0, 0 },
	{ "ixSQ_WAVE_TRAPSTS", REG_SMC, 0x0013, 0, &ixSQ_WAVE_TRAPSTS[0], sizeof(ixSQ_WAVE_TRAPSTS)/sizeof(ixSQ_WAVE_TRAPSTS[0]), 0, 0 },
	{ "ixSQ_WAVE_HW_ID", REG_SMC, 0x0014, 0, &ixSQ_WAVE_HW_ID[0], sizeof(ixSQ_WAVE_HW_ID)/sizeof(ixSQ_WAVE_HW_ID[0]), 0, 0 },
	{ "ixSQ_WAVE_GPR_ALLOC", REG_SMC, 0x0015, 0, &ixSQ_WAVE_GPR_ALLOC[0], sizeof(ixSQ_WAVE_GPR_ALLOC)/sizeof(ixSQ_WAVE_GPR_ALLOC[0]), 0, 0 },
	{ "ixSQ_WAVE_LDS_ALLOC", REG_SMC, 0x0016, 0, &ixSQ_WAVE_LDS_ALLOC[0], sizeof(ixSQ_WAVE_LDS_ALLOC)/sizeof(ixSQ_WAVE_LDS_ALLOC[0]), 0, 0 },
	{ "ixSQ_WAVE_IB_STS", REG_SMC, 0x0017, 0, &ixSQ_WAVE_IB_STS[0], sizeof(ixSQ_WAVE_IB_STS)/sizeof(ixSQ_WAVE_IB_STS[0]), 0, 0 },
	{ "ixSQ_WAVE_PC_LO", REG_SMC, 0x0018, 0, &ixSQ_WAVE_PC_LO[0], sizeof(ixSQ_WAVE_PC_LO)/sizeof(ixSQ_WAVE_PC_LO[0]), 0, 0 },
	{ "ixSQ_WAVE_PC_HI", REG_SMC, 0x0019, 0, &ixSQ_WAVE_PC_HI[0], sizeof(ixSQ_WAVE_PC_HI)/sizeof(ixSQ_WAVE_PC_HI[0]), 0, 0 },
	{ "ixSQ_WAVE_INST_DW0", REG_SMC, 0x001a, 0, &ixSQ_WAVE_INST_DW0[0], sizeof(ixSQ_WAVE_INST_DW0)/sizeof(ixSQ_WAVE_INST_DW0[0]), 0, 0 },
	{ "ixSQ_WAVE_INST_DW1", REG_SMC, 0x001b, 0, &ixSQ_WAVE_INST_DW1[0], sizeof(ixSQ_WAVE_INST_DW1)/sizeof(ixSQ_WAVE_INST_DW1[0]), 0, 0 },
	{ "ixSQ_WAVE_IB_DBG0", REG_SMC, 0x001c, 0, &ixSQ_WAVE_IB_DBG0[0], sizeof(ixSQ_WAVE_IB_DBG0)/sizeof(ixSQ_WAVE_IB_DBG0[0]), 0, 0 },
	{ "ixSQ_WAVE_IB_DBG1", REG_SMC, 0x001d, 0, &ixSQ_WAVE_IB_DBG1[0], sizeof(ixSQ_WAVE_IB_DBG1)/sizeof(ixSQ_WAVE_IB_DBG1[0]), 0, 0 },
	{ "ixSQ_WAVE_FLUSH_IB", REG_SMC, 0x001e, 0, &ixSQ_WAVE_FLUSH_IB[0], sizeof(ixSQ_WAVE_FLUSH_IB)/sizeof(ixSQ_WAVE_FLUSH_IB[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP0", REG_SMC, 0x026c, 0, &ixSQ_WAVE_TTMP0[0], sizeof(ixSQ_WAVE_TTMP0)/sizeof(ixSQ_WAVE_TTMP0[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP1", REG_SMC, 0x026d, 0, &ixSQ_WAVE_TTMP1[0], sizeof(ixSQ_WAVE_TTMP1)/sizeof(ixSQ_WAVE_TTMP1[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP2", REG_SMC, 0x026e, 0, &ixSQ_WAVE_TTMP2[0], sizeof(ixSQ_WAVE_TTMP2)/sizeof(ixSQ_WAVE_TTMP2[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP3", REG_SMC, 0x026f, 0, &ixSQ_WAVE_TTMP3[0], sizeof(ixSQ_WAVE_TTMP3)/sizeof(ixSQ_WAVE_TTMP3[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP4", REG_SMC, 0x0270, 0, &ixSQ_WAVE_TTMP4[0], sizeof(ixSQ_WAVE_TTMP4)/sizeof(ixSQ_WAVE_TTMP4[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP5", REG_SMC, 0x0271, 0, &ixSQ_WAVE_TTMP5[0], sizeof(ixSQ_WAVE_TTMP5)/sizeof(ixSQ_WAVE_TTMP5[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP6", REG_SMC, 0x0272, 0, &ixSQ_WAVE_TTMP6[0], sizeof(ixSQ_WAVE_TTMP6)/sizeof(ixSQ_WAVE_TTMP6[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP7", REG_SMC, 0x0273, 0, &ixSQ_WAVE_TTMP7[0], sizeof(ixSQ_WAVE_TTMP7)/sizeof(ixSQ_WAVE_TTMP7[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP8", REG_SMC, 0x0274, 0, &ixSQ_WAVE_TTMP8[0], sizeof(ixSQ_WAVE_TTMP8)/sizeof(ixSQ_WAVE_TTMP8[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP9", REG_SMC, 0x0275, 0, &ixSQ_WAVE_TTMP9[0], sizeof(ixSQ_WAVE_TTMP9)/sizeof(ixSQ_WAVE_TTMP9[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP10", REG_SMC, 0x0276, 0, &ixSQ_WAVE_TTMP10[0], sizeof(ixSQ_WAVE_TTMP10)/sizeof(ixSQ_WAVE_TTMP10[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP11", REG_SMC, 0x0277, 0, &ixSQ_WAVE_TTMP11[0], sizeof(ixSQ_WAVE_TTMP11)/sizeof(ixSQ_WAVE_TTMP11[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP12", REG_SMC, 0x0278, 0, &ixSQ_WAVE_TTMP12[0], sizeof(ixSQ_WAVE_TTMP12)/sizeof(ixSQ_WAVE_TTMP12[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP13", REG_SMC, 0x0279, 0, &ixSQ_WAVE_TTMP13[0], sizeof(ixSQ_WAVE_TTMP13)/sizeof(ixSQ_WAVE_TTMP13[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP14", REG_SMC, 0x027a, 0, &ixSQ_WAVE_TTMP14[0], sizeof(ixSQ_WAVE_TTMP14)/sizeof(ixSQ_WAVE_TTMP14[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP15", REG_SMC, 0x027b, 0, &ixSQ_WAVE_TTMP15[0], sizeof(ixSQ_WAVE_TTMP15)/sizeof(ixSQ_WAVE_TTMP15[0]), 0, 0 },
	{ "ixSQ_WAVE_M0", REG_SMC, 0x027c, 0, &ixSQ_WAVE_M0[0], sizeof(ixSQ_WAVE_M0)/sizeof(ixSQ_WAVE_M0[0]), 0, 0 },
	{ "ixSQ_WAVE_EXEC_LO", REG_SMC, 0x027e, 0, &ixSQ_WAVE_EXEC_LO[0], sizeof(ixSQ_WAVE_EXEC_LO)/sizeof(ixSQ_WAVE_EXEC_LO[0]), 0, 0 },
	{ "ixSQ_WAVE_EXEC_HI", REG_SMC, 0x027f, 0, &ixSQ_WAVE_EXEC_HI[0], sizeof(ixSQ_WAVE_EXEC_HI)/sizeof(ixSQ_WAVE_EXEC_HI[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_AUTO_CTXID", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_AUTO_CTXID[0], sizeof(ixSQ_INTERRUPT_WORD_AUTO_CTXID)/sizeof(ixSQ_INTERRUPT_WORD_AUTO_CTXID[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_AUTO_HI", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_AUTO_HI[0], sizeof(ixSQ_INTERRUPT_WORD_AUTO_HI)/sizeof(ixSQ_INTERRUPT_WORD_AUTO_HI[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_AUTO_LO", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_AUTO_LO[0], sizeof(ixSQ_INTERRUPT_WORD_AUTO_LO)/sizeof(ixSQ_INTERRUPT_WORD_AUTO_LO[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_CMN_CTXID", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_CMN_CTXID[0], sizeof(ixSQ_INTERRUPT_WORD_CMN_CTXID)/sizeof(ixSQ_INTERRUPT_WORD_CMN_CTXID[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_CMN_HI", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_CMN_HI[0], sizeof(ixSQ_INTERRUPT_WORD_CMN_HI)/sizeof(ixSQ_INTERRUPT_WORD_CMN_HI[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_WAVE_CTXID", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_WAVE_CTXID[0], sizeof(ixSQ_INTERRUPT_WORD_WAVE_CTXID)/sizeof(ixSQ_INTERRUPT_WORD_WAVE_CTXID[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_WAVE_HI", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_WAVE_HI[0], sizeof(ixSQ_INTERRUPT_WORD_WAVE_HI)/sizeof(ixSQ_INTERRUPT_WORD_WAVE_HI[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_WAVE_LO", REG_SMC, 0x20c0, 0, &ixSQ_INTERRUPT_WORD_WAVE_LO[0], sizeof(ixSQ_INTERRUPT_WORD_WAVE_LO)/sizeof(ixSQ_INTERRUPT_WORD_WAVE_LO[0]), 0, 0 },
	{ "ixDIDT_SQ_CTRL0", REG_SMC, 0x0000, 0, &ixDIDT_SQ_CTRL0[0], sizeof(ixDIDT_SQ_CTRL0)/sizeof(ixDIDT_SQ_CTRL0[0]), 0, 0 },
	{ "ixDIDT_SQ_CTRL1", REG_SMC, 0x0001, 0, &ixDIDT_SQ_CTRL1[0], sizeof(ixDIDT_SQ_CTRL1)/sizeof(ixDIDT_SQ_CTRL1[0]), 0, 0 },
	{ "ixDIDT_SQ_CTRL2", REG_SMC, 0x0002, 0, &ixDIDT_SQ_CTRL2[0], sizeof(ixDIDT_SQ_CTRL2)/sizeof(ixDIDT_SQ_CTRL2[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_CTRL", REG_SMC, 0x0004, 0, &ixDIDT_SQ_STALL_CTRL[0], sizeof(ixDIDT_SQ_STALL_CTRL)/sizeof(ixDIDT_SQ_STALL_CTRL[0]), 0, 0 },
	{ "ixDIDT_SQ_TUNING_CTRL", REG_SMC, 0x0005, 0, &ixDIDT_SQ_TUNING_CTRL[0], sizeof(ixDIDT_SQ_TUNING_CTRL)/sizeof(ixDIDT_SQ_TUNING_CTRL[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_AUTO_RELEASE_CTRL", REG_SMC, 0x0006, 0, &ixDIDT_SQ_STALL_AUTO_RELEASE_CTRL[0], sizeof(ixDIDT_SQ_STALL_AUTO_RELEASE_CTRL)/sizeof(ixDIDT_SQ_STALL_AUTO_RELEASE_CTRL[0]), 0, 0 },
	{ "ixDIDT_SQ_CTRL3", REG_SMC, 0x0007, 0, &ixDIDT_SQ_CTRL3[0], sizeof(ixDIDT_SQ_CTRL3)/sizeof(ixDIDT_SQ_CTRL3[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_PATTERN_1_2", REG_SMC, 0x0008, 0, &ixDIDT_SQ_STALL_PATTERN_1_2[0], sizeof(ixDIDT_SQ_STALL_PATTERN_1_2)/sizeof(ixDIDT_SQ_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_PATTERN_3_4", REG_SMC, 0x0009, 0, &ixDIDT_SQ_STALL_PATTERN_3_4[0], sizeof(ixDIDT_SQ_STALL_PATTERN_3_4)/sizeof(ixDIDT_SQ_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_PATTERN_5_6", REG_SMC, 0x000a, 0, &ixDIDT_SQ_STALL_PATTERN_5_6[0], sizeof(ixDIDT_SQ_STALL_PATTERN_5_6)/sizeof(ixDIDT_SQ_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_PATTERN_7", REG_SMC, 0x000b, 0, &ixDIDT_SQ_STALL_PATTERN_7[0], sizeof(ixDIDT_SQ_STALL_PATTERN_7)/sizeof(ixDIDT_SQ_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_SQ_WEIGHT0_3", REG_SMC, 0x0010, 0, &ixDIDT_SQ_WEIGHT0_3[0], sizeof(ixDIDT_SQ_WEIGHT0_3)/sizeof(ixDIDT_SQ_WEIGHT0_3[0]), 0, 0 },
	{ "ixDIDT_SQ_WEIGHT4_7", REG_SMC, 0x0011, 0, &ixDIDT_SQ_WEIGHT4_7[0], sizeof(ixDIDT_SQ_WEIGHT4_7)/sizeof(ixDIDT_SQ_WEIGHT4_7[0]), 0, 0 },
	{ "ixDIDT_SQ_WEIGHT8_11", REG_SMC, 0x0012, 0, &ixDIDT_SQ_WEIGHT8_11[0], sizeof(ixDIDT_SQ_WEIGHT8_11)/sizeof(ixDIDT_SQ_WEIGHT8_11[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_CTRL", REG_SMC, 0x0013, 0, &ixDIDT_SQ_EDC_CTRL[0], sizeof(ixDIDT_SQ_EDC_CTRL)/sizeof(ixDIDT_SQ_EDC_CTRL[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_THRESHOLD", REG_SMC, 0x0014, 0, &ixDIDT_SQ_EDC_THRESHOLD[0], sizeof(ixDIDT_SQ_EDC_THRESHOLD)/sizeof(ixDIDT_SQ_EDC_THRESHOLD[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_PATTERN_1_2", REG_SMC, 0x0015, 0, &ixDIDT_SQ_EDC_STALL_PATTERN_1_2[0], sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_1_2)/sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_PATTERN_3_4", REG_SMC, 0x0016, 0, &ixDIDT_SQ_EDC_STALL_PATTERN_3_4[0], sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_3_4)/sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_PATTERN_5_6", REG_SMC, 0x0017, 0, &ixDIDT_SQ_EDC_STALL_PATTERN_5_6[0], sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_5_6)/sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_PATTERN_7", REG_SMC, 0x0018, 0, &ixDIDT_SQ_EDC_STALL_PATTERN_7[0], sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_7)/sizeof(ixDIDT_SQ_EDC_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STATUS", REG_SMC, 0x0019, 0, &ixDIDT_SQ_EDC_STATUS[0], sizeof(ixDIDT_SQ_EDC_STATUS)/sizeof(ixDIDT_SQ_EDC_STATUS[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_DELAY_1", REG_SMC, 0x001a, 0, &ixDIDT_SQ_EDC_STALL_DELAY_1[0], sizeof(ixDIDT_SQ_EDC_STALL_DELAY_1)/sizeof(ixDIDT_SQ_EDC_STALL_DELAY_1[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_DELAY_2", REG_SMC, 0x001b, 0, &ixDIDT_SQ_EDC_STALL_DELAY_2[0], sizeof(ixDIDT_SQ_EDC_STALL_DELAY_2)/sizeof(ixDIDT_SQ_EDC_STALL_DELAY_2[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_DELAY_3", REG_SMC, 0x001c, 0, &ixDIDT_SQ_EDC_STALL_DELAY_3[0], sizeof(ixDIDT_SQ_EDC_STALL_DELAY_3)/sizeof(ixDIDT_SQ_EDC_STALL_DELAY_3[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_STALL_DELAY_4", REG_SMC, 0x001d, 0, &ixDIDT_SQ_EDC_STALL_DELAY_4[0], sizeof(ixDIDT_SQ_EDC_STALL_DELAY_4)/sizeof(ixDIDT_SQ_EDC_STALL_DELAY_4[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_OVERFLOW", REG_SMC, 0x001e, 0, &ixDIDT_SQ_EDC_OVERFLOW[0], sizeof(ixDIDT_SQ_EDC_OVERFLOW)/sizeof(ixDIDT_SQ_EDC_OVERFLOW[0]), 0, 0 },
	{ "ixDIDT_SQ_EDC_ROLLING_POWER_DELTA", REG_SMC, 0x001f, 0, &ixDIDT_SQ_EDC_ROLLING_POWER_DELTA[0], sizeof(ixDIDT_SQ_EDC_ROLLING_POWER_DELTA)/sizeof(ixDIDT_SQ_EDC_ROLLING_POWER_DELTA[0]), 0, 0 },
	{ "ixDIDT_DB_CTRL0", REG_SMC, 0x0020, 0, &ixDIDT_DB_CTRL0[0], sizeof(ixDIDT_DB_CTRL0)/sizeof(ixDIDT_DB_CTRL0[0]), 0, 0 },
	{ "ixDIDT_DB_CTRL1", REG_SMC, 0x0021, 0, &ixDIDT_DB_CTRL1[0], sizeof(ixDIDT_DB_CTRL1)/sizeof(ixDIDT_DB_CTRL1[0]), 0, 0 },
	{ "ixDIDT_DB_CTRL2", REG_SMC, 0x0022, 0, &ixDIDT_DB_CTRL2[0], sizeof(ixDIDT_DB_CTRL2)/sizeof(ixDIDT_DB_CTRL2[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_CTRL", REG_SMC, 0x0024, 0, &ixDIDT_DB_STALL_CTRL[0], sizeof(ixDIDT_DB_STALL_CTRL)/sizeof(ixDIDT_DB_STALL_CTRL[0]), 0, 0 },
	{ "ixDIDT_DB_TUNING_CTRL", REG_SMC, 0x0025, 0, &ixDIDT_DB_TUNING_CTRL[0], sizeof(ixDIDT_DB_TUNING_CTRL)/sizeof(ixDIDT_DB_TUNING_CTRL[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_AUTO_RELEASE_CTRL", REG_SMC, 0x0026, 0, &ixDIDT_DB_STALL_AUTO_RELEASE_CTRL[0], sizeof(ixDIDT_DB_STALL_AUTO_RELEASE_CTRL)/sizeof(ixDIDT_DB_STALL_AUTO_RELEASE_CTRL[0]), 0, 0 },
	{ "ixDIDT_DB_CTRL3", REG_SMC, 0x0027, 0, &ixDIDT_DB_CTRL3[0], sizeof(ixDIDT_DB_CTRL3)/sizeof(ixDIDT_DB_CTRL3[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_PATTERN_1_2", REG_SMC, 0x0028, 0, &ixDIDT_DB_STALL_PATTERN_1_2[0], sizeof(ixDIDT_DB_STALL_PATTERN_1_2)/sizeof(ixDIDT_DB_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_PATTERN_3_4", REG_SMC, 0x0029, 0, &ixDIDT_DB_STALL_PATTERN_3_4[0], sizeof(ixDIDT_DB_STALL_PATTERN_3_4)/sizeof(ixDIDT_DB_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_PATTERN_5_6", REG_SMC, 0x002a, 0, &ixDIDT_DB_STALL_PATTERN_5_6[0], sizeof(ixDIDT_DB_STALL_PATTERN_5_6)/sizeof(ixDIDT_DB_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_PATTERN_7", REG_SMC, 0x002b, 0, &ixDIDT_DB_STALL_PATTERN_7[0], sizeof(ixDIDT_DB_STALL_PATTERN_7)/sizeof(ixDIDT_DB_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_DB_WEIGHT0_3", REG_SMC, 0x0030, 0, &ixDIDT_DB_WEIGHT0_3[0], sizeof(ixDIDT_DB_WEIGHT0_3)/sizeof(ixDIDT_DB_WEIGHT0_3[0]), 0, 0 },
	{ "ixDIDT_DB_WEIGHT4_7", REG_SMC, 0x0031, 0, &ixDIDT_DB_WEIGHT4_7[0], sizeof(ixDIDT_DB_WEIGHT4_7)/sizeof(ixDIDT_DB_WEIGHT4_7[0]), 0, 0 },
	{ "ixDIDT_DB_WEIGHT8_11", REG_SMC, 0x0032, 0, &ixDIDT_DB_WEIGHT8_11[0], sizeof(ixDIDT_DB_WEIGHT8_11)/sizeof(ixDIDT_DB_WEIGHT8_11[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_CTRL", REG_SMC, 0x0033, 0, &ixDIDT_DB_EDC_CTRL[0], sizeof(ixDIDT_DB_EDC_CTRL)/sizeof(ixDIDT_DB_EDC_CTRL[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_THRESHOLD", REG_SMC, 0x0034, 0, &ixDIDT_DB_EDC_THRESHOLD[0], sizeof(ixDIDT_DB_EDC_THRESHOLD)/sizeof(ixDIDT_DB_EDC_THRESHOLD[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_STALL_PATTERN_1_2", REG_SMC, 0x0035, 0, &ixDIDT_DB_EDC_STALL_PATTERN_1_2[0], sizeof(ixDIDT_DB_EDC_STALL_PATTERN_1_2)/sizeof(ixDIDT_DB_EDC_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_STALL_PATTERN_3_4", REG_SMC, 0x0036, 0, &ixDIDT_DB_EDC_STALL_PATTERN_3_4[0], sizeof(ixDIDT_DB_EDC_STALL_PATTERN_3_4)/sizeof(ixDIDT_DB_EDC_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_STALL_PATTERN_5_6", REG_SMC, 0x0037, 0, &ixDIDT_DB_EDC_STALL_PATTERN_5_6[0], sizeof(ixDIDT_DB_EDC_STALL_PATTERN_5_6)/sizeof(ixDIDT_DB_EDC_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_STALL_PATTERN_7", REG_SMC, 0x0038, 0, &ixDIDT_DB_EDC_STALL_PATTERN_7[0], sizeof(ixDIDT_DB_EDC_STALL_PATTERN_7)/sizeof(ixDIDT_DB_EDC_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_STATUS", REG_SMC, 0x0039, 0, &ixDIDT_DB_EDC_STATUS[0], sizeof(ixDIDT_DB_EDC_STATUS)/sizeof(ixDIDT_DB_EDC_STATUS[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_STALL_DELAY_1", REG_SMC, 0x003a, 0, &ixDIDT_DB_EDC_STALL_DELAY_1[0], sizeof(ixDIDT_DB_EDC_STALL_DELAY_1)/sizeof(ixDIDT_DB_EDC_STALL_DELAY_1[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_OVERFLOW", REG_SMC, 0x003e, 0, &ixDIDT_DB_EDC_OVERFLOW[0], sizeof(ixDIDT_DB_EDC_OVERFLOW)/sizeof(ixDIDT_DB_EDC_OVERFLOW[0]), 0, 0 },
	{ "ixDIDT_DB_EDC_ROLLING_POWER_DELTA", REG_SMC, 0x003f, 0, &ixDIDT_DB_EDC_ROLLING_POWER_DELTA[0], sizeof(ixDIDT_DB_EDC_ROLLING_POWER_DELTA)/sizeof(ixDIDT_DB_EDC_ROLLING_POWER_DELTA[0]), 0, 0 },
	{ "ixDIDT_TD_CTRL0", REG_SMC, 0x0040, 0, &ixDIDT_TD_CTRL0[0], sizeof(ixDIDT_TD_CTRL0)/sizeof(ixDIDT_TD_CTRL0[0]), 0, 0 },
	{ "ixDIDT_TD_CTRL1", REG_SMC, 0x0041, 0, &ixDIDT_TD_CTRL1[0], sizeof(ixDIDT_TD_CTRL1)/sizeof(ixDIDT_TD_CTRL1[0]), 0, 0 },
	{ "ixDIDT_TD_CTRL2", REG_SMC, 0x0042, 0, &ixDIDT_TD_CTRL2[0], sizeof(ixDIDT_TD_CTRL2)/sizeof(ixDIDT_TD_CTRL2[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_CTRL", REG_SMC, 0x0044, 0, &ixDIDT_TD_STALL_CTRL[0], sizeof(ixDIDT_TD_STALL_CTRL)/sizeof(ixDIDT_TD_STALL_CTRL[0]), 0, 0 },
	{ "ixDIDT_TD_TUNING_CTRL", REG_SMC, 0x0045, 0, &ixDIDT_TD_TUNING_CTRL[0], sizeof(ixDIDT_TD_TUNING_CTRL)/sizeof(ixDIDT_TD_TUNING_CTRL[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_AUTO_RELEASE_CTRL", REG_SMC, 0x0046, 0, &ixDIDT_TD_STALL_AUTO_RELEASE_CTRL[0], sizeof(ixDIDT_TD_STALL_AUTO_RELEASE_CTRL)/sizeof(ixDIDT_TD_STALL_AUTO_RELEASE_CTRL[0]), 0, 0 },
	{ "ixDIDT_TD_CTRL3", REG_SMC, 0x0047, 0, &ixDIDT_TD_CTRL3[0], sizeof(ixDIDT_TD_CTRL3)/sizeof(ixDIDT_TD_CTRL3[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_PATTERN_1_2", REG_SMC, 0x0048, 0, &ixDIDT_TD_STALL_PATTERN_1_2[0], sizeof(ixDIDT_TD_STALL_PATTERN_1_2)/sizeof(ixDIDT_TD_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_PATTERN_3_4", REG_SMC, 0x0049, 0, &ixDIDT_TD_STALL_PATTERN_3_4[0], sizeof(ixDIDT_TD_STALL_PATTERN_3_4)/sizeof(ixDIDT_TD_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_PATTERN_5_6", REG_SMC, 0x004a, 0, &ixDIDT_TD_STALL_PATTERN_5_6[0], sizeof(ixDIDT_TD_STALL_PATTERN_5_6)/sizeof(ixDIDT_TD_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_PATTERN_7", REG_SMC, 0x004b, 0, &ixDIDT_TD_STALL_PATTERN_7[0], sizeof(ixDIDT_TD_STALL_PATTERN_7)/sizeof(ixDIDT_TD_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_TD_WEIGHT0_3", REG_SMC, 0x0050, 0, &ixDIDT_TD_WEIGHT0_3[0], sizeof(ixDIDT_TD_WEIGHT0_3)/sizeof(ixDIDT_TD_WEIGHT0_3[0]), 0, 0 },
	{ "ixDIDT_TD_WEIGHT4_7", REG_SMC, 0x0051, 0, &ixDIDT_TD_WEIGHT4_7[0], sizeof(ixDIDT_TD_WEIGHT4_7)/sizeof(ixDIDT_TD_WEIGHT4_7[0]), 0, 0 },
	{ "ixDIDT_TD_WEIGHT8_11", REG_SMC, 0x0052, 0, &ixDIDT_TD_WEIGHT8_11[0], sizeof(ixDIDT_TD_WEIGHT8_11)/sizeof(ixDIDT_TD_WEIGHT8_11[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_CTRL", REG_SMC, 0x0053, 0, &ixDIDT_TD_EDC_CTRL[0], sizeof(ixDIDT_TD_EDC_CTRL)/sizeof(ixDIDT_TD_EDC_CTRL[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_THRESHOLD", REG_SMC, 0x0054, 0, &ixDIDT_TD_EDC_THRESHOLD[0], sizeof(ixDIDT_TD_EDC_THRESHOLD)/sizeof(ixDIDT_TD_EDC_THRESHOLD[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_PATTERN_1_2", REG_SMC, 0x0055, 0, &ixDIDT_TD_EDC_STALL_PATTERN_1_2[0], sizeof(ixDIDT_TD_EDC_STALL_PATTERN_1_2)/sizeof(ixDIDT_TD_EDC_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_PATTERN_3_4", REG_SMC, 0x0056, 0, &ixDIDT_TD_EDC_STALL_PATTERN_3_4[0], sizeof(ixDIDT_TD_EDC_STALL_PATTERN_3_4)/sizeof(ixDIDT_TD_EDC_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_PATTERN_5_6", REG_SMC, 0x0057, 0, &ixDIDT_TD_EDC_STALL_PATTERN_5_6[0], sizeof(ixDIDT_TD_EDC_STALL_PATTERN_5_6)/sizeof(ixDIDT_TD_EDC_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_PATTERN_7", REG_SMC, 0x0058, 0, &ixDIDT_TD_EDC_STALL_PATTERN_7[0], sizeof(ixDIDT_TD_EDC_STALL_PATTERN_7)/sizeof(ixDIDT_TD_EDC_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STATUS", REG_SMC, 0x0059, 0, &ixDIDT_TD_EDC_STATUS[0], sizeof(ixDIDT_TD_EDC_STATUS)/sizeof(ixDIDT_TD_EDC_STATUS[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_DELAY_1", REG_SMC, 0x005a, 0, &ixDIDT_TD_EDC_STALL_DELAY_1[0], sizeof(ixDIDT_TD_EDC_STALL_DELAY_1)/sizeof(ixDIDT_TD_EDC_STALL_DELAY_1[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_DELAY_2", REG_SMC, 0x005b, 0, &ixDIDT_TD_EDC_STALL_DELAY_2[0], sizeof(ixDIDT_TD_EDC_STALL_DELAY_2)/sizeof(ixDIDT_TD_EDC_STALL_DELAY_2[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_DELAY_3", REG_SMC, 0x005c, 0, &ixDIDT_TD_EDC_STALL_DELAY_3[0], sizeof(ixDIDT_TD_EDC_STALL_DELAY_3)/sizeof(ixDIDT_TD_EDC_STALL_DELAY_3[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_STALL_DELAY_4", REG_SMC, 0x005d, 0, &ixDIDT_TD_EDC_STALL_DELAY_4[0], sizeof(ixDIDT_TD_EDC_STALL_DELAY_4)/sizeof(ixDIDT_TD_EDC_STALL_DELAY_4[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_OVERFLOW", REG_SMC, 0x005e, 0, &ixDIDT_TD_EDC_OVERFLOW[0], sizeof(ixDIDT_TD_EDC_OVERFLOW)/sizeof(ixDIDT_TD_EDC_OVERFLOW[0]), 0, 0 },
	{ "ixDIDT_TD_EDC_ROLLING_POWER_DELTA", REG_SMC, 0x005f, 0, &ixDIDT_TD_EDC_ROLLING_POWER_DELTA[0], sizeof(ixDIDT_TD_EDC_ROLLING_POWER_DELTA)/sizeof(ixDIDT_TD_EDC_ROLLING_POWER_DELTA[0]), 0, 0 },
	{ "ixDIDT_TCP_CTRL0", REG_SMC, 0x0060, 0, &ixDIDT_TCP_CTRL0[0], sizeof(ixDIDT_TCP_CTRL0)/sizeof(ixDIDT_TCP_CTRL0[0]), 0, 0 },
	{ "ixDIDT_TCP_CTRL1", REG_SMC, 0x0061, 0, &ixDIDT_TCP_CTRL1[0], sizeof(ixDIDT_TCP_CTRL1)/sizeof(ixDIDT_TCP_CTRL1[0]), 0, 0 },
	{ "ixDIDT_TCP_CTRL2", REG_SMC, 0x0062, 0, &ixDIDT_TCP_CTRL2[0], sizeof(ixDIDT_TCP_CTRL2)/sizeof(ixDIDT_TCP_CTRL2[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_CTRL", REG_SMC, 0x0064, 0, &ixDIDT_TCP_STALL_CTRL[0], sizeof(ixDIDT_TCP_STALL_CTRL)/sizeof(ixDIDT_TCP_STALL_CTRL[0]), 0, 0 },
	{ "ixDIDT_TCP_TUNING_CTRL", REG_SMC, 0x0065, 0, &ixDIDT_TCP_TUNING_CTRL[0], sizeof(ixDIDT_TCP_TUNING_CTRL)/sizeof(ixDIDT_TCP_TUNING_CTRL[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_AUTO_RELEASE_CTRL", REG_SMC, 0x0066, 0, &ixDIDT_TCP_STALL_AUTO_RELEASE_CTRL[0], sizeof(ixDIDT_TCP_STALL_AUTO_RELEASE_CTRL)/sizeof(ixDIDT_TCP_STALL_AUTO_RELEASE_CTRL[0]), 0, 0 },
	{ "ixDIDT_TCP_CTRL3", REG_SMC, 0x0067, 0, &ixDIDT_TCP_CTRL3[0], sizeof(ixDIDT_TCP_CTRL3)/sizeof(ixDIDT_TCP_CTRL3[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_PATTERN_1_2", REG_SMC, 0x0068, 0, &ixDIDT_TCP_STALL_PATTERN_1_2[0], sizeof(ixDIDT_TCP_STALL_PATTERN_1_2)/sizeof(ixDIDT_TCP_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_PATTERN_3_4", REG_SMC, 0x0069, 0, &ixDIDT_TCP_STALL_PATTERN_3_4[0], sizeof(ixDIDT_TCP_STALL_PATTERN_3_4)/sizeof(ixDIDT_TCP_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_PATTERN_5_6", REG_SMC, 0x006a, 0, &ixDIDT_TCP_STALL_PATTERN_5_6[0], sizeof(ixDIDT_TCP_STALL_PATTERN_5_6)/sizeof(ixDIDT_TCP_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_PATTERN_7", REG_SMC, 0x006b, 0, &ixDIDT_TCP_STALL_PATTERN_7[0], sizeof(ixDIDT_TCP_STALL_PATTERN_7)/sizeof(ixDIDT_TCP_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_TCP_WEIGHT0_3", REG_SMC, 0x0070, 0, &ixDIDT_TCP_WEIGHT0_3[0], sizeof(ixDIDT_TCP_WEIGHT0_3)/sizeof(ixDIDT_TCP_WEIGHT0_3[0]), 0, 0 },
	{ "ixDIDT_TCP_WEIGHT4_7", REG_SMC, 0x0071, 0, &ixDIDT_TCP_WEIGHT4_7[0], sizeof(ixDIDT_TCP_WEIGHT4_7)/sizeof(ixDIDT_TCP_WEIGHT4_7[0]), 0, 0 },
	{ "ixDIDT_TCP_WEIGHT8_11", REG_SMC, 0x0072, 0, &ixDIDT_TCP_WEIGHT8_11[0], sizeof(ixDIDT_TCP_WEIGHT8_11)/sizeof(ixDIDT_TCP_WEIGHT8_11[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_CTRL", REG_SMC, 0x0073, 0, &ixDIDT_TCP_EDC_CTRL[0], sizeof(ixDIDT_TCP_EDC_CTRL)/sizeof(ixDIDT_TCP_EDC_CTRL[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_THRESHOLD", REG_SMC, 0x0074, 0, &ixDIDT_TCP_EDC_THRESHOLD[0], sizeof(ixDIDT_TCP_EDC_THRESHOLD)/sizeof(ixDIDT_TCP_EDC_THRESHOLD[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_PATTERN_1_2", REG_SMC, 0x0075, 0, &ixDIDT_TCP_EDC_STALL_PATTERN_1_2[0], sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_1_2)/sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_PATTERN_3_4", REG_SMC, 0x0076, 0, &ixDIDT_TCP_EDC_STALL_PATTERN_3_4[0], sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_3_4)/sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_PATTERN_5_6", REG_SMC, 0x0077, 0, &ixDIDT_TCP_EDC_STALL_PATTERN_5_6[0], sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_5_6)/sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_PATTERN_7", REG_SMC, 0x0078, 0, &ixDIDT_TCP_EDC_STALL_PATTERN_7[0], sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_7)/sizeof(ixDIDT_TCP_EDC_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STATUS", REG_SMC, 0x0079, 0, &ixDIDT_TCP_EDC_STATUS[0], sizeof(ixDIDT_TCP_EDC_STATUS)/sizeof(ixDIDT_TCP_EDC_STATUS[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_DELAY_1", REG_SMC, 0x007a, 0, &ixDIDT_TCP_EDC_STALL_DELAY_1[0], sizeof(ixDIDT_TCP_EDC_STALL_DELAY_1)/sizeof(ixDIDT_TCP_EDC_STALL_DELAY_1[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_DELAY_2", REG_SMC, 0x007b, 0, &ixDIDT_TCP_EDC_STALL_DELAY_2[0], sizeof(ixDIDT_TCP_EDC_STALL_DELAY_2)/sizeof(ixDIDT_TCP_EDC_STALL_DELAY_2[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_DELAY_3", REG_SMC, 0x007c, 0, &ixDIDT_TCP_EDC_STALL_DELAY_3[0], sizeof(ixDIDT_TCP_EDC_STALL_DELAY_3)/sizeof(ixDIDT_TCP_EDC_STALL_DELAY_3[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_STALL_DELAY_4", REG_SMC, 0x007d, 0, &ixDIDT_TCP_EDC_STALL_DELAY_4[0], sizeof(ixDIDT_TCP_EDC_STALL_DELAY_4)/sizeof(ixDIDT_TCP_EDC_STALL_DELAY_4[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_OVERFLOW", REG_SMC, 0x007e, 0, &ixDIDT_TCP_EDC_OVERFLOW[0], sizeof(ixDIDT_TCP_EDC_OVERFLOW)/sizeof(ixDIDT_TCP_EDC_OVERFLOW[0]), 0, 0 },
	{ "ixDIDT_TCP_EDC_ROLLING_POWER_DELTA", REG_SMC, 0x007f, 0, &ixDIDT_TCP_EDC_ROLLING_POWER_DELTA[0], sizeof(ixDIDT_TCP_EDC_ROLLING_POWER_DELTA)/sizeof(ixDIDT_TCP_EDC_ROLLING_POWER_DELTA[0]), 0, 0 },
	{ "ixDIDT_DBR_CTRL0", REG_SMC, 0x0080, 0, &ixDIDT_DBR_CTRL0[0], sizeof(ixDIDT_DBR_CTRL0)/sizeof(ixDIDT_DBR_CTRL0[0]), 0, 0 },
	{ "ixDIDT_DBR_CTRL1", REG_SMC, 0x0081, 0, &ixDIDT_DBR_CTRL1[0], sizeof(ixDIDT_DBR_CTRL1)/sizeof(ixDIDT_DBR_CTRL1[0]), 0, 0 },
	{ "ixDIDT_DBR_CTRL2", REG_SMC, 0x0082, 0, &ixDIDT_DBR_CTRL2[0], sizeof(ixDIDT_DBR_CTRL2)/sizeof(ixDIDT_DBR_CTRL2[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_CTRL", REG_SMC, 0x0084, 0, &ixDIDT_DBR_STALL_CTRL[0], sizeof(ixDIDT_DBR_STALL_CTRL)/sizeof(ixDIDT_DBR_STALL_CTRL[0]), 0, 0 },
	{ "ixDIDT_DBR_TUNING_CTRL", REG_SMC, 0x0085, 0, &ixDIDT_DBR_TUNING_CTRL[0], sizeof(ixDIDT_DBR_TUNING_CTRL)/sizeof(ixDIDT_DBR_TUNING_CTRL[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_AUTO_RELEASE_CTRL", REG_SMC, 0x0086, 0, &ixDIDT_DBR_STALL_AUTO_RELEASE_CTRL[0], sizeof(ixDIDT_DBR_STALL_AUTO_RELEASE_CTRL)/sizeof(ixDIDT_DBR_STALL_AUTO_RELEASE_CTRL[0]), 0, 0 },
	{ "ixDIDT_DBR_CTRL3", REG_SMC, 0x0087, 0, &ixDIDT_DBR_CTRL3[0], sizeof(ixDIDT_DBR_CTRL3)/sizeof(ixDIDT_DBR_CTRL3[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_PATTERN_1_2", REG_SMC, 0x0088, 0, &ixDIDT_DBR_STALL_PATTERN_1_2[0], sizeof(ixDIDT_DBR_STALL_PATTERN_1_2)/sizeof(ixDIDT_DBR_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_PATTERN_3_4", REG_SMC, 0x0089, 0, &ixDIDT_DBR_STALL_PATTERN_3_4[0], sizeof(ixDIDT_DBR_STALL_PATTERN_3_4)/sizeof(ixDIDT_DBR_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_PATTERN_5_6", REG_SMC, 0x008a, 0, &ixDIDT_DBR_STALL_PATTERN_5_6[0], sizeof(ixDIDT_DBR_STALL_PATTERN_5_6)/sizeof(ixDIDT_DBR_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_PATTERN_7", REG_SMC, 0x008b, 0, &ixDIDT_DBR_STALL_PATTERN_7[0], sizeof(ixDIDT_DBR_STALL_PATTERN_7)/sizeof(ixDIDT_DBR_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_DBR_WEIGHT0_3", REG_SMC, 0x0090, 0, &ixDIDT_DBR_WEIGHT0_3[0], sizeof(ixDIDT_DBR_WEIGHT0_3)/sizeof(ixDIDT_DBR_WEIGHT0_3[0]), 0, 0 },
	{ "ixDIDT_DBR_WEIGHT4_7", REG_SMC, 0x0091, 0, &ixDIDT_DBR_WEIGHT4_7[0], sizeof(ixDIDT_DBR_WEIGHT4_7)/sizeof(ixDIDT_DBR_WEIGHT4_7[0]), 0, 0 },
	{ "ixDIDT_DBR_WEIGHT8_11", REG_SMC, 0x0092, 0, &ixDIDT_DBR_WEIGHT8_11[0], sizeof(ixDIDT_DBR_WEIGHT8_11)/sizeof(ixDIDT_DBR_WEIGHT8_11[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_CTRL", REG_SMC, 0x0093, 0, &ixDIDT_DBR_EDC_CTRL[0], sizeof(ixDIDT_DBR_EDC_CTRL)/sizeof(ixDIDT_DBR_EDC_CTRL[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_THRESHOLD", REG_SMC, 0x0094, 0, &ixDIDT_DBR_EDC_THRESHOLD[0], sizeof(ixDIDT_DBR_EDC_THRESHOLD)/sizeof(ixDIDT_DBR_EDC_THRESHOLD[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_STALL_PATTERN_1_2", REG_SMC, 0x0095, 0, &ixDIDT_DBR_EDC_STALL_PATTERN_1_2[0], sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_1_2)/sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_1_2[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_STALL_PATTERN_3_4", REG_SMC, 0x0096, 0, &ixDIDT_DBR_EDC_STALL_PATTERN_3_4[0], sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_3_4)/sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_3_4[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_STALL_PATTERN_5_6", REG_SMC, 0x0097, 0, &ixDIDT_DBR_EDC_STALL_PATTERN_5_6[0], sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_5_6)/sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_5_6[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_STALL_PATTERN_7", REG_SMC, 0x0098, 0, &ixDIDT_DBR_EDC_STALL_PATTERN_7[0], sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_7)/sizeof(ixDIDT_DBR_EDC_STALL_PATTERN_7[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_STATUS", REG_SMC, 0x0099, 0, &ixDIDT_DBR_EDC_STATUS[0], sizeof(ixDIDT_DBR_EDC_STATUS)/sizeof(ixDIDT_DBR_EDC_STATUS[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_STALL_DELAY_1", REG_SMC, 0x009a, 0, &ixDIDT_DBR_EDC_STALL_DELAY_1[0], sizeof(ixDIDT_DBR_EDC_STALL_DELAY_1)/sizeof(ixDIDT_DBR_EDC_STALL_DELAY_1[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_OVERFLOW", REG_SMC, 0x009e, 0, &ixDIDT_DBR_EDC_OVERFLOW[0], sizeof(ixDIDT_DBR_EDC_OVERFLOW)/sizeof(ixDIDT_DBR_EDC_OVERFLOW[0]), 0, 0 },
	{ "ixDIDT_DBR_EDC_ROLLING_POWER_DELTA", REG_SMC, 0x009f, 0, &ixDIDT_DBR_EDC_ROLLING_POWER_DELTA[0], sizeof(ixDIDT_DBR_EDC_ROLLING_POWER_DELTA)/sizeof(ixDIDT_DBR_EDC_ROLLING_POWER_DELTA[0]), 0, 0 },
	{ "ixDIDT_SQ_STALL_EVENT_COUNTER", REG_SMC, 0x00a0, 0, &ixDIDT_SQ_STALL_EVENT_COUNTER[0], sizeof(ixDIDT_SQ_STALL_EVENT_COUNTER)/sizeof(ixDIDT_SQ_STALL_EVENT_COUNTER[0]), 0, 0 },
	{ "ixDIDT_DB_STALL_EVENT_COUNTER", REG_SMC, 0x00a1, 0, &ixDIDT_DB_STALL_EVENT_COUNTER[0], sizeof(ixDIDT_DB_STALL_EVENT_COUNTER)/sizeof(ixDIDT_DB_STALL_EVENT_COUNTER[0]), 0, 0 },
	{ "ixDIDT_TD_STALL_EVENT_COUNTER", REG_SMC, 0x00a2, 0, &ixDIDT_TD_STALL_EVENT_COUNTER[0], sizeof(ixDIDT_TD_STALL_EVENT_COUNTER)/sizeof(ixDIDT_TD_STALL_EVENT_COUNTER[0]), 0, 0 },
	{ "ixDIDT_TCP_STALL_EVENT_COUNTER", REG_SMC, 0x00a3, 0, &ixDIDT_TCP_STALL_EVENT_COUNTER[0], sizeof(ixDIDT_TCP_STALL_EVENT_COUNTER)/sizeof(ixDIDT_TCP_STALL_EVENT_COUNTER[0]), 0, 0 },
	{ "ixDIDT_DBR_STALL_EVENT_COUNTER", REG_SMC, 0x00a4, 0, &ixDIDT_DBR_STALL_EVENT_COUNTER[0], sizeof(ixDIDT_DBR_STALL_EVENT_COUNTER)/sizeof(ixDIDT_DBR_STALL_EVENT_COUNTER[0]), 0, 0 },
