{
    "reg/reg_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "reg/reg_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg_failure/k6_N10_40nm": {
        "test_name": "reg/reg_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg_failure/k6_N10_mem32K_40nm": {
        "test_name": "reg/reg_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg_failure/no_arch": {
        "test_name": "reg/reg_failure/no_arch",
        "architecture": "n/a",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "reg/reg/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 79.6,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "reg/reg/k6_N10_40nm": {
        "test_name": "reg/reg/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "reg/reg/k6_N10_mem32K_40nm": {
        "test_name": "reg/reg/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 76.4,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "reg/reg/no_arch": {
        "test_name": "reg/reg/no_arch",
        "architecture": "n/a",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "reg/reg_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "reg/reg_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reg_port.v",
        "exit": 134,
        "errors": [
            "AST reg_port.v:1 No matching declaration for port b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg_port/k6_N10_40nm": {
        "test_name": "reg/reg_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "reg_port.v",
        "exit": 134,
        "errors": [
            "AST reg_port.v:1 No matching declaration for port b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg_port/k6_N10_mem32K_40nm": {
        "test_name": "reg/reg_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "reg_port.v",
        "exit": 134,
        "errors": [
            "AST reg_port.v:1 No matching declaration for port b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "reg/reg_port/no_arch": {
        "test_name": "reg/reg_port/no_arch",
        "architecture": "n/a",
        "verilog": "reg_port.v",
        "exit": 134,
        "errors": [
            "AST reg_port.v:1 No matching declaration for port b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
