{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543434759967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543434759968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:52:39 2018 " "Processing started: Wed Nov 28 14:52:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543434759968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434759968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434759968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543434761009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543434761010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/sopc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/sopc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system " "Found entity 1: sopc_system" {  } { { "sopc_system/synthesis/sopc_system.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/sopc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_irq_mapper " "Found entity 1: sopc_system_irq_mapper" {  } { { "sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0 " "Found entity 1: sopc_system_mm_interconnect_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_system_mm_interconnect_0_rsp_mux_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771811 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_system_mm_interconnect_0_rsp_mux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sopc_system_mm_interconnect_0_rsp_demux_002" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_system_mm_interconnect_0_rsp_demux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sopc_system_mm_interconnect_0_cmd_mux_002" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_system_mm_interconnect_0_cmd_mux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_system_mm_interconnect_0_cmd_demux_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_system_mm_interconnect_0_cmd_demux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sopc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sopc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771873 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_004_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771881 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_004 " "Found entity 2: sopc_system_mm_interconnect_0_router_004" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_003_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771885 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_003 " "Found entity 2: sopc_system_mm_interconnect_0_router_003" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771888 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_002 " "Found entity 2: sopc_system_mm_interconnect_0_router_002" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_001_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771892 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_001 " "Found entity 2: sopc_system_mm_interconnect_0_router_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771896 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router " "Found entity 2: sopc_system_mm_interconnect_0_router" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_sys_sdram_pll_0 " "Found entity 1: sopc_system_sys_sdram_pll_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_sys_sdram_pll_0_sys_pll " "Found entity 1: sopc_system_sys_sdram_pll_0_sys_pll" {  } { { "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_onchip_memory2_0 " "Found entity 1: sopc_system_onchip_memory2_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0 " "Found entity 1: sopc_system_nios2_gen2_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: sopc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: sopc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: sopc_system_nios2_gen2_0_cpu_bht_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: sopc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: sopc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: sopc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: sopc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: sopc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: sopc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: sopc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: sopc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: sopc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: sopc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: sopc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: sopc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: sopc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: sopc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: sopc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: sopc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: sopc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: sopc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: sopc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: sopc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc_system_nios2_gen2_0_cpu " "Found entity 27: sopc_system_nios2_gen2_0_cpu" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sopc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: sopc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: sopc_system_nios2_gen2_0_cpu_test_bench" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: sopc_system_jtag_uart_0_sim_scfifo_w" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_jtag_uart_0_scfifo_w " "Found entity 2: sopc_system_jtag_uart_0_scfifo_w" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: sopc_system_jtag_uart_0_sim_scfifo_r" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_system_jtag_uart_0_scfifo_r " "Found entity 4: sopc_system_jtag_uart_0_scfifo_r" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_system_jtag_uart_0 " "Found entity 5: sopc_system_jtag_uart_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "sopc_system/synthesis/submodules/SDRAM_Controller.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/SDRAM_Controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "SDRAM_Controller.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/SDRAM_Controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/lab5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772986 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772986 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(329) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(329): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 329 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(339) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(339): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 339 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(349) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(349): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 349 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(693) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(693): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 693 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543434773173 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "NiosII nios_system " "Node instance \"NiosII\" instantiates undefined entity \"nios_system\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "lab5.v" "NiosII" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/lab5.v" 77 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1543434773202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/output_files/lab5.map.smsg " "Generated suppressed messages file D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434773287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543434774717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 28 14:52:54 2018 " "Processing ended: Wed Nov 28 14:52:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543434774717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543434774717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543434774717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434774717 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434775381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543434759967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543434759968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:52:39 2018 " "Processing started: Wed Nov 28 14:52:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543434759968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434759968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434759968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543434761009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543434761010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/sopc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/sopc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system " "Found entity 1: sopc_system" {  } { { "sopc_system/synthesis/sopc_system.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/sopc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_irq_mapper " "Found entity 1: sopc_system_irq_mapper" {  } { { "sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0 " "Found entity 1: sopc_system_mm_interconnect_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_system_mm_interconnect_0_rsp_mux_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771811 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_system_mm_interconnect_0_rsp_mux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sopc_system_mm_interconnect_0_rsp_demux_002" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_system_mm_interconnect_0_rsp_demux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sopc_system_mm_interconnect_0_cmd_mux_002" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_system_mm_interconnect_0_cmd_mux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_system_mm_interconnect_0_cmd_demux_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_system_mm_interconnect_0_cmd_demux" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sopc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sopc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771873 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_004_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771881 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_004 " "Found entity 2: sopc_system_mm_interconnect_0_router_004" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_003_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771885 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_003 " "Found entity 2: sopc_system_mm_interconnect_0_router_003" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771888 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_002 " "Found entity 2: sopc_system_mm_interconnect_0_router_002" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_001_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771892 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router_001 " "Found entity 2: sopc_system_mm_interconnect_0_router_001" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543434771894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_system_mm_interconnect_0_router_default_decode" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771896 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_mm_interconnect_0_router " "Found entity 2: sopc_system_mm_interconnect_0_router" {  } { { "sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_sys_sdram_pll_0 " "Found entity 1: sopc_system_sys_sdram_pll_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_sys_sdram_pll_0_sys_pll " "Found entity 1: sopc_system_sys_sdram_pll_0_sys_pll" {  } { { "sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_onchip_memory2_0 " "Found entity 1: sopc_system_onchip_memory2_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0 " "Found entity 1: sopc_system_nios2_gen2_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434771928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434771928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: sopc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: sopc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: sopc_system_nios2_gen2_0_cpu_bht_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: sopc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: sopc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: sopc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: sopc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: sopc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: sopc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: sopc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: sopc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: sopc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: sopc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: sopc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: sopc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: sopc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: sopc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: sopc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: sopc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: sopc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: sopc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: sopc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: sopc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: sopc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc_system_nios2_gen2_0_cpu " "Found entity 27: sopc_system_nios2_gen2_0_cpu" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sopc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: sopc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: sopc_system_nios2_gen2_0_cpu_test_bench" {  } { { "sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: sopc_system_jtag_uart_0_sim_scfifo_w" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_system_jtag_uart_0_scfifo_w " "Found entity 2: sopc_system_jtag_uart_0_scfifo_w" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: sopc_system_jtag_uart_0_sim_scfifo_r" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_system_jtag_uart_0_scfifo_r " "Found entity 4: sopc_system_jtag_uart_0_scfifo_r" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_system_jtag_uart_0 " "Found entity 5: sopc_system_jtag_uart_0" {  } { { "sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_system/synthesis/submodules/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_system/synthesis/submodules/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "sopc_system/synthesis/submodules/SDRAM_Controller.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/SDRAM_Controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "SDRAM_Controller.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/SDRAM_Controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/lab5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772986 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434772986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434772986 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(329) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(329): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 329 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(339) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(339): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 339 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(349) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(349): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 349 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(693) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(693): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS_sdram.v" "" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v" 693 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1543434773055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543434773173 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "NiosII nios_system " "Node instance \"NiosII\" instantiates undefined entity \"nios_system\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "lab5.v" "NiosII" { Text "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/lab5.v" 77 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1543434773202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/output_files/lab5.map.smsg " "Generated suppressed messages file D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434773287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543434774717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 28 14:52:54 2018 " "Processing ended: Wed Nov 28 14:52:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543434774717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543434774717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543434774717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434774717 ""}
