

================================================================
== Vivado HLS Report for 'polyveck_use_hint'
================================================================
* Date:           Wed Mar 27 17:17:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6411|  6411|  6411|  6411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  6410|  6410|      1282|          -|          -|     5|    no    |
        | + Loop 1.1  |  1280|  1280|         5|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     473|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      59|
|Register         |        -|      -|     117|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     117|     532|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a1_fu_333_p2                    |     +    |      0|  0|  13|           4|           4|
    |a_assign_5_fu_327_p2            |     +    |      0|  0|  21|          14|          14|
    |i_14_fu_149_p2                  |     +    |      0|  0|  12|           3|           1|
    |j_6_fu_173_p2                   |     +    |      0|  0|  16|           9|           1|
    |t_1_i_i_fu_264_p2               |     +    |      0|  0|  32|          18|          32|
    |t_8_fu_233_p2                   |     +    |      0|  0|  31|          24|          24|
    |t_9_fu_255_p2                   |     +    |      0|  0|  31|          24|          24|
    |tmp4_fu_223_p2                  |     +    |      0|  0|  30|          19|          23|
    |tmp_251_i_i_fu_352_p2           |     +    |      0|  0|  32|          23|          24|
    |tmp_3_i_fu_380_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp_57_fu_183_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_6_i_fu_403_p2               |     +    |      0|  0|  15|           2|           5|
    |u_fu_275_p2                     |     +    |      0|  0|  39|           2|          32|
    |a0_fu_357_p2                    |     -    |      0|  0|  32|          24|          24|
    |a_assign_4_fu_269_p2            |     -    |      0|  0|  32|          32|          32|
    |sel_tmp1_fu_421_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_1_i_fu_363_p2               |   icmp   |      0|  0|  18|          24|          23|
    |tmp_2_i_fu_375_p2               |   icmp   |      0|  0|   9|           4|           2|
    |tmp_5_i_fu_398_p2               |   icmp   |      0|  0|   9|           4|           1|
    |tmp_fu_143_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_167_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |sel_tmp2_fu_426_p3              |  select  |      0|  0|   6|           1|           6|
    |tmp_248_i_i_cast_cas_fu_247_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp_4_i_fu_386_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_7_i_fu_409_p3               |  select  |      0|  0|   5|           1|           4|
    |w_vec_coeffs_d0                 |  select  |      0|  0|   6|           1|           6|
    |tmp5_fu_303_p2                  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 473|         262|         335|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    |i_reg_121  |   9|          2|    3|          6|
    |j_reg_132  |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         12|   13|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a1_reg_486                 |   4|   0|    4|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |i_14_reg_446               |   3|   0|    3|          0|
    |i_reg_121                  |   3|   0|    3|          0|
    |j_6_reg_459                |   9|   0|    9|          0|
    |j_reg_132                  |   9|   0|    9|          0|
    |t_9_reg_480                |  24|   0|   24|          0|
    |tmp_1_i_reg_504            |   1|   0|    1|          0|
    |tmp_250_i_i_reg_494        |  10|   0|   10|          0|
    |tmp_63_cast_reg_451        |   3|   0|   12|          9|
    |tmp_64_cast_reg_464        |  12|   0|   64|         52|
    |u_vec_coeffs_load_reg_475  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 117|   0|  178|         61|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|w_vec_coeffs_address0  | out |   11|  ap_memory |    w_vec_coeffs   |     array    |
|w_vec_coeffs_ce0       | out |    1|  ap_memory |    w_vec_coeffs   |     array    |
|w_vec_coeffs_we0       | out |    1|  ap_memory |    w_vec_coeffs   |     array    |
|w_vec_coeffs_d0        | out |    6|  ap_memory |    w_vec_coeffs   |     array    |
|u_vec_coeffs_address0  | out |   11|  ap_memory |    u_vec_coeffs   |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |    u_vec_coeffs   |     array    |
|u_vec_coeffs_q0        |  in |   32|  ap_memory |    u_vec_coeffs   |     array    |
|h_vec_coeffs_address0  | out |   11|  ap_memory |    h_vec_coeffs   |     array    |
|h_vec_coeffs_ce0       | out |    1|  ap_memory |    h_vec_coeffs   |     array    |
|h_vec_coeffs_q0        |  in |    1|  ap_memory |    h_vec_coeffs   |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "br label %.loopexit" [polyvec.c:330]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -3" [polyvec.c:330]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.34ns)   --->   "%i_14 = add i3 %i, 1" [polyvec.c:330]   --->   Operation 12 'add' 'i_14' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %.preheader.preheader" [polyvec.c:330]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:330]   --->   Operation 14 'bitconcatenate' 'tmp_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i11 %tmp_56 to i12" [polyvec.c:331]   --->   Operation 15 'zext' 'tmp_63_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:331]   --->   Operation 16 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:333]   --->   Operation 17 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_6, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.34ns)   --->   "%tmp_s = icmp eq i9 %j, -256" [polyvec.c:331]   --->   Operation 19 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 20 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%j_6 = add i9 %j, 1" [polyvec.c:331]   --->   Operation 21 'add' 'j_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.loopexit, label %_ifconv" [polyvec.c:331]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i9 %j to i12" [polyvec.c:332]   --->   Operation 23 'zext' 'tmp_34_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "%tmp_57 = add i12 %tmp_34_cast, %tmp_63_cast" [polyvec.c:332]   --->   Operation 24 'add' 'tmp_57' <Predicate = (!tmp_s)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i12 %tmp_57 to i64" [polyvec.c:332]   --->   Operation 25 'zext' 'tmp_64_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [1280 x i32]* %u_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:332]   --->   Operation 26 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:332]   --->   Operation 27 'load' 'u_vec_coeffs_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.73>
ST_4 : Operation 29 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:332]   --->   Operation 29 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%t = trunc i32 %u_vec_coeffs_load to i19" [polyvec.c:332]   --->   Operation 30 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%t_cast = zext i19 %t to i24" [rounding.c:47->rounding.c:95->polyvec.c:332]   --->   Operation 31 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_58 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %u_vec_coeffs_load, i32 19, i32 31)" [polyvec.c:332]   --->   Operation 32 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_58, i9 0)" [rounding.c:48->rounding.c:95->polyvec.c:332]   --->   Operation 33 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = zext i22 %tmp_i_i to i23" [rounding.c:48->rounding.c:95->polyvec.c:332]   --->   Operation 34 'zext' 'tmp_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.96ns)   --->   "%tmp4 = add i23 -261889, %tmp_i_i_cast" [rounding.c:49->rounding.c:95->polyvec.c:332]   --->   Operation 35 'add' 'tmp4' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i23 %tmp4 to i24" [rounding.c:49->rounding.c:95->polyvec.c:332]   --->   Operation 36 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.98ns)   --->   "%t_8 = add i24 %tmp4_cast, %t_cast" [rounding.c:49->rounding.c:95->polyvec.c:332]   --->   Operation 37 'add' 't_8' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_8, i32 23)" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 38 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%tmp_248_i_i_cast_cas = select i1 %tmp_59, i24 523776, i24 0" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 39 'select' 'tmp_248_i_i_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_9 = add i24 %tmp_248_i_i_cast_cas, %t_8" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 40 'add' 't_9' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.49>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%t_11_cast = sext i24 %t_9 to i32" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 41 'sext' 't_11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i_i = add i32 261887, %u_vec_coeffs_load" [rounding.c:51->rounding.c:95->polyvec.c:332]   --->   Operation 42 'add' 't_1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%a_assign_4 = sub i32 %t_1_i_i, %t_11_cast" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 43 'sub' 'a_assign_4' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (2.18ns)   --->   "%u = add i32 -1, %a_assign_4" [rounding.c:55->rounding.c:95->polyvec.c:332]   --->   Operation 44 'add' 'u' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_60 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %a_assign_4, i32 19, i32 31)" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 45 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_249_i_i_cast = zext i13 %tmp_60 to i14" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 46 'zext' 'tmp_249_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %u, i32 31)" [rounding.c:55->rounding.c:95->polyvec.c:332]   --->   Operation 47 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.80ns)   --->   "%tmp5 = xor i1 %tmp_61, true" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 48 'xor' 'tmp5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i1 %tmp5 to i14" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 49 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %a_assign_4, i32 19, i32 22)" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 50 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_30 = zext i1 %tmp5 to i4" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 51 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.79ns)   --->   "%a_assign_5 = add i14 %tmp5_cast, %tmp_249_i_i_cast" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 52 'add' 'a_assign_5' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.49ns)   --->   "%a1 = add i4 %tmp_29, %tmp_30" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 53 'add' 'a1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_250_i_i = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %a_assign_5, i32 4, i32 13)" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 54 'partselect' 'tmp_250_i_i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.56>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:332]   --->   Operation 55 'getelementptr' 'h_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i1* %h_vec_coeffs_addr, align 1" [polyvec.c:332]   --->   Operation 56 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_250_i_i_cast = zext i10 %tmp_250_i_i to i24" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 57 'zext' 'tmp_250_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_251_i_i = add i24 8118530, %t_9" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 58 'add' 'tmp_251_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (3.51ns) (root node of TernaryAdder)   --->   "%a0 = sub i24 %tmp_251_i_i, %tmp_250_i_i_cast" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 59 'sub' 'a0' <Predicate = true> <Delay = 3.51> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/1] (2.04ns)   --->   "%tmp_1_i = icmp ugt i24 %a0, 8380417" [rounding.c:98->polyvec.c:332]   --->   Operation 60 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.11>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%w_vec_coeffs_addr = getelementptr [1280 x i6]* %w_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:332]   --->   Operation 61 'getelementptr' 'w_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i1* %h_vec_coeffs_addr, align 1" [polyvec.c:332]   --->   Operation 62 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%a_assign_7_cast6 = zext i4 %a1 to i6" [rounding.c:62->rounding.c:95->polyvec.c:332]   --->   Operation 63 'zext' 'a_assign_7_cast6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%a_assign_7_cast = zext i4 %a1 to i5" [rounding.c:62->rounding.c:95->polyvec.c:332]   --->   Operation 64 'zext' 'a_assign_7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.21ns)   --->   "%tmp_2_i = icmp eq i4 %a1, -1" [rounding.c:99->polyvec.c:332]   --->   Operation 65 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.49ns)   --->   "%tmp_3_i = add i5 1, %a_assign_7_cast" [rounding.c:99->polyvec.c:332]   --->   Operation 66 'add' 'tmp_3_i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_4_i = select i1 %tmp_2_i, i5 0, i5 %tmp_3_i" [rounding.c:99->polyvec.c:332]   --->   Operation 67 'select' 'tmp_4_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_4_i_cast = zext i5 %tmp_4_i to i6" [rounding.c:99->polyvec.c:332]   --->   Operation 68 'zext' 'tmp_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_5_i = icmp eq i4 %a1, 0" [rounding.c:101->polyvec.c:332]   --->   Operation 69 'icmp' 'tmp_5_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (1.49ns)   --->   "%tmp_6_i = add i5 -1, %a_assign_7_cast" [rounding.c:101->polyvec.c:332]   --->   Operation 70 'add' 'tmp_6_i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_7_i = select i1 %tmp_5_i, i5 15, i5 %tmp_6_i" [rounding.c:101->polyvec.c:332]   --->   Operation 71 'select' 'tmp_7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_7_i_cast = sext i5 %tmp_7_i to i6" [rounding.c:101->polyvec.c:332]   --->   Operation 72 'sext' 'tmp_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = and i1 %tmp_1_i, %h_vec_coeffs_load" [rounding.c:98->polyvec.c:332]   --->   Operation 73 'and' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.98ns) (out node of the LUT)   --->   "%sel_tmp2 = select i1 %sel_tmp1, i6 %tmp_4_i_cast, i6 %tmp_7_i_cast" [rounding.c:98->polyvec.c:332]   --->   Operation 74 'select' 'sel_tmp2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.58ns) (out node of the LUT)   --->   "%p_0_i = select i1 %h_vec_coeffs_load, i6 %sel_tmp2, i6 %a_assign_7_cast6" [polyvec.c:332]   --->   Operation 75 'select' 'p_0_i' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.77ns)   --->   "store i6 %p_0_i, i6* %w_vec_coeffs_addr, align 1" [polyvec.c:332]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [polyvec.c:331]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ u_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (br               ) [ 01111111]
i                    (phi              ) [ 00100000]
tmp                  (icmp             ) [ 00111111]
empty                (speclooptripcount) [ 00000000]
i_14                 (add              ) [ 01111111]
StgValue_13          (br               ) [ 00000000]
tmp_56               (bitconcatenate   ) [ 00000000]
tmp_63_cast          (zext             ) [ 00011111]
StgValue_16          (br               ) [ 00111111]
StgValue_17          (ret              ) [ 00000000]
j                    (phi              ) [ 00010000]
tmp_s                (icmp             ) [ 00111111]
empty_34             (speclooptripcount) [ 00000000]
j_6                  (add              ) [ 00111111]
StgValue_22          (br               ) [ 00000000]
tmp_34_cast          (zext             ) [ 00000000]
tmp_57               (add              ) [ 00000000]
tmp_64_cast          (zext             ) [ 00001111]
u_vec_coeffs_addr    (getelementptr    ) [ 00001000]
StgValue_28          (br               ) [ 01111111]
u_vec_coeffs_load    (load             ) [ 00000100]
t                    (trunc            ) [ 00000000]
t_cast               (zext             ) [ 00000000]
tmp_58               (partselect       ) [ 00000000]
tmp_i_i              (bitconcatenate   ) [ 00000000]
tmp_i_i_cast         (zext             ) [ 00000000]
tmp4                 (add              ) [ 00000000]
tmp4_cast            (sext             ) [ 00000000]
t_8                  (add              ) [ 00000000]
tmp_59               (bitselect        ) [ 00000000]
tmp_248_i_i_cast_cas (select           ) [ 00000000]
t_9                  (add              ) [ 00000110]
t_11_cast            (sext             ) [ 00000000]
t_1_i_i              (add              ) [ 00000000]
a_assign_4           (sub              ) [ 00000000]
u                    (add              ) [ 00000000]
tmp_60               (partselect       ) [ 00000000]
tmp_249_i_i_cast     (zext             ) [ 00000000]
tmp_61               (bitselect        ) [ 00000000]
tmp5                 (xor              ) [ 00000000]
tmp5_cast            (zext             ) [ 00000000]
tmp_29               (partselect       ) [ 00000000]
tmp_30               (zext             ) [ 00000000]
a_assign_5           (add              ) [ 00000000]
a1                   (add              ) [ 00000011]
tmp_250_i_i          (partselect       ) [ 00000010]
h_vec_coeffs_addr    (getelementptr    ) [ 00000001]
tmp_250_i_i_cast     (zext             ) [ 00000000]
tmp_251_i_i          (add              ) [ 00000000]
a0                   (sub              ) [ 00000000]
tmp_1_i              (icmp             ) [ 00000001]
w_vec_coeffs_addr    (getelementptr    ) [ 00000000]
h_vec_coeffs_load    (load             ) [ 00000000]
a_assign_7_cast6     (zext             ) [ 00000000]
a_assign_7_cast      (zext             ) [ 00000000]
tmp_2_i              (icmp             ) [ 00000000]
tmp_3_i              (add              ) [ 00000000]
tmp_4_i              (select           ) [ 00000000]
tmp_4_i_cast         (zext             ) [ 00000000]
tmp_5_i              (icmp             ) [ 00000000]
tmp_6_i              (add              ) [ 00000000]
tmp_7_i              (select           ) [ 00000000]
tmp_7_i_cast         (sext             ) [ 00000000]
sel_tmp1             (and              ) [ 00000000]
sel_tmp2             (select           ) [ 00000000]
p_0_i                (select           ) [ 00000000]
StgValue_76          (store            ) [ 00000000]
StgValue_77          (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i13.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="u_vec_coeffs_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="h_vec_coeffs_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="3"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_vec_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_vec_coeffs_load/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="w_vec_coeffs_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="4"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_vec_coeffs_addr/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_76_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/7 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="j_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="1"/>
<pin id="134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_14_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_56_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_63_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_6_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_34_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_57_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="1"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_64_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="t_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="t_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="19" slack="0"/>
<pin id="199" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_58_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_i_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="22" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_i_i_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="0"/>
<pin id="221" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="22" slack="0"/>
<pin id="226" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp4_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="0"/>
<pin id="231" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="23" slack="0"/>
<pin id="235" dir="0" index="1" bw="19" slack="0"/>
<pin id="236" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_8/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_59_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="24" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_248_i_i_cast_cas_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="24" slack="0"/>
<pin id="250" dir="0" index="2" bw="24" slack="0"/>
<pin id="251" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_248_i_i_cast_cas/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="t_9_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="0"/>
<pin id="257" dir="0" index="1" bw="24" slack="0"/>
<pin id="258" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_9/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_11_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_11_cast/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="t_1_i_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1_i_i/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="a_assign_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="24" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_assign_4/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="u_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_60_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_249_i_i_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_249_i_i_cast/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_61_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp5_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_29_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_30_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="a_assign_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="13" slack="0"/>
<pin id="330" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_5/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="a1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_250_i_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="5" slack="0"/>
<pin id="344" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_250_i_i/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_250_i_i_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="1"/>
<pin id="351" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_250_i_i_cast/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_251_i_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="0"/>
<pin id="354" dir="0" index="1" bw="24" slack="2"/>
<pin id="355" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_251_i_i/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="a0_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a0/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_1_i_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="0"/>
<pin id="365" dir="0" index="1" bw="24" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="a_assign_7_cast6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="2"/>
<pin id="371" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_assign_7_cast6/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="a_assign_7_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="2"/>
<pin id="374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_assign_7_cast/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_2_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="2"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_3_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_4_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_4_i_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_5_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="2"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_6_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_7_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_i/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_7_i_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_i_cast/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sel_tmp1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sel_tmp2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_0_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="6" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i/7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_14_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_63_cast_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="1"/>
<pin id="453" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63_cast "/>
</bind>
</comp>

<comp id="459" class="1005" name="j_6_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_64_cast_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="3"/>
<pin id="466" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_64_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="u_vec_coeffs_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="u_vec_coeffs_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="t_9_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="1"/>
<pin id="482" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="t_9 "/>
</bind>
</comp>

<comp id="486" class="1005" name="a1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="2"/>
<pin id="488" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_250_i_i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="1"/>
<pin id="496" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_250_i_i "/>
</bind>
</comp>

<comp id="499" class="1005" name="h_vec_coeffs_addr_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="1"/>
<pin id="501" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="h_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_1_i_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="125" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="125" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="125" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="136" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="136" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="136" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="196"><net_src comp="89" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="89" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="201" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="197" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="233" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="275" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="269" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="303" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="309" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="291" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="313" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="323" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="349" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="372" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="380" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="372" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="398" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="102" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="394" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="417" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="102" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="426" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="369" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="434" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="449"><net_src comp="149" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="454"><net_src comp="163" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="462"><net_src comp="173" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="467"><net_src comp="188" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="473"><net_src comp="82" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="478"><net_src comp="89" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="483"><net_src comp="255" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="489"><net_src comp="333" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="497"><net_src comp="339" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="502"><net_src comp="95" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="507"><net_src comp="363" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="421" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_vec_coeffs | {7 }
 - Input state : 
	Port: polyveck_use_hint : u_vec_coeffs | {3 4 }
	Port: polyveck_use_hint : h_vec_coeffs | {6 7 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_14 : 1
		StgValue_13 : 2
		tmp_56 : 1
		tmp_63_cast : 2
	State 3
		tmp_s : 1
		j_6 : 1
		StgValue_22 : 2
		tmp_34_cast : 1
		tmp_57 : 2
		tmp_64_cast : 3
		u_vec_coeffs_addr : 4
		u_vec_coeffs_load : 5
	State 4
		t : 1
		t_cast : 2
		tmp_58 : 1
		tmp_i_i : 2
		tmp_i_i_cast : 3
		tmp4 : 4
		tmp4_cast : 5
		t_8 : 6
		tmp_59 : 7
		tmp_248_i_i_cast_cas : 8
		t_9 : 9
	State 5
		a_assign_4 : 1
		u : 2
		tmp_60 : 2
		tmp_249_i_i_cast : 3
		tmp_61 : 3
		tmp5 : 4
		tmp5_cast : 4
		tmp_29 : 2
		tmp_30 : 4
		a_assign_5 : 5
		a1 : 5
		tmp_250_i_i : 6
	State 6
		h_vec_coeffs_load : 1
		a0 : 1
		tmp_1_i : 2
	State 7
		tmp_3_i : 1
		tmp_4_i : 2
		tmp_4_i_cast : 3
		tmp_6_i : 1
		tmp_7_i : 2
		tmp_7_i_cast : 3
		sel_tmp1 : 1
		sel_tmp2 : 4
		p_0_i : 5
		StgValue_76 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         i_14_fu_149         |    0    |    12   |
|          |          j_6_fu_173         |    0    |    16   |
|          |        tmp_57_fu_183        |    0    |    18   |
|          |         tmp4_fu_223         |    0    |    29   |
|          |          t_8_fu_233         |    0    |    30   |
|          |          t_9_fu_255         |    0    |    31   |
|    add   |        t_1_i_i_fu_264       |    0    |    32   |
|          |           u_fu_275          |    0    |    39   |
|          |      a_assign_5_fu_327      |    0    |    20   |
|          |          a1_fu_333          |    0    |    13   |
|          |      tmp_251_i_i_fu_352     |    0    |    32   |
|          |        tmp_3_i_fu_380       |    0    |    13   |
|          |        tmp_6_i_fu_403       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    sub   |      a_assign_4_fu_269      |    0    |    32   |
|          |          a0_fu_357          |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_143         |    0    |    9    |
|          |         tmp_s_fu_167        |    0    |    13   |
|   icmp   |        tmp_1_i_fu_363       |    0    |    18   |
|          |        tmp_2_i_fu_375       |    0    |    9    |
|          |        tmp_5_i_fu_398       |    0    |    9    |
|----------|-----------------------------|---------|---------|
|          | tmp_248_i_i_cast_cas_fu_247 |    0    |    24   |
|          |        tmp_4_i_fu_386       |    0    |    5    |
|  select  |        tmp_7_i_fu_409       |    0    |    5    |
|          |       sel_tmp2_fu_426       |    0    |    6    |
|          |         p_0_i_fu_434        |    0    |    6    |
|----------|-----------------------------|---------|---------|
|    xor   |         tmp5_fu_303         |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       sel_tmp1_fu_421       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        tmp_56_fu_155        |    0    |    0    |
|          |        tmp_i_i_fu_211       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_63_cast_fu_163     |    0    |    0    |
|          |      tmp_34_cast_fu_179     |    0    |    0    |
|          |      tmp_64_cast_fu_188     |    0    |    0    |
|          |        t_cast_fu_197        |    0    |    0    |
|          |     tmp_i_i_cast_fu_219     |    0    |    0    |
|   zext   |   tmp_249_i_i_cast_fu_291   |    0    |    0    |
|          |       tmp5_cast_fu_309      |    0    |    0    |
|          |        tmp_30_fu_323        |    0    |    0    |
|          |   tmp_250_i_i_cast_fu_349   |    0    |    0    |
|          |   a_assign_7_cast6_fu_369   |    0    |    0    |
|          |    a_assign_7_cast_fu_372   |    0    |    0    |
|          |     tmp_4_i_cast_fu_394     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |           t_fu_193          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_58_fu_201        |    0    |    0    |
|partselect|        tmp_60_fu_281        |    0    |    0    |
|          |        tmp_29_fu_313        |    0    |    0    |
|          |      tmp_250_i_i_fu_339     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       tmp4_cast_fu_229      |    0    |    0    |
|   sext   |       t_11_cast_fu_261      |    0    |    0    |
|          |     tmp_7_i_cast_fu_417     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_59_fu_239        |    0    |    0    |
|          |        tmp_61_fu_295        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   470   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        a1_reg_486       |    4   |
|h_vec_coeffs_addr_reg_499|   11   |
|       i_14_reg_446      |    3   |
|        i_reg_121        |    3   |
|       j_6_reg_459       |    9   |
|        j_reg_132        |    9   |
|       t_9_reg_480       |   24   |
|     tmp_1_i_reg_504     |    1   |
|   tmp_250_i_i_reg_494   |   10   |
|   tmp_63_cast_reg_451   |   12   |
|   tmp_64_cast_reg_464   |   64   |
|u_vec_coeffs_addr_reg_470|   11   |
|u_vec_coeffs_load_reg_475|   32   |
+-------------------------+--------+
|          Total          |   193  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||   2.7   ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   470  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   193  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   193  |   488  |
+-----------+--------+--------+--------+
