[ERROR]: during executing yosys script /openlane/scripts/yosys/synth.tcl
[ERROR]: Log: ../dev/null
[ERROR]: Last 10 lines:
Generating RTLIL representation for module `\core_flat_v4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
/home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:11: ERROR: syntax error, unexpected TOK_INPUT, expecting ',' or '=' or ')'
child process exited abnormally

[ERROR]: Creating issue reproducible...
[ERROR]: Step 2 (synthesis) failed with error:
-code 1 -level 0 -errorcode NONE -errorinfo {
    while executing
"throw_error"
    (procedure "run_tcl_script" line 219)
    invoked from within
"run_tcl_script -tool yosys -no_consume {*}$args"
    (procedure "run_yosys_script" line 2)
    invoked from within
"run_yosys_script $::env(SYNTH_SCRIPT) -indexed_log $arg_values(-indexed_log)"
    (procedure "run_yosys" line 44)
    invoked from within
"run_yosys -output $::env(synthesis_tmpfiles)/pg_define.v -no_set_netlist"
    (procedure "run_synthesis" line 48)
    invoked from within
"run_synthesis"} -errorline 1
[ERROR]: Flow failed.
