Analysis & Synthesis report for lab9
Sat Apr 04 14:12:38 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Apr 04 14:12:38 2020           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab9                                        ;
; Top-level Entity Name              ; lab9_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab9_top           ; lab9               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; N/A    ; Qsys         ; 18.0    ; N/A          ; N/A          ; |lab9_top|lab7_soc:lab9_qsystem ; lab7_soc.qsys   ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 04 14:12:20 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/mux4.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file addroundkey.sv
    Info (12023): Found entity 1: addroundkey File: C:/Users/megge/Documents/GitHub/ECE385/lab9/addroundkey.sv Line: 1
    Info (12023): Found entity 2: mux11 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/addroundkey.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/lab7_soc.v
    Info (12023): Found entity 1: lab7_soc File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/lab7_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab7_soc_irq_mapper File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux_002 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux_002 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_004_default_decode File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_004 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_002 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_001 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_timer_0.v
    Info (12023): Found entity 1: lab7_soc_timer_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab7_soc_sysid_qsys_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
    Info (12023): Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab7_soc_sdram_pll_stdsync_sv6 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab7_soc_sdram_pll_altpll_lqa2 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab7_soc_sdram_pll File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram.v
    Info (12023): Found entity 1: lab7_soc_sdram_input_efifo_module File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab7_soc_sdram File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab7_soc_onchip_memory2_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab7_soc_nios2_gen2_0_cpu File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab7_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab7_soc_jtag_uart_0_scfifo_w File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab7_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab7_soc_jtag_uart_0_scfifo_r File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab7_soc_jtag_uart_0 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/avalon_aes_interface.sv
    Info (12023): Found entity 1: avalon_aes_interface File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/avalon_aes_interface.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file subbytes.sv
    Info (12023): Found entity 1: SubBytes File: C:/Users/megge/Documents/GitHub/ECE385/lab9/SubBytes.sv Line: 14
    Info (12023): Found entity 2: InvSubBytes File: C:/Users/megge/Documents/GitHub/ECE385/lab9/SubBytes.sv Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file lab9_top.sv
    Info (12023): Found entity 1: lab9_top File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab9_top.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file keyexpansion.sv
    Info (12023): Found entity 1: KeyExpansion File: C:/Users/megge/Documents/GitHub/ECE385/lab9/KeyExpansion.sv Line: 13
    Info (12023): Found entity 2: KeyExpansionOne File: C:/Users/megge/Documents/GitHub/ECE385/lab9/KeyExpansion.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file invshiftrows.sv
    Info (12023): Found entity 1: InvShiftRows File: C:/Users/megge/Documents/GitHub/ECE385/lab9/InvShiftRows.sv Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file invmixcolumns.sv
    Info (12023): Found entity 1: InvMixColumns File: C:/Users/megge/Documents/GitHub/ECE385/lab9/InvMixColumns.sv Line: 14
    Info (12023): Found entity 2: GF_Mul_9 File: C:/Users/megge/Documents/GitHub/ECE385/lab9/InvMixColumns.sv Line: 74
    Info (12023): Found entity 3: GF_Mul_b File: C:/Users/megge/Documents/GitHub/ECE385/lab9/InvMixColumns.sv Line: 93
    Info (12023): Found entity 4: GF_Mul_d File: C:/Users/megge/Documents/GitHub/ECE385/lab9/InvMixColumns.sv Line: 112
    Info (12023): Found entity 5: GF_Mul_e File: C:/Users/megge/Documents/GitHub/ECE385/lab9/InvMixColumns.sv Line: 131
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: hexdriver File: C:/Users/megge/Documents/GitHub/ECE385/lab9/hexdriver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file avalon_aes_interface.sv
    Info (12023): Found entity 1: avalon_aes_interface File: C:/Users/megge/Documents/GitHub/ECE385/lab9/avalon_aes_interface.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aes.sv
    Info (12023): Found entity 1: AES File: C:/Users/megge/Documents/GitHub/ECE385/lab9/AES.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 2
Warning (10229): Verilog HDL Expression warning at testbench.sv(27): truncated literal to match 32 bits File: C:/Users/megge/Documents/GitHub/ECE385/lab9/testbench.sv Line: 27
Warning (10229): Verilog HDL Expression warning at testbench.sv(28): truncated literal to match 32 bits File: C:/Users/megge/Documents/GitHub/ECE385/lab9/testbench.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/megge/Documents/GitHub/ECE385/lab9/testbench.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab9_top" for the top level hierarchy
Warning (10034): Output port "LEDG" at lab9_top.sv(14) has no driver File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab9_top.sv Line: 14
Warning (10034): Output port "LEDR" at lab9_top.sv(15) has no driver File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab9_top.sv Line: 15
Info (12128): Elaborating entity "lab7_soc" for hierarchy "lab7_soc:lab9_qsystem" File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab9_top.sv Line: 54
Info (12128): Elaborating entity "avalon_aes_interface" for hierarchy "lab7_soc:lab9_qsystem|avalon_aes_interface:aes" File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/lab7_soc.v Line: 105
Info (12128): Elaborating entity "AES" for hierarchy "lab7_soc:lab9_qsystem|avalon_aes_interface:aes|AES:decryptionLogic" File: C:/Users/megge/Documents/GitHub/ECE385/lab9/lab7_soc/synthesis/submodules/avalon_aes_interface.sv Line: 49
Warning (10034): Output port "AES_MSG_DEC" at AES.sv(18) has no driver File: C:/Users/megge/Documents/GitHub/ECE385/lab9/AES.sv Line: 18
Info (12128): Elaborating entity "ISDU" for hierarchy "lab7_soc:lab9_qsystem|avalon_aes_interface:aes|AES:decryptionLogic|ISDU:statemachine" File: C:/Users/megge/Documents/GitHub/ECE385/lab9/AES.sv Line: 20
Info (10264): Verilog HDL Case Statement information at ISDU.sv(59): all case item expressions in this case statement are onehot File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 59
Warning (10240): Verilog HDL Always Construct warning at ISDU.sv(48): inferring latch(es) for variable "Next_state_counter", which holds its previous value in one or more paths through the always construct File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Warning (10240): Verilog HDL Always Construct warning at ISDU.sv(48): inferring latch(es) for variable "KeyClock", which holds its previous value in one or more paths through the always construct File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Error (10166): SystemVerilog RTL Coding error at ISDU.sv(48): always_comb construct does not infer purely combinational logic. File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[0]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[1]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[2]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[3]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[4]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[5]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[6]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[7]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[8]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[9]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[10]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[11]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[12]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[13]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[14]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[15]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[16]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[17]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[18]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[19]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[20]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[21]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[22]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[23]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[24]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[25]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[26]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[27]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[28]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[29]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[30]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "KeyClock[31]" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S9" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S8" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S7" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S6" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S5" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S4" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S3" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S2" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S1" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Info (10041): Inferred latch for "Next_state_counter.S0" at ISDU.sv(48) File: C:/Users/megge/Documents/GitHub/ECE385/lab9/ISDU.sv Line: 48
Error (12152): Can't elaborate user hierarchy "lab7_soc:lab9_qsystem|avalon_aes_interface:aes|AES:decryptionLogic|ISDU:statemachine" File: C:/Users/megge/Documents/GitHub/ECE385/lab9/AES.sv Line: 20
Info (144001): Generated suppressed messages file C:/Users/megge/Documents/GitHub/ECE385/lab9/output_files/lab9.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings
    Error: Peak virtual memory: 4759 megabytes
    Error: Processing ended: Sat Apr 04 14:12:40 2020
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/megge/Documents/GitHub/ECE385/lab9/output_files/lab9.map.smsg.


