Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 22:25:14 2025
| Host         : Kahu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xczu1cg
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   118 |
|    Minimum number of control sets                        |   118 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   118 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             233 |           54 |
| Yes          | No                    | No                     |             703 |          213 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             956 |          258 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                       Enable Signal                       |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[4]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer/send_buffer_pop_reg                     | reset_controller/reset                                                 |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer/send_buffer_pop_reg                     | reset_controller/reset                                                 |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[6]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[5]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[4]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[2]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[7]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[3]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[1]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_byte[0]_i_1_n_0                                  |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[0]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[1]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[6]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[2]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[3]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[5]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_byte[7]_i_1__0_n_0                               |                                                                        |                1 |              1 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | intercon_error/prev_error_access[1]_i_1_n_0               |                                                                        |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk |                                                           | processor/processor/memory/mem_op_reg[2]_0[0]                          |                2 |              2 |         1.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/FSM_sequential_rx_state[1]_i_1__0_n_0               | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk |                                                           | reset_controller/fast_reset_reg_n_0                                    |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/p_1_in                         | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/FSM_sequential_rx_state[1]_i_1_n_0                  | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/FSM_sequential_wb_state[1]_i_1__0_n_0               | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/FSM_sequential_wb_state[1]_i_1_n_0                  | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/FSM_sequential_state_reg[0]_rep_9       | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/csr_addr_out_reg[10]_1      | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/irq_tx_ready_enable                     | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/E[0]                                    | reset_controller/reset                                                 |                1 |              2 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_current_bit[2]_i_1_n_0                           |                                                                        |                2 |              3 |         1.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_sample_delay[2]_i_1_n_0                          |                                                                        |                1 |              3 |         3.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/intercon_busy_reg_0[0]                  | processor/arbiter/intercon_peripheral[0]                               |                1 |              3 |         3.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer/FSM_onehot_tx_state_reg[1][0]           | reset_controller/reset                                                 |                2 |              3 |         1.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer/FSM_onehot_tx_state_reg[2][0]           | reset_controller/reset                                                 |                1 |              3 |         3.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer/FSM_onehot_tx_state_reg[1][0]           | reset_controller/reset                                                 |                2 |              3 |         1.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer/FSM_onehot_tx_state_reg[2][0]           | reset_controller/reset                                                 |                1 |              3 |         3.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_current_bit[2]_i_1__0_n_0                        |                                                                        |                2 |              3 |         1.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_sample_delay[2]_i_1__0_n_0                       |                                                                        |                1 |              3 |         3.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/dmem_if/wb_outputs[adr][31]_i_1_n_0             | processor/processor/execute/alu_instance/FSM_sequential_state_reg[0]_0 |                1 |              4 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/rx_sample_value[3]_i_1__0_n_0                       |                                                                        |                2 |              4 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/FSM_sequential_state[1]_i_1__0_n_0      | reset_controller/reset                                                 |                3 |              4 |         1.33 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/rx_sample_value[3]_i_1_n_0                          |                                                                        |                2 |              4 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/recv_buffer_pop_reg_n_0                             | reset_controller/reset                                                 |                1 |              5 |         5.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/recv_buffer_pop_reg_n_0                             | reset_controller/reset                                                 |                1 |              5 |         5.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/p_1_in                         | processor/processor/execute/alu_instance/mem_r_ack_reg[0]              |                4 |              5 |         1.25 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer_push_reg_0                              | reset_controller/reset                                                 |                1 |              5 |         5.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/recv_buffer_push_reg_n_0                            | reset_controller/reset                                                 |                2 |              5 |         2.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer_pop_reg_n_0                             | reset_controller/reset                                                 |                2 |              5 |         2.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer_push_reg_0                              | reset_controller/reset                                                 |                2 |              5 |         2.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/recv_buffer_push_reg_n_0                            | reset_controller/reset                                                 |                1 |              5 |         5.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer_pop_reg_n_0                             | reset_controller/reset                                                 |                2 |              5 |         2.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/send_buffer_input                       | processor/arbiter/FSM_sequential_state_reg[0]_3                        |                1 |              7 |         7.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/wb_outputs_reg[we]                      | processor/arbiter/FSM_sequential_state_reg[0]_2                        |                1 |              7 |         7.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/sample_clk_counter[7]_i_2__0_n_0                    | uart1/sample_clk_counter[7]_i_1__0_n_0                                 |                3 |              8 |         2.67 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/dmem_if/mem_data_out[23]_i_1_n_0                | processor/arbiter/FSM_sequential_state_reg[1]_32                       |                3 |              8 |         2.67 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/dmem_if/wb_outputs[dat][31]_i_1_n_0             | processor/processor/execute/alu_instance/FSM_sequential_state_reg[1]_0 |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/sample_clk_counter[7]_i_2_n_0                       | uart0/clear                                                            |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/recv_buffer/data_out[7]_i_1__2_n_0                  |                                                                        |                1 |              8 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer/data_out[7]_i_1_n_0                     |                                                                        |                1 |              8 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/recv_buffer/data_out[7]_i_1__0_n_0                  |                                                                        |                1 |              8 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/mem_op_reg[2]_0[0]             | processor/processor/decode/instruction_reg[6]_20                       |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/sample_clk                                          | reset_controller/reset                                                 |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/wb_dat_out[7]_i_1_n_0                               |                                                                        |                3 |              8 |         2.67 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer/data_out[7]_i_1__1_n_0                  |                                                                        |                1 |              8 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/wb_dat_out[7]_i_1__0_n_0                            |                                                                        |                3 |              8 |         2.67 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/sample_clk_reg_n_0                                  | reset_controller/reset                                                 |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/wb_outputs_reg[we]_3[0]                 | reset_controller/reset                                                 |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/wb_outputs_reg[we]_4[0]                 | reset_controller/reset                                                 |                2 |              8 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/E[0]                           | processor/processor/memory/rd_write_out0                               |                6 |              9 |         1.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/E[0]                           |                                                                        |                5 |             10 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/mem_op_reg[2]_0[0]             | processor/processor/decode/instruction_reg[31]_0                       |                5 |             11 |         2.20 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/direction_register                      | reset_controller/reset                                                 |                5 |             12 |         2.40 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | reset_controller/fast_reset_reg_0[0]                      | processor/processor/execute/alu_instance/SR[0]                         |                4 |             12 |         3.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/ack_reg[0]                              | reset_controller/reset                                                 |                6 |             12 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/wb_outputs_reg[we]_1[0]                 | reset_controller/reset                                                 |                3 |             12 |         4.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/recv_buffer/memory_reg_0_31_0_7_i_1__2_n_0          |                                                                        |                1 |             16 |        16.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/recv_buffer/memory_reg_0_31_0_7_i_1_n_0             |                                                                        |                1 |             16 |        16.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart1/send_buffer/memory_reg_0_31_0_7_i_1__0_n_0          |                                                                        |                1 |             16 |        16.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | uart0/send_buffer/memory_reg_0_31_0_7_i_1__1_n_0          |                                                                        |                1 |             16 |        16.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/dmem_if/mem_data_out[23]_i_1_n_0                |                                                                        |               12 |             24 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/dmem_if/wb_outputs[dat][31]_i_1_n_0             |                                                                        |                7 |             24 |         3.43 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/E[0]                           | processor/processor/memory/mem_r_ack_reg_2[0]                          |               11 |             30 |         2.73 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/csr_addr_out_reg[0]_3[0]    | reset_controller/reset                                                 |               20 |             30 |         1.50 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/FSM_sequential_state_reg[0]_rep_56      |                                                                        |               13 |             30 |         2.31 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk |                                                           | reset_controller/fast_reset_reg_1                                      |                4 |             31 |         7.75 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk |                                                           | reset_controller/fast_reset_reg_2                                      |                4 |             31 |         7.75 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/sel                                     | reset_controller/reset                                                 |                4 |             32 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/ctrl_run_reg                            | reset_controller/reset                                                 |                4 |             32 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/FSM_sequential_state_reg[0]_rep_4[0]    | reset_controller/reset                                                 |               13 |             32 |         2.46 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/ack_reg_0[0]                            | reset_controller/reset                                                 |               20 |             32 |         1.60 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/wb_outputs_reg[we]_2[0]                 | reset_controller/reset                                                 |               11 |             32 |         2.91 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/wb_outputs_reg[we]_0[0]                 | reset_controller/reset                                                 |               13 |             32 |         2.46 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/p_1_in                         | processor/processor/execute/alu_instance/mem_op_reg[2]                 |               17 |             32 |         1.88 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/arbiter/FSM_sequential_state_reg[0]_rep_7[0]    | reset_controller/reset                                                 |                9 |             32 |         3.56 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/csr_addr_out_reg[0]_2[0]    |                                                                        |               15 |             32 |         2.13 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | reset_controller/FSM_sequential_state_reg[1][0]           |                                                                        |               20 |             32 |         1.60 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/E[0]                        | reset_controller/reset                                                 |               20 |             32 |         1.60 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/csr_addr_out_reg[0]_1[0]    |                                                                        |               23 |             32 |         1.39 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/csr_addr_out_reg[6]_1[0]    | reset_controller/reset                                                 |               21 |             32 |         1.52 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/csr_addr_out_reg[0]_0[0]    | reset_controller/reset                                                 |               23 |             32 |         1.39 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/mem_r_ack_reg_1[0]             | reset_controller/reset                                                 |               18 |             32 |         1.78 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/csr_unit/mtime_clock_counter_reg[2]_0 | reset_controller/reset                                                 |                4 |             32 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/dmem_if/wb_outputs[adr][31]_i_1_n_0             |                                                                        |               17 |             32 |         1.88 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/icache_disabled.imem_if/E[0]                    | reset_controller/reset                                                 |               20 |             32 |         1.60 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/p_1_in                         |                                                                        |               17 |             36 |         2.12 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | intercon_error/read_error_address                         | reset_controller/reset                                                 |               19 |             36 |         1.89 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/exception_out_reg_1[0]      |                                                                        |               19 |             38 |         2.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | reset_controller/slow_reset_reg_0                         | processor/processor/execute/alu_instance/fast_reset_reg                |               20 |             38 |         1.90 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/count_instr_out_reg_0       | reset_controller/reset                                                 |                8 |             64 |         8.00 |
|  current_count_reg[0]_i_2_n_0                          |                                                           | reset_controller/reset                                                 |                8 |             64 |         8.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | intercon_error/write_error_address                        | reset_controller/reset                                                 |               22 |             68 |         3.09 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | reset_controller/fast_reset_reg_0[0]                      |                                                                        |               42 |             71 |         1.69 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/writeback/p_0_in                      |                                                                        |                5 |             80 |        16.00 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk |                                                           | reset_controller/reset                                                 |               35 |            103 |         2.94 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | reset_controller/slow_reset_reg_0                         |                                                                        |               59 |            124 |         2.10 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk | processor/processor/memory/mem_op_reg[2]_0[0]             |                                                                        |               59 |            132 |         2.24 |
|  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk |                                                           |                                                                        |               76 |            151 |         1.99 |
+--------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


