<stg><name>init_twiddle</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="7" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="115" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:2 %fft_size_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %fft_size

]]></Node>
<StgValue><ssdm name="fft_size_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="11">
<![CDATA[
entry:3 %fft_size_cast = zext i11 %fft_size_read

]]></Node>
<StgValue><ssdm name="fft_size_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %p_lshr_f_cast = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %fft_size_read, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %conv1 = sitodp i32 %fft_size_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %store_ln27 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %conv1 = sitodp i32 %fft_size_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %conv1 = sitodp i32 %fft_size_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %conv1 = sitodp i32 %fft_size_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %conv1 = sitodp i32 %fft_size_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %inverse_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %inverse

]]></Node>
<StgValue><ssdm name="inverse_read"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %conv1 = sitodp i32 %fft_size_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln27 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:2 %icmp_ln27 = icmp_eq  i10 %i_1, i10 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 512, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:4 %add_ln27 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln27 = br i1 %icmp_ln27, void %for.body.split_ifconv, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:2 %trunc_ln28 = trunc i10 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
for.body.split_ifconv:3 %zext_ln28 = zext i9 %trunc_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %conv = sitodp i32 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:93 %store_ln27 = store i10 %add_ln27, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="140" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %conv = sitodp i32 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %conv = sitodp i32 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="142" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %conv = sitodp i32 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="143" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %conv = sitodp i32 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %conv = sitodp i32 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="145" st_id="13" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="147" st_id="15" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="149" st_id="17" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:5 %mul = dmul i64 %conv, i64 6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="152" st_id="20" stage="59" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="153" st_id="21" stage="58" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="154" st_id="22" stage="57" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="155" st_id="23" stage="56" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="156" st_id="24" stage="55" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="157" st_id="25" stage="54" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="158" st_id="26" stage="53" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="159" st_id="27" stage="52" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="160" st_id="28" stage="51" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="161" st_id="29" stage="50" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="162" st_id="30" stage="49" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="163" st_id="31" stage="48" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="164" st_id="32" stage="47" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="165" st_id="33" stage="46" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="166" st_id="34" stage="45" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="167" st_id="35" stage="44" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="168" st_id="36" stage="43" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="169" st_id="37" stage="42" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="170" st_id="38" stage="41" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="171" st_id="39" stage="40" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="172" st_id="40" stage="39" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="173" st_id="41" stage="38" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="174" st_id="42" stage="37" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="175" st_id="43" stage="36" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="176" st_id="44" stage="35" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="177" st_id="45" stage="34" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="178" st_id="46" stage="33" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="179" st_id="47" stage="32" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="180" st_id="48" stage="31" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="181" st_id="49" stage="30" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="182" st_id="50" stage="29" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="183" st_id="51" stage="28" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="184" st_id="52" stage="27" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="185" st_id="53" stage="26" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="186" st_id="54" stage="25" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="187" st_id="55" stage="24" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="188" st_id="56" stage="23" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="189" st_id="57" stage="22" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="190" st_id="58" stage="21" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="191" st_id="59" stage="20" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="192" st_id="60" stage="19" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="193" st_id="61" stage="18" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="194" st_id="62" stage="17" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="195" st_id="63" stage="16" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="196" st_id="64" stage="15" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="197" st_id="65" stage="14" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="198" st_id="66" stage="13" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="199" st_id="67" stage="12" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="200" st_id="68" stage="11" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="201" st_id="69" stage="10" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="202" st_id="70" stage="9" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="203" st_id="71" stage="8" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="204" st_id="72" stage="7" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="205" st_id="73" stage="6" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="206" st_id="74" stage="5" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="207" st_id="75" stage="4" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="208" st_id="76" stage="3" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="209" st_id="77" stage="2" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="210" st_id="78" stage="1" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:6 %angle = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>

<operation id="211" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inverse_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:7 %bitcast_ln29 = bitcast i64 %angle

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="212" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inverse_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:8 %xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="213" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inverse_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:9 %bitcast_ln29_1 = bitcast i64 %xor_ln29

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="214" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:10 %angle_1 = select i1 %inverse_read, i64 %angle, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="angle_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="215" st_id="79" stage="33" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="216" st_id="79" stage="33" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="217" st_id="80" stage="32" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="218" st_id="80" stage="32" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="219" st_id="81" stage="31" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="220" st_id="81" stage="31" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="221" st_id="82" stage="30" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="222" st_id="82" stage="30" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="223" st_id="83" stage="29" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="224" st_id="83" stage="29" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="225" st_id="84" stage="28" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="226" st_id="84" stage="28" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="227" st_id="85" stage="27" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="228" st_id="85" stage="27" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="229" st_id="86" stage="26" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="230" st_id="86" stage="26" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="231" st_id="87" stage="25" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="232" st_id="87" stage="25" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="233" st_id="88" stage="24" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="234" st_id="88" stage="24" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="235" st_id="89" stage="23" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="236" st_id="89" stage="23" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="237" st_id="90" stage="22" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="238" st_id="90" stage="22" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="239" st_id="91" stage="21" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="240" st_id="91" stage="21" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="241" st_id="92" stage="20" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="242" st_id="92" stage="20" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="243" st_id="93" stage="19" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="244" st_id="93" stage="19" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="245" st_id="94" stage="18" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="246" st_id="94" stage="18" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="247" st_id="95" stage="17" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="248" st_id="95" stage="17" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="249" st_id="96" stage="16" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="250" st_id="96" stage="16" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="251" st_id="97" stage="15" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="252" st_id="97" stage="15" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="253" st_id="98" stage="14" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="254" st_id="98" stage="14" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="255" st_id="99" stage="13" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="256" st_id="99" stage="13" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="257" st_id="100" stage="12" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="258" st_id="100" stage="12" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="259" st_id="101" stage="11" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="260" st_id="101" stage="11" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="261" st_id="102" stage="10" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="262" st_id="102" stage="10" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="263" st_id="103" stage="9" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="264" st_id="103" stage="9" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="265" st_id="104" stage="8" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="266" st_id="104" stage="8" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="267" st_id="105" stage="7" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="268" st_id="105" stage="7" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="269" st_id="106" stage="6" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="270" st_id="106" stage="6" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="271" st_id="107" stage="5" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="272" st_id="107" stage="5" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="273" st_id="108" stage="4" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="274" st_id="108" stage="4" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="275" st_id="109" stage="3" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="276" st_id="109" stage="3" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="277" st_id="110" stage="2" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="278" st_id="110" stage="2" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="279" st_id="111" stage="1" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:11 %LD = call i64 @sin_or_cos<double>, i64 %angle_1, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="280" st_id="111" stage="1" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.body.split_ifconv:52 %LD_1 = call i64 @sin_or_cos<double>, i64 %angle_1, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="281" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:12 %ireg = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="282" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="63" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:13 %trunc_ln590 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="283" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:14 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="284" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:15 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="285" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="11">
<![CDATA[
for.body.split_ifconv:16 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="286" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="52" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:17 %trunc_ln600 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="287" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body.split_ifconv:18 %p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="288" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="53">
<![CDATA[
for.body.split_ifconv:19 %zext_ln604 = zext i53 %p_Result_19

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="289" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body.split_ifconv:20 %man_V_1 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="290" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body.split_ifconv:21 %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="291" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body.split_ifconv:22 %icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>

<operation id="292" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:23 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="293" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:24 %icmp_ln616 = icmp_sgt  i12 %F2, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="294" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:25 %add_ln616 = add i12 %F2, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="295" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:26 %sub_ln616 = sub i12 22, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="296" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.split_ifconv:27 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="297" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:29 %icmp_ln617 = icmp_eq  i12 %F2, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="298" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="54">
<![CDATA[
for.body.split_ifconv:30 %trunc_ln618 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln618"/></StgValue>
</operation>

<operation id="299" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:53 %ireg_1 = bitcast i64 %LD_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="300" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="63" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:54 %trunc_ln590_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln590_1"/></StgValue>
</operation>

<operation id="301" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:55 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="302" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:56 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="303" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="11">
<![CDATA[
for.body.split_ifconv:57 %zext_ln501_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln501_1"/></StgValue>
</operation>

<operation id="304" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:58 %trunc_ln600_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln600_1"/></StgValue>
</operation>

<operation id="305" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body.split_ifconv:59 %p_Result_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="306" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="53">
<![CDATA[
for.body.split_ifconv:60 %zext_ln604_1 = zext i53 %p_Result_21

]]></Node>
<StgValue><ssdm name="zext_ln604_1"/></StgValue>
</operation>

<operation id="307" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body.split_ifconv:61 %man_V_4 = sub i54 0, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="308" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body.split_ifconv:62 %man_V_5 = select i1 %p_Result_20, i54 %man_V_4, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="309" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body.split_ifconv:63 %icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606_1"/></StgValue>
</operation>

<operation id="310" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:64 %F2_1 = sub i12 1075, i12 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="311" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:65 %icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln616_1"/></StgValue>
</operation>

<operation id="312" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:66 %add_ln616_1 = add i12 %F2_1, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="313" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:67 %sub_ln616_1 = sub i12 22, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln616_1"/></StgValue>
</operation>

<operation id="314" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.split_ifconv:68 %sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="315" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:70 %icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln617_1"/></StgValue>
</operation>

<operation id="316" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="54">
<![CDATA[
for.body.split_ifconv:71 %trunc_ln618_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln618_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="317" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12">
<![CDATA[
for.body.split_ifconv:28 %sext_ln616 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln616"/></StgValue>
</operation>

<operation id="318" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:31 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="319" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:38 %icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="320" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:39 %sext_ln616cast = trunc i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="sext_ln616cast"/></StgValue>
</operation>

<operation id="321" st_id="113" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split_ifconv:40 %shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast

]]></Node>
<StgValue><ssdm name="shl_ln639"/></StgValue>
</operation>

<operation id="322" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:41 %select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="323" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:42 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="324" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:43 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="325" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:44 %select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638

]]></Node>
<StgValue><ssdm name="select_ln617"/></StgValue>
</operation>

<operation id="326" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:45 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="327" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:46 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="328" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:47 %and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln616"/></StgValue>
</operation>

<operation id="329" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12">
<![CDATA[
for.body.split_ifconv:69 %sext_ln616_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln616_1"/></StgValue>
</operation>

<operation id="330" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:72 %icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_1"/></StgValue>
</operation>

<operation id="331" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:79 %icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 24

]]></Node>
<StgValue><ssdm name="icmp_ln638_1"/></StgValue>
</operation>

<operation id="332" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:80 %sext_ln616_1cast = trunc i32 %sext_ln616_1

]]></Node>
<StgValue><ssdm name="sext_ln616_1cast"/></StgValue>
</operation>

<operation id="333" st_id="113" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split_ifconv:81 %shl_ln639_1 = shl i24 %trunc_ln618_1, i24 %sext_ln616_1cast

]]></Node>
<StgValue><ssdm name="shl_ln639_1"/></StgValue>
</operation>

<operation id="334" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:82 %select_ln638_1 = select i1 %icmp_ln638_1, i24 %shl_ln639_1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln638_1"/></StgValue>
</operation>

<operation id="335" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:83 %xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606_1"/></StgValue>
</operation>

<operation id="336" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:84 %and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1

]]></Node>
<StgValue><ssdm name="and_ln617_1"/></StgValue>
</operation>

<operation id="337" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:85 %select_ln617_1 = select i1 %and_ln617_1, i24 %trunc_ln618_1, i24 %select_ln638_1

]]></Node>
<StgValue><ssdm name="select_ln617_1"/></StgValue>
</operation>

<operation id="338" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:86 %or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1

]]></Node>
<StgValue><ssdm name="or_ln617_1"/></StgValue>
</operation>

<operation id="339" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:87 %xor_ln617_1 = xor i1 %or_ln617_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617_1"/></StgValue>
</operation>

<operation id="340" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:88 %and_ln616_1 = and i1 %icmp_ln616_1, i1 %xor_ln617_1

]]></Node>
<StgValue><ssdm name="and_ln616_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="341" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="54" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:32 %zext_ln621 = zext i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="342" st_id="114" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body.split_ifconv:33 %ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="ashr_ln621"/></StgValue>
</operation>

<operation id="343" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="54">
<![CDATA[
for.body.split_ifconv:34 %trunc_ln621 = trunc i54 %ashr_ln621

]]></Node>
<StgValue><ssdm name="trunc_ln621"/></StgValue>
</operation>

<operation id="344" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:35 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="345" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:36 %select_ln623 = select i1 %tmp, i24 16777215, i24 0

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="346" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln616" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:37 %select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623

]]></Node>
<StgValue><ssdm name="select_ln620"/></StgValue>
</operation>

<operation id="347" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:48 %select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617

]]></Node>
<StgValue><ssdm name="select_ln616"/></StgValue>
</operation>

<operation id="348" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:49 %select_ln606 = select i1 %icmp_ln606, i24 0, i24 %select_ln616

]]></Node>
<StgValue><ssdm name="select_ln606"/></StgValue>
</operation>

<operation id="349" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="1"/>
<literal name="and_ln616_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:73 %zext_ln621_1 = zext i32 %sext_ln616_1

]]></Node>
<StgValue><ssdm name="zext_ln621_1"/></StgValue>
</operation>

<operation id="350" st_id="114" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="1"/>
<literal name="and_ln616_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body.split_ifconv:74 %ashr_ln621_1 = ashr i54 %man_V_5, i54 %zext_ln621_1

]]></Node>
<StgValue><ssdm name="ashr_ln621_1"/></StgValue>
</operation>

<operation id="351" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="1"/>
<literal name="and_ln616_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="54">
<![CDATA[
for.body.split_ifconv:75 %trunc_ln621_1 = trunc i54 %ashr_ln621_1

]]></Node>
<StgValue><ssdm name="trunc_ln621_1"/></StgValue>
</operation>

<operation id="352" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="0"/>
<literal name="and_ln616_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:76 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="353" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="0"/>
<literal name="and_ln616_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:77 %select_ln623_1 = select i1 %tmp_18, i24 16777215, i24 0

]]></Node>
<StgValue><ssdm name="select_ln623_1"/></StgValue>
</operation>

<operation id="354" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln616_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:78 %select_ln620_1 = select i1 %icmp_ln620_1, i24 %trunc_ln621_1, i24 %select_ln623_1

]]></Node>
<StgValue><ssdm name="select_ln620_1"/></StgValue>
</operation>

<operation id="355" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:89 %select_ln616_2 = select i1 %and_ln616_1, i24 %select_ln620_1, i24 %select_ln617_1

]]></Node>
<StgValue><ssdm name="select_ln616_2"/></StgValue>
</operation>

<operation id="356" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.split_ifconv:90 %select_ln606_1 = select i1 %icmp_ln606_1, i24 0, i24 %select_ln616_2

]]></Node>
<StgValue><ssdm name="select_ln606_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="357" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:0 %i_cast = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="358" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="359" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:50 %twiddle_re_V_addr = getelementptr i24 %twiddle_re_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="twiddle_re_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.body.split_ifconv:51 %store_ln30 = store i24 %select_ln606, i9 %twiddle_re_V_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="361" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:91 %twiddle_im_V_addr = getelementptr i24 %twiddle_im_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="twiddle_im_V_addr"/></StgValue>
</operation>

<operation id="362" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.body.split_ifconv:92 %store_ln31 = store i24 %select_ln606_1, i9 %twiddle_im_V_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="363" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
for.body.split_ifconv:94 %br_ln27 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="364" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
for.end.loopexit:0 %ret_ln33 = ret

]]></Node>
<StgValue><ssdm name="ret_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
