[View]
Entity=memory_tb
Architecture=
TopLevelType=3
[file:.\src\2x1_mux.v]
Enabled=1
[file:.\src\mux_2x1.v]
Enabled=1
[file:.\src\pc.v]
Enabled=1
[file:.\src\pc_tb.asdb]
Enabled=1
[file:.\src\pc_tb.awc]
Enabled=1
[file:.\src\left_shift_two.v]
Enabled=1
[file:.\src\left_shit_two_test.asdb]
Enabled=1
[file:.\src\left_shit_two_test.awc]
Enabled=1
[file:.\src\sp.v]
Enabled=1
[file:.\src\pc_test_bench.asdb]
Enabled=1
[file:.\src\pc_test_bench.awc]
Enabled=1
[file:.\src\adder.v]
Enabled=1
[file:.\src\control_unit.v]
Enabled=1
[file:.\src\controller.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\src\register_file.v]
Enabled=1
[file:.\src\Extender.v]
Enabled=1
[file:.\src\memory.v]
Enabled=1
[file:.\src\memory_data_reg.v]
Enabled=1
[file:.\src\instruction_reg.v]
Enabled=1
[file:.\src\datapath.v]
Enabled=1
[file:.\src\nbit_mux.v]
Enabled=1
[file:.\src\mux_3x1.v]
Enabled=1
[file:.\src\mux_4x1.v]
Enabled=1
[file:.\src\reg_alu_out.v]
Enabled=1
[file:.\src\datatpath_tb.v]
Enabled=1
[file:.\src\test.v]
Enabled=1
