$comment
	File created using the following command:
		vcd file digibot.msim.vcd -direction
$end
$date
	Tue Dec 13 13:00:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module digibot_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLR $end
$var reg 1 # COLL $end
$var wire 1 $ LDIR $end
$var wire 1 % LEN $end
$var wire 1 & RDIR $end
$var wire 1 ' REN $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 0 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 1 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 2 RDIR~output_o $end
$var wire 1 3 LDIR~output_o $end
$var wire 1 4 LEN~output_o $end
$var wire 1 5 REN~output_o $end
$var wire 1 6 CLK~input_o $end
$var wire 1 7 inst|41~feeder_combout $end
$var wire 1 8 CLR~input_o $end
$var wire 1 9 inst|41~q $end
$var wire 1 : COLL~input_o $end
$var wire 1 ; inst9~0_combout $end
$var wire 1 < inst|40~q $end
$var wire 1 = inst15~0_combout $end
$var wire 1 > inst13~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
1%
1&
1'
0(
1)
x*
1+
1,
1-
0.
z/
z0
z1
12
13
14
15
06
07
18
09
0:
0;
0<
0=
0>
$end
#62500
1!
16
#125000
0!
06
#187500
1!
16
#250000
0!
06
#290000
1#
1:
1;
#312500
1!
16
1<
1>
1=
0;
02
03
0$
0&
17
#360000
0#
0:
#375000
0!
06
#437500
1!
16
0<
19
1;
#500000
0!
06
#562500
1!
16
1<
0=
0;
12
1&
07
#625000
0!
06
#687500
1!
16
0<
09
0>
13
1$
#750000
0!
06
#812500
1!
16
#875000
0!
06
#937500
1!
16
#1000000
