[13:45:35.173] <TB3>     INFO: *** Welcome to pxar ***
[13:45:35.173] <TB3>     INFO: *** Today: 2016/04/14
[13:45:35.179] <TB3>     INFO: *** Version: b2a7-dirty
[13:45:35.179] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:35.180] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:35.180] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:35.180] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:35.257] <TB3>     INFO:         clk: 4
[13:45:35.257] <TB3>     INFO:         ctr: 4
[13:45:35.257] <TB3>     INFO:         sda: 19
[13:45:35.257] <TB3>     INFO:         tin: 9
[13:45:35.257] <TB3>     INFO:         level: 15
[13:45:35.257] <TB3>     INFO:         triggerdelay: 0
[13:45:35.257] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:35.257] <TB3>     INFO: Log level: DEBUG
[13:45:35.267] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:45:35.277] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:45:35.280] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:45:35.283] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:36.838] <TB3>     INFO: DUT info: 
[13:45:36.838] <TB3>     INFO: The DUT currently contains the following objects:
[13:45:36.838] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:36.838] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:36.838] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:36.838] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:36.838] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.838] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.839] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.839] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.839] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:36.839] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:36.840] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:36.841] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:36.843] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30900224
[13:45:36.843] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf64f20
[13:45:36.843] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xedb770
[13:45:36.843] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7faae5d94010
[13:45:36.843] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7faaebfff510
[13:45:36.844] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30965760 fPxarMemory = 0x7faae5d94010
[13:45:36.844] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[13:45:36.845] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:45:36.845] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[13:45:36.845] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:37.246] <TB3>     INFO: enter 'restricted' command line mode
[13:45:37.246] <TB3>     INFO: enter test to run
[13:45:37.246] <TB3>     INFO:   test: FPIXTest no parameter change
[13:45:37.246] <TB3>     INFO:   running: fpixtest
[13:45:37.246] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:37.249] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:37.249] <TB3>     INFO: ######################################################################
[13:45:37.249] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:45:37.249] <TB3>     INFO: ######################################################################
[13:45:37.252] <TB3>     INFO: ######################################################################
[13:45:37.252] <TB3>     INFO: PixTestPretest::doTest()
[13:45:37.252] <TB3>     INFO: ######################################################################
[13:45:37.255] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:37.255] <TB3>     INFO:    PixTestPretest::programROC() 
[13:45:37.255] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:55.273] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:45:55.273] <TB3>     INFO: IA differences per ROC:  17.7 18.5 18.5 17.7 17.7 20.1 20.1 17.7 18.5 19.3 19.3 18.5 20.1 20.1 19.3 19.3
[13:45:55.338] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:55.338] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:45:55.338] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:55.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:45:55.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[13:45:55.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.6187 mA
[13:45:55.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  86 Ia 24.6187 mA
[13:45:55.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 23.8187 mA
[13:45:55.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 23.8187 mA
[13:45:56.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.8187 mA
[13:45:56.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  86 Ia 24.6187 mA
[13:45:56.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 23.8187 mA
[13:45:56.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 24.6187 mA
[13:45:56.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 23.0188 mA
[13:45:56.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.6187 mA
[13:45:56.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 23.8187 mA
[13:45:56.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:45:56.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[13:45:56.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[13:45:57.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:45:57.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 24.6187 mA
[13:45:57.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 23.8187 mA
[13:45:57.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:45:57.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:45:57.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 24.6187 mA
[13:45:57.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 23.8187 mA
[13:45:57.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[13:45:57.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  82 Ia 24.6187 mA
[13:45:57.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:45:58.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:45:58.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[13:45:58.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:45:58.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.0188 mA
[13:45:58.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 25.4188 mA
[13:45:58.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  77 Ia 23.0188 mA
[13:45:58.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 24.6187 mA
[13:45:58.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  80 Ia 24.6187 mA
[13:45:58.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  77 Ia 23.0188 mA
[13:45:58.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 25.4188 mA
[13:45:59.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  76 Ia 23.0188 mA
[13:45:59.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:45:59.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[13:45:59.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 23.8187 mA
[13:45:59.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  87 Ia 24.6187 mA
[13:45:59.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[13:45:59.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[13:45:59.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 23.8187 mA
[13:45:59.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  87 Ia 23.8187 mA
[13:45:59.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  88 Ia 23.8187 mA
[13:46:00.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  89 Ia 23.8187 mA
[13:46:00.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  90 Ia 24.6187 mA
[13:46:00.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  87 Ia 23.8187 mA
[13:46:00.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[13:46:00.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[13:46:00.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  86 Ia 24.6187 mA
[13:46:00.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 23.8187 mA
[13:46:00.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[13:46:00.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 23.8187 mA
[13:46:00.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  86 Ia 23.8187 mA
[13:46:01.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  87 Ia 24.6187 mA
[13:46:01.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[13:46:01.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[13:46:01.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  86 Ia 24.6187 mA
[13:46:01.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 23.8187 mA
[13:46:01.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[13:46:01.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[13:46:01.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[13:46:01.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[13:46:02.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 24.6187 mA
[13:46:02.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  75 Ia 23.8187 mA
[13:46:02.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[13:46:02.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 24.6187 mA
[13:46:02.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  74 Ia 23.8187 mA
[13:46:02.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[13:46:02.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[13:46:02.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 24.6187 mA
[13:46:02.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[13:46:02.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[13:46:03.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[13:46:03.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 24.6187 mA
[13:46:03.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  74 Ia 23.8187 mA
[13:46:03.320] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[13:46:03.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[13:46:03.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 24.6187 mA
[13:46:03.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  74 Ia 23.8187 mA
[13:46:03.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.8187 mA
[13:46:03.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[13:46:03.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[13:46:04.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[13:46:04.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[13:46:04.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[13:46:04.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[13:46:04.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[13:46:04.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 23.8187 mA
[13:46:04.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  85 Ia 23.8187 mA
[13:46:04.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  86 Ia 24.6187 mA
[13:46:04.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[13:46:04.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  84 Ia 23.8187 mA
[13:46:05.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  85 Ia 24.6187 mA
[13:46:05.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[13:46:05.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:46:05.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[13:46:05.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[13:46:05.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[13:46:05.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.6187 mA
[13:46:05.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[13:46:05.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[13:46:05.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[13:46:06.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 24.6187 mA
[13:46:06.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 23.8187 mA
[13:46:06.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 23.8187 mA
[13:46:06.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[13:46:06.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[13:46:06.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[13:46:06.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[13:46:06.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:46:06.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.6187 mA
[13:46:06.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[13:46:07.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[13:46:07.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:46:07.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:46:07.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 24.6187 mA
[13:46:07.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[13:46:07.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[13:46:07.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[13:46:07.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[13:46:07.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[13:46:07.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[13:46:08.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[13:46:08.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[13:46:08.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[13:46:08.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[13:46:08.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[13:46:08.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[13:46:08.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 24.6187 mA
[13:46:08.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[13:46:08.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[13:46:08.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[13:46:09.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  86 Ia 24.6187 mA
[13:46:09.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 24.6187 mA
[13:46:09.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  80 Ia 23.8187 mA
[13:46:09.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  81 Ia 23.8187 mA
[13:46:09.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  82 Ia 23.8187 mA
[13:46:09.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[13:46:09.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[13:46:09.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 24.6187 mA
[13:46:09.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  82 Ia 23.8187 mA
[13:46:09.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  83 Ia 23.8187 mA
[13:46:10.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[13:46:10.189] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.8187 mA
[13:46:10.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[13:46:10.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 24.6187 mA
[13:46:10.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  74 Ia 23.8187 mA
[13:46:10.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  75 Ia 23.8187 mA
[13:46:10.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[13:46:10.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[13:46:10.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 24.6187 mA
[13:46:10.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  75 Ia 23.8187 mA
[13:46:11.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[13:46:11.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 24.6187 mA
[13:46:11.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[13:46:11.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[13:46:11.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[13:46:11.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 24.6187 mA
[13:46:11.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  74 Ia 23.8187 mA
[13:46:11.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  75 Ia 23.8187 mA
[13:46:11.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 24.6187 mA
[13:46:11.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  73 Ia 23.8187 mA
[13:46:12.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  74 Ia 23.8187 mA
[13:46:12.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[13:46:12.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 24.6187 mA
[13:46:12.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  73 Ia 23.8187 mA
[13:46:12.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[13:46:12.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[13:46:12.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 24.6187 mA
[13:46:12.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[13:46:12.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[13:46:13.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[13:46:13.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  80 Ia 24.6187 mA
[13:46:13.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[13:46:13.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.8187 mA
[13:46:13.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 23.8187 mA
[13:46:13.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 24.6187 mA
[13:46:13.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[13:46:13.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[13:46:13.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 24.6187 mA
[13:46:13.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[13:46:14.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[13:46:14.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[13:46:14.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[13:46:14.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 25.4188 mA
[13:46:14.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 23.0188 mA
[13:46:14.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 24.6187 mA
[13:46:14.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  76 Ia 23.8187 mA
[13:46:14.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  77 Ia 23.8187 mA
[13:46:14.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  78 Ia 23.8187 mA
[13:46:14.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[13:46:14.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[13:46:14.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  76
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  87
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[13:46:14.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[13:46:14.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  73
[13:46:14.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[13:46:14.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:46:16.682] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:46:16.683] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  18.5  19.3  18.5  20.1  20.1  18.5  19.3  19.3  18.5  19.3  19.3  18.5  18.5  19.3
[13:46:16.714] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:16.714] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:46:16.714] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:16.850] <TB3>     INFO: Expecting 231680 events.
[13:46:25.049] <TB3>     INFO: 231680 events read in total (7482ms).
[13:46:25.206] <TB3>     INFO: Test took 8489ms.
[13:46:25.409] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:46:25.412] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:46:25.416] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 75 and Delta(CalDel) = 57
[13:46:25.419] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 61
[13:46:25.423] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:46:25.426] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:46:25.430] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:46:25.433] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:46:25.437] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 64
[13:46:25.440] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:46:25.443] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:46:25.447] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 77 and Delta(CalDel) = 59
[13:46:25.450] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:46:25.454] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:46:25.457] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:46:25.461] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:46:25.502] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:46:25.539] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:25.539] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:46:25.539] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:25.675] <TB3>     INFO: Expecting 231680 events.
[13:46:33.916] <TB3>     INFO: 231680 events read in total (7527ms).
[13:46:33.920] <TB3>     INFO: Test took 8377ms.
[13:46:33.943] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[13:46:34.267] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:46:34.271] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 28.5
[13:46:34.274] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:46:34.278] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[13:46:34.281] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[13:46:34.284] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:46:34.288] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[13:46:34.291] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[13:46:34.295] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[13:46:34.298] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:46:34.302] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[13:46:34.305] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[13:46:34.309] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:46:34.312] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:46:34.316] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:46:34.357] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:46:34.357] <TB3>     INFO: CalDel:      138   141   132   134   131   132   139   136   146   131   135   134   141   143   142   144
[13:46:34.357] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:46:34.361] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat
[13:46:34.362] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C1.dat
[13:46:34.362] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C2.dat
[13:46:34.362] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C3.dat
[13:46:34.362] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C4.dat
[13:46:34.362] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C5.dat
[13:46:34.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C6.dat
[13:46:34.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C7.dat
[13:46:34.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C8.dat
[13:46:34.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C9.dat
[13:46:34.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C10.dat
[13:46:34.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C11.dat
[13:46:34.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C12.dat
[13:46:34.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C13.dat
[13:46:34.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C14.dat
[13:46:34.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:46:34.364] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:46:34.364] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:34.365] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:46:34.365] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:46:34.451] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:46:34.451] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:46:34.451] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:46:34.451] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:46:34.454] <TB3>     INFO: ######################################################################
[13:46:34.454] <TB3>     INFO: PixTestTiming::doTest()
[13:46:34.454] <TB3>     INFO: ######################################################################
[13:46:34.454] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:34.454] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:46:34.454] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:34.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:36.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:38.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:40.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:43.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:45.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:47.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:50.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:52.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:54.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:56.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:59.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:47:01.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:47:03.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:47:05.924] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:47:08.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:47:10.472] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:22.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:24.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:25.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:27.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:29.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:31.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:32.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:34.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:45.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:49.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:52.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:56.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:59.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:48:03.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:48:06.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:48:09.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:48:21.422] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:48:33.857] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:48:46.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:48:58.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:49:11.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:49:23.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:49:36.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:49:48.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:49:50.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:49:53.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:49:55.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:49:57.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:49:59.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:50:02.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:50:04.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:50:06.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:50:09.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:50:11.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:50:13.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:50:15.832] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:50:18.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:50:20.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:50:22.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:50:24.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:50:27.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:50:29.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:50:31.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:50:34.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:50:36.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:50:38.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:50:40.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:50:43.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:50:45.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:50:47.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:50:49.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:50:52.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:50:54.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:50:56.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:50:59.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:51:01.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:51:02.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:51:04.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:51:05.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:51:07.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:51:08.894] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:51:10.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:51:11.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:51:13.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:51:14.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:51:16.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:51:18.015] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:51:19.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:51:21.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:51:22.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:51:24.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:51:25.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:51:27.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:51:28.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:51:30.182] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:51:31.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:51:33.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:51:34.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:51:36.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:51:37.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:51:39.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:51:40.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:51:42.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:51:43.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:51:45.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:51:46.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:51:48.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:51:49.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:51:52.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:51:54.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:51:56.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:51:59.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:52:01.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:52:03.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:52:05.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:52:08.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:52:10.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:52:12.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:52:14.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:52:17.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:52:19.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:52:21.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:52:24.063] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:52:26.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:52:28.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:52:30.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:52:33.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:52:35.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:52:37.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:52:39.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:52:42.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:52:44.909] <TB3>     INFO: TBM Phase Settings: 204
[13:52:44.909] <TB3>     INFO: 400MHz Phase: 3
[13:52:44.909] <TB3>     INFO: 160MHz Phase: 6
[13:52:44.909] <TB3>     INFO: Functional Phase Area: 4
[13:52:44.911] <TB3>     INFO: Test took 370457 ms.
[13:52:44.912] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:52:44.912] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:44.912] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:52:44.912] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:44.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:52:46.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:52:47.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:52:49.095] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:52:50.616] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:52:52.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:52:53.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:52:55.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:52:56.697] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:52:58.217] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:52:59.736] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:53:01.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:53:02.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:53:04.295] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:53:05.814] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:53:07.335] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:53:08.855] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:53:10.376] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:53:11.896] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:53:14.169] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:53:16.444] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:53:18.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:53:20.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:53:22.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:53:24.031] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:53:25.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:53:27.070] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:53:29.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:53:31.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:53:33.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:53:36.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:53:37.685] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:53:39.204] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:53:40.724] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:53:42.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:53:44.517] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:53:46.790] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:53:49.066] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:53:51.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:53:52.860] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:53:54.380] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:53:55.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:53:57.419] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:53:59.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:54:01.967] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:54:04.241] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:54:06.516] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:54:08.036] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:54:09.556] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:54:11.075] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:54:12.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:54:14.116] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:54:15.636] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:54:17.155] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:54:18.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:54:20.195] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:54:21.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:54:23.236] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:54:24.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:54:26.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:54:27.795] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:54:29.315] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:54:30.836] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:54:32.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:54:34.258] <TB3>     INFO: ROC Delay Settings: 219
[13:54:34.258] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:54:34.258] <TB3>     INFO: ROC Port 0 Delay: 3
[13:54:34.258] <TB3>     INFO: ROC Port 1 Delay: 3
[13:54:34.258] <TB3>     INFO: Functional ROC Area: 4
[13:54:34.261] <TB3>     INFO: Test took 109349 ms.
[13:54:34.261] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:54:34.261] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:34.261] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:54:34.261] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:35.400] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80c0 40c8 40c8 40c8 40c8 40c9 40c9 40c9 40c9 e062 c000 
[13:54:35.401] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e022 c000 
[13:54:35.401] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[13:54:35.401] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:54:49.543] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:49.543] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:55:03.657] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:03.657] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:55:17.731] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:17.731] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:55:31.782] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:31.782] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:55:45.845] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:45.845] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:55:59.860] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:59.860] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:56:13.870] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:13.870] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:56:27.921] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:27.921] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:56:41.918] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:41.918] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:56:55.927] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:56.307] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:56.319] <TB3>     INFO: Decoding statistics:
[13:56:56.319] <TB3>     INFO:   General information:
[13:56:56.319] <TB3>     INFO: 	 16bit words read:         240000000
[13:56:56.319] <TB3>     INFO: 	 valid events total:       20000000
[13:56:56.319] <TB3>     INFO: 	 empty events:             20000000
[13:56:56.319] <TB3>     INFO: 	 valid events with pixels: 0
[13:56:56.319] <TB3>     INFO: 	 valid pixel hits:         0
[13:56:56.319] <TB3>     INFO:   Event errors: 	           0
[13:56:56.319] <TB3>     INFO: 	 start marker:             0
[13:56:56.319] <TB3>     INFO: 	 stop marker:              0
[13:56:56.319] <TB3>     INFO: 	 overflow:                 0
[13:56:56.319] <TB3>     INFO: 	 invalid 5bit words:       0
[13:56:56.319] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:56:56.319] <TB3>     INFO:   TBM errors: 		           0
[13:56:56.319] <TB3>     INFO: 	 flawed TBM headers:       0
[13:56:56.319] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:56:56.319] <TB3>     INFO: 	 event ID mismatches:      0
[13:56:56.319] <TB3>     INFO:   ROC errors: 		           0
[13:56:56.319] <TB3>     INFO: 	 missing ROC header(s):    0
[13:56:56.319] <TB3>     INFO: 	 misplaced readback start: 0
[13:56:56.319] <TB3>     INFO:   Pixel decoding errors:	   0
[13:56:56.319] <TB3>     INFO: 	 pixel data incomplete:    0
[13:56:56.319] <TB3>     INFO: 	 pixel address:            0
[13:56:56.319] <TB3>     INFO: 	 pulse height fill bit:    0
[13:56:56.319] <TB3>     INFO: 	 buffer corruption:        0
[13:56:56.320] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.320] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:56:56.320] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.320] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.320] <TB3>     INFO:    Read back bit status: 1
[13:56:56.320] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.320] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.320] <TB3>     INFO:    Timings are good!
[13:56:56.320] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.320] <TB3>     INFO: Test took 142059 ms.
[13:56:56.320] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:56:56.320] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:56.320] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:56.320] <TB3>     INFO: PixTestTiming::doTest took 621869 ms.
[13:56:56.320] <TB3>     INFO: PixTestTiming::doTest() done
[13:56:56.320] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:56:56.320] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:56:56.320] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:56:56.320] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:56:56.321] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:56:56.321] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:56:56.321] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:56:56.674] <TB3>     INFO: ######################################################################
[13:56:56.674] <TB3>     INFO: PixTestAlive::doTest()
[13:56:56.674] <TB3>     INFO: ######################################################################
[13:56:56.676] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.677] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:56.677] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:56.678] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:57.025] <TB3>     INFO: Expecting 41600 events.
[13:57:01.093] <TB3>     INFO: 41600 events read in total (3353ms).
[13:57:01.095] <TB3>     INFO: Test took 4417ms.
[13:57:01.104] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:01.104] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:57:01.104] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:57:01.476] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:57:01.476] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:57:01.476] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:57:01.479] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:01.479] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:57:01.479] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:01.481] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:57:01.824] <TB3>     INFO: Expecting 41600 events.
[13:57:04.789] <TB3>     INFO: 41600 events read in total (2251ms).
[13:57:04.789] <TB3>     INFO: Test took 3308ms.
[13:57:04.790] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:04.790] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:57:04.790] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:57:04.790] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:57:05.195] <TB3>     INFO: PixTestAlive::maskTest() done
[13:57:05.195] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:57:05.198] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:05.198] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:57:05.198] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:05.199] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:57:05.547] <TB3>     INFO: Expecting 41600 events.
[13:57:09.615] <TB3>     INFO: 41600 events read in total (3353ms).
[13:57:09.617] <TB3>     INFO: Test took 4418ms.
[13:57:09.625] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:09.625] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:57:09.625] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:57:09.001] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:57:09.001] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:57:09.001] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:57:09.001] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:57:10.010] <TB3>     INFO: ######################################################################
[13:57:10.010] <TB3>     INFO: PixTestTrim::doTest()
[13:57:10.010] <TB3>     INFO: ######################################################################
[13:57:10.012] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:10.012] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:57:10.012] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:10.088] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:57:10.088] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:57:10.116] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:10.116] <TB3>     INFO:     run 1 of 1
[13:57:10.116] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:10.459] <TB3>     INFO: Expecting 5025280 events.
[13:57:55.279] <TB3>     INFO: 1392176 events read in total (44105ms).
[13:58:39.142] <TB3>     INFO: 2767624 events read in total (87968ms).
[13:59:22.996] <TB3>     INFO: 4151520 events read in total (131823ms).
[13:59:50.894] <TB3>     INFO: 5025280 events read in total (159720ms).
[13:59:50.934] <TB3>     INFO: Test took 160819ms.
[13:59:50.996] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:51.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:52.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:53.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:55.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:56.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:58.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:59.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:01.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:02.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:03.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:05.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:06.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:08.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:09.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:10.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:12.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:13.577] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235970560
[14:00:13.580] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3161 minThrLimit = 98.3116 minThrNLimit = 123.164 -> result = 98.3161 -> 98
[14:00:13.580] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3836 minThrLimit = 92.3825 minThrNLimit = 117.552 -> result = 92.3836 -> 92
[14:00:13.581] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8002 minThrLimit = 78.7988 minThrNLimit = 101.669 -> result = 78.8002 -> 78
[14:00:13.581] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.079 minThrLimit = 101.066 minThrNLimit = 124.218 -> result = 101.079 -> 101
[14:00:13.582] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5971 minThrLimit = 92.5924 minThrNLimit = 114.351 -> result = 92.5971 -> 92
[14:00:13.582] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.451 minThrLimit = 92.3871 minThrNLimit = 119.649 -> result = 92.451 -> 92
[14:00:13.582] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5669 minThrLimit = 97.5523 minThrNLimit = 124.291 -> result = 97.5669 -> 97
[14:00:13.583] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.124 minThrLimit = 101.093 minThrNLimit = 124.636 -> result = 101.124 -> 101
[14:00:13.583] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4523 minThrLimit = 90.3997 minThrNLimit = 113.703 -> result = 90.4523 -> 90
[14:00:13.583] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7074 minThrLimit = 86.6927 minThrNLimit = 111.147 -> result = 86.7074 -> 86
[14:00:13.584] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5552 minThrLimit = 89.5263 minThrNLimit = 114.701 -> result = 89.5552 -> 89
[14:00:13.584] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.4632 minThrLimit = 81.4493 minThrNLimit = 103.956 -> result = 81.4632 -> 81
[14:00:13.585] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7576 minThrLimit = 91.6968 minThrNLimit = 114.727 -> result = 91.7576 -> 91
[14:00:13.585] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6015 minThrLimit = 80.5957 minThrNLimit = 108.27 -> result = 80.6015 -> 80
[14:00:13.585] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.4116 minThrLimit = 81.3984 minThrNLimit = 105.927 -> result = 81.4116 -> 81
[14:00:13.586] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6246 minThrLimit = 84.6235 minThrNLimit = 109.134 -> result = 84.6246 -> 84
[14:00:13.586] <TB3>     INFO: ROC 0 VthrComp = 98
[14:00:13.586] <TB3>     INFO: ROC 1 VthrComp = 92
[14:00:13.586] <TB3>     INFO: ROC 2 VthrComp = 78
[14:00:13.586] <TB3>     INFO: ROC 3 VthrComp = 101
[14:00:13.586] <TB3>     INFO: ROC 4 VthrComp = 92
[14:00:13.586] <TB3>     INFO: ROC 5 VthrComp = 92
[14:00:13.586] <TB3>     INFO: ROC 6 VthrComp = 97
[14:00:13.587] <TB3>     INFO: ROC 7 VthrComp = 101
[14:00:13.587] <TB3>     INFO: ROC 8 VthrComp = 90
[14:00:13.587] <TB3>     INFO: ROC 9 VthrComp = 86
[14:00:13.587] <TB3>     INFO: ROC 10 VthrComp = 89
[14:00:13.587] <TB3>     INFO: ROC 11 VthrComp = 81
[14:00:13.587] <TB3>     INFO: ROC 12 VthrComp = 91
[14:00:13.587] <TB3>     INFO: ROC 13 VthrComp = 80
[14:00:13.587] <TB3>     INFO: ROC 14 VthrComp = 81
[14:00:13.587] <TB3>     INFO: ROC 15 VthrComp = 84
[14:00:13.588] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:00:13.588] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:00:13.606] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:13.606] <TB3>     INFO:     run 1 of 1
[14:00:13.606] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:13.954] <TB3>     INFO: Expecting 5025280 events.
[14:00:50.428] <TB3>     INFO: 882600 events read in total (35754ms).
[14:01:25.932] <TB3>     INFO: 1763336 events read in total (71258ms).
[14:02:01.498] <TB3>     INFO: 2644112 events read in total (106824ms).
[14:02:36.512] <TB3>     INFO: 3516896 events read in total (141838ms).
[14:03:11.279] <TB3>     INFO: 4386024 events read in total (176605ms).
[14:03:37.109] <TB3>     INFO: 5025280 events read in total (202435ms).
[14:03:37.182] <TB3>     INFO: Test took 203576ms.
[14:03:37.360] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:37.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:39.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:40.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:42.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:43.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:45.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:47.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:48.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:50.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:51.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:53.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:54.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:56.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:58.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:59.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:01.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:02.789] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254132224
[14:04:02.792] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.3614 for pixel 14/73 mean/min/max = 44.8164/31.1832/58.4497
[14:04:02.793] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8332 for pixel 22/79 mean/min/max = 44.8299/33.4581/56.2017
[14:04:02.793] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.6611 for pixel 30/77 mean/min/max = 47.0349/35.3624/58.7074
[14:04:02.793] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.5626 for pixel 5/12 mean/min/max = 44.8325/31.8111/57.8538
[14:04:02.794] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.0893 for pixel 6/7 mean/min/max = 46.3899/33.6524/59.1273
[14:04:02.794] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.4781 for pixel 29/0 mean/min/max = 44.7131/33.762/55.6641
[14:04:02.795] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7681 for pixel 3/79 mean/min/max = 44.485/32.1169/56.8531
[14:04:02.795] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.9719 for pixel 23/4 mean/min/max = 45.3872/31.7423/59.0321
[14:04:02.795] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.0258 for pixel 14/2 mean/min/max = 45.248/33.401/57.0949
[14:04:02.796] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.9915 for pixel 0/69 mean/min/max = 44.0918/32.8866/55.2971
[14:04:02.796] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.3597 for pixel 0/51 mean/min/max = 45.3554/34.1477/56.5631
[14:04:02.797] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.5634 for pixel 51/32 mean/min/max = 43.9571/33.0845/54.8297
[14:04:02.797] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.1253 for pixel 24/8 mean/min/max = 45.4879/33.7425/57.2334
[14:04:02.797] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.9917 for pixel 16/0 mean/min/max = 43.6097/33.1543/54.065
[14:04:02.798] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7473 for pixel 0/7 mean/min/max = 44.1721/32.4175/55.9268
[14:04:02.798] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.5128 for pixel 44/1 mean/min/max = 43.31/32.7266/53.8934
[14:04:02.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:04:02.931] <TB3>     INFO: Expecting 411648 events.
[14:04:10.589] <TB3>     INFO: 411648 events read in total (6943ms).
[14:04:10.596] <TB3>     INFO: Expecting 411648 events.
[14:04:18.108] <TB3>     INFO: 411648 events read in total (6847ms).
[14:04:18.116] <TB3>     INFO: Expecting 411648 events.
[14:04:25.565] <TB3>     INFO: 411648 events read in total (6779ms).
[14:04:25.575] <TB3>     INFO: Expecting 411648 events.
[14:04:33.020] <TB3>     INFO: 411648 events read in total (6776ms).
[14:04:33.032] <TB3>     INFO: Expecting 411648 events.
[14:04:40.532] <TB3>     INFO: 411648 events read in total (6836ms).
[14:04:40.548] <TB3>     INFO: Expecting 411648 events.
[14:04:48.174] <TB3>     INFO: 411648 events read in total (6969ms).
[14:04:48.192] <TB3>     INFO: Expecting 411648 events.
[14:04:55.749] <TB3>     INFO: 411648 events read in total (6909ms).
[14:04:55.769] <TB3>     INFO: Expecting 411648 events.
[14:05:03.343] <TB3>     INFO: 411648 events read in total (6922ms).
[14:05:03.367] <TB3>     INFO: Expecting 411648 events.
[14:05:10.981] <TB3>     INFO: 411648 events read in total (6962ms).
[14:05:11.006] <TB3>     INFO: Expecting 411648 events.
[14:05:18.561] <TB3>     INFO: 411648 events read in total (6905ms).
[14:05:18.588] <TB3>     INFO: Expecting 411648 events.
[14:05:26.159] <TB3>     INFO: 411648 events read in total (6919ms).
[14:05:26.190] <TB3>     INFO: Expecting 411648 events.
[14:05:33.764] <TB3>     INFO: 411648 events read in total (6930ms).
[14:05:33.796] <TB3>     INFO: Expecting 411648 events.
[14:05:41.451] <TB3>     INFO: 411648 events read in total (7014ms).
[14:05:41.485] <TB3>     INFO: Expecting 411648 events.
[14:05:49.126] <TB3>     INFO: 411648 events read in total (7005ms).
[14:05:49.164] <TB3>     INFO: Expecting 411648 events.
[14:05:56.734] <TB3>     INFO: 411648 events read in total (6935ms).
[14:05:56.776] <TB3>     INFO: Expecting 411648 events.
[14:06:04.424] <TB3>     INFO: 411648 events read in total (7013ms).
[14:06:04.466] <TB3>     INFO: Test took 121668ms.
[14:06:04.974] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7935 < 35 for itrim+1 = 104; old thr = 34.6907 ... break
[14:06:05.007] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9065 < 35 for itrim+1 = 94; old thr = 34.7898 ... break
[14:06:05.041] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0544 < 35 for itrim = 96; old thr = 33.7203 ... break
[14:06:05.072] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0002 < 35 for itrim = 95; old thr = 34.9534 ... break
[14:06:05.107] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0634 < 35 for itrim = 110; old thr = 34.1262 ... break
[14:06:05.156] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2212 < 35 for itrim = 106; old thr = 34.3635 ... break
[14:06:05.188] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2073 < 35 for itrim = 100; old thr = 33.9526 ... break
[14:06:05.224] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3741 < 35 for itrim+1 = 105; old thr = 34.7946 ... break
[14:06:05.267] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5724 < 35 for itrim = 101; old thr = 34.0826 ... break
[14:06:05.304] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.144 < 35 for itrim = 91; old thr = 34.5219 ... break
[14:06:05.337] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0573 < 35 for itrim = 96; old thr = 33.6593 ... break
[14:06:05.373] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0024 < 35 for itrim = 92; old thr = 34.0826 ... break
[14:06:05.418] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4978 < 35 for itrim = 116; old thr = 34.2354 ... break
[14:06:05.462] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0712 < 35 for itrim = 90; old thr = 34.9249 ... break
[14:06:05.497] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8774 < 35 for itrim+1 = 87; old thr = 34.7695 ... break
[14:06:05.548] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5169 < 35 for itrim = 101; old thr = 34.2389 ... break
[14:06:05.625] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:06:05.636] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:05.636] <TB3>     INFO:     run 1 of 1
[14:06:05.636] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:05.980] <TB3>     INFO: Expecting 5025280 events.
[14:06:41.767] <TB3>     INFO: 870552 events read in total (35072ms).
[14:07:17.065] <TB3>     INFO: 1739312 events read in total (70370ms).
[14:07:52.468] <TB3>     INFO: 2608568 events read in total (105773ms).
[14:08:27.195] <TB3>     INFO: 3468560 events read in total (140500ms).
[14:09:01.561] <TB3>     INFO: 4322952 events read in total (174866ms).
[14:09:29.904] <TB3>     INFO: 5025280 events read in total (203209ms).
[14:09:29.985] <TB3>     INFO: Test took 204350ms.
[14:09:30.174] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:30.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:32.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:33.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:35.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:36.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:38.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:39.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:41.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:42.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:44.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:45.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:47.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:48.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:50.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:51.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:53.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:54.685] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310669312
[14:09:54.686] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.252737 .. 49.800982
[14:09:54.760] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:09:54.770] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:54.771] <TB3>     INFO:     run 1 of 1
[14:09:54.771] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:55.117] <TB3>     INFO: Expecting 1930240 events.
[14:10:36.834] <TB3>     INFO: 1156480 events read in total (40996ms).
[14:11:04.767] <TB3>     INFO: 1930240 events read in total (68929ms).
[14:11:04.788] <TB3>     INFO: Test took 70017ms.
[14:11:04.827] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:04.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:05.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:06.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:07.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:08.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:09.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:10.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:11.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:12.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:13.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:14.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:15.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:16.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:17.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:18.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:19.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:20.947] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224256000
[14:11:21.027] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.057021 .. 44.383461
[14:11:21.101] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:11:21.112] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:21.112] <TB3>     INFO:     run 1 of 1
[14:11:21.112] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:21.455] <TB3>     INFO: Expecting 1530880 events.
[14:12:02.176] <TB3>     INFO: 1145496 events read in total (40006ms).
[14:12:16.174] <TB3>     INFO: 1530880 events read in total (54004ms).
[14:12:16.189] <TB3>     INFO: Test took 55077ms.
[14:12:16.221] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:16.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:17.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:18.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:19.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:20.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:21.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:21.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:22.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:23.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:24.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:25.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:26.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:27.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:28.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:29.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:30.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:31.721] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298442752
[14:12:31.803] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.160663 .. 41.746580
[14:12:31.880] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:12:31.890] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:31.890] <TB3>     INFO:     run 1 of 1
[14:12:31.890] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:32.236] <TB3>     INFO: Expecting 1264640 events.
[14:13:13.834] <TB3>     INFO: 1135888 events read in total (40883ms).
[14:13:19.339] <TB3>     INFO: 1264640 events read in total (46388ms).
[14:13:19.361] <TB3>     INFO: Test took 47471ms.
[14:13:19.394] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:19.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:20.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:21.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:22.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:24.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:25.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:26.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:27.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:28.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:29.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:30.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:30.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:31.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:32.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:33.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:34.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:35.812] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339726336
[14:13:35.893] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.563496 .. 41.314943
[14:13:35.967] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:13:35.977] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:35.977] <TB3>     INFO:     run 1 of 1
[14:13:35.977] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:36.320] <TB3>     INFO: Expecting 1231360 events.
[14:14:17.660] <TB3>     INFO: 1128944 events read in total (40625ms).
[14:14:21.754] <TB3>     INFO: 1231360 events read in total (44719ms).
[14:14:21.767] <TB3>     INFO: Test took 45790ms.
[14:14:21.798] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:21.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:22.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:23.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:24.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:25.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:26.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:28.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:29.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:30.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:31.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:32.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:33.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:34.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:35.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:36.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:37.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:38.509] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344080384
[14:14:38.594] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:14:38.594] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:14:38.604] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:38.605] <TB3>     INFO:     run 1 of 1
[14:14:38.605] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:38.948] <TB3>     INFO: Expecting 1364480 events.
[14:15:18.935] <TB3>     INFO: 1074528 events read in total (39272ms).
[14:15:29.302] <TB3>     INFO: 1364480 events read in total (49639ms).
[14:15:29.315] <TB3>     INFO: Test took 50710ms.
[14:15:29.347] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:29.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:30.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:31.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:32.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:33.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:34.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:35.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:36.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:37.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:38.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:39.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:40.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:41.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:42.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:43.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:43.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:44.972] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356933632
[14:15:45.010] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:15:45.010] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:15:45.010] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:15:45.010] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:15:45.010] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:15:45.010] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:15:45.011] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:15:45.012] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:15:45.020] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:15:45.028] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:15:45.035] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:15:45.042] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:15:45.050] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:15:45.057] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:15:45.065] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:15:45.072] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:15:45.079] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:15:45.087] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:15:45.094] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:15:45.101] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:15:45.108] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:15:45.116] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:15:45.123] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:15:45.130] <TB3>     INFO: PixTestTrim::trimTest() done
[14:15:45.130] <TB3>     INFO: vtrim:     104  94  96  95 110 106 100 105 101  91  96  92 116  90  87 101 
[14:15:45.130] <TB3>     INFO: vthrcomp:   98  92  78 101  92  92  97 101  90  86  89  81  91  80  81  84 
[14:15:45.130] <TB3>     INFO: vcal mean:  34.95  34.98  34.96  34.94  34.97  34.95  34.95  34.97  34.96  34.97  34.97  34.90  34.97  34.93  34.96  34.95 
[14:15:45.130] <TB3>     INFO: vcal RMS:    0.86   0.75   0.80   0.86   0.82   0.77   0.82   0.87   0.81   0.74   0.76   0.78   0.78   0.75   0.78   0.76 
[14:15:45.130] <TB3>     INFO: bits mean:   9.71   9.13   8.41   9.86   9.12   9.43   9.85   9.64   9.49   9.48   8.82   9.62   9.10  10.28   9.74  10.44 
[14:15:45.130] <TB3>     INFO: bits RMS:    2.79   2.70   2.53   2.66   2.61   2.59   2.64   2.65   2.57   2.72   2.74   2.62   2.68   2.26   2.64   2.32 
[14:15:45.142] <TB3>     INFO:    ----------------------------------------------------------------------
[14:15:45.142] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:15:45.142] <TB3>     INFO:    ----------------------------------------------------------------------
[14:15:45.145] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:15:45.145] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:15:45.155] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:45.156] <TB3>     INFO:     run 1 of 1
[14:15:45.156] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:45.507] <TB3>     INFO: Expecting 4160000 events.
[14:16:30.964] <TB3>     INFO: 1090900 events read in total (44742ms).
[14:17:14.926] <TB3>     INFO: 2174665 events read in total (88704ms).
[14:17:59.189] <TB3>     INFO: 3245785 events read in total (132967ms).
[14:18:36.869] <TB3>     INFO: 4160000 events read in total (170647ms).
[14:18:36.937] <TB3>     INFO: Test took 171781ms.
[14:18:37.094] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:37.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:39.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:41.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:43.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:46.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:48.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:51.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:53.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:55.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:56.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:58.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:00.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:02.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:04.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:06.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:08.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:09.921] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296423424
[14:19:09.922] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:19:09.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:19:09.995] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:19:10.005] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:10.005] <TB3>     INFO:     run 1 of 1
[14:19:10.005] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:10.352] <TB3>     INFO: Expecting 3494400 events.
[14:19:57.079] <TB3>     INFO: 1136535 events read in total (46012ms).
[14:20:42.908] <TB3>     INFO: 2259485 events read in total (91841ms).
[14:21:27.415] <TB3>     INFO: 3372395 events read in total (136348ms).
[14:21:32.617] <TB3>     INFO: 3494400 events read in total (141550ms).
[14:21:32.669] <TB3>     INFO: Test took 142663ms.
[14:21:32.779] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:32.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:34.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:36.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:38.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:40.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:41.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:43.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:45.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:47.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:49.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:50.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:52.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:54.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:56.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:58.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:00.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:02.416] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296423424
[14:22:02.417] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:22:02.494] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:22:02.494] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:22:02.506] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:02.506] <TB3>     INFO:     run 1 of 1
[14:22:02.506] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:02.949] <TB3>     INFO: Expecting 3203200 events.
[14:22:51.193] <TB3>     INFO: 1190270 events read in total (47529ms).
[14:23:38.383] <TB3>     INFO: 2360365 events read in total (94719ms).
[14:24:11.084] <TB3>     INFO: 3203200 events read in total (127420ms).
[14:24:11.125] <TB3>     INFO: Test took 128619ms.
[14:24:11.210] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:11.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:13.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:14.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:16.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:18.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:19.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:21.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:23.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:24.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:26.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:28.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:30.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:32.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:33.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:35.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:37.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:38.786] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296423424
[14:24:38.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:24:38.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:24:38.860] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:24:38.871] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:38.871] <TB3>     INFO:     run 1 of 1
[14:24:38.871] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:39.220] <TB3>     INFO: Expecting 3161600 events.
[14:25:26.858] <TB3>     INFO: 1198810 events read in total (46923ms).
[14:26:13.718] <TB3>     INFO: 2376200 events read in total (93783ms).
[14:26:45.015] <TB3>     INFO: 3161600 events read in total (125080ms).
[14:26:45.054] <TB3>     INFO: Test took 126183ms.
[14:26:45.133] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:45.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:46.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:48.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:50.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:51.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:53.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:55.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:56.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:58.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:00.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:01.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:03.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:05.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:06.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:08.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:10.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:11.983] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296423424
[14:27:11.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:27:12.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:27:12.058] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:27:12.070] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:12.070] <TB3>     INFO:     run 1 of 1
[14:27:12.070] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:12.418] <TB3>     INFO: Expecting 3182400 events.
[14:27:59.509] <TB3>     INFO: 1194015 events read in total (46376ms).
[14:28:46.140] <TB3>     INFO: 2366785 events read in total (93007ms).
[14:29:18.669] <TB3>     INFO: 3182400 events read in total (125536ms).
[14:29:18.706] <TB3>     INFO: Test took 126636ms.
[14:29:18.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:18.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:20.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:22.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:23.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:25.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:27.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:29.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:31.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:33.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:35.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:37.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:39.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:40.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:42.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:44.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:47.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:48.836] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386158592
[14:29:48.837] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.12919, thr difference RMS: 1.79003
[14:29:48.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.68647, thr difference RMS: 1.50664
[14:29:48.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.03549, thr difference RMS: 1.30852
[14:29:48.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.542, thr difference RMS: 1.82207
[14:29:48.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.39294, thr difference RMS: 1.70934
[14:29:48.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.44688, thr difference RMS: 1.46713
[14:29:48.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.71922, thr difference RMS: 1.66925
[14:29:48.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1332, thr difference RMS: 1.46985
[14:29:48.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.71912, thr difference RMS: 1.5957
[14:29:48.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.45388, thr difference RMS: 1.36275
[14:29:48.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.80455, thr difference RMS: 1.38656
[14:29:48.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.43569, thr difference RMS: 1.26331
[14:29:48.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.20004, thr difference RMS: 1.65171
[14:29:48.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.22806, thr difference RMS: 1.21778
[14:29:48.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.16161, thr difference RMS: 1.18244
[14:29:48.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.11762, thr difference RMS: 1.27939
[14:29:48.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.12529, thr difference RMS: 1.80457
[14:29:48.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.71787, thr difference RMS: 1.49824
[14:29:48.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.01293, thr difference RMS: 1.32124
[14:29:48.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.552, thr difference RMS: 1.79731
[14:29:48.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.36252, thr difference RMS: 1.7384
[14:29:48.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.48142, thr difference RMS: 1.44699
[14:29:48.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.80414, thr difference RMS: 1.66299
[14:29:48.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.122, thr difference RMS: 1.44788
[14:29:48.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.73436, thr difference RMS: 1.55703
[14:29:48.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.30674, thr difference RMS: 1.36534
[14:29:48.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.80323, thr difference RMS: 1.37013
[14:29:48.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.32876, thr difference RMS: 1.26838
[14:29:48.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.00822, thr difference RMS: 1.63329
[14:29:48.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.17718, thr difference RMS: 1.2109
[14:29:48.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.16613, thr difference RMS: 1.17802
[14:29:48.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.13027, thr difference RMS: 1.24232
[14:29:48.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.19638, thr difference RMS: 1.77199
[14:29:48.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.86851, thr difference RMS: 1.49617
[14:29:48.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.13802, thr difference RMS: 1.30927
[14:29:48.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.6919, thr difference RMS: 1.79701
[14:29:48.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.40033, thr difference RMS: 1.70797
[14:29:48.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.53102, thr difference RMS: 1.43462
[14:29:48.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.9796, thr difference RMS: 1.63438
[14:29:48.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.2245, thr difference RMS: 1.44695
[14:29:48.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.93891, thr difference RMS: 1.58317
[14:29:48.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.35783, thr difference RMS: 1.35119
[14:29:48.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.90222, thr difference RMS: 1.3682
[14:29:48.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.31233, thr difference RMS: 1.22959
[14:29:48.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 6.86513, thr difference RMS: 1.5968
[14:29:48.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.29811, thr difference RMS: 1.22262
[14:29:48.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.29417, thr difference RMS: 1.17664
[14:29:48.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.18319, thr difference RMS: 1.23273
[14:29:48.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.28095, thr difference RMS: 1.76553
[14:29:48.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.98088, thr difference RMS: 1.49002
[14:29:48.848] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.14463, thr difference RMS: 1.27954
[14:29:48.848] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.8188, thr difference RMS: 1.80499
[14:29:48.848] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.46025, thr difference RMS: 1.69145
[14:29:48.848] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.71771, thr difference RMS: 1.41422
[14:29:48.848] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.96749, thr difference RMS: 1.62212
[14:29:48.849] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2033, thr difference RMS: 1.42851
[14:29:48.849] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.02881, thr difference RMS: 1.56409
[14:29:48.849] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.5438, thr difference RMS: 1.34879
[14:29:48.849] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.05671, thr difference RMS: 1.35689
[14:29:48.849] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.35191, thr difference RMS: 1.24455
[14:29:48.850] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 6.71099, thr difference RMS: 1.59991
[14:29:48.850] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.41894, thr difference RMS: 1.20666
[14:29:48.850] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.36349, thr difference RMS: 1.16434
[14:29:48.850] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.18026, thr difference RMS: 1.2092
[14:29:48.955] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:29:48.959] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1958 seconds
[14:29:48.959] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:29:49.668] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:29:49.668] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:29:49.671] <TB3>     INFO: ######################################################################
[14:29:49.671] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:29:49.671] <TB3>     INFO: ######################################################################
[14:29:49.671] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:49.671] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:29:49.671] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:49.671] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:29:49.681] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:29:49.681] <TB3>     INFO:     run 1 of 1
[14:29:49.681] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:50.023] <TB3>     INFO: Expecting 59072000 events.
[14:30:19.522] <TB3>     INFO: 1072200 events read in total (28784ms).
[14:30:47.645] <TB3>     INFO: 2141000 events read in total (56907ms).
[14:31:15.057] <TB3>     INFO: 3209200 events read in total (84319ms).
[14:31:43.771] <TB3>     INFO: 4281600 events read in total (113033ms).
[14:32:14.247] <TB3>     INFO: 5350200 events read in total (143509ms).
[14:32:43.068] <TB3>     INFO: 6419000 events read in total (172330ms).
[14:33:11.598] <TB3>     INFO: 7490600 events read in total (200860ms).
[14:33:40.154] <TB3>     INFO: 8558800 events read in total (229416ms).
[14:34:08.679] <TB3>     INFO: 9627000 events read in total (257941ms).
[14:34:37.219] <TB3>     INFO: 10699400 events read in total (286481ms).
[14:35:05.781] <TB3>     INFO: 11767600 events read in total (315043ms).
[14:35:34.310] <TB3>     INFO: 12835800 events read in total (343572ms).
[14:36:02.794] <TB3>     INFO: 13906800 events read in total (372056ms).
[14:36:31.351] <TB3>     INFO: 14976400 events read in total (400613ms).
[14:36:59.943] <TB3>     INFO: 16044600 events read in total (429205ms).
[14:37:28.431] <TB3>     INFO: 17115200 events read in total (457693ms).
[14:37:56.975] <TB3>     INFO: 18185000 events read in total (486237ms).
[14:38:25.577] <TB3>     INFO: 19253200 events read in total (514839ms).
[14:38:54.120] <TB3>     INFO: 20322200 events read in total (543382ms).
[14:39:22.631] <TB3>     INFO: 21393600 events read in total (571893ms).
[14:39:51.092] <TB3>     INFO: 22461800 events read in total (600354ms).
[14:40:19.559] <TB3>     INFO: 23531200 events read in total (628821ms).
[14:40:48.149] <TB3>     INFO: 24602000 events read in total (657411ms).
[14:41:16.589] <TB3>     INFO: 25670200 events read in total (685851ms).
[14:41:45.027] <TB3>     INFO: 26738400 events read in total (714289ms).
[14:42:13.522] <TB3>     INFO: 27810000 events read in total (742784ms).
[14:42:42.038] <TB3>     INFO: 28878800 events read in total (771300ms).
[14:43:10.529] <TB3>     INFO: 29946600 events read in total (799791ms).
[14:43:39.142] <TB3>     INFO: 31017600 events read in total (828404ms).
[14:44:07.707] <TB3>     INFO: 32087000 events read in total (856969ms).
[14:44:36.335] <TB3>     INFO: 33155200 events read in total (885598ms).
[14:45:04.961] <TB3>     INFO: 34224600 events read in total (914223ms).
[14:45:33.554] <TB3>     INFO: 35295400 events read in total (942816ms).
[14:46:02.121] <TB3>     INFO: 36363400 events read in total (971383ms).
[14:46:30.679] <TB3>     INFO: 37432200 events read in total (999941ms).
[14:46:59.365] <TB3>     INFO: 38503400 events read in total (1028627ms).
[14:47:28.041] <TB3>     INFO: 39571600 events read in total (1057303ms).
[14:47:56.656] <TB3>     INFO: 40639800 events read in total (1085918ms).
[14:48:25.317] <TB3>     INFO: 41710200 events read in total (1114579ms).
[14:48:54.036] <TB3>     INFO: 42779400 events read in total (1143298ms).
[14:49:22.627] <TB3>     INFO: 43847200 events read in total (1171889ms).
[14:49:51.299] <TB3>     INFO: 44915600 events read in total (1200561ms).
[14:50:20.084] <TB3>     INFO: 45987400 events read in total (1229346ms).
[14:50:48.730] <TB3>     INFO: 47055200 events read in total (1257992ms).
[14:51:17.345] <TB3>     INFO: 48122800 events read in total (1286607ms).
[14:51:46.042] <TB3>     INFO: 49193800 events read in total (1315304ms).
[14:52:14.724] <TB3>     INFO: 50263000 events read in total (1343986ms).
[14:52:43.455] <TB3>     INFO: 51330800 events read in total (1372717ms).
[14:53:12.221] <TB3>     INFO: 52399200 events read in total (1401483ms).
[14:53:40.939] <TB3>     INFO: 53470600 events read in total (1430201ms).
[14:54:09.667] <TB3>     INFO: 54537800 events read in total (1458929ms).
[14:54:38.315] <TB3>     INFO: 55605200 events read in total (1487577ms).
[14:55:07.041] <TB3>     INFO: 56674000 events read in total (1516303ms).
[14:55:35.733] <TB3>     INFO: 57744600 events read in total (1544995ms).
[14:56:04.391] <TB3>     INFO: 58812800 events read in total (1573653ms).
[14:56:11.640] <TB3>     INFO: 59072000 events read in total (1580902ms).
[14:56:11.660] <TB3>     INFO: Test took 1581979ms.
[14:56:11.716] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:11.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:11.842] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:12.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:12.987] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:14.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:14.153] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:15.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:15.310] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:16.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:16.487] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:17.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:17.653] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:18.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:18.790] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:19.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:19.965] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:21.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:21.130] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:22.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:22.289] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:23.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:23.416] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:24.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:24.582] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:25.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:25.743] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:26.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:26.919] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:28.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:28.085] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:29.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:29.246] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:30.405] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495345664
[14:56:30.439] <TB3>     INFO: PixTestScurves::scurves() done 
[14:56:30.439] <TB3>     INFO: Vcal mean:  35.11  35.03  35.08  35.02  35.03  35.03  35.08  35.06  35.04  35.12  35.03  35.06  35.05  35.09  35.04  35.06 
[14:56:30.439] <TB3>     INFO: Vcal RMS:    0.73   0.62   0.66   0.73   0.71   0.65   0.70   0.74   0.68   0.60   0.62   0.65   0.66   0.63   0.65   0.63 
[14:56:30.439] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:56:30.514] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:56:30.514] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:56:30.514] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:56:30.514] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:56:30.514] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:56:30.515] <TB3>     INFO: ######################################################################
[14:56:30.515] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:56:30.515] <TB3>     INFO: ######################################################################
[14:56:30.519] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:56:30.863] <TB3>     INFO: Expecting 41600 events.
[14:56:34.974] <TB3>     INFO: 41600 events read in total (3385ms).
[14:56:34.974] <TB3>     INFO: Test took 4455ms.
[14:56:34.983] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:34.983] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:56:34.983] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:56:34.992] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:56:34.992] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:56:34.992] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:56:34.992] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:56:35.332] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:56:35.676] <TB3>     INFO: Expecting 41600 events.
[14:56:39.836] <TB3>     INFO: 41600 events read in total (3444ms).
[14:56:39.837] <TB3>     INFO: Test took 4505ms.
[14:56:39.845] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:39.845] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:56:39.845] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.016
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.222
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.698
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.273
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.37
[14:56:39.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 164
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.143
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.806
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.152
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.704
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.624
[14:56:39.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.322
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.929
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.137
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.207
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.352
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.817
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:56:39.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:56:39.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:56:39.939] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:56:40.284] <TB3>     INFO: Expecting 41600 events.
[14:56:44.429] <TB3>     INFO: 41600 events read in total (3430ms).
[14:56:44.429] <TB3>     INFO: Test took 4490ms.
[14:56:44.437] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:44.437] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:56:44.437] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:56:44.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:56:44.442] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 4
[14:56:44.442] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6173
[14:56:44.442] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,14] phvalue 74
[14:56:44.442] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6826
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9964
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 67
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9304
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.2368
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 60
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.4837
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 88
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6225
[14:56:44.443] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 73
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5058
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 79
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4573
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 70
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9476
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,6] phvalue 81
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.181
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 76
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0512
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 69
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9785
[14:56:44.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 64
[14:56:44.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8195
[14:56:44.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 76
[14:56:44.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0822
[14:56:44.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,48] phvalue 66
[14:56:44.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.238
[14:56:44.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:56:44.447] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 14, 0 0
[14:56:44.854] <TB3>     INFO: Expecting 2560 events.
[14:56:45.813] <TB3>     INFO: 2560 events read in total (244ms).
[14:56:45.813] <TB3>     INFO: Test took 1366ms.
[14:56:45.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:45.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[14:56:46.321] <TB3>     INFO: Expecting 2560 events.
[14:56:47.279] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:47.280] <TB3>     INFO: Test took 1466ms.
[14:56:47.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:47.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 2 2
[14:56:47.787] <TB3>     INFO: Expecting 2560 events.
[14:56:48.746] <TB3>     INFO: 2560 events read in total (244ms).
[14:56:48.746] <TB3>     INFO: Test took 1466ms.
[14:56:48.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:48.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[14:56:49.254] <TB3>     INFO: Expecting 2560 events.
[14:56:50.212] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:50.212] <TB3>     INFO: Test took 1465ms.
[14:56:50.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:50.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 4 4
[14:56:50.720] <TB3>     INFO: Expecting 2560 events.
[14:56:51.676] <TB3>     INFO: 2560 events read in total (241ms).
[14:56:51.676] <TB3>     INFO: Test took 1462ms.
[14:56:51.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:51.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[14:56:52.184] <TB3>     INFO: Expecting 2560 events.
[14:56:53.140] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:53.141] <TB3>     INFO: Test took 1464ms.
[14:56:53.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:53.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 6 6
[14:56:53.649] <TB3>     INFO: Expecting 2560 events.
[14:56:54.605] <TB3>     INFO: 2560 events read in total (241ms).
[14:56:54.606] <TB3>     INFO: Test took 1465ms.
[14:56:54.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:54.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[14:56:55.114] <TB3>     INFO: Expecting 2560 events.
[14:56:56.072] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:56.072] <TB3>     INFO: Test took 1466ms.
[14:56:56.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:56.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 8 8
[14:56:56.580] <TB3>     INFO: Expecting 2560 events.
[14:56:57.537] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:57.538] <TB3>     INFO: Test took 1466ms.
[14:56:57.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:57.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 6, 9 9
[14:56:58.045] <TB3>     INFO: Expecting 2560 events.
[14:56:58.002] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:58.002] <TB3>     INFO: Test took 1464ms.
[14:56:58.002] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:58.003] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 10 10
[14:56:59.512] <TB3>     INFO: Expecting 2560 events.
[14:57:00.470] <TB3>     INFO: 2560 events read in total (242ms).
[14:57:00.470] <TB3>     INFO: Test took 1467ms.
[14:57:00.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:00.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 11 11
[14:57:00.978] <TB3>     INFO: Expecting 2560 events.
[14:57:01.935] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:01.935] <TB3>     INFO: Test took 1465ms.
[14:57:01.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:01.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 12 12
[14:57:02.442] <TB3>     INFO: Expecting 2560 events.
[14:57:03.400] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:03.400] <TB3>     INFO: Test took 1464ms.
[14:57:03.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:03.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 13 13
[14:57:03.908] <TB3>     INFO: Expecting 2560 events.
[14:57:04.865] <TB3>     INFO: 2560 events read in total (242ms).
[14:57:04.865] <TB3>     INFO: Test took 1465ms.
[14:57:04.865] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:04.865] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 48, 14 14
[14:57:05.373] <TB3>     INFO: Expecting 2560 events.
[14:57:06.329] <TB3>     INFO: 2560 events read in total (242ms).
[14:57:06.329] <TB3>     INFO: Test took 1464ms.
[14:57:06.329] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:06.329] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:57:06.837] <TB3>     INFO: Expecting 2560 events.
[14:57:07.794] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:07.794] <TB3>     INFO: Test took 1465ms.
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:57:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:57:07.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:08.303] <TB3>     INFO: Expecting 655360 events.
[14:57:20.069] <TB3>     INFO: 655360 events read in total (11051ms).
[14:57:20.079] <TB3>     INFO: Expecting 655360 events.
[14:57:31.828] <TB3>     INFO: 655360 events read in total (11176ms).
[14:57:31.843] <TB3>     INFO: Expecting 655360 events.
[14:57:43.163] <TB3>     INFO: 655360 events read in total (10767ms).
[14:57:43.183] <TB3>     INFO: Expecting 655360 events.
[14:57:54.766] <TB3>     INFO: 655360 events read in total (11022ms).
[14:57:54.789] <TB3>     INFO: Expecting 655360 events.
[14:58:06.369] <TB3>     INFO: 655360 events read in total (11019ms).
[14:58:06.397] <TB3>     INFO: Expecting 655360 events.
[14:58:17.988] <TB3>     INFO: 655360 events read in total (11038ms).
[14:58:18.020] <TB3>     INFO: Expecting 655360 events.
[14:58:29.646] <TB3>     INFO: 655360 events read in total (11080ms).
[14:58:29.682] <TB3>     INFO: Expecting 655360 events.
[14:58:41.285] <TB3>     INFO: 655360 events read in total (11057ms).
[14:58:41.338] <TB3>     INFO: Expecting 655360 events.
[14:58:53.265] <TB3>     INFO: 655360 events read in total (11400ms).
[14:58:53.328] <TB3>     INFO: Expecting 655360 events.
[14:59:04.835] <TB3>     INFO: 655360 events read in total (10980ms).
[14:59:04.883] <TB3>     INFO: Expecting 655360 events.
[14:59:16.549] <TB3>     INFO: 655360 events read in total (11131ms).
[14:59:16.603] <TB3>     INFO: Expecting 655360 events.
[14:59:28.325] <TB3>     INFO: 655360 events read in total (11195ms).
[14:59:28.381] <TB3>     INFO: Expecting 655360 events.
[14:59:40.104] <TB3>     INFO: 655360 events read in total (11196ms).
[14:59:40.165] <TB3>     INFO: Expecting 655360 events.
[14:59:51.802] <TB3>     INFO: 655360 events read in total (11111ms).
[14:59:51.870] <TB3>     INFO: Expecting 655360 events.
[15:00:03.483] <TB3>     INFO: 655360 events read in total (11086ms).
[15:00:03.552] <TB3>     INFO: Expecting 655360 events.
[15:00:15.167] <TB3>     INFO: 655360 events read in total (11088ms).
[15:00:15.243] <TB3>     INFO: Test took 187445ms.
[15:00:15.341] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:15.647] <TB3>     INFO: Expecting 655360 events.
[15:00:27.399] <TB3>     INFO: 655360 events read in total (11037ms).
[15:00:27.410] <TB3>     INFO: Expecting 655360 events.
[15:00:39.009] <TB3>     INFO: 655360 events read in total (11029ms).
[15:00:39.026] <TB3>     INFO: Expecting 655360 events.
[15:00:50.631] <TB3>     INFO: 655360 events read in total (11038ms).
[15:00:50.651] <TB3>     INFO: Expecting 655360 events.
[15:01:02.263] <TB3>     INFO: 655360 events read in total (11050ms).
[15:01:02.288] <TB3>     INFO: Expecting 655360 events.
[15:01:13.863] <TB3>     INFO: 655360 events read in total (11017ms).
[15:01:13.892] <TB3>     INFO: Expecting 655360 events.
[15:01:25.488] <TB3>     INFO: 655360 events read in total (11043ms).
[15:01:25.519] <TB3>     INFO: Expecting 655360 events.
[15:01:37.152] <TB3>     INFO: 655360 events read in total (11082ms).
[15:01:37.188] <TB3>     INFO: Expecting 655360 events.
[15:01:48.778] <TB3>     INFO: 655360 events read in total (11045ms).
[15:01:48.819] <TB3>     INFO: Expecting 655360 events.
[15:02:00.444] <TB3>     INFO: 655360 events read in total (11080ms).
[15:02:00.489] <TB3>     INFO: Expecting 655360 events.
[15:02:12.145] <TB3>     INFO: 655360 events read in total (11125ms).
[15:02:12.195] <TB3>     INFO: Expecting 655360 events.
[15:02:23.841] <TB3>     INFO: 655360 events read in total (11119ms).
[15:02:23.893] <TB3>     INFO: Expecting 655360 events.
[15:02:35.599] <TB3>     INFO: 655360 events read in total (11175ms).
[15:02:35.656] <TB3>     INFO: Expecting 655360 events.
[15:02:47.249] <TB3>     INFO: 655360 events read in total (11066ms).
[15:02:47.310] <TB3>     INFO: Expecting 655360 events.
[15:02:58.897] <TB3>     INFO: 655360 events read in total (11061ms).
[15:02:58.965] <TB3>     INFO: Expecting 655360 events.
[15:03:10.542] <TB3>     INFO: 655360 events read in total (11050ms).
[15:03:10.612] <TB3>     INFO: Expecting 655360 events.
[15:03:22.210] <TB3>     INFO: 655360 events read in total (11071ms).
[15:03:22.284] <TB3>     INFO: Test took 186943ms.
[15:03:22.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:03:22.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:03:22.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:03:22.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:03:22.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:03:22.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:03:22.459] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.459] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:03:22.459] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.459] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:03:22.459] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.460] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:03:22.460] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.460] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:03:22.460] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:03:22.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:03:22.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:03:22.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:03:22.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:03:22.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:22.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:03:22.463] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.469] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.476] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.483] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:03:22.490] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:03:22.497] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:03:22.503] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.510] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.517] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.524] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.531] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.537] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.544] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:03:22.551] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:03:22.557] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:03:22.564] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:03:22.571] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:03:22.577] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:03:22.584] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.591] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:03:22.597] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.604] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.611] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.617] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.624] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.631] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:22.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:03:22.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:03:22.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:03:22.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:03:22.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:03:22.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:03:22.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:03:22.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:03:22.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:03:22.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:03:23.016] <TB3>     INFO: Expecting 41600 events.
[15:03:26.851] <TB3>     INFO: 41600 events read in total (3120ms).
[15:03:26.852] <TB3>     INFO: Test took 4178ms.
[15:03:27.505] <TB3>     INFO: Expecting 41600 events.
[15:03:31.332] <TB3>     INFO: 41600 events read in total (3112ms).
[15:03:31.333] <TB3>     INFO: Test took 4173ms.
[15:03:31.992] <TB3>     INFO: Expecting 41600 events.
[15:03:35.824] <TB3>     INFO: 41600 events read in total (3117ms).
[15:03:35.825] <TB3>     INFO: Test took 4180ms.
[15:03:36.131] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:36.263] <TB3>     INFO: Expecting 2560 events.
[15:03:37.222] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:37.223] <TB3>     INFO: Test took 1092ms.
[15:03:37.225] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:37.731] <TB3>     INFO: Expecting 2560 events.
[15:03:38.690] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:38.690] <TB3>     INFO: Test took 1465ms.
[15:03:38.693] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:39.199] <TB3>     INFO: Expecting 2560 events.
[15:03:40.158] <TB3>     INFO: 2560 events read in total (245ms).
[15:03:40.158] <TB3>     INFO: Test took 1465ms.
[15:03:40.160] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:40.667] <TB3>     INFO: Expecting 2560 events.
[15:03:41.625] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:41.625] <TB3>     INFO: Test took 1465ms.
[15:03:41.627] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:42.133] <TB3>     INFO: Expecting 2560 events.
[15:03:43.092] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:43.093] <TB3>     INFO: Test took 1466ms.
[15:03:43.095] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:43.601] <TB3>     INFO: Expecting 2560 events.
[15:03:44.559] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:44.559] <TB3>     INFO: Test took 1464ms.
[15:03:44.561] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:45.068] <TB3>     INFO: Expecting 2560 events.
[15:03:46.027] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:46.027] <TB3>     INFO: Test took 1466ms.
[15:03:46.029] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:46.536] <TB3>     INFO: Expecting 2560 events.
[15:03:47.494] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:47.494] <TB3>     INFO: Test took 1465ms.
[15:03:47.496] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:47.003] <TB3>     INFO: Expecting 2560 events.
[15:03:48.962] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:48.962] <TB3>     INFO: Test took 1466ms.
[15:03:48.964] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:49.471] <TB3>     INFO: Expecting 2560 events.
[15:03:50.429] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:50.430] <TB3>     INFO: Test took 1466ms.
[15:03:50.432] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:50.938] <TB3>     INFO: Expecting 2560 events.
[15:03:51.946] <TB3>     INFO: 2560 events read in total (293ms).
[15:03:51.947] <TB3>     INFO: Test took 1515ms.
[15:03:51.949] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:52.456] <TB3>     INFO: Expecting 2560 events.
[15:03:53.413] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:53.414] <TB3>     INFO: Test took 1465ms.
[15:03:53.415] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:53.923] <TB3>     INFO: Expecting 2560 events.
[15:03:54.881] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:54.881] <TB3>     INFO: Test took 1466ms.
[15:03:54.883] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:55.394] <TB3>     INFO: Expecting 2560 events.
[15:03:56.355] <TB3>     INFO: 2560 events read in total (246ms).
[15:03:56.355] <TB3>     INFO: Test took 1472ms.
[15:03:56.357] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:56.865] <TB3>     INFO: Expecting 2560 events.
[15:03:57.825] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:57.826] <TB3>     INFO: Test took 1469ms.
[15:03:57.829] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:58.335] <TB3>     INFO: Expecting 2560 events.
[15:03:59.293] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:59.293] <TB3>     INFO: Test took 1464ms.
[15:03:59.295] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:59.802] <TB3>     INFO: Expecting 2560 events.
[15:04:00.760] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:00.761] <TB3>     INFO: Test took 1467ms.
[15:04:00.764] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:01.273] <TB3>     INFO: Expecting 2560 events.
[15:04:02.231] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:02.232] <TB3>     INFO: Test took 1468ms.
[15:04:02.234] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:02.740] <TB3>     INFO: Expecting 2560 events.
[15:04:03.697] <TB3>     INFO: 2560 events read in total (242ms).
[15:04:03.698] <TB3>     INFO: Test took 1464ms.
[15:04:03.700] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:04.206] <TB3>     INFO: Expecting 2560 events.
[15:04:05.164] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:05.164] <TB3>     INFO: Test took 1464ms.
[15:04:05.167] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:05.675] <TB3>     INFO: Expecting 2560 events.
[15:04:06.647] <TB3>     INFO: 2560 events read in total (257ms).
[15:04:06.648] <TB3>     INFO: Test took 1481ms.
[15:04:06.649] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:07.165] <TB3>     INFO: Expecting 2560 events.
[15:04:08.124] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:08.125] <TB3>     INFO: Test took 1476ms.
[15:04:08.127] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:08.633] <TB3>     INFO: Expecting 2560 events.
[15:04:09.591] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:09.592] <TB3>     INFO: Test took 1465ms.
[15:04:09.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:10.099] <TB3>     INFO: Expecting 2560 events.
[15:04:11.058] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:11.059] <TB3>     INFO: Test took 1464ms.
[15:04:11.061] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:11.567] <TB3>     INFO: Expecting 2560 events.
[15:04:12.526] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:12.527] <TB3>     INFO: Test took 1467ms.
[15:04:12.529] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:13.035] <TB3>     INFO: Expecting 2560 events.
[15:04:13.994] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:13.994] <TB3>     INFO: Test took 1465ms.
[15:04:13.997] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:14.503] <TB3>     INFO: Expecting 2560 events.
[15:04:15.462] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:15.463] <TB3>     INFO: Test took 1466ms.
[15:04:15.465] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:15.972] <TB3>     INFO: Expecting 2560 events.
[15:04:16.932] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:16.932] <TB3>     INFO: Test took 1467ms.
[15:04:16.934] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:17.449] <TB3>     INFO: Expecting 2560 events.
[15:04:18.408] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:18.408] <TB3>     INFO: Test took 1474ms.
[15:04:18.411] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:18.917] <TB3>     INFO: Expecting 2560 events.
[15:04:19.877] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:19.877] <TB3>     INFO: Test took 1466ms.
[15:04:19.879] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:20.386] <TB3>     INFO: Expecting 2560 events.
[15:04:21.345] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:21.345] <TB3>     INFO: Test took 1466ms.
[15:04:21.348] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:21.854] <TB3>     INFO: Expecting 2560 events.
[15:04:22.815] <TB3>     INFO: 2560 events read in total (246ms).
[15:04:22.815] <TB3>     INFO: Test took 1468ms.
[15:04:23.834] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:04:23.834] <TB3>     INFO: PH scale (per ROC):    78  84  80  71  76  78  82  73  81  80  79  83  80  86  84  78
[15:04:23.834] <TB3>     INFO: PH offset (per ROC):  175 167 178 181 189 163 173 173 176 169 173 175 180 167 176 178
[15:04:24.012] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:04:24.015] <TB3>     INFO: ######################################################################
[15:04:24.015] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:04:24.015] <TB3>     INFO: ######################################################################
[15:04:24.015] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:04:24.027] <TB3>     INFO: scanning low vcal = 10
[15:04:24.370] <TB3>     INFO: Expecting 41600 events.
[15:04:28.091] <TB3>     INFO: 41600 events read in total (3006ms).
[15:04:28.091] <TB3>     INFO: Test took 4064ms.
[15:04:28.093] <TB3>     INFO: scanning low vcal = 20
[15:04:28.600] <TB3>     INFO: Expecting 41600 events.
[15:04:32.320] <TB3>     INFO: 41600 events read in total (3005ms).
[15:04:32.320] <TB3>     INFO: Test took 4227ms.
[15:04:32.322] <TB3>     INFO: scanning low vcal = 30
[15:04:32.828] <TB3>     INFO: Expecting 41600 events.
[15:04:36.574] <TB3>     INFO: 41600 events read in total (3031ms).
[15:04:36.574] <TB3>     INFO: Test took 4252ms.
[15:04:36.575] <TB3>     INFO: scanning low vcal = 40
[15:04:37.082] <TB3>     INFO: Expecting 41600 events.
[15:04:41.346] <TB3>     INFO: 41600 events read in total (3549ms).
[15:04:41.347] <TB3>     INFO: Test took 4771ms.
[15:04:41.350] <TB3>     INFO: scanning low vcal = 50
[15:04:41.774] <TB3>     INFO: Expecting 41600 events.
[15:04:46.071] <TB3>     INFO: 41600 events read in total (3582ms).
[15:04:46.071] <TB3>     INFO: Test took 4721ms.
[15:04:46.074] <TB3>     INFO: scanning low vcal = 60
[15:04:46.498] <TB3>     INFO: Expecting 41600 events.
[15:04:50.742] <TB3>     INFO: 41600 events read in total (3530ms).
[15:04:50.743] <TB3>     INFO: Test took 4668ms.
[15:04:50.745] <TB3>     INFO: scanning low vcal = 70
[15:04:51.169] <TB3>     INFO: Expecting 41600 events.
[15:04:55.449] <TB3>     INFO: 41600 events read in total (3565ms).
[15:04:55.450] <TB3>     INFO: Test took 4705ms.
[15:04:55.453] <TB3>     INFO: scanning low vcal = 80
[15:04:55.874] <TB3>     INFO: Expecting 41600 events.
[15:05:00.127] <TB3>     INFO: 41600 events read in total (3538ms).
[15:05:00.128] <TB3>     INFO: Test took 4675ms.
[15:05:00.131] <TB3>     INFO: scanning low vcal = 90
[15:05:00.554] <TB3>     INFO: Expecting 41600 events.
[15:05:04.801] <TB3>     INFO: 41600 events read in total (3532ms).
[15:05:04.801] <TB3>     INFO: Test took 4670ms.
[15:05:04.805] <TB3>     INFO: scanning low vcal = 100
[15:05:05.230] <TB3>     INFO: Expecting 41600 events.
[15:05:09.635] <TB3>     INFO: 41600 events read in total (3690ms).
[15:05:09.636] <TB3>     INFO: Test took 4831ms.
[15:05:09.638] <TB3>     INFO: scanning low vcal = 110
[15:05:10.058] <TB3>     INFO: Expecting 41600 events.
[15:05:14.310] <TB3>     INFO: 41600 events read in total (3537ms).
[15:05:14.311] <TB3>     INFO: Test took 4672ms.
[15:05:14.314] <TB3>     INFO: scanning low vcal = 120
[15:05:14.737] <TB3>     INFO: Expecting 41600 events.
[15:05:19.015] <TB3>     INFO: 41600 events read in total (3563ms).
[15:05:19.016] <TB3>     INFO: Test took 4702ms.
[15:05:19.019] <TB3>     INFO: scanning low vcal = 130
[15:05:19.439] <TB3>     INFO: Expecting 41600 events.
[15:05:23.695] <TB3>     INFO: 41600 events read in total (3541ms).
[15:05:23.696] <TB3>     INFO: Test took 4677ms.
[15:05:23.699] <TB3>     INFO: scanning low vcal = 140
[15:05:24.122] <TB3>     INFO: Expecting 41600 events.
[15:05:28.383] <TB3>     INFO: 41600 events read in total (3546ms).
[15:05:28.383] <TB3>     INFO: Test took 4684ms.
[15:05:28.386] <TB3>     INFO: scanning low vcal = 150
[15:05:28.809] <TB3>     INFO: Expecting 41600 events.
[15:05:33.076] <TB3>     INFO: 41600 events read in total (3552ms).
[15:05:33.076] <TB3>     INFO: Test took 4690ms.
[15:05:33.079] <TB3>     INFO: scanning low vcal = 160
[15:05:33.502] <TB3>     INFO: Expecting 41600 events.
[15:05:37.755] <TB3>     INFO: 41600 events read in total (3539ms).
[15:05:37.755] <TB3>     INFO: Test took 4676ms.
[15:05:37.758] <TB3>     INFO: scanning low vcal = 170
[15:05:38.181] <TB3>     INFO: Expecting 41600 events.
[15:05:42.453] <TB3>     INFO: 41600 events read in total (3558ms).
[15:05:42.454] <TB3>     INFO: Test took 4696ms.
[15:05:42.458] <TB3>     INFO: scanning low vcal = 180
[15:05:42.878] <TB3>     INFO: Expecting 41600 events.
[15:05:47.126] <TB3>     INFO: 41600 events read in total (3533ms).
[15:05:47.127] <TB3>     INFO: Test took 4669ms.
[15:05:47.130] <TB3>     INFO: scanning low vcal = 190
[15:05:47.553] <TB3>     INFO: Expecting 41600 events.
[15:05:51.807] <TB3>     INFO: 41600 events read in total (3541ms).
[15:05:51.809] <TB3>     INFO: Test took 4679ms.
[15:05:51.812] <TB3>     INFO: scanning low vcal = 200
[15:05:52.234] <TB3>     INFO: Expecting 41600 events.
[15:05:56.492] <TB3>     INFO: 41600 events read in total (3543ms).
[15:05:56.493] <TB3>     INFO: Test took 4681ms.
[15:05:56.496] <TB3>     INFO: scanning low vcal = 210
[15:05:56.916] <TB3>     INFO: Expecting 41600 events.
[15:06:01.190] <TB3>     INFO: 41600 events read in total (3559ms).
[15:06:01.190] <TB3>     INFO: Test took 4694ms.
[15:06:01.193] <TB3>     INFO: scanning low vcal = 220
[15:06:01.620] <TB3>     INFO: Expecting 41600 events.
[15:06:05.896] <TB3>     INFO: 41600 events read in total (3561ms).
[15:06:05.897] <TB3>     INFO: Test took 4703ms.
[15:06:05.900] <TB3>     INFO: scanning low vcal = 230
[15:06:06.322] <TB3>     INFO: Expecting 41600 events.
[15:06:10.603] <TB3>     INFO: 41600 events read in total (3566ms).
[15:06:10.604] <TB3>     INFO: Test took 4704ms.
[15:06:10.607] <TB3>     INFO: scanning low vcal = 240
[15:06:11.029] <TB3>     INFO: Expecting 41600 events.
[15:06:15.291] <TB3>     INFO: 41600 events read in total (3548ms).
[15:06:15.292] <TB3>     INFO: Test took 4685ms.
[15:06:15.294] <TB3>     INFO: scanning low vcal = 250
[15:06:15.719] <TB3>     INFO: Expecting 41600 events.
[15:06:19.987] <TB3>     INFO: 41600 events read in total (3553ms).
[15:06:19.988] <TB3>     INFO: Test took 4693ms.
[15:06:19.992] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:06:20.414] <TB3>     INFO: Expecting 41600 events.
[15:06:24.677] <TB3>     INFO: 41600 events read in total (3548ms).
[15:06:24.678] <TB3>     INFO: Test took 4686ms.
[15:06:24.681] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:06:25.105] <TB3>     INFO: Expecting 41600 events.
[15:06:29.381] <TB3>     INFO: 41600 events read in total (3561ms).
[15:06:29.381] <TB3>     INFO: Test took 4700ms.
[15:06:29.384] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:06:29.804] <TB3>     INFO: Expecting 41600 events.
[15:06:34.082] <TB3>     INFO: 41600 events read in total (3563ms).
[15:06:34.083] <TB3>     INFO: Test took 4699ms.
[15:06:34.086] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:06:34.506] <TB3>     INFO: Expecting 41600 events.
[15:06:38.772] <TB3>     INFO: 41600 events read in total (3550ms).
[15:06:38.772] <TB3>     INFO: Test took 4686ms.
[15:06:38.775] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:06:39.200] <TB3>     INFO: Expecting 41600 events.
[15:06:43.466] <TB3>     INFO: 41600 events read in total (3551ms).
[15:06:43.467] <TB3>     INFO: Test took 4692ms.
[15:06:44.011] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:06:44.014] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:06:44.015] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:06:44.015] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:06:44.015] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:06:44.015] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:06:44.015] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:06:44.016] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:06:44.016] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:06:44.016] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:06:44.016] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:06:44.016] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:06:44.016] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:06:44.017] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:06:44.017] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:06:44.017] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:06:44.017] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:07:23.571] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:07:23.571] <TB3>     INFO: non-linearity mean:  0.963 0.958 0.958 0.962 0.969 0.957 0.961 0.964 0.965 0.962 0.961 0.956 0.963 0.952 0.959 0.964
[15:07:23.571] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.004 0.005 0.005 0.007 0.006 0.006 0.004 0.005 0.006 0.006 0.005 0.007 0.005 0.004
[15:07:23.571] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:07:23.594] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:07:23.617] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:07:23.639] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:07:23.662] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:07:23.685] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:07:23.708] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:07:23.731] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:07:23.754] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:07:23.777] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:07:23.800] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:07:23.822] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:07:23.845] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:07:23.868] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:07:23.891] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:07:23.914] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-41_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:07:23.937] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:07:23.937] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:07:23.944] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:07:23.944] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:07:23.947] <TB3>     INFO: ######################################################################
[15:07:23.947] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:07:23.947] <TB3>     INFO: ######################################################################
[15:07:23.950] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:07:23.959] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:23.960] <TB3>     INFO:     run 1 of 1
[15:07:23.960] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:24.303] <TB3>     INFO: Expecting 3120000 events.
[15:08:13.651] <TB3>     INFO: 1289125 events read in total (48633ms).
[15:09:03.901] <TB3>     INFO: 2573745 events read in total (98883ms).
[15:09:27.358] <TB3>     INFO: 3120000 events read in total (122341ms).
[15:09:27.412] <TB3>     INFO: Test took 123453ms.
[15:09:27.502] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:27.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:29.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:30.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:32.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:33.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:35.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:36.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:38.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:39.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:41.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:42.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:44.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:45.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:47.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:48.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:49.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:51.456] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411701248
[15:09:51.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:09:51.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5418, RMS = 2.08374
[15:09:51.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:09:51.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:09:51.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6325, RMS = 1.94131
[15:09:51.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:09:51.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:09:51.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5379, RMS = 1.39826
[15:09:51.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:09:51.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:09:51.496] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0948, RMS = 1.29256
[15:09:51.496] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:09:51.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:09:51.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 60.7849, RMS = 1.83962
[15:09:51.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 70
[15:09:51.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:09:51.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.6764, RMS = 1.64579
[15:09:51.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[15:09:51.499] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:09:51.499] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8257, RMS = 1.90768
[15:09:51.499] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:09:51.499] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:09:51.499] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.511, RMS = 2.04392
[15:09:51.499] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:09:51.500] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:09:51.500] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3968, RMS = 1.12853
[15:09:51.500] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:09:51.500] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:09:51.500] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3183, RMS = 1.11599
[15:09:51.500] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:09:51.501] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:09:51.501] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7586, RMS = 1.02399
[15:09:51.501] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:09:51.501] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:09:51.501] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4234, RMS = 1.08715
[15:09:51.501] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:09:51.502] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:09:51.502] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7629, RMS = 1.50248
[15:09:51.502] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:09:51.502] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:09:51.502] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5771, RMS = 1.59525
[15:09:51.502] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:09:51.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:09:51.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7777, RMS = 1.59174
[15:09:51.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:09:51.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:09:51.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9377, RMS = 1.46039
[15:09:51.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:09:51.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:09:51.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2343, RMS = 1.09413
[15:09:51.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:09:51.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:09:51.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9865, RMS = 1.22028
[15:09:51.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:09:51.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:09:51.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1781, RMS = 0.76836
[15:09:51.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:09:51.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:09:51.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3964, RMS = 0.772455
[15:09:51.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:09:51.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:09:51.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8969, RMS = 1.53456
[15:09:51.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:09:51.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:09:51.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4927, RMS = 1.66991
[15:09:51.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:09:51.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:09:51.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.8139, RMS = 1.70112
[15:09:51.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[15:09:51.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:09:51.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.7702, RMS = 1.64368
[15:09:51.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:09:51.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:09:51.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5388, RMS = 1.06105
[15:09:51.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:09:51.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:09:51.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1354, RMS = 0.992657
[15:09:51.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:09:51.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:09:51.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8804, RMS = 1.41738
[15:09:51.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:09:51.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:09:51.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0614, RMS = 1.40667
[15:09:51.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:09:51.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:09:51.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5542, RMS = 1.35285
[15:09:51.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:09:51.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:09:51.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5432, RMS = 1.56928
[15:09:51.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:09:51.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:09:51.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.477, RMS = 1.52807
[15:09:51.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:09:51.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:09:51.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5857, RMS = 1.51223
[15:09:51.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:09:51.522] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:09:51.522] <TB3>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    1    0    0    1    0    0    0    2    1    0    0
[15:09:51.523] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:09:51.622] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:09:51.622] <TB3>     INFO: enter test to run
[15:09:51.622] <TB3>     INFO:   test:  no parameter change
[15:09:51.623] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[15:09:51.628] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:09:51.628] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:09:51.628] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:09:52.117] <TB3>    QUIET: Connection to board 24 closed.
[15:09:52.118] <TB3>     INFO: pXar: this is the end, my friend
[15:09:52.118] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
