# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do MICTestebench_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/vhsou/testbench-mic/MIC_amux_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:12 on Aug 01,2022
# vcom -reportprogress 300 -93 -work work C:/Users/vhsou/testbench-mic/MIC_amux_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MIC_amux_alu
# -- Compiling architecture behavioral of MIC_amux_alu
# End time: 22:53:12 on Aug 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vhsou/testbench-mic/MIC_Banck_Registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:12 on Aug 01,2022
# vcom -reportprogress 300 -93 -work work C:/Users/vhsou/testbench-mic/MIC_Banck_Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MIC_Banck_Registers
# -- Compiling architecture behavioral of MIC_Banck_Registers
# End time: 22:53:12 on Aug 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vhsou/testbench-mic/PROJETO_MIC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:12 on Aug 01,2022
# vcom -reportprogress 300 -93 -work work C:/Users/vhsou/testbench-mic/PROJETO_MIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PROJETO_MIC
# -- Compiling architecture comportamental of PROJETO_MIC
# End time: 22:53:12 on Aug 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/vhsou/testbench-mic/Testbench_MIC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:31 on Aug 01,2022
# vcom -reportprogress 300 -work work C:/Users/vhsou/testbench-mic/Testbench_MIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Testbench_MIC
# -- Compiling architecture Type_3 of Testbench_MIC
# End time: 22:53:31 on Aug 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_mic
# vsim work.testbench_mic 
# Start time: 22:53:38 on Aug 01,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_mic(type_3)
# Loading work.projeto_mic(comportamental)
# Loading work.mic_banck_registers(behavioral)
# Loading work.mic_amux_alu(behavioral)
add wave -position insertpoint sim:/testbench_mic/*
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mic/Dut/MUX_ALU_DESLOCADOR
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mic/Dut/MUX_ALU_DESLOCADOR
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /testbench_mic/Dut/MUX_ALU_DESLOCADOR
# ** Note: Stopping simulation AFTER 11 cycles
#    Time: 440 ns  Iteration: 0  Instance: /testbench_mic
# ** Failure: SIMULACAO CONCLUIDA COM SUCESSO
#    Time: 500 ns  Iteration: 0  Process: /testbench_mic/line__293 File: C:/Users/vhsou/testbench-mic/Testbench_MIC.vhd
# Break in Process line__293 at C:/Users/vhsou/testbench-mic/Testbench_MIC.vhd line 303
# End time: 22:54:43 on Aug 01,2022, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
