diff -burN avarice-2.12/src/devdescr.cc avarice-2.12-cmthunes/src/devdescr.cc
--- avarice-2.12/src/devdescr.cc	2011-12-12 07:42:23.000000000 -0500
+++ avarice-2.12-cmthunes/src/devdescr.cc	2012-03-03 16:27:43.594636076 -0500
@@ -4806,6 +4806,87 @@
 	    fill_b2(0x90),	// IO space address of MCU control
 	},
     },
+    // DEV_ATXMEGA32A4
+    {
+	"atxmega32a4",
+	0x9541,
+	256, 144,	// 36864 bytes flash
+	32, 32, 	// 1024 bytes EEPROM
+	94 * 4, 	// 94 interrupt vectors?
+	DEVFL_MKII_ONLY,
+	NULL,	// registers not yet defined
+	true,
+	0x37, 0x0000, // fuses
+	{
+	    0	// no mkI support
+	},
+	{
+	    CMND_SET_DEVICE_DESCRIPTOR,
+	    { 0xFF,0xFF,0xFF,0xF9,0xFF,0x3D,0xB9,0xF8 }, // ucReadIO
+	    { 0X00,0X00,0X00,0X00,0X00,0X00,0X00,0X00 }, // ucReadIOShadow
+	    { 0xFF,0xFF,0x1F,0xE0,0xFF,0x1D,0xA9,0xF8 }, // ucWriteIO
+	    { 0X00,0X00,0X00,0X00,0X00,0X00,0X00,0X00 }, // ucWriteIOShadow
+	    { 0x73,0xFF,0x3F,0xFF,0xF7,0x3F,0xF7,0x3F,
+	      0xF7,0x3F,0x5F,0x3F,0x37,0x37,0x36,0x00,
+	      0x00,0x00,0x00,0x00,0xFF,0x0F,0x00,0x00,
+	      0xF7,0x3F,0x36,0x00 }, // ucReadExtIO
+	    { 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+	      0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+	      0x00,0x00,0x00,0x00 }, // ucReadIOExtShadow
+	    { 0x73,0xFF,0x3F,0xF8,0xF7,0x3F,0xF7,0x3F,
+	      0xF7,0x3F,0x5F,0x2F,0x36,0x36,0x36,0x00,
+	      0x00,0x00,0x00,0x00,0xFF,0x0F,0x00,0x00,
+	      0xF7,0x3F,0x36,0x00 }, // ucWriteExtIO
+	    { 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+	      0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+	      0x00,0x00,0x00,0x00 }, // ucWriteIOExtShadow
+	    0x31,	// ucIDRAddress
+	    0x57,	// ucSPMCRAddress
+	    0,	// ucRAMPZAddress
+	    fill_b2(256),	// uiFlashPageSize
+	    32,	// ucEepromPageSize
+	    fill_b4(0x8000),	// ulBootAddress
+	    fill_b2(0x136),	// uiUpperExtIOLoc
+	    fill_b4(256 * 144),	// ulFlashSize
+	    { 0x00 },	// ucEepromInst
+	    { 0x00 },	// ucFlashInst
+	    0x3E,	// ucSPHaddr
+	    0x3D,	// ucSPLaddr
+	    fill_b2(144),	// uiFlashpages
+	    0x00,	// ucDWDRAddress
+	    0x00,	// ucDWBasePC
+	    0x00,	// ucAllowFullPageBitstream
+	    fill_b2(0x00),	// uiStartSmallestBootLoaderSection
+	    1,	// EnablePageProgramming
+	    0x02,	// ucCacheType
+	    fill_b2(8192),	// uiSramStartAddr
+	    0,	// ucResetType
+	    0,	// ucPCMaskExtended
+	    0,	// ucPCMaskHigh
+	    0,	// ucEindAddress
+	    fill_b2(0),	// EECRAddress
+	},
+	{
+	    CMND_SET_XMEGA_PARAMS, // cmd
+	    fill_b2(2),		// whatever
+	    47,			// length of following data
+	    fill_b4(0x800000),	// NVM offset for application flash
+	    fill_b4(0x808000),	// NVM offset for boot flash
+	    fill_b4(0x8c0000),	// NVM offset for EEPROM
+	    fill_b4(0x8f0020),	// NVM offset for fuses
+	    fill_b4(0x8f0027),	// NVM offset for lock bits
+	    fill_b4(0x8e0400),	// NVM offset for user signature row
+	    fill_b4(0x8e0200),	// NVM offset for production sig. row
+	    fill_b4(0x1000000), // NVM offset for data memory
+	    fill_b4(32768),	// size of application flash
+	    fill_b2(4096),	// size of boot flash
+	    fill_b2(256),	// flash page size
+	    fill_b2(1024),	// size of EEPROM
+	    32,			// EEPROM page size
+	    fill_b2(0x1c0),	// IO space base address of NVM controller
+	    fill_b2(0x90),	// IO space address of MCU control
+	},
+    },
     // DEV_ATXMEGA16D4
     {
 	"atxmega16d4",
diff -burN avarice-2.12/src/jtag2_defs.h avarice-2.12-cmthunes/src/jtag2_defs.h
--- avarice-2.12/src/jtag2_defs.h	2011-12-12 07:42:23.000000000 -0500
+++ avarice-2.12-cmthunes/src/jtag2_defs.h	2012-03-03 18:29:27.654155080 -0500
@@ -65,6 +65,7 @@
 
 /* ICE command codes */
 #define CMND_CHIP_ERASE 0x13
+#define CMND_XMEGA_ERASE 0x34
 #define CMND_CLEAR_EVENTS 0x22
 #define CMND_CLR_BREAK 0x1A
 #define CMND_ENTER_PROGMODE 0x14
diff -burN avarice-2.12/src/jtag2prog.cc avarice-2.12-cmthunes/src/jtag2prog.cc
--- avarice-2.12/src/jtag2prog.cc	2011-12-12 07:42:23.000000000 -0500
+++ avarice-2.12-cmthunes/src/jtag2prog.cc	2012-03-03 22:12:26.962393823 -0500
@@ -85,7 +85,31 @@
 // (unless the save-eeprom fuse is set).
 void jtag2::eraseProgramMemory(void)
 {
+    if (is_xmega)
+    {
+        uchar *response;
+        int respSize;
+        uchar command[6] = { CMND_XMEGA_ERASE };
+
+        // ERASE_MODE (erase chip)
+        command[1] = 0x00;
+
+        // ADDRESS
+        command[2] = 0x00;
+        command[3] = 0x00;
+        command[4] = 0x00;
+        command[5] = 0x00;
+        
+        check(doJtagCommand(command, sizeof(command),
+                            response, respSize),
+              "Erase failed\n");
+
+        delete [] response;
+    }
+    else
+    {
     doSimpleJtagCommand(CMND_CHIP_ERASE);
+    }
 }
 
 void jtag2::eraseProgramPage(unsigned long address)
diff -burN avarice-2.12/src/jtag2rw.cc avarice-2.12-cmthunes/src/jtag2rw.cc
--- avarice-2.12/src/jtag2rw.cc	2011-12-12 07:42:23.000000000 -0500
+++ avarice-2.12-cmthunes/src/jtag2rw.cc	2012-03-03 20:16:29.065297490 -0500
@@ -78,10 +78,10 @@
     case DATA_SPACE_ADDR_OFFSET:
 	return MTYPE_SRAM;
     default:
-	if (proto == PROTO_DW || programmingEnabled)
-	    return MTYPE_FLASH_PAGE;
-	else if (is_xmega && has_full_xmega_support)
+	if (is_xmega && has_full_xmega_support)
 	    return MTYPE_XMEGA_APP_FLASH;
+	else if (proto == PROTO_DW || programmingEnabled)
+	    return MTYPE_FLASH_PAGE;
 	else
 	    return MTYPE_SPM;
     }
diff -burN avarice-2.12/src/jtag.h avarice-2.12-cmthunes/src/jtag.h
--- avarice-2.12/src/jtag.h	2011-12-12 07:42:23.000000000 -0500
+++ avarice-2.12-cmthunes/src/jtag.h	2012-03-03 22:11:31.177358791 -0500
@@ -383,6 +383,7 @@
     CMND_RUN_TO_ADDR		= 0x1C,
     CMND_SELFTEST		= 0x10,
     CMND_SET_BREAK		= 0x11,
+    CMND_XMEGA_ERASE		= 0x34,
     CMND_SET_BREAK_XMEGA	= 0x37, // undocumented in AVR067
     CMND_SET_DEVICE_DESCRIPTOR	= 0x0C,
     CMND_SET_N_PARAMETERS	= 0x16,
