{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748283899909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748283899910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 15:24:59 2025 " "Processing started: Mon May 26 15:24:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748283899910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283899910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cooprocessor -c MI_SD " "Command: quartus_map --read_settings_files=on --write_settings_files=off cooprocessor -c MI_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283899910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748283900193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748283900193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/br.v 1 1 " "Found 1 design units, including 1 entities, in source file controle/br.v" { { "Info" "ISGN_ENTITY_NAME" "1 br " "Found entity 1: br" {  } { { "controle/br.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/br.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file controle/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "controle/decoder.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(90) " "Verilog HDL information at top.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283907155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/top.v 1 1 " "Found 1 design units, including 1 entities, in source file controle/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mod " "Found entity 1: memory_mod" {  } { { "memoria/memory_mod.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "memoria/ram16bits.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(30) " "Verilog HDL information at alu.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283907156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_soma.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_soma " "Found entity 1: matriz_soma" {  } { { "ula/matriz_soma.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_subtracao.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_subtracao.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_subtracao " "Found entity 1: matriz_subtracao" {  } { { "ula/matriz_subtracao.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_subtracao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_transposta.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_transposta.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_transposta " "Found entity 1: matriz_transposta" {  } { { "ula/matriz_transposta.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_transposta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_multi " "Found entity 1: matriz_multi" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_escalar.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_escalar.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_escalar " "Found entity 1: matriz_escalar" {  } { { "ula/matriz_escalar.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_escalar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_oposta.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_oposta.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_oposta " "Found entity 1: matriz_oposta" {  } { { "ula/matriz_oposta.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_oposta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ2x2 " "Found entity 1: matriz_determ2x2" {  } { { "ula/matriz_determ2x2.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ3x3 " "Found entity 1: matriz_determ3x3" {  } { { "ula/matriz_determ3x3.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matriz_determ4x4.v(31) " "Verilog HDL information at matriz_determ4x4.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283907160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ4x4 " "Found entity 1: matriz_determ4x4" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ5x5 " "Found entity 1: matriz_determ5x5" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file testes/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907162 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907162 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "testes/decod7seg.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done4x4 alu.v(26) " "Verilog HDL Implicit Net warning at alu.v(26): created implicit net for \"done4x4\"" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done5x5 alu.v(27) " "Verilog HDL Implicit Net warning at alu.v(27): created implicit net for \"done5x5\"" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow matriz_multi.v(67) " "Verilog HDL Implicit Net warning at matriz_multi.v(67): created implicit net for \"overflow\"" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done4x4 matriz_determ5x5.v(13) " "Verilog HDL Implicit Net warning at matriz_determ5x5.v(13): created implicit net for \"done4x4\"" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_pulse matriz_determ5x5.v(18) " "Verilog HDL Implicit Net warning at matriz_determ5x5.v(18): created implicit net for \"done_pulse\"" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "db1 test_top.v(49) " "Verilog HDL Implicit Net warning at test_top.v(49): created implicit net for \"db1\"" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "db0 test_top.v(58) " "Verilog HDL Implicit Net warning at test_top.v(58): created implicit net for \"db0\"" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907163 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(53) " "Verilog HDL Instantiation warning at top.v(53): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "memory_mod.v(21) " "Verilog HDL Instantiation warning at memory_mod.v(21): instance has no name" {  } { { "memoria/memory_mod.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(63) " "Verilog HDL Instantiation warning at top.v(63): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(17) " "Verilog HDL Instantiation warning at alu.v(17): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(18) " "Verilog HDL Instantiation warning at alu.v(18): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(20) " "Verilog HDL Instantiation warning at alu.v(20): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(21) " "Verilog HDL Instantiation warning at alu.v(21): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(22) " "Verilog HDL Instantiation warning at alu.v(22): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(24) " "Verilog HDL Instantiation warning at alu.v(24): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(25) " "Verilog HDL Instantiation warning at alu.v(25): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(26) " "Verilog HDL Instantiation warning at alu.v(26): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_determ5x5.v(15) " "Verilog HDL Instantiation warning at matriz_determ5x5.v(15): instance has no name" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(27) " "Verilog HDL Instantiation warning at alu.v(27): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907166 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(74) " "Verilog HDL Instantiation warning at top.v(74): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907166 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(84) " "Verilog HDL Instantiation warning at top.v(84): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907166 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(49) " "Verilog HDL Instantiation warning at test_top.v(49): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(52) " "Verilog HDL Instantiation warning at test_top.v(52): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(53) " "Verilog HDL Instantiation warning at test_top.v(53): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(54) " "Verilog HDL Instantiation warning at test_top.v(54): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(55) " "Verilog HDL Instantiation warning at test_top.v(55): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(58) " "Verilog HDL Instantiation warning at test_top.v(58): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(59) " "Verilog HDL Instantiation warning at test_top.v(59): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283907167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748283907206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test_top.v(64) " "Verilog HDL assignment warning at test_top.v(64): truncated value with size 32 to match size of target (5)" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283907209 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:comb_3 " "Elaborating entity \"top\" for hierarchy \"top:comb_3\"" {  } { { "testes/test_top.v" "comb_3" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(149) " "Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (2)" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283907250 "|test_top|top:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(152) " "Verilog HDL assignment warning at top.v(152): truncated value with size 32 to match size of target (4)" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283907251 "|test_top|top:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:comb_3\|decoder:comb_19 " "Elaborating entity \"decoder\" for hierarchy \"top:comb_3\|decoder:comb_19\"" {  } { { "controle/top.v" "comb_19" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mod top:comb_3\|memory_mod:comb_20 " "Elaborating entity \"memory_mod\" for hierarchy \"top:comb_3\|memory_mod:comb_20\"" {  } { { "controle/top.v" "comb_20" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memory_mod.v(27) " "Verilog HDL assignment warning at memory_mod.v(27): truncated value with size 32 to match size of target (3)" {  } { { "memoria/memory_mod.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283907273 "|test_top|top:comb_3|memory_mod:comb_20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16bits top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3 " "Elaborating entity \"ram16bits\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\"" {  } { { "memoria/memory_mod.v" "comb_3" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\"" {  } { { "memoria/ram16bits.v" "altsyncram_component" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\"" {  } { { "memoria/ram16bits.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907315 ""}  } { { "memoria/ram16bits.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748283907315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnn1 " "Found entity 1: altsyncram_bnn1" {  } { { "db/altsyncram_bnn1.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnn1 top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated " "Elaborating entity \"altsyncram_bnn1\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ud2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ud2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ud2 " "Found entity 1: altsyncram_8ud2" {  } { { "db/altsyncram_8ud2.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_8ud2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283907378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283907378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ud2 top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1 " "Elaborating entity \"altsyncram_8ud2\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\"" {  } { { "db/altsyncram_bnn1.tdf" "altsyncram1" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bnn1.tdf" "mgl_prim2" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bnn1.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283907867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283907867 ""}  } { { "db/altsyncram_bnn1.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748283907867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:comb_3\|alu:comb_21 " "Elaborating entity \"alu\" for hierarchy \"top:comb_3\|alu:comb_21\"" {  } { { "controle/top.v" "comb_21" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_soma top:comb_3\|alu:comb_21\|matriz_soma:comb_3 " "Elaborating entity \"matriz_soma\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_soma:comb_3\"" {  } { { "ula/alu.v" "comb_3" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_subtracao top:comb_3\|alu:comb_21\|matriz_subtracao:comb_4 " "Elaborating entity \"matriz_subtracao\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_subtracao:comb_4\"" {  } { { "ula/alu.v" "comb_4" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_multi top:comb_3\|alu:comb_21\|matriz_multi:comb_5 " "Elaborating entity \"matriz_multi\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_multi:comb_5\"" {  } { { "ula/alu.v" "comb_5" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow matriz_multi.v(67) " "Verilog HDL or VHDL warning at matriz_multi.v(67): object \"overflow\" assigned a value but never read" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748283908559 "|test_top|top:comb_3|alu:comb_21|matriz_multi:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_transposta top:comb_3\|alu:comb_21\|matriz_transposta:comb_6 " "Elaborating entity \"matriz_transposta\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_transposta:comb_6\"" {  } { { "ula/alu.v" "comb_6" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_oposta top:comb_3\|alu:comb_21\|matriz_oposta:comb_7 " "Elaborating entity \"matriz_oposta\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_oposta:comb_7\"" {  } { { "ula/alu.v" "comb_7" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_escalar top:comb_3\|alu:comb_21\|matriz_escalar:comb_8 " "Elaborating entity \"matriz_escalar\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_escalar:comb_8\"" {  } { { "ula/alu.v" "comb_8" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ2x2 top:comb_3\|alu:comb_21\|matriz_determ2x2:comb_9 " "Elaborating entity \"matriz_determ2x2\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ2x2:comb_9\"" {  } { { "ula/alu.v" "comb_9" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748283908619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ3x3 top:comb_3\|alu:comb_21\|matriz_determ3x3:comb_10 " "Elaborating entity \"matriz_determ3x3\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ3x3:comb_10\"" {  } { { "ula/alu.v" "comb_10" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908621 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748283908625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ4x4 top:comb_3\|alu:comb_21\|matriz_determ4x4:comb_11 " "Elaborating entity \"matriz_determ4x4\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ4x4:comb_11\"" {  } { { "ula/alu.v" "comb_11" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908627 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(35) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(35): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283908631 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(36) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(36): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 36 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283908631 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(37) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(37): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283908631 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(38) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(38): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283908631 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 matriz_determ4x4.v(40) " "Verilog HDL assignment warning at matriz_determ4x4.v(40): truncated value with size 32 to match size of target (8)" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283908632 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 matriz_determ4x4.v(44) " "Verilog HDL assignment warning at matriz_determ4x4.v(44): truncated value with size 32 to match size of target (5)" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283908632 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748283908644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ5x5 top:comb_3\|alu:comb_21\|matriz_determ5x5:comb_12 " "Elaborating entity \"matriz_determ5x5\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ5x5:comb_12\"" {  } { { "ula/alu.v" "comb_12" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matriz_determ5x5.v(98) " "Verilog HDL assignment warning at matriz_determ5x5.v(98): truncated value with size 32 to match size of target (3)" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283908653 "|test_top|top:comb_3|alu:comb_21|matriz_determ5x5:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br top:comb_3\|br:comb_22 " "Elaborating entity \"br\" for hierarchy \"top:comb_3\|br:comb_22\"" {  } { { "controle/top.v" "comb_22" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:comb_4 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:comb_4\"" {  } { { "testes/test_top.v" "comb_4" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_8\"" {  } { { "testes/test_top.v" "comb_8" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:comb_8\|clock_div:u1 " "Elaborating entity \"clock_div\" for hierarchy \"debounce:comb_8\|clock_div:u1\"" {  } { { "testes/debounce.v" "u1" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(19) " "Verilog HDL assignment warning at debounce.v(19): truncated value with size 32 to match size of target (27)" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283908792 "|test_top|debounce:comb_8|clock_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:comb_8\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"debounce:comb_8\|my_dff:d0\"" {  } { { "testes/debounce.v" "d0" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283908794 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748283909303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.26.15:25:12 Progress: Loading sldbc16ccc6/alt_sld_fab_wrapper_hw.tcl " "2025.05.26.15:25:12 Progress: Loading sldbc16ccc6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283912230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283913944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283914085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283915201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283915402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283915601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283915815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283915818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283915818 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748283916480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbc16ccc6/alt_sld_fab.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283916785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283916785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283916914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283916914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283916915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283916915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283917033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283917033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283917165 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283917165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283917165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283917285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283917285 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top:comb_3\|done " "Found clock multiplexer top:comb_3\|done" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1748283918627 "|test_top|top:comb_3|done"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1748283918627 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Mux1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Mux1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cooprocessor.test_top0.rtl.mif " "Parameter INIT_FILE set to cooprocessor.test_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283920004 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748283920004 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748283920004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Mux1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Mux1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283920040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Mux1_rtl_0 " "Instantiated megafunction \"altsyncram:Mux1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cooprocessor.test_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"cooprocessor.test_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283920040 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748283920040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pj61 " "Found entity 1: altsyncram_pj61" {  } { { "db/altsyncram_pj61.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_pj61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283920071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283920071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748283920355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283921450 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748283922509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/output_files/MI_SD.map.smsg " "Generated suppressed messages file /home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/output_files/MI_SD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283922904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748283924545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283924545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2192 " "Implemented 2192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748283924788 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748283924788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2048 " "Implemented 2048 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748283924788 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748283924788 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748283924788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748283924788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748283924811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 15:25:24 2025 " "Processing ended: Mon May 26 15:25:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748283924811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748283924811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748283924811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283924811 ""}
