-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Thu Nov 20 15:07:51 2025

COMPONENT subsistema2esquematico
	PORT
	(
		inclk0		:	 IN STD_LOGIC;
		areset		:	 IN STD_LOGIC;
		SC1		:	 IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		SC2		:	 IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		INICIO		:	 IN STD_LOGIC;
		MV		:	 IN STD_LOGIC;
		MINV		:	 IN STD_LOGIC;
		TURNO		:	 IN STD_LOGIC;
		VF		:	 IN STD_LOGIC;
		POSICION		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		VICTORIA		:	 IN STD_LOGIC;
		EMPATE		:	 IN STD_LOGIC;
		Y		:	 OUT STD_LOGIC;
		frecuencialed		:	 OUT STD_LOGIC;
		freck1k		:	 OUT STD_LOGIC
	);
END COMPONENT;