
Lab_6_Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000253c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080026dc  080026dc  000126dc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002740  08002740  00012740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002748  08002748  00012748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800274c  0800274c  0001274c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08002750  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001ac  20000074  080027c4  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000220  080027c4  00020220  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   000153a7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000028a5  00000000  00000000  0003544b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000069b9  00000000  00000000  00037cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000998  00000000  00000000  0003e6b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c68  00000000  00000000  0003f048  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005440  00000000  00000000  0003fcb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003c53  00000000  00000000  000450f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00048d43  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001f80  00000000  00000000  00048dc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080026c4 	.word	0x080026c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080026c4 	.word	0x080026c4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f9e2 	bl	8000980 <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f998 	bl	8000900 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	2000000c 	.word	0x2000000c
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f969 	bl	80008dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f001 faca 	bl	8001ba8 <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	200000a8 	.word	0x200000a8
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	200000a8 	.word	0x200000a8

08000640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000640:	b538      	push	{r3, r4, r5, lr}
 8000642:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000644:	f7ff fff6 	bl	8000634 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000648:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800064a:	bf1c      	itt	ne
 800064c:	4b05      	ldrne	r3, [pc, #20]	; (8000664 <HAL_Delay+0x24>)
 800064e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000650:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000652:	bf18      	it	ne
 8000654:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000656:	f7ff ffed 	bl	8000634 <HAL_GetTick>
 800065a:	1b40      	subs	r0, r0, r5
 800065c:	4284      	cmp	r4, r0
 800065e:	d8fa      	bhi.n	8000656 <HAL_Delay+0x16>
  {
  }
}
 8000660:	bd38      	pop	{r3, r4, r5, pc}
 8000662:	bf00      	nop
 8000664:	20000000 	.word	0x20000000

08000668 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000668:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800066a:	4604      	mov	r4, r0
 800066c:	2800      	cmp	r0, #0
 800066e:	f000 8099 	beq.w	80007a4 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000672:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000674:	b923      	cbnz	r3, 8000680 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000676:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000678:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800067c:	f001 fadc 	bl	8001c38 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000680:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000682:	06db      	lsls	r3, r3, #27
 8000684:	f100 808c 	bmi.w	80007a0 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000688:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800068a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800068e:	f023 0302 	bic.w	r3, r3, #2
 8000692:	f043 0302 	orr.w	r3, r3, #2
 8000696:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000698:	4b43      	ldr	r3, [pc, #268]	; (80007a8 <HAL_ADC_Init+0x140>)
 800069a:	685a      	ldr	r2, [r3, #4]
 800069c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80006a0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80006a2:	685a      	ldr	r2, [r3, #4]
 80006a4:	6861      	ldr	r1, [r4, #4]
 80006a6:	430a      	orrs	r2, r1
 80006a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80006aa:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80006ac:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80006ae:	685a      	ldr	r2, [r3, #4]
 80006b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80006b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80006b6:	685a      	ldr	r2, [r3, #4]
 80006b8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80006bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80006be:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80006c0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80006c2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80006c6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80006c8:	685a      	ldr	r2, [r3, #4]
 80006ca:	430a      	orrs	r2, r1
 80006cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80006ce:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80006d0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80006d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80006d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80006d8:	689a      	ldr	r2, [r3, #8]
 80006da:	430a      	orrs	r2, r1
 80006dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006de:	4933      	ldr	r1, [pc, #204]	; (80007ac <HAL_ADC_Init+0x144>)
 80006e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006e2:	428a      	cmp	r2, r1
 80006e4:	d050      	beq.n	8000788 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80006e6:	6899      	ldr	r1, [r3, #8]
 80006e8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80006ec:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80006ee:	6899      	ldr	r1, [r3, #8]
 80006f0:	430a      	orrs	r2, r1
 80006f2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006f4:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80006f6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80006fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80006fe:	689a      	ldr	r2, [r3, #8]
 8000700:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000702:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000704:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000706:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000708:	f022 0202 	bic.w	r2, r2, #2
 800070c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800070e:	689a      	ldr	r2, [r3, #8]
 8000710:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000714:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000716:	6a22      	ldr	r2, [r4, #32]
 8000718:	2a00      	cmp	r2, #0
 800071a:	d03d      	beq.n	8000798 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800071c:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800071e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000720:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000724:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000726:	685a      	ldr	r2, [r3, #4]
 8000728:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800072c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800072e:	685a      	ldr	r2, [r3, #4]
 8000730:	3901      	subs	r1, #1
 8000732:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000736:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800073a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800073c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000740:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000744:	3901      	subs	r1, #1
 8000746:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800074a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800074c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800074e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000750:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000754:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000756:	689a      	ldr	r2, [r3, #8]
 8000758:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800075c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800075e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000760:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000766:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000768:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800076a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800076c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000770:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000772:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000774:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000776:	f023 0303 	bic.w	r3, r3, #3
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000780:	2300      	movs	r3, #0
 8000782:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000786:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000788:	689a      	ldr	r2, [r3, #8]
 800078a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800078e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000790:	689a      	ldr	r2, [r3, #8]
 8000792:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000796:	e7b4      	b.n	8000702 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000798:	685a      	ldr	r2, [r3, #4]
 800079a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800079e:	e7ca      	b.n	8000736 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80007a0:	2001      	movs	r0, #1
 80007a2:	e7ed      	b.n	8000780 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80007a4:	2001      	movs	r0, #1
}
 80007a6:	bd10      	pop	{r4, pc}
 80007a8:	40012300 	.word	0x40012300
 80007ac:	0f000001 	.word	0x0f000001

080007b0 <HAL_ADC_ConfigChannel>:
{
 80007b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80007b2:	2300      	movs	r3, #0
 80007b4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80007b6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	f000 8083 	beq.w	80008c6 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80007c0:	680d      	ldr	r5, [r1, #0]
 80007c2:	6804      	ldr	r4, [r0, #0]
 80007c4:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80007c6:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80007c8:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80007ca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80007ce:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80007d0:	d92a      	bls.n	8000828 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80007d2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80007d6:	68e7      	ldr	r7, [r4, #12]
 80007d8:	3b1e      	subs	r3, #30
 80007da:	f04f 0e07 	mov.w	lr, #7
 80007de:	fa0e fe03 	lsl.w	lr, lr, r3
 80007e2:	ea27 070e 	bic.w	r7, r7, lr
 80007e6:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80007e8:	68e7      	ldr	r7, [r4, #12]
 80007ea:	fa02 f303 	lsl.w	r3, r2, r3
 80007ee:	433b      	orrs	r3, r7
 80007f0:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80007f2:	684a      	ldr	r2, [r1, #4]
 80007f4:	2a06      	cmp	r2, #6
 80007f6:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80007fa:	d825      	bhi.n	8000848 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80007fc:	4413      	add	r3, r2
 80007fe:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8000800:	1f59      	subs	r1, r3, #5
 8000802:	231f      	movs	r3, #31
 8000804:	408b      	lsls	r3, r1
 8000806:	ea27 0303 	bic.w	r3, r7, r3
 800080a:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800080c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800080e:	fa06 f101 	lsl.w	r1, r6, r1
 8000812:	4311      	orrs	r1, r2
 8000814:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000816:	4b2d      	ldr	r3, [pc, #180]	; (80008cc <HAL_ADC_ConfigChannel+0x11c>)
 8000818:	429c      	cmp	r4, r3
 800081a:	d034      	beq.n	8000886 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 800081c:	2300      	movs	r3, #0
 800081e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000822:	4618      	mov	r0, r3
}
 8000824:	b003      	add	sp, #12
 8000826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000828:	6927      	ldr	r7, [r4, #16]
 800082a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800082e:	f04f 0e07 	mov.w	lr, #7
 8000832:	fa0e fe03 	lsl.w	lr, lr, r3
 8000836:	ea27 070e 	bic.w	r7, r7, lr
 800083a:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800083c:	6927      	ldr	r7, [r4, #16]
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	433b      	orrs	r3, r7
 8000844:	6123      	str	r3, [r4, #16]
 8000846:	e7d4      	b.n	80007f2 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8000848:	2a0c      	cmp	r2, #12
 800084a:	d80e      	bhi.n	800086a <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800084c:	4413      	add	r3, r2
 800084e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000850:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000854:	231f      	movs	r3, #31
 8000856:	4093      	lsls	r3, r2
 8000858:	ea21 0303 	bic.w	r3, r1, r3
 800085c:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800085e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000860:	fa06 f202 	lsl.w	r2, r6, r2
 8000864:	431a      	orrs	r2, r3
 8000866:	6322      	str	r2, [r4, #48]	; 0x30
 8000868:	e7d5      	b.n	8000816 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800086a:	4413      	add	r3, r2
 800086c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800086e:	3b41      	subs	r3, #65	; 0x41
 8000870:	221f      	movs	r2, #31
 8000872:	409a      	lsls	r2, r3
 8000874:	ea21 0202 	bic.w	r2, r1, r2
 8000878:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800087a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800087c:	fa06 f103 	lsl.w	r1, r6, r3
 8000880:	4311      	orrs	r1, r2
 8000882:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000884:	e7c7      	b.n	8000816 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000886:	2d12      	cmp	r5, #18
 8000888:	d104      	bne.n	8000894 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800088a:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <HAL_ADC_ConfigChannel+0x120>)
 800088c:	6853      	ldr	r3, [r2, #4]
 800088e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000892:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000894:	f1a5 0310 	sub.w	r3, r5, #16
 8000898:	2b01      	cmp	r3, #1
 800089a:	d8bf      	bhi.n	800081c <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800089c:	4a0c      	ldr	r2, [pc, #48]	; (80008d0 <HAL_ADC_ConfigChannel+0x120>)
 800089e:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008a0:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80008a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008a6:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008a8:	d1b8      	bne.n	800081c <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008aa:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <HAL_ADC_ConfigChannel+0x124>)
 80008ac:	4a0a      	ldr	r2, [pc, #40]	; (80008d8 <HAL_ADC_ConfigChannel+0x128>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	fbb3 f2f2 	udiv	r2, r3, r2
 80008b4:	230a      	movs	r3, #10
 80008b6:	4353      	muls	r3, r2
        counter--;
 80008b8:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80008ba:	9b01      	ldr	r3, [sp, #4]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d0ad      	beq.n	800081c <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80008c0:	9b01      	ldr	r3, [sp, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	e7f8      	b.n	80008b8 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 80008c6:	2002      	movs	r0, #2
 80008c8:	e7ac      	b.n	8000824 <HAL_ADC_ConfigChannel+0x74>
 80008ca:	bf00      	nop
 80008cc:	40012000 	.word	0x40012000
 80008d0:	40012300 	.word	0x40012300
 80008d4:	2000000c 	.word	0x2000000c
 80008d8:	000f4240 	.word	0x000f4240

080008dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008dc:	4a07      	ldr	r2, [pc, #28]	; (80008fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80008de:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80008e4:	041b      	lsls	r3, r3, #16
 80008e6:	0c1b      	lsrs	r3, r3, #16
 80008e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80008ec:	0200      	lsls	r0, r0, #8
 80008ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80008f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80008f8:	60d3      	str	r3, [r2, #12]
 80008fa:	4770      	bx	lr
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000900:	4b17      	ldr	r3, [pc, #92]	; (8000960 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000902:	b530      	push	{r4, r5, lr}
 8000904:	68dc      	ldr	r4, [r3, #12]
 8000906:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800090a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000910:	2b04      	cmp	r3, #4
 8000912:	bf28      	it	cs
 8000914:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000916:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000918:	f04f 0501 	mov.w	r5, #1
 800091c:	fa05 f303 	lsl.w	r3, r5, r3
 8000920:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000924:	bf8c      	ite	hi
 8000926:	3c03      	subhi	r4, #3
 8000928:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800092a:	4019      	ands	r1, r3
 800092c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800092e:	fa05 f404 	lsl.w	r4, r5, r4
 8000932:	3c01      	subs	r4, #1
 8000934:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000936:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000938:	ea42 0201 	orr.w	r2, r2, r1
 800093c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000940:	bfaf      	iteee	ge
 8000942:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000946:	f000 000f 	andlt.w	r0, r0, #15
 800094a:	4b06      	ldrlt	r3, [pc, #24]	; (8000964 <HAL_NVIC_SetPriority+0x64>)
 800094c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800094e:	bfa5      	ittet	ge
 8000950:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000954:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000956:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000958:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop
 8000960:	e000ed00 	.word	0xe000ed00
 8000964:	e000ed14 	.word	0xe000ed14

08000968 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000968:	0942      	lsrs	r2, r0, #5
 800096a:	2301      	movs	r3, #1
 800096c:	f000 001f 	and.w	r0, r0, #31
 8000970:	fa03 f000 	lsl.w	r0, r3, r0
 8000974:	4b01      	ldr	r3, [pc, #4]	; (800097c <HAL_NVIC_EnableIRQ+0x14>)
 8000976:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800097a:	4770      	bx	lr
 800097c:	e000e100 	.word	0xe000e100

08000980 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000980:	3801      	subs	r0, #1
 8000982:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000986:	d20a      	bcs.n	800099e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800098a:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800098c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800098e:	21f0      	movs	r1, #240	; 0xf0
 8000990:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000994:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000996:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000998:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800099e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	e000e010 	.word	0xe000e010
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80009ae:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80009b0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80009b2:	bf0c      	ite	eq
 80009b4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80009b8:	f022 0204 	bicne.w	r2, r2, #4
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	4770      	bx	lr
 80009c0:	e000e010 	.word	0xe000e010

080009c4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80009c4:	4770      	bx	lr

080009c6 <HAL_SYSTICK_IRQHandler>:
{
 80009c6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80009c8:	f7ff fffc 	bl	80009c4 <HAL_SYSTICK_Callback>
 80009cc:	bd08      	pop	{r3, pc}
	...

080009d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009d4:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009d6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d8:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8000b78 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009dc:	4a64      	ldr	r2, [pc, #400]	; (8000b70 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009de:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 80009e0:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009e4:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009e6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80009e8:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ec:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 80009f0:	42b7      	cmp	r7, r6
 80009f2:	f040 80ad 	bne.w	8000b50 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009f6:	684c      	ldr	r4, [r1, #4]
 80009f8:	f024 0a10 	bic.w	sl, r4, #16
 80009fc:	f1ba 0f02 	cmp.w	sl, #2
 8000a00:	d116      	bne.n	8000a30 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000a02:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000a06:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a0a:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000a0e:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a12:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000a16:	f04f 0e0f 	mov.w	lr, #15
 8000a1a:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000a1e:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a22:	690d      	ldr	r5, [r1, #16]
 8000a24:	fa05 f50b 	lsl.w	r5, r5, fp
 8000a28:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000a2c:	f8cc 5020 	str.w	r5, [ip, #32]
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a34:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000a36:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a3a:	fa05 f50c 	lsl.w	r5, r5, ip
 8000a3e:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a40:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a44:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a48:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a4c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a50:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a54:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a58:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 8000a5a:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a5e:	d815      	bhi.n	8000a8c <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 8000a60:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a64:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a68:	68cd      	ldr	r5, [r1, #12]
 8000a6a:	fa05 fa0c 	lsl.w	sl, r5, ip
 8000a6e:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8000a72:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8000a76:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a7a:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000a7e:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8000a82:	fa0e fe03 	lsl.w	lr, lr, r3
 8000a86:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 8000a8a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000a8c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a8e:	9d00      	ldr	r5, [sp, #0]
 8000a90:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a92:	688f      	ldr	r7, [r1, #8]
 8000a94:	fa07 f70c 	lsl.w	r7, r7, ip
 8000a98:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000a9a:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a9c:	00e5      	lsls	r5, r4, #3
 8000a9e:	d557      	bpl.n	8000b50 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa0:	f04f 0b00 	mov.w	fp, #0
 8000aa4:	f8cd b00c 	str.w	fp, [sp, #12]
 8000aa8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000aac:	4d31      	ldr	r5, [pc, #196]	; (8000b74 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aae:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000ab2:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000ab6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000aba:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000abe:	9703      	str	r7, [sp, #12]
 8000ac0:	9f03      	ldr	r7, [sp, #12]
 8000ac2:	f023 0703 	bic.w	r7, r3, #3
 8000ac6:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000aca:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ace:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000ad2:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ad6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000ada:	f04f 0e0f 	mov.w	lr, #15
 8000ade:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ae2:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ae4:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ae8:	d039      	beq.n	8000b5e <HAL_GPIO_Init+0x18e>
 8000aea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000aee:	42a8      	cmp	r0, r5
 8000af0:	d037      	beq.n	8000b62 <HAL_GPIO_Init+0x192>
 8000af2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000af6:	42a8      	cmp	r0, r5
 8000af8:	d035      	beq.n	8000b66 <HAL_GPIO_Init+0x196>
 8000afa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000afe:	42a8      	cmp	r0, r5
 8000b00:	d033      	beq.n	8000b6a <HAL_GPIO_Init+0x19a>
 8000b02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b06:	42a8      	cmp	r0, r5
 8000b08:	bf14      	ite	ne
 8000b0a:	2507      	movne	r5, #7
 8000b0c:	2504      	moveq	r5, #4
 8000b0e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000b12:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b16:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000b18:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000b1a:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b1c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000b20:	bf0c      	ite	eq
 8000b22:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000b24:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000b26:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000b28:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b2a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000b2e:	bf0c      	ite	eq
 8000b30:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000b32:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000b34:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b36:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b38:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000b3c:	bf0c      	ite	eq
 8000b3e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000b40:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000b42:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000b44:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b46:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000b48:	bf54      	ite	pl
 8000b4a:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000b4c:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000b4e:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b50:	3301      	adds	r3, #1
 8000b52:	2b10      	cmp	r3, #16
 8000b54:	f47f af47 	bne.w	80009e6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000b58:	b005      	add	sp, #20
 8000b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b5e:	465d      	mov	r5, fp
 8000b60:	e7d5      	b.n	8000b0e <HAL_GPIO_Init+0x13e>
 8000b62:	2501      	movs	r5, #1
 8000b64:	e7d3      	b.n	8000b0e <HAL_GPIO_Init+0x13e>
 8000b66:	2502      	movs	r5, #2
 8000b68:	e7d1      	b.n	8000b0e <HAL_GPIO_Init+0x13e>
 8000b6a:	2503      	movs	r5, #3
 8000b6c:	e7cf      	b.n	8000b0e <HAL_GPIO_Init+0x13e>
 8000b6e:	bf00      	nop
 8000b70:	40013c00 	.word	0x40013c00
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40023800 	.word	0x40023800

08000b7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b7c:	b10a      	cbz	r2, 8000b82 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b7e:	6181      	str	r1, [r0, #24]
 8000b80:	4770      	bx	lr
 8000b82:	0409      	lsls	r1, r1, #16
 8000b84:	e7fb      	b.n	8000b7e <HAL_GPIO_WritePin+0x2>

08000b86 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000b86:	6943      	ldr	r3, [r0, #20]
 8000b88:	4059      	eors	r1, r3
 8000b8a:	6141      	str	r1, [r0, #20]
 8000b8c:	4770      	bx	lr
	...

08000b90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b90:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b94:	4604      	mov	r4, r0
 8000b96:	b918      	cbnz	r0, 8000ba0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000b98:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000b9a:	b002      	add	sp, #8
 8000b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ba0:	6803      	ldr	r3, [r0, #0]
 8000ba2:	07dd      	lsls	r5, r3, #31
 8000ba4:	d410      	bmi.n	8000bc8 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ba6:	6823      	ldr	r3, [r4, #0]
 8000ba8:	0798      	lsls	r0, r3, #30
 8000baa:	d458      	bmi.n	8000c5e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bac:	6823      	ldr	r3, [r4, #0]
 8000bae:	071a      	lsls	r2, r3, #28
 8000bb0:	f100 809a 	bmi.w	8000ce8 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bb4:	6823      	ldr	r3, [r4, #0]
 8000bb6:	075b      	lsls	r3, r3, #29
 8000bb8:	f100 80b8 	bmi.w	8000d2c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bbc:	69a2      	ldr	r2, [r4, #24]
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	f040 8119 	bne.w	8000df6 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	e7e8      	b.n	8000b9a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bc8:	4ba6      	ldr	r3, [pc, #664]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000bca:	689a      	ldr	r2, [r3, #8]
 8000bcc:	f002 020c 	and.w	r2, r2, #12
 8000bd0:	2a04      	cmp	r2, #4
 8000bd2:	d007      	beq.n	8000be4 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bd4:	689a      	ldr	r2, [r3, #8]
 8000bd6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bda:	2a08      	cmp	r2, #8
 8000bdc:	d10a      	bne.n	8000bf4 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	0259      	lsls	r1, r3, #9
 8000be2:	d507      	bpl.n	8000bf4 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000be4:	4b9f      	ldr	r3, [pc, #636]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	039a      	lsls	r2, r3, #14
 8000bea:	d5dc      	bpl.n	8000ba6 <HAL_RCC_OscConfig+0x16>
 8000bec:	6863      	ldr	r3, [r4, #4]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1d9      	bne.n	8000ba6 <HAL_RCC_OscConfig+0x16>
 8000bf2:	e7d1      	b.n	8000b98 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bf4:	6863      	ldr	r3, [r4, #4]
 8000bf6:	4d9b      	ldr	r5, [pc, #620]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bfc:	d111      	bne.n	8000c22 <HAL_RCC_OscConfig+0x92>
 8000bfe:	682b      	ldr	r3, [r5, #0]
 8000c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c04:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c06:	f7ff fd15 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c0a:	4d96      	ldr	r5, [pc, #600]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000c0c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c0e:	682b      	ldr	r3, [r5, #0]
 8000c10:	039b      	lsls	r3, r3, #14
 8000c12:	d4c8      	bmi.n	8000ba6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c14:	f7ff fd0e 	bl	8000634 <HAL_GetTick>
 8000c18:	1b80      	subs	r0, r0, r6
 8000c1a:	2864      	cmp	r0, #100	; 0x64
 8000c1c:	d9f7      	bls.n	8000c0e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000c1e:	2003      	movs	r0, #3
 8000c20:	e7bb      	b.n	8000b9a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c26:	d104      	bne.n	8000c32 <HAL_RCC_OscConfig+0xa2>
 8000c28:	682b      	ldr	r3, [r5, #0]
 8000c2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c2e:	602b      	str	r3, [r5, #0]
 8000c30:	e7e5      	b.n	8000bfe <HAL_RCC_OscConfig+0x6e>
 8000c32:	682a      	ldr	r2, [r5, #0]
 8000c34:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000c38:	602a      	str	r2, [r5, #0]
 8000c3a:	682a      	ldr	r2, [r5, #0]
 8000c3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c40:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1df      	bne.n	8000c06 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000c46:	f7ff fcf5 	bl	8000634 <HAL_GetTick>
 8000c4a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c4c:	682b      	ldr	r3, [r5, #0]
 8000c4e:	039f      	lsls	r7, r3, #14
 8000c50:	d5a9      	bpl.n	8000ba6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c52:	f7ff fcef 	bl	8000634 <HAL_GetTick>
 8000c56:	1b80      	subs	r0, r0, r6
 8000c58:	2864      	cmp	r0, #100	; 0x64
 8000c5a:	d9f7      	bls.n	8000c4c <HAL_RCC_OscConfig+0xbc>
 8000c5c:	e7df      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c5e:	4b81      	ldr	r3, [pc, #516]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000c60:	689a      	ldr	r2, [r3, #8]
 8000c62:	f012 0f0c 	tst.w	r2, #12
 8000c66:	d007      	beq.n	8000c78 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c68:	689a      	ldr	r2, [r3, #8]
 8000c6a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c6e:	2a08      	cmp	r2, #8
 8000c70:	d111      	bne.n	8000c96 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	025e      	lsls	r6, r3, #9
 8000c76:	d40e      	bmi.n	8000c96 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c78:	4b7a      	ldr	r3, [pc, #488]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	0795      	lsls	r5, r2, #30
 8000c7e:	d502      	bpl.n	8000c86 <HAL_RCC_OscConfig+0xf6>
 8000c80:	68e2      	ldr	r2, [r4, #12]
 8000c82:	2a01      	cmp	r2, #1
 8000c84:	d188      	bne.n	8000b98 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	6921      	ldr	r1, [r4, #16]
 8000c8a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000c8e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000c92:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c94:	e78a      	b.n	8000bac <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c96:	68e2      	ldr	r2, [r4, #12]
 8000c98:	4b73      	ldr	r3, [pc, #460]	; (8000e68 <HAL_RCC_OscConfig+0x2d8>)
 8000c9a:	b1b2      	cbz	r2, 8000cca <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ca0:	f7ff fcc8 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca4:	4d6f      	ldr	r5, [pc, #444]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000ca6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca8:	682b      	ldr	r3, [r5, #0]
 8000caa:	0798      	lsls	r0, r3, #30
 8000cac:	d507      	bpl.n	8000cbe <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cae:	682b      	ldr	r3, [r5, #0]
 8000cb0:	6922      	ldr	r2, [r4, #16]
 8000cb2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000cb6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000cba:	602b      	str	r3, [r5, #0]
 8000cbc:	e776      	b.n	8000bac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cbe:	f7ff fcb9 	bl	8000634 <HAL_GetTick>
 8000cc2:	1b80      	subs	r0, r0, r6
 8000cc4:	2802      	cmp	r0, #2
 8000cc6:	d9ef      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x118>
 8000cc8:	e7a9      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000cca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ccc:	f7ff fcb2 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd0:	4d64      	ldr	r5, [pc, #400]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000cd2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd4:	682b      	ldr	r3, [r5, #0]
 8000cd6:	0799      	lsls	r1, r3, #30
 8000cd8:	f57f af68 	bpl.w	8000bac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cdc:	f7ff fcaa 	bl	8000634 <HAL_GetTick>
 8000ce0:	1b80      	subs	r0, r0, r6
 8000ce2:	2802      	cmp	r0, #2
 8000ce4:	d9f6      	bls.n	8000cd4 <HAL_RCC_OscConfig+0x144>
 8000ce6:	e79a      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000ce8:	6962      	ldr	r2, [r4, #20]
 8000cea:	4b60      	ldr	r3, [pc, #384]	; (8000e6c <HAL_RCC_OscConfig+0x2dc>)
 8000cec:	b17a      	cbz	r2, 8000d0e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000cee:	2201      	movs	r2, #1
 8000cf0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cf2:	f7ff fc9f 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cf6:	4d5b      	ldr	r5, [pc, #364]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000cf8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cfa:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000cfc:	079f      	lsls	r7, r3, #30
 8000cfe:	f53f af59 	bmi.w	8000bb4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d02:	f7ff fc97 	bl	8000634 <HAL_GetTick>
 8000d06:	1b80      	subs	r0, r0, r6
 8000d08:	2802      	cmp	r0, #2
 8000d0a:	d9f6      	bls.n	8000cfa <HAL_RCC_OscConfig+0x16a>
 8000d0c:	e787      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000d0e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d10:	f7ff fc90 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d14:	4d53      	ldr	r5, [pc, #332]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000d16:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d18:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000d1a:	0798      	lsls	r0, r3, #30
 8000d1c:	f57f af4a 	bpl.w	8000bb4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d20:	f7ff fc88 	bl	8000634 <HAL_GetTick>
 8000d24:	1b80      	subs	r0, r0, r6
 8000d26:	2802      	cmp	r0, #2
 8000d28:	d9f6      	bls.n	8000d18 <HAL_RCC_OscConfig+0x188>
 8000d2a:	e778      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d2c:	4b4d      	ldr	r3, [pc, #308]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000d2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d30:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000d34:	d128      	bne.n	8000d88 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d36:	9201      	str	r2, [sp, #4]
 8000d38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d3a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d3e:	641a      	str	r2, [r3, #64]	; 0x40
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d46:	9301      	str	r3, [sp, #4]
 8000d48:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000d4a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d4c:	4d48      	ldr	r5, [pc, #288]	; (8000e70 <HAL_RCC_OscConfig+0x2e0>)
 8000d4e:	682b      	ldr	r3, [r5, #0]
 8000d50:	05d9      	lsls	r1, r3, #23
 8000d52:	d51b      	bpl.n	8000d8c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d54:	68a3      	ldr	r3, [r4, #8]
 8000d56:	4d43      	ldr	r5, [pc, #268]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d127      	bne.n	8000dac <HAL_RCC_OscConfig+0x21c>
 8000d5c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000d64:	f7ff fc66 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d68:	4d3e      	ldr	r5, [pc, #248]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000d6a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d6c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d70:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d72:	079b      	lsls	r3, r3, #30
 8000d74:	d539      	bpl.n	8000dea <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000d76:	2e00      	cmp	r6, #0
 8000d78:	f43f af20 	beq.w	8000bbc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d7c:	4a39      	ldr	r2, [pc, #228]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000d7e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000d80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d84:	6413      	str	r3, [r2, #64]	; 0x40
 8000d86:	e719      	b.n	8000bbc <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e7df      	b.n	8000d4c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d8c:	682b      	ldr	r3, [r5, #0]
 8000d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d92:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000d94:	f7ff fc4e 	bl	8000634 <HAL_GetTick>
 8000d98:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d9a:	682b      	ldr	r3, [r5, #0]
 8000d9c:	05da      	lsls	r2, r3, #23
 8000d9e:	d4d9      	bmi.n	8000d54 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da0:	f7ff fc48 	bl	8000634 <HAL_GetTick>
 8000da4:	1bc0      	subs	r0, r0, r7
 8000da6:	2802      	cmp	r0, #2
 8000da8:	d9f7      	bls.n	8000d9a <HAL_RCC_OscConfig+0x20a>
 8000daa:	e738      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dac:	2b05      	cmp	r3, #5
 8000dae:	d104      	bne.n	8000dba <HAL_RCC_OscConfig+0x22a>
 8000db0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000db2:	f043 0304 	orr.w	r3, r3, #4
 8000db6:	672b      	str	r3, [r5, #112]	; 0x70
 8000db8:	e7d0      	b.n	8000d5c <HAL_RCC_OscConfig+0x1cc>
 8000dba:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000dbc:	f022 0201 	bic.w	r2, r2, #1
 8000dc0:	672a      	str	r2, [r5, #112]	; 0x70
 8000dc2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000dc4:	f022 0204 	bic.w	r2, r2, #4
 8000dc8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1ca      	bne.n	8000d64 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000dce:	f7ff fc31 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dd2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000dd6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000dda:	0798      	lsls	r0, r3, #30
 8000ddc:	d5cb      	bpl.n	8000d76 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dde:	f7ff fc29 	bl	8000634 <HAL_GetTick>
 8000de2:	1bc0      	subs	r0, r0, r7
 8000de4:	4540      	cmp	r0, r8
 8000de6:	d9f7      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x248>
 8000de8:	e719      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dea:	f7ff fc23 	bl	8000634 <HAL_GetTick>
 8000dee:	1bc0      	subs	r0, r0, r7
 8000df0:	4540      	cmp	r0, r8
 8000df2:	d9bd      	bls.n	8000d70 <HAL_RCC_OscConfig+0x1e0>
 8000df4:	e713      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000df6:	4d1b      	ldr	r5, [pc, #108]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
 8000df8:	68ab      	ldr	r3, [r5, #8]
 8000dfa:	f003 030c 	and.w	r3, r3, #12
 8000dfe:	2b08      	cmp	r3, #8
 8000e00:	f43f aeca 	beq.w	8000b98 <HAL_RCC_OscConfig+0x8>
 8000e04:	4e1b      	ldr	r6, [pc, #108]	; (8000e74 <HAL_RCC_OscConfig+0x2e4>)
 8000e06:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e08:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000e0a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e0c:	d134      	bne.n	8000e78 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000e0e:	f7ff fc11 	bl	8000634 <HAL_GetTick>
 8000e12:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e14:	682b      	ldr	r3, [r5, #0]
 8000e16:	0199      	lsls	r1, r3, #6
 8000e18:	d41e      	bmi.n	8000e58 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e1a:	6a22      	ldr	r2, [r4, #32]
 8000e1c:	69e3      	ldr	r3, [r4, #28]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000e22:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000e26:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e28:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000e2c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e2e:	4c0d      	ldr	r4, [pc, #52]	; (8000e64 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e30:	0852      	lsrs	r2, r2, #1
 8000e32:	3a01      	subs	r2, #1
 8000e34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e38:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fbf9 	bl	8000634 <HAL_GetTick>
 8000e42:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e44:	6823      	ldr	r3, [r4, #0]
 8000e46:	019a      	lsls	r2, r3, #6
 8000e48:	f53f aebc 	bmi.w	8000bc4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e4c:	f7ff fbf2 	bl	8000634 <HAL_GetTick>
 8000e50:	1b40      	subs	r0, r0, r5
 8000e52:	2802      	cmp	r0, #2
 8000e54:	d9f6      	bls.n	8000e44 <HAL_RCC_OscConfig+0x2b4>
 8000e56:	e6e2      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e58:	f7ff fbec 	bl	8000634 <HAL_GetTick>
 8000e5c:	1bc0      	subs	r0, r0, r7
 8000e5e:	2802      	cmp	r0, #2
 8000e60:	d9d8      	bls.n	8000e14 <HAL_RCC_OscConfig+0x284>
 8000e62:	e6dc      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
 8000e64:	40023800 	.word	0x40023800
 8000e68:	42470000 	.word	0x42470000
 8000e6c:	42470e80 	.word	0x42470e80
 8000e70:	40007000 	.word	0x40007000
 8000e74:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000e78:	f7ff fbdc 	bl	8000634 <HAL_GetTick>
 8000e7c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e7e:	682b      	ldr	r3, [r5, #0]
 8000e80:	019b      	lsls	r3, r3, #6
 8000e82:	f57f ae9f 	bpl.w	8000bc4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e86:	f7ff fbd5 	bl	8000634 <HAL_GetTick>
 8000e8a:	1b00      	subs	r0, r0, r4
 8000e8c:	2802      	cmp	r0, #2
 8000e8e:	d9f6      	bls.n	8000e7e <HAL_RCC_OscConfig+0x2ee>
 8000e90:	e6c5      	b.n	8000c1e <HAL_RCC_OscConfig+0x8e>
 8000e92:	bf00      	nop

08000e94 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e94:	4913      	ldr	r1, [pc, #76]	; (8000ee4 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000e96:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e98:	688b      	ldr	r3, [r1, #8]
 8000e9a:	f003 030c 	and.w	r3, r3, #12
 8000e9e:	2b04      	cmp	r3, #4
 8000ea0:	d003      	beq.n	8000eaa <HAL_RCC_GetSysClockFreq+0x16>
 8000ea2:	2b08      	cmp	r3, #8
 8000ea4:	d003      	beq.n	8000eae <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ea6:	4810      	ldr	r0, [pc, #64]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ea8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000eaa:	4810      	ldr	r0, [pc, #64]	; (8000eec <HAL_RCC_GetSysClockFreq+0x58>)
 8000eac:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eae:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eb0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eb2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eb4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eb8:	bf14      	ite	ne
 8000eba:	480c      	ldrne	r0, [pc, #48]	; (8000eec <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ebc:	480a      	ldreq	r0, [pc, #40]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ebe:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ec6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eca:	fba1 0100 	umull	r0, r1, r1, r0
 8000ece:	f7ff f9df 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ed2:	4b04      	ldr	r3, [pc, #16]	; (8000ee4 <HAL_RCC_GetSysClockFreq+0x50>)
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000eda:	3301      	adds	r3, #1
 8000edc:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000ede:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ee2:	bd08      	pop	{r3, pc}
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	00f42400 	.word	0x00f42400
 8000eec:	007a1200 	.word	0x007a1200

08000ef0 <HAL_RCC_ClockConfig>:
{
 8000ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ef4:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	b910      	cbnz	r0, 8000f00 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000efa:	2001      	movs	r0, #1
 8000efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f00:	4b44      	ldr	r3, [pc, #272]	; (8001014 <HAL_RCC_ClockConfig+0x124>)
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	f002 020f 	and.w	r2, r2, #15
 8000f08:	428a      	cmp	r2, r1
 8000f0a:	d328      	bcc.n	8000f5e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f0c:	6821      	ldr	r1, [r4, #0]
 8000f0e:	078f      	lsls	r7, r1, #30
 8000f10:	d42d      	bmi.n	8000f6e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f12:	07c8      	lsls	r0, r1, #31
 8000f14:	d440      	bmi.n	8000f98 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f16:	4b3f      	ldr	r3, [pc, #252]	; (8001014 <HAL_RCC_ClockConfig+0x124>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	f002 020f 	and.w	r2, r2, #15
 8000f1e:	4295      	cmp	r5, r2
 8000f20:	d366      	bcc.n	8000ff0 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f22:	6822      	ldr	r2, [r4, #0]
 8000f24:	0751      	lsls	r1, r2, #29
 8000f26:	d46c      	bmi.n	8001002 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f28:	0713      	lsls	r3, r2, #28
 8000f2a:	d507      	bpl.n	8000f3c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f2c:	4a3a      	ldr	r2, [pc, #232]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
 8000f2e:	6921      	ldr	r1, [r4, #16]
 8000f30:	6893      	ldr	r3, [r2, #8]
 8000f32:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f36:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f3a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f3c:	f7ff ffaa 	bl	8000e94 <HAL_RCC_GetSysClockFreq>
 8000f40:	4b35      	ldr	r3, [pc, #212]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
 8000f42:	4a36      	ldr	r2, [pc, #216]	; (800101c <HAL_RCC_ClockConfig+0x12c>)
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f4a:	5cd3      	ldrb	r3, [r2, r3]
 8000f4c:	40d8      	lsrs	r0, r3
 8000f4e:	4b34      	ldr	r3, [pc, #208]	; (8001020 <HAL_RCC_ClockConfig+0x130>)
 8000f50:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f52:	2000      	movs	r0, #0
 8000f54:	f7ff fb24 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8000f58:	2000      	movs	r0, #0
 8000f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5e:	b2ca      	uxtb	r2, r1
 8000f60:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 030f 	and.w	r3, r3, #15
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d1c6      	bne.n	8000efa <HAL_RCC_ClockConfig+0xa>
 8000f6c:	e7ce      	b.n	8000f0c <HAL_RCC_ClockConfig+0x1c>
 8000f6e:	4b2a      	ldr	r3, [pc, #168]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f70:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f74:	bf1e      	ittt	ne
 8000f76:	689a      	ldrne	r2, [r3, #8]
 8000f78:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000f7c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f7e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f80:	bf42      	ittt	mi
 8000f82:	689a      	ldrmi	r2, [r3, #8]
 8000f84:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000f88:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	68a0      	ldr	r0, [r4, #8]
 8000f8e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f92:	4302      	orrs	r2, r0
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	e7bc      	b.n	8000f12 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f98:	6862      	ldr	r2, [r4, #4]
 8000f9a:	4b1f      	ldr	r3, [pc, #124]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
 8000f9c:	2a01      	cmp	r2, #1
 8000f9e:	d11d      	bne.n	8000fdc <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa6:	d0a8      	beq.n	8000efa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fa8:	4e1b      	ldr	r6, [pc, #108]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
 8000faa:	68b3      	ldr	r3, [r6, #8]
 8000fac:	f023 0303 	bic.w	r3, r3, #3
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000fb4:	f7ff fb3e 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fb8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000fbc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fbe:	68b3      	ldr	r3, [r6, #8]
 8000fc0:	6862      	ldr	r2, [r4, #4]
 8000fc2:	f003 030c 	and.w	r3, r3, #12
 8000fc6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000fca:	d0a4      	beq.n	8000f16 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fcc:	f7ff fb32 	bl	8000634 <HAL_GetTick>
 8000fd0:	1bc0      	subs	r0, r0, r7
 8000fd2:	4540      	cmp	r0, r8
 8000fd4:	d9f3      	bls.n	8000fbe <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000fd6:	2003      	movs	r0, #3
}
 8000fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fdc:	1e91      	subs	r1, r2, #2
 8000fde:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe0:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fe2:	d802      	bhi.n	8000fea <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000fe8:	e7dd      	b.n	8000fa6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fea:	f013 0f02 	tst.w	r3, #2
 8000fee:	e7da      	b.n	8000fa6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ff0:	b2ea      	uxtb	r2, r5
 8000ff2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	429d      	cmp	r5, r3
 8000ffc:	f47f af7d 	bne.w	8000efa <HAL_RCC_ClockConfig+0xa>
 8001000:	e78f      	b.n	8000f22 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001002:	4905      	ldr	r1, [pc, #20]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
 8001004:	68e0      	ldr	r0, [r4, #12]
 8001006:	688b      	ldr	r3, [r1, #8]
 8001008:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800100c:	4303      	orrs	r3, r0
 800100e:	608b      	str	r3, [r1, #8]
 8001010:	e78a      	b.n	8000f28 <HAL_RCC_ClockConfig+0x38>
 8001012:	bf00      	nop
 8001014:	40023c00 	.word	0x40023c00
 8001018:	40023800 	.word	0x40023800
 800101c:	080026f4 	.word	0x080026f4
 8001020:	2000000c 	.word	0x2000000c

08001024 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001024:	4b01      	ldr	r3, [pc, #4]	; (800102c <HAL_RCC_GetHCLKFreq+0x8>)
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	2000000c 	.word	0x2000000c

08001030 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001032:	4a05      	ldr	r2, [pc, #20]	; (8001048 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800103a:	5cd3      	ldrb	r3, [r2, r3]
 800103c:	4a03      	ldr	r2, [pc, #12]	; (800104c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800103e:	6810      	ldr	r0, [r2, #0]
}
 8001040:	40d8      	lsrs	r0, r3
 8001042:	4770      	bx	lr
 8001044:	40023800 	.word	0x40023800
 8001048:	08002704 	.word	0x08002704
 800104c:	2000000c 	.word	0x2000000c

08001050 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001050:	4b04      	ldr	r3, [pc, #16]	; (8001064 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001052:	4a05      	ldr	r2, [pc, #20]	; (8001068 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800105a:	5cd3      	ldrb	r3, [r2, r3]
 800105c:	4a03      	ldr	r2, [pc, #12]	; (800106c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800105e:	6810      	ldr	r0, [r2, #0]
}
 8001060:	40d8      	lsrs	r0, r3
 8001062:	4770      	bx	lr
 8001064:	40023800 	.word	0x40023800
 8001068:	08002704 	.word	0x08002704
 800106c:	2000000c 	.word	0x2000000c

08001070 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001070:	6803      	ldr	r3, [r0, #0]
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	f042 0201 	orr.w	r2, r2, #1
 8001078:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	f042 0201 	orr.w	r2, r2, #1
 8001080:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8001082:	2000      	movs	r0, #0
 8001084:	4770      	bx	lr

08001086 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001086:	6803      	ldr	r3, [r0, #0]
 8001088:	68da      	ldr	r2, [r3, #12]
 800108a:	f022 0201 	bic.w	r2, r2, #1
 800108e:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001090:	6a19      	ldr	r1, [r3, #32]
 8001092:	f241 1211 	movw	r2, #4369	; 0x1111
 8001096:	4211      	tst	r1, r2
 8001098:	d108      	bne.n	80010ac <HAL_TIM_Base_Stop_IT+0x26>
 800109a:	6a19      	ldr	r1, [r3, #32]
 800109c:	f240 4244 	movw	r2, #1092	; 0x444
 80010a0:	4211      	tst	r1, r2
 80010a2:	bf02      	ittt	eq
 80010a4:	681a      	ldreq	r2, [r3, #0]
 80010a6:	f022 0201 	biceq.w	r2, r2, #1
 80010aa:	601a      	streq	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 80010ac:	2000      	movs	r0, #0
 80010ae:	4770      	bx	lr

080010b0 <HAL_TIM_PeriodElapsedCallback>:
 80010b0:	4770      	bx	lr

080010b2 <HAL_TIM_OC_DelayElapsedCallback>:
 80010b2:	4770      	bx	lr

080010b4 <HAL_TIM_IC_CaptureCallback>:
 80010b4:	4770      	bx	lr

080010b6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80010b6:	4770      	bx	lr

080010b8 <HAL_TIM_TriggerCallback>:
 80010b8:	4770      	bx	lr

080010ba <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010ba:	6803      	ldr	r3, [r0, #0]
 80010bc:	691a      	ldr	r2, [r3, #16]
 80010be:	0791      	lsls	r1, r2, #30
{
 80010c0:	b510      	push	{r4, lr}
 80010c2:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010c4:	d50e      	bpl.n	80010e4 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80010c6:	68da      	ldr	r2, [r3, #12]
 80010c8:	0792      	lsls	r2, r2, #30
 80010ca:	d50b      	bpl.n	80010e4 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80010cc:	f06f 0202 	mvn.w	r2, #2
 80010d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010d2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010d4:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010d6:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010d8:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010da:	d077      	beq.n	80011cc <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80010dc:	f7ff ffea 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010e0:	2300      	movs	r3, #0
 80010e2:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80010e4:	6823      	ldr	r3, [r4, #0]
 80010e6:	691a      	ldr	r2, [r3, #16]
 80010e8:	0750      	lsls	r0, r2, #29
 80010ea:	d510      	bpl.n	800110e <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80010ec:	68da      	ldr	r2, [r3, #12]
 80010ee:	0751      	lsls	r1, r2, #29
 80010f0:	d50d      	bpl.n	800110e <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80010f2:	f06f 0204 	mvn.w	r2, #4
 80010f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80010f8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80010fa:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80010fc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001100:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001102:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001104:	d068      	beq.n	80011d8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001106:	f7ff ffd5 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800110a:	2300      	movs	r3, #0
 800110c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800110e:	6823      	ldr	r3, [r4, #0]
 8001110:	691a      	ldr	r2, [r3, #16]
 8001112:	0712      	lsls	r2, r2, #28
 8001114:	d50f      	bpl.n	8001136 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	0710      	lsls	r0, r2, #28
 800111a:	d50c      	bpl.n	8001136 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800111c:	f06f 0208 	mvn.w	r2, #8
 8001120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001122:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001124:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001126:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001128:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800112a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800112c:	d05a      	beq.n	80011e4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800112e:	f7ff ffc1 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001132:	2300      	movs	r3, #0
 8001134:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001136:	6823      	ldr	r3, [r4, #0]
 8001138:	691a      	ldr	r2, [r3, #16]
 800113a:	06d2      	lsls	r2, r2, #27
 800113c:	d510      	bpl.n	8001160 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	06d0      	lsls	r0, r2, #27
 8001142:	d50d      	bpl.n	8001160 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001144:	f06f 0210 	mvn.w	r2, #16
 8001148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800114a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800114c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800114e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001152:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001154:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001156:	d04b      	beq.n	80011f0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001158:	f7ff ffac 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800115c:	2300      	movs	r3, #0
 800115e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001160:	6823      	ldr	r3, [r4, #0]
 8001162:	691a      	ldr	r2, [r3, #16]
 8001164:	07d1      	lsls	r1, r2, #31
 8001166:	d508      	bpl.n	800117a <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	07d2      	lsls	r2, r2, #31
 800116c:	d505      	bpl.n	800117a <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800116e:	f06f 0201 	mvn.w	r2, #1
 8001172:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001174:	4620      	mov	r0, r4
 8001176:	f7ff ff9b 	bl	80010b0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	691a      	ldr	r2, [r3, #16]
 800117e:	0610      	lsls	r0, r2, #24
 8001180:	d508      	bpl.n	8001194 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001182:	68da      	ldr	r2, [r3, #12]
 8001184:	0611      	lsls	r1, r2, #24
 8001186:	d505      	bpl.n	8001194 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001188:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800118c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800118e:	4620      	mov	r0, r4
 8001190:	f000 f89d 	bl	80012ce <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001194:	6823      	ldr	r3, [r4, #0]
 8001196:	691a      	ldr	r2, [r3, #16]
 8001198:	0652      	lsls	r2, r2, #25
 800119a:	d508      	bpl.n	80011ae <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800119c:	68da      	ldr	r2, [r3, #12]
 800119e:	0650      	lsls	r0, r2, #25
 80011a0:	d505      	bpl.n	80011ae <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80011a6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80011a8:	4620      	mov	r0, r4
 80011aa:	f7ff ff85 	bl	80010b8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80011ae:	6823      	ldr	r3, [r4, #0]
 80011b0:	691a      	ldr	r2, [r3, #16]
 80011b2:	0691      	lsls	r1, r2, #26
 80011b4:	d522      	bpl.n	80011fc <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80011b6:	68da      	ldr	r2, [r3, #12]
 80011b8:	0692      	lsls	r2, r2, #26
 80011ba:	d51f      	bpl.n	80011fc <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011bc:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80011c0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011c2:	611a      	str	r2, [r3, #16]
    }
  }
}
 80011c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80011c8:	f000 b880 	b.w	80012cc <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80011cc:	f7ff ff71 	bl	80010b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011d0:	4620      	mov	r0, r4
 80011d2:	f7ff ff70 	bl	80010b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80011d6:	e783      	b.n	80010e0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011d8:	f7ff ff6b 	bl	80010b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011dc:	4620      	mov	r0, r4
 80011de:	f7ff ff6a 	bl	80010b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80011e2:	e792      	b.n	800110a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011e4:	f7ff ff65 	bl	80010b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80011e8:	4620      	mov	r0, r4
 80011ea:	f7ff ff64 	bl	80010b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80011ee:	e7a0      	b.n	8001132 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011f0:	f7ff ff5f 	bl	80010b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011f4:	4620      	mov	r0, r4
 80011f6:	f7ff ff5e 	bl	80010b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80011fa:	e7af      	b.n	800115c <HAL_TIM_IRQHandler+0xa2>
 80011fc:	bd10      	pop	{r4, pc}
	...

08001200 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001200:	4a22      	ldr	r2, [pc, #136]	; (800128c <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8001202:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001204:	4290      	cmp	r0, r2
 8001206:	d00e      	beq.n	8001226 <TIM_Base_SetConfig+0x26>
 8001208:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800120c:	d00b      	beq.n	8001226 <TIM_Base_SetConfig+0x26>
 800120e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001212:	4290      	cmp	r0, r2
 8001214:	d007      	beq.n	8001226 <TIM_Base_SetConfig+0x26>
 8001216:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800121a:	4290      	cmp	r0, r2
 800121c:	d003      	beq.n	8001226 <TIM_Base_SetConfig+0x26>
 800121e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001222:	4290      	cmp	r0, r2
 8001224:	d119      	bne.n	800125a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001226:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001228:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800122c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800122e:	4a17      	ldr	r2, [pc, #92]	; (800128c <TIM_Base_SetConfig+0x8c>)
 8001230:	4290      	cmp	r0, r2
 8001232:	d104      	bne.n	800123e <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001234:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800123a:	4313      	orrs	r3, r2
 800123c:	e018      	b.n	8001270 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800123e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001242:	d0f7      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
 8001244:	4a12      	ldr	r2, [pc, #72]	; (8001290 <TIM_Base_SetConfig+0x90>)
 8001246:	4290      	cmp	r0, r2
 8001248:	d0f4      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
 800124a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800124e:	4290      	cmp	r0, r2
 8001250:	d0f0      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
 8001252:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001256:	4290      	cmp	r0, r2
 8001258:	d0ec      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
 800125a:	4a0e      	ldr	r2, [pc, #56]	; (8001294 <TIM_Base_SetConfig+0x94>)
 800125c:	4290      	cmp	r0, r2
 800125e:	d0e9      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
 8001260:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001264:	4290      	cmp	r0, r2
 8001266:	d0e5      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
 8001268:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800126c:	4290      	cmp	r0, r2
 800126e:	d0e1      	beq.n	8001234 <TIM_Base_SetConfig+0x34>
  }

  TIMx->CR1 = tmpcr1;
 8001270:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001272:	688b      	ldr	r3, [r1, #8]
 8001274:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001276:	680b      	ldr	r3, [r1, #0]
 8001278:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800127a:	4b04      	ldr	r3, [pc, #16]	; (800128c <TIM_Base_SetConfig+0x8c>)
 800127c:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800127e:	bf04      	itt	eq
 8001280:	690b      	ldreq	r3, [r1, #16]
 8001282:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001284:	2301      	movs	r3, #1
 8001286:	6143      	str	r3, [r0, #20]
}
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40010000 	.word	0x40010000
 8001290:	40000400 	.word	0x40000400
 8001294:	40014000 	.word	0x40014000

08001298 <HAL_TIM_Base_Init>:
{ 
 8001298:	b510      	push	{r4, lr}
  if(htim == NULL)
 800129a:	4604      	mov	r4, r0
 800129c:	b1a0      	cbz	r0, 80012c8 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800129e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80012a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012a6:	b91b      	cbnz	r3, 80012b0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80012a8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80012ac:	f000 fce6 	bl	8001c7c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80012b0:	2302      	movs	r3, #2
 80012b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80012b6:	6820      	ldr	r0, [r4, #0]
 80012b8:	1d21      	adds	r1, r4, #4
 80012ba:	f7ff ffa1 	bl	8001200 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80012be:	2301      	movs	r3, #1
 80012c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80012c4:	2000      	movs	r0, #0
 80012c6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80012c8:	2001      	movs	r0, #1
}
 80012ca:	bd10      	pop	{r4, pc}

080012cc <HAL_TIMEx_CommutationCallback>:
 80012cc:	4770      	bx	lr

080012ce <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80012ce:	4770      	bx	lr

080012d0 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80012d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80012d4:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80012d6:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80012d8:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80012da:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80012dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80012e0:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80012e2:	6133      	str	r3, [r6, #16]
{
 80012e4:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80012e6:	6883      	ldr	r3, [r0, #8]
 80012e8:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80012ea:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80012ec:	4303      	orrs	r3, r0
 80012ee:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80012f0:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80012f4:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80012f6:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80012fa:	430b      	orrs	r3, r1
 80012fc:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80012fe:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001300:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001302:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001304:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001308:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800130a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800130e:	6173      	str	r3, [r6, #20]
 8001310:	4b7a      	ldr	r3, [pc, #488]	; (80014fc <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001312:	d17c      	bne.n	800140e <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001314:	429e      	cmp	r6, r3
 8001316:	d003      	beq.n	8001320 <UART_SetConfig+0x50>
 8001318:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800131c:	429e      	cmp	r6, r3
 800131e:	d144      	bne.n	80013aa <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001320:	f7ff fe96 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001324:	2519      	movs	r5, #25
 8001326:	fb05 f300 	mul.w	r3, r5, r0
 800132a:	6860      	ldr	r0, [r4, #4]
 800132c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001330:	0040      	lsls	r0, r0, #1
 8001332:	fbb3 f3f0 	udiv	r3, r3, r0
 8001336:	fbb3 f3f9 	udiv	r3, r3, r9
 800133a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800133e:	f7ff fe87 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001342:	6863      	ldr	r3, [r4, #4]
 8001344:	4368      	muls	r0, r5
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	fbb0 f7f3 	udiv	r7, r0, r3
 800134c:	f7ff fe80 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001350:	6863      	ldr	r3, [r4, #4]
 8001352:	4368      	muls	r0, r5
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	fbb0 f3f3 	udiv	r3, r0, r3
 800135a:	fbb3 f3f9 	udiv	r3, r3, r9
 800135e:	fb09 7313 	mls	r3, r9, r3, r7
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	3332      	adds	r3, #50	; 0x32
 8001366:	fbb3 f3f9 	udiv	r3, r3, r9
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001370:	f7ff fe6e 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001374:	6862      	ldr	r2, [r4, #4]
 8001376:	4368      	muls	r0, r5
 8001378:	0052      	lsls	r2, r2, #1
 800137a:	fbb0 faf2 	udiv	sl, r0, r2
 800137e:	f7ff fe67 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001382:	6863      	ldr	r3, [r4, #4]
 8001384:	4368      	muls	r0, r5
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fbb0 f3f3 	udiv	r3, r0, r3
 800138c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001390:	fb09 a313 	mls	r3, r9, r3, sl
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	3332      	adds	r3, #50	; 0x32
 8001398:	fbb3 f3f9 	udiv	r3, r3, r9
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013a2:	443b      	add	r3, r7
 80013a4:	60b3      	str	r3, [r6, #8]
 80013a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013aa:	f7ff fe41 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80013ae:	2519      	movs	r5, #25
 80013b0:	fb05 f300 	mul.w	r3, r5, r0
 80013b4:	6860      	ldr	r0, [r4, #4]
 80013b6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80013ba:	0040      	lsls	r0, r0, #1
 80013bc:	fbb3 f3f0 	udiv	r3, r3, r0
 80013c0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80013c8:	f7ff fe32 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80013cc:	6863      	ldr	r3, [r4, #4]
 80013ce:	4368      	muls	r0, r5
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	fbb0 f7f3 	udiv	r7, r0, r3
 80013d6:	f7ff fe2b 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80013da:	6863      	ldr	r3, [r4, #4]
 80013dc:	4368      	muls	r0, r5
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013e8:	fb09 7313 	mls	r3, r9, r3, r7
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	3332      	adds	r3, #50	; 0x32
 80013f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80013fa:	f7ff fe19 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80013fe:	6862      	ldr	r2, [r4, #4]
 8001400:	4368      	muls	r0, r5
 8001402:	0052      	lsls	r2, r2, #1
 8001404:	fbb0 faf2 	udiv	sl, r0, r2
 8001408:	f7ff fe12 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 800140c:	e7b9      	b.n	8001382 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800140e:	429e      	cmp	r6, r3
 8001410:	d002      	beq.n	8001418 <UART_SetConfig+0x148>
 8001412:	4b3b      	ldr	r3, [pc, #236]	; (8001500 <UART_SetConfig+0x230>)
 8001414:	429e      	cmp	r6, r3
 8001416:	d140      	bne.n	800149a <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001418:	f7ff fe1a 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 800141c:	6867      	ldr	r7, [r4, #4]
 800141e:	2519      	movs	r5, #25
 8001420:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001424:	fb05 f300 	mul.w	r3, r5, r0
 8001428:	00bf      	lsls	r7, r7, #2
 800142a:	fbb3 f3f7 	udiv	r3, r3, r7
 800142e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001432:	011f      	lsls	r7, r3, #4
 8001434:	f7ff fe0c 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001438:	6863      	ldr	r3, [r4, #4]
 800143a:	4368      	muls	r0, r5
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	fbb0 f8f3 	udiv	r8, r0, r3
 8001442:	f7ff fe05 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001446:	6863      	ldr	r3, [r4, #4]
 8001448:	4368      	muls	r0, r5
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001450:	fbb3 f3f9 	udiv	r3, r3, r9
 8001454:	fb09 8313 	mls	r3, r9, r3, r8
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	3332      	adds	r3, #50	; 0x32
 800145c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001460:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001464:	f7ff fdf4 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
 8001468:	6862      	ldr	r2, [r4, #4]
 800146a:	4368      	muls	r0, r5
 800146c:	0092      	lsls	r2, r2, #2
 800146e:	fbb0 faf2 	udiv	sl, r0, r2
 8001472:	f7ff fded 	bl	8001050 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001476:	6863      	ldr	r3, [r4, #4]
 8001478:	4368      	muls	r0, r5
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001480:	fbb3 f3f9 	udiv	r3, r3, r9
 8001484:	fb09 a313 	mls	r3, r9, r3, sl
 8001488:	011b      	lsls	r3, r3, #4
 800148a:	3332      	adds	r3, #50	; 0x32
 800148c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001490:	f003 030f 	and.w	r3, r3, #15
 8001494:	ea43 0308 	orr.w	r3, r3, r8
 8001498:	e783      	b.n	80013a2 <UART_SetConfig+0xd2>
 800149a:	f7ff fdc9 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 800149e:	6867      	ldr	r7, [r4, #4]
 80014a0:	2519      	movs	r5, #25
 80014a2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80014a6:	fb05 f300 	mul.w	r3, r5, r0
 80014aa:	00bf      	lsls	r7, r7, #2
 80014ac:	fbb3 f3f7 	udiv	r3, r3, r7
 80014b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80014b4:	011f      	lsls	r7, r3, #4
 80014b6:	f7ff fdbb 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80014ba:	6863      	ldr	r3, [r4, #4]
 80014bc:	4368      	muls	r0, r5
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	fbb0 f8f3 	udiv	r8, r0, r3
 80014c4:	f7ff fdb4 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80014c8:	6863      	ldr	r3, [r4, #4]
 80014ca:	4368      	muls	r0, r5
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80014d2:	fbb3 f3f9 	udiv	r3, r3, r9
 80014d6:	fb09 8313 	mls	r3, r9, r3, r8
 80014da:	011b      	lsls	r3, r3, #4
 80014dc:	3332      	adds	r3, #50	; 0x32
 80014de:	fbb3 f3f9 	udiv	r3, r3, r9
 80014e2:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80014e6:	f7ff fda3 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80014ea:	6862      	ldr	r2, [r4, #4]
 80014ec:	4368      	muls	r0, r5
 80014ee:	0092      	lsls	r2, r2, #2
 80014f0:	fbb0 faf2 	udiv	sl, r0, r2
 80014f4:	f7ff fd9c 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 80014f8:	e7bd      	b.n	8001476 <UART_SetConfig+0x1a6>
 80014fa:	bf00      	nop
 80014fc:	40011000 	.word	0x40011000
 8001500:	40011400 	.word	0x40011400

08001504 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001506:	4604      	mov	r4, r0
 8001508:	460e      	mov	r6, r1
 800150a:	4617      	mov	r7, r2
 800150c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800150e:	6821      	ldr	r1, [r4, #0]
 8001510:	680b      	ldr	r3, [r1, #0]
 8001512:	ea36 0303 	bics.w	r3, r6, r3
 8001516:	d101      	bne.n	800151c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001518:	2000      	movs	r0, #0
}
 800151a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 800151c:	1c6b      	adds	r3, r5, #1
 800151e:	d0f7      	beq.n	8001510 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001520:	b995      	cbnz	r5, 8001548 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001522:	6823      	ldr	r3, [r4, #0]
 8001524:	68da      	ldr	r2, [r3, #12]
 8001526:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800152a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800152c:	695a      	ldr	r2, [r3, #20]
 800152e:	f022 0201 	bic.w	r2, r2, #1
 8001532:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001534:	2320      	movs	r3, #32
 8001536:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800153a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800153e:	2300      	movs	r3, #0
 8001540:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001544:	2003      	movs	r0, #3
 8001546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001548:	f7ff f874 	bl	8000634 <HAL_GetTick>
 800154c:	1bc0      	subs	r0, r0, r7
 800154e:	4285      	cmp	r5, r0
 8001550:	d2dd      	bcs.n	800150e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001552:	e7e6      	b.n	8001522 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001554 <HAL_UART_Init>:
{
 8001554:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001556:	4604      	mov	r4, r0
 8001558:	b340      	cbz	r0, 80015ac <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800155a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800155e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001562:	b91b      	cbnz	r3, 800156c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001564:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001568:	f000 fbbe 	bl	8001ce8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800156c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800156e:	2324      	movs	r3, #36	; 0x24
 8001570:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001574:	68d3      	ldr	r3, [r2, #12]
 8001576:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800157a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800157c:	4620      	mov	r0, r4
 800157e:	f7ff fea7 	bl	80012d0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	691a      	ldr	r2, [r3, #16]
 8001586:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800158a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800158c:	695a      	ldr	r2, [r3, #20]
 800158e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001592:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800159a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800159c:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800159e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015a0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80015a2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80015a6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80015aa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80015ac:	2001      	movs	r0, #1
}
 80015ae:	bd10      	pop	{r4, pc}

080015b0 <HAL_UART_Transmit>:
{
 80015b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015b4:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80015b6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80015ba:	2b20      	cmp	r3, #32
{
 80015bc:	4604      	mov	r4, r0
 80015be:	460d      	mov	r5, r1
 80015c0:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 80015c2:	d14f      	bne.n	8001664 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 80015c4:	2900      	cmp	r1, #0
 80015c6:	d04a      	beq.n	800165e <HAL_UART_Transmit+0xae>
 80015c8:	2a00      	cmp	r2, #0
 80015ca:	d048      	beq.n	800165e <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80015cc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d047      	beq.n	8001664 <HAL_UART_Transmit+0xb4>
 80015d4:	2301      	movs	r3, #1
 80015d6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015da:	2300      	movs	r3, #0
 80015dc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015de:	2321      	movs	r3, #33	; 0x21
 80015e0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80015e4:	f7ff f826 	bl	8000634 <HAL_GetTick>
    huart->TxXferSize = Size;
 80015e8:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80015ec:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80015ee:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80015f2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	b96b      	cbnz	r3, 8001614 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015f8:	463b      	mov	r3, r7
 80015fa:	4632      	mov	r2, r6
 80015fc:	2140      	movs	r1, #64	; 0x40
 80015fe:	4620      	mov	r0, r4
 8001600:	f7ff ff80 	bl	8001504 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001604:	b9b0      	cbnz	r0, 8001634 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8001606:	2320      	movs	r3, #32
 8001608:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 800160c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001614:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001616:	3b01      	subs	r3, #1
 8001618:	b29b      	uxth	r3, r3
 800161a:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800161c:	68a3      	ldr	r3, [r4, #8]
 800161e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001622:	4632      	mov	r2, r6
 8001624:	463b      	mov	r3, r7
 8001626:	f04f 0180 	mov.w	r1, #128	; 0x80
 800162a:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800162c:	d10e      	bne.n	800164c <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800162e:	f7ff ff69 	bl	8001504 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001632:	b110      	cbz	r0, 800163a <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001634:	2003      	movs	r0, #3
 8001636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800163a:	882b      	ldrh	r3, [r5, #0]
 800163c:	6822      	ldr	r2, [r4, #0]
 800163e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001642:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001644:	6923      	ldr	r3, [r4, #16]
 8001646:	b943      	cbnz	r3, 800165a <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8001648:	3502      	adds	r5, #2
 800164a:	e7d2      	b.n	80015f2 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800164c:	f7ff ff5a 	bl	8001504 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001650:	2800      	cmp	r0, #0
 8001652:	d1ef      	bne.n	8001634 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001654:	6823      	ldr	r3, [r4, #0]
 8001656:	782a      	ldrb	r2, [r5, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	3501      	adds	r5, #1
 800165c:	e7c9      	b.n	80015f2 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800165e:	2001      	movs	r0, #1
 8001660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001664:	2002      	movs	r0, #2
}
 8001666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800166c <delay_us>:
 */
#include "delay.h"

uint32_t volatile sekTick = 0, usekTick = 0;

void delay_us(uint32_t delay){
 800166c:	b510      	push	{r4, lr}
 800166e:	4604      	mov	r4, r0
	HAL_TIM_Base_Start_IT(&htim11); /* denna rad kan st antingen I delay.c eller I main. Vilken skillnad fs?*/
 8001670:	4807      	ldr	r0, [pc, #28]	; (8001690 <delay_us+0x24>)
 8001672:	f7ff fcfd 	bl	8001070 <HAL_TIM_Base_Start_IT>
	uint32_t current = usekTick;
 8001676:	4b07      	ldr	r3, [pc, #28]	; (8001694 <delay_us+0x28>)
 8001678:	6819      	ldr	r1, [r3, #0]

	while((usekTick-current)<(delay-2)){
 800167a:	3c02      	subs	r4, #2
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	1a52      	subs	r2, r2, r1
 8001680:	42a2      	cmp	r2, r4
 8001682:	d3fb      	bcc.n	800167c <delay_us+0x10>
	}
	HAL_TIM_Base_Stop_IT(&htim11);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <delay_us+0x24>)

}
 8001686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop_IT(&htim11);
 800168a:	f7ff bcfc 	b.w	8001086 <HAL_TIM_Base_Stop_IT>
 800168e:	bf00      	nop
 8001690:	200000ac 	.word	0x200000ac
 8001694:	20000094 	.word	0x20000094

08001698 <TextLCD_Strobe>:
	TextLCD_Cmd(lcd,0x80);	// > 40us

}

//vcker lcd displayen
void TextLCD_Strobe(TextLCDType *lcd){
 8001698:	b510      	push	{r4, lr}
 800169a:	4604      	mov	r4, r0
	delay_us(40);
 800169c:	2028      	movs	r0, #40	; 0x28
 800169e:	f7ff ffe5 	bl	800166c <delay_us>
	//skriv en 1:a till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 1);
 80016a2:	89e1      	ldrh	r1, [r4, #14]
 80016a4:	6860      	ldr	r0, [r4, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f7ff fa68 	bl	8000b7c <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 80016ac:	2028      	movs	r0, #40	; 0x28
 80016ae:	f7ff ffdd 	bl	800166c <delay_us>
	//skriv en nolla till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 0);
 80016b2:	6860      	ldr	r0, [r4, #4]
 80016b4:	89e1      	ldrh	r1, [r4, #14]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f7ff fa60 	bl	8000b7c <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 80016bc:	2028      	movs	r0, #40	; 0x28
}
 80016be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(40);
 80016c2:	f7ff bfd3 	b.w	800166c <delay_us>

080016c6 <TextLCD_Cmd>:

//writes command to screen
void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd){
 80016c6:	b538      	push	{r3, r4, r5, lr}
 80016c8:	4604      	mov	r4, r0
 80016ca:	460d      	mov	r5, r1
	//R/S R/W 00
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	8981      	ldrh	r1, [r0, #12]
 80016d0:	6840      	ldr	r0, [r0, #4]
 80016d2:	f7ff fa53 	bl	8000b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 80016d6:	8a21      	ldrh	r1, [r4, #16]
 80016d8:	6860      	ldr	r0, [r4, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	f7ff fa4e 	bl	8000b7c <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 80016e0:	68a3      	ldr	r3, [r4, #8]
 80016e2:	695a      	ldr	r2, [r3, #20]
 80016e4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80016e8:	615a      	str	r2, [r3, #20]
	lcd->dataPort->ODR |=(cmd);
 80016ea:	695a      	ldr	r2, [r3, #20]
 80016ec:	4315      	orrs	r5, r2

	TextLCD_Strobe(lcd);
 80016ee:	4620      	mov	r0, r4
	lcd->dataPort->ODR |=(cmd);
 80016f0:	615d      	str	r5, [r3, #20]
	TextLCD_Strobe(lcd);
 80016f2:	f7ff ffd1 	bl	8001698 <TextLCD_Strobe>
	delay_us(40);
 80016f6:	2028      	movs	r0, #40	; 0x28
}
 80016f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 80016fc:	f7ff bfb6 	b.w	800166c <delay_us>

08001700 <TextLCD_Init>:
void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin, uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins, uint8_t rows, uint8_t cols){
 8001700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001702:	4604      	mov	r4, r0
 8001704:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8001708:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
 800170c:	f8bd 7020 	ldrh.w	r7, [sp, #32]
 8001710:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
	lcd->rwPin = rwPin;
 8001714:	8223      	strh	r3, [r4, #16]
	lcd->dataPort = dataPort;
 8001716:	9b07      	ldr	r3, [sp, #28]
	lcd->rsPin = rsPin;
 8001718:	81a2      	strh	r2, [r4, #12]
	lcd->dataPort = dataPort;
 800171a:	60a3      	str	r3, [r4, #8]
	lcd->controlPort = controlPort;
 800171c:	6061      	str	r1, [r4, #4]
	lcd->rows = rows;
 800171e:	7060      	strb	r0, [r4, #1]
	lcd->dataPins = dataPins;
 8001720:	8267      	strh	r7, [r4, #18]
	lcd->strbPin = enPin;
 8001722:	81e6      	strh	r6, [r4, #14]
	lcd->cols = cols;
 8001724:	70a5      	strb	r5, [r4, #2]
		HAL_Delay(15);
 8001726:	200f      	movs	r0, #15
 8001728:	f7fe ff8a 	bl	8000640 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 800172c:	2138      	movs	r1, #56	; 0x38
 800172e:	4620      	mov	r0, r4
 8001730:	f7ff ffc9 	bl	80016c6 <TextLCD_Cmd>
		HAL_Delay(5); // > 4.1ms
 8001734:	2005      	movs	r0, #5
 8001736:	f7fe ff83 	bl	8000640 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 800173a:	2138      	movs	r1, #56	; 0x38
 800173c:	4620      	mov	r0, r4
 800173e:	f7ff ffc2 	bl	80016c6 <TextLCD_Cmd>
		delay_us(100);// > 100us
 8001742:	2064      	movs	r0, #100	; 0x64
 8001744:	f7ff ff92 	bl	800166c <delay_us>
	TextLCD_Cmd(lcd,0x38);
 8001748:	4620      	mov	r0, r4
 800174a:	2138      	movs	r1, #56	; 0x38
 800174c:	f7ff ffbb 	bl	80016c6 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x38);
 8001750:	4620      	mov	r0, r4
 8001752:	2138      	movs	r1, #56	; 0x38
 8001754:	f7ff ffb7 	bl	80016c6 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x06);
 8001758:	4620      	mov	r0, r4
 800175a:	2106      	movs	r1, #6
 800175c:	f7ff ffb3 	bl	80016c6 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x0E);
 8001760:	4620      	mov	r0, r4
 8001762:	210e      	movs	r1, #14
 8001764:	f7ff ffaf 	bl	80016c6 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x01);
 8001768:	2101      	movs	r1, #1
 800176a:	4620      	mov	r0, r4
 800176c:	f7ff ffab 	bl	80016c6 <TextLCD_Cmd>
		HAL_Delay(2);// > 1.64ms
 8001770:	2002      	movs	r0, #2
 8001772:	f7fe ff65 	bl	8000640 <HAL_Delay>
	TextLCD_Cmd(lcd,0x80);	// > 40us
 8001776:	4620      	mov	r0, r4
 8001778:	2180      	movs	r1, #128	; 0x80
}
 800177a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	TextLCD_Cmd(lcd,0x80);	// > 40us
 800177e:	f7ff bfa2 	b.w	80016c6 <TextLCD_Cmd>

08001782 <TextLCD_Data>:

//writes data to screen
void TextLCD_Data(TextLCDType *lcd, uint8_t data){
 8001782:	b538      	push	{r3, r4, r5, lr}
 8001784:	4604      	mov	r4, r0
 8001786:	460d      	mov	r5, r1
	//data

	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 1);
 8001788:	2201      	movs	r2, #1
 800178a:	8981      	ldrh	r1, [r0, #12]
 800178c:	6840      	ldr	r0, [r0, #4]
 800178e:	f7ff f9f5 	bl	8000b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 8001792:	8a21      	ldrh	r1, [r4, #16]
 8001794:	6860      	ldr	r0, [r4, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	f7ff f9f0 	bl	8000b7c <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 800179c:	68a3      	ldr	r3, [r4, #8]
 800179e:	695a      	ldr	r2, [r3, #20]
 80017a0:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80017a4:	615a      	str	r2, [r3, #20]
	lcd->dataPort->ODR |= (data);
 80017a6:	695a      	ldr	r2, [r3, #20]
 80017a8:	4315      	orrs	r5, r2

	TextLCD_Strobe(lcd);
 80017aa:	4620      	mov	r0, r4
	lcd->dataPort->ODR |= (data);
 80017ac:	615d      	str	r5, [r3, #20]
	TextLCD_Strobe(lcd);
 80017ae:	f7ff ff73 	bl	8001698 <TextLCD_Strobe>
	delay_us(40); //+
 80017b2:	2028      	movs	r0, #40	; 0x28
}
 80017b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40); //+
 80017b8:	f7ff bf58 	b.w	800166c <delay_us>

080017bc <TextLCD_Position>:
	//delay 1.64ms
	HAL_Delay(2);
}

//set position to (x,y)
void TextLCD_Position (TextLCDType *lcd, int x, int y){
 80017bc:	b508      	push	{r3, lr}
//	if(x > lcd->cols)
//		x = 0;
//	if(y > lcd->rows)
//		y = (y+1) % lcd->rows;

	TextLCD_Cmd(lcd, 0x80 | 0x40*x | 0x01*y);
 80017be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80017c2:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
 80017c6:	b2c9      	uxtb	r1, r1
 80017c8:	f7ff ff7d 	bl	80016c6 <TextLCD_Cmd>
	delay_us(40);
 80017cc:	2028      	movs	r0, #40	; 0x28
}
 80017ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(40);
 80017d2:	f7ff bf4b 	b.w	800166c <delay_us>

080017d6 <TextLCD_Putchar>:

//prints a char to screen
void TextLCD_Putchar (TextLCDType *lcd, uint8_t data){
 80017d6:	b508      	push	{r3, lr}
	TextLCD_Data(lcd, data);
 80017d8:	f7ff ffd3 	bl	8001782 <TextLCD_Data>
	delay_us(40);
 80017dc:	2028      	movs	r0, #40	; 0x28
}
 80017de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(40);
 80017e2:	f7ff bf43 	b.w	800166c <delay_us>

080017e6 <TextLCD_Puts>:

//prints a string to screen
void TextLCD_Puts (TextLCDType *lcd, char *string){
 80017e6:	b538      	push	{r3, r4, r5, lr}
 80017e8:	4605      	mov	r5, r0
 80017ea:	1e4c      	subs	r4, r1, #1
	int i = 0;
	while(*string != '\0'){
 80017ec:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 80017f0:	b921      	cbnz	r1, 80017fc <TextLCD_Puts+0x16>
		TextLCD_Putchar(lcd, *string);
		string++;
		i++;
	}
	delay_us(40);
 80017f2:	2028      	movs	r0, #40	; 0x28
}
 80017f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 80017f8:	f7ff bf38 	b.w	800166c <delay_us>
		TextLCD_Putchar(lcd, *string);
 80017fc:	4628      	mov	r0, r5
 80017fe:	f7ff ffea 	bl	80017d6 <TextLCD_Putchar>
 8001802:	e7f3      	b.n	80017ec <TextLCD_Puts+0x6>

08001804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001804:	b530      	push	{r4, r5, lr}
 8001806:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001808:	2200      	movs	r2, #0
 800180a:	4b27      	ldr	r3, [pc, #156]	; (80018a8 <SystemClock_Config+0xa4>)
 800180c:	9201      	str	r2, [sp, #4]
 800180e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001810:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001814:	6419      	str	r1, [r3, #64]	; 0x40
 8001816:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001818:	4924      	ldr	r1, [pc, #144]	; (80018ac <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001822:	9202      	str	r2, [sp, #8]
 8001824:	680b      	ldr	r3, [r1, #0]
 8001826:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800182a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800182e:	600b      	str	r3, [r1, #0]
 8001830:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001832:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001834:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800183c:	2301      	movs	r3, #1
 800183e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001840:	2310      	movs	r3, #16
 8001842:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001844:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001846:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800184a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 800184c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800184e:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001850:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001852:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001854:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001856:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001858:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800185a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800185c:	f7ff f998 	bl	8000b90 <HAL_RCC_OscConfig>
 8001860:	b100      	cbz	r0, 8001864 <SystemClock_Config+0x60>
 8001862:	e7fe      	b.n	8001862 <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001864:	230f      	movs	r3, #15
 8001866:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001868:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800186a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800186e:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001870:	4621      	mov	r1, r4
 8001872:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001874:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001876:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001878:	f7ff fb3a 	bl	8000ef0 <HAL_RCC_ClockConfig>
 800187c:	4604      	mov	r4, r0
 800187e:	b100      	cbz	r0, 8001882 <SystemClock_Config+0x7e>
 8001880:	e7fe      	b.n	8001880 <SystemClock_Config+0x7c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001882:	f7ff fbcf 	bl	8001024 <HAL_RCC_GetHCLKFreq>
 8001886:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800188a:	fbb0 f0f3 	udiv	r0, r0, r3
 800188e:	f7ff f877 	bl	8000980 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001892:	4628      	mov	r0, r5
 8001894:	f7ff f88a 	bl	80009ac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001898:	4622      	mov	r2, r4
 800189a:	4621      	mov	r1, r4
 800189c:	f04f 30ff 	mov.w	r0, #4294967295
 80018a0:	f7ff f82e 	bl	8000900 <HAL_NVIC_SetPriority>
}
 80018a4:	b015      	add	sp, #84	; 0x54
 80018a6:	bd30      	pop	{r4, r5, pc}
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40007000 	.word	0x40007000

080018b0 <main>:
{
 80018b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018b4:	b095      	sub	sp, #84	; 0x54
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b6:	2400      	movs	r4, #0
  HAL_Init();
 80018b8:	f7fe fe96 	bl	80005e8 <HAL_Init>
  SystemClock_Config();
 80018bc:	f7ff ffa2 	bl	8001804 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c0:	4ba4      	ldr	r3, [pc, #656]	; (8001b54 <main+0x2a4>)
 80018c2:	9406      	str	r4, [sp, #24]
 80018c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 80018c6:	4fa4      	ldr	r7, [pc, #656]	; (8001b58 <main+0x2a8>)
  htim10.Instance = TIM10;
 80018c8:	4ea4      	ldr	r6, [pc, #656]	; (8001b5c <main+0x2ac>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	f042 0204 	orr.w	r2, r2, #4
 80018ce:	631a      	str	r2, [r3, #48]	; 0x30
 80018d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018d2:	f002 0204 	and.w	r2, r2, #4
 80018d6:	9206      	str	r2, [sp, #24]
 80018d8:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018da:	9407      	str	r4, [sp, #28]
 80018dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018e2:	631a      	str	r2, [r3, #48]	; 0x30
 80018e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018e6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80018ea:	9207      	str	r2, [sp, #28]
 80018ec:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	9408      	str	r4, [sp, #32]
 80018f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018f2:	f042 0201 	orr.w	r2, r2, #1
 80018f6:	631a      	str	r2, [r3, #48]	; 0x30
 80018f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018fa:	f002 0201 	and.w	r2, r2, #1
 80018fe:	9208      	str	r2, [sp, #32]
 8001900:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	9409      	str	r4, [sp, #36]	; 0x24
 8001904:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001906:	f042 0202 	orr.w	r2, r2, #2
 800190a:	631a      	str	r2, [r3, #48]	; 0x30
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8001914:	4622      	mov	r2, r4
 8001916:	21ff      	movs	r1, #255	; 0xff
 8001918:	4638      	mov	r0, r7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 800191c:	f7ff f92e 	bl	8000b7c <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT_11_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001920:	4622      	mov	r2, r4
 8001922:	2130      	movs	r1, #48	; 0x30
 8001924:	488e      	ldr	r0, [pc, #568]	; (8001b60 <main+0x2b0>)
 8001926:	f7ff f929 	bl	8000b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 800192a:	4622      	mov	r2, r4
 800192c:	2107      	movs	r1, #7
 800192e:	488d      	ldr	r0, [pc, #564]	; (8001b64 <main+0x2b4>)
 8001930:	f7ff f924 	bl	8000b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001934:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001938:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800193a:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800193c:	4b8a      	ldr	r3, [pc, #552]	; (8001b68 <main+0x2b8>)
 800193e:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001940:	4638      	mov	r0, r7

  /*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin 
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001942:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8001946:	f04f 08ff 	mov.w	r8, #255	; 0xff
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800194a:	f7ff f841 	bl	80009d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800194e:	a90a      	add	r1, sp, #40	; 0x28
 8001950:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8001952:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001956:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195c:	f7ff f838 	bl	80009d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT_11_Pin */
  GPIO_InitStruct.Pin = DHT_11_Pin;
 8001960:	2310      	movs	r3, #16
 8001962:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 8001964:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001966:	2311      	movs	r3, #17
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 8001968:	487d      	ldr	r0, [pc, #500]	; (8001b60 <main+0x2b0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800196a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800196c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 8001970:	f7ff f82e 	bl	80009d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001974:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001976:	a90a      	add	r1, sp, #40	; 0x28
 8001978:	4879      	ldr	r0, [pc, #484]	; (8001b60 <main+0x2b0>)
  GPIO_InitStruct.Pin = LD2_Pin;
 800197a:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197c:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	940d      	str	r4, [sp, #52]	; 0x34

  /*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 8001982:	f04f 0907 	mov.w	r9, #7
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001986:	f7ff f823 	bl	80009d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198a:	4876      	ldr	r0, [pc, #472]	; (8001b64 <main+0x2b4>)
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 800198c:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001992:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001998:	f7ff f81a 	bl	80009d0 <HAL_GPIO_Init>
  htim10.Init.Prescaler = 1343;
 800199c:	4b73      	ldr	r3, [pc, #460]	; (8001b6c <main+0x2bc>)
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199e:	60b4      	str	r4, [r6, #8]
  htim10.Init.Prescaler = 1343;
 80019a0:	f240 5c3f 	movw	ip, #1343	; 0x53f
 80019a4:	e886 1008 	stmia.w	r6, {r3, ip}
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80019a8:	4630      	mov	r0, r6
  htim10.Init.Period = 62499;
 80019aa:	f24f 4323 	movw	r3, #62499	; 0xf423
 80019ae:	60f3      	str	r3, [r6, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b0:	6134      	str	r4, [r6, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80019b2:	f7ff fc71 	bl	8001298 <HAL_TIM_Base_Init>
 80019b6:	b100      	cbz	r0, 80019ba <main+0x10a>
 80019b8:	e7fe      	b.n	80019b8 <main+0x108>
  htim11.Instance = TIM11;
 80019ba:	4b6d      	ldr	r3, [pc, #436]	; (8001b70 <main+0x2c0>)
 80019bc:	4a6d      	ldr	r2, [pc, #436]	; (8001b74 <main+0x2c4>)
 80019be:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80019c0:	6058      	str	r0, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c2:	6098      	str	r0, [r3, #8]
  htim11.Init.Period = 79;
 80019c4:	224f      	movs	r2, #79	; 0x4f
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80019c8:	4618      	mov	r0, r3
  htim11.Init.Period = 79;
 80019ca:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80019cc:	f7ff fc64 	bl	8001298 <HAL_TIM_Base_Init>
 80019d0:	b100      	cbz	r0, 80019d4 <main+0x124>
 80019d2:	e7fe      	b.n	80019d2 <main+0x122>
  hadc1.Instance = ADC1;
 80019d4:	4c68      	ldr	r4, [pc, #416]	; (8001b78 <main+0x2c8>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80019d6:	4b69      	ldr	r3, [pc, #420]	; (8001b7c <main+0x2cc>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019d8:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80019da:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
 80019de:	e884 4008 	stmia.w	r4, {r3, lr}
  hadc1.Init.ScanConvMode = DISABLE;
 80019e2:	6120      	str	r0, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019e4:	61a0      	str	r0, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019e6:	6220      	str	r0, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019e8:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019ea:	4b65      	ldr	r3, [pc, #404]	; (8001b80 <main+0x2d0>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019ec:	60e0      	str	r0, [r4, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019ee:	6320      	str	r0, [r4, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019f0:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019f2:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 1;
 80019f4:	61e5      	str	r5, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019f6:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019f8:	f7fe fe36 	bl	8000668 <HAL_ADC_Init>
 80019fc:	b100      	cbz	r0, 8001a00 <main+0x150>
 80019fe:	e7fe      	b.n	80019fe <main+0x14e>
  sConfig.Channel = ADC_CHANNEL_0;
 8001a00:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a02:	a90a      	add	r1, sp, #40	; 0x28
 8001a04:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8001a06:	950b      	str	r5, [sp, #44]	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001a08:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a0c:	f7fe fed0 	bl	80007b0 <HAL_ADC_ConfigChannel>
 8001a10:	b100      	cbz	r0, 8001a14 <main+0x164>
 8001a12:	e7fe      	b.n	8001a12 <main+0x162>
  huart2.Instance = USART2;
 8001a14:	4b5b      	ldr	r3, [pc, #364]	; (8001b84 <main+0x2d4>)
  huart2.Init.BaudRate = 115200;
 8001a16:	495c      	ldr	r1, [pc, #368]	; (8001b88 <main+0x2d8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a18:	6098      	str	r0, [r3, #8]
  huart2.Init.BaudRate = 115200;
 8001a1a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a1e:	e883 0006 	stmia.w	r3, {r1, r2}
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a22:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a24:	6118      	str	r0, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a26:	220c      	movs	r2, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a28:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2a:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a2c:	4618      	mov	r0, r3
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a2e:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a30:	f7ff fd90 	bl	8001554 <HAL_UART_Init>
 8001a34:	b100      	cbz	r0, 8001a38 <main+0x188>
 8001a36:	e7fe      	b.n	8001a36 <main+0x186>
  HAL_TIM_Base_Start_IT(&htim10);
 8001a38:	4630      	mov	r0, r6
 8001a3a:	f7ff fb19 	bl	8001070 <HAL_TIM_Base_Start_IT>
  TextLCD_Init(&lcd, LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_RW_Pin, LCD_E_Pin, LCD_D0_GPIO_Port,(LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin | LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin), rows, cols);
 8001a3e:	4b53      	ldr	r3, [pc, #332]	; (8001b8c <main+0x2dc>)
 8001a40:	4948      	ldr	r1, [pc, #288]	; (8001b64 <main+0x2b4>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	9304      	str	r3, [sp, #16]
 8001a46:	4b52      	ldr	r3, [pc, #328]	; (8001b90 <main+0x2e0>)
 8001a48:	4852      	ldr	r0, [pc, #328]	; (8001b94 <main+0x2e4>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	9303      	str	r3, [sp, #12]
 8001a4e:	2304      	movs	r3, #4
 8001a50:	462a      	mov	r2, r5
 8001a52:	f8cd 8008 	str.w	r8, [sp, #8]
 8001a56:	9701      	str	r7, [sp, #4]
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	f7ff fe50 	bl	8001700 <TextLCD_Init>
  TextLCD_Puts(&lcd, "Goddag! :)");
 8001a60:	494d      	ldr	r1, [pc, #308]	; (8001b98 <main+0x2e8>)
 8001a62:	484c      	ldr	r0, [pc, #304]	; (8001b94 <main+0x2e4>)
	  			TextLCD_Position(&lcd, 1, 0);
 8001a64:	4c4b      	ldr	r4, [pc, #300]	; (8001b94 <main+0x2e4>)
  TextLCD_Puts(&lcd, "Goddag! :)");
 8001a66:	f7ff febe 	bl	80017e6 <TextLCD_Puts>
  sekTick = 39660;
 8001a6a:	4a4c      	ldr	r2, [pc, #304]	; (8001b9c <main+0x2ec>)
 8001a6c:	f649 23ec 	movw	r3, #39660	; 0x9aec
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	4690      	mov	r8, r2
  uint32_t currentSek = sekTick + 1;
 8001a74:	f649 23ed 	movw	r3, #39661	; 0x9aed
	  			TextLCD_Putchar(&lcd, 0x30+ hours % 10);
 8001a78:	270a      	movs	r7, #10
	  if(currentSek != sekTick){
 8001a7a:	f8d8 5000 	ldr.w	r5, [r8]
 8001a7e:	42ab      	cmp	r3, r5
 8001a80:	d063      	beq.n	8001b4a <main+0x29a>
	  			uint32_t seconds = temp % 60;
 8001a82:	f04f 0b3c 	mov.w	fp, #60	; 0x3c
	  			TextLCD_Position(&lcd, 1, 0);
 8001a86:	2200      	movs	r2, #0
	  			uint32_t seconds = temp % 60;
 8001a88:	fbb5 f1fb 	udiv	r1, r5, fp
	  			TextLCD_Position(&lcd, 1, 0);
 8001a8c:	4620      	mov	r0, r4
	  			uint32_t seconds = temp % 60;
 8001a8e:	fb0b 5a11 	mls	sl, fp, r1, r5
	  			TextLCD_Position(&lcd, 1, 0);
 8001a92:	2101      	movs	r1, #1
 8001a94:	f7ff fe92 	bl	80017bc <TextLCD_Position>
	  			uint32_t tenHours = hours / 10;
 8001a98:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 8001a9c:	fbb5 f1f1 	udiv	r1, r5, r1
	  			TextLCD_Putchar(&lcd, 0x30+tenHours);
 8001aa0:	3130      	adds	r1, #48	; 0x30
 8001aa2:	b2c9      	uxtb	r1, r1
 8001aa4:	4620      	mov	r0, r4
 8001aa6:	f7ff fe96 	bl	80017d6 <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 8001aaa:	f44f 6661 	mov.w	r6, #3600	; 0xe10
 8001aae:	fbb5 f9f6 	udiv	r9, r5, r6
	  			TextLCD_Putchar(&lcd, 0x30+ hours % 10);
 8001ab2:	fbb9 f1f7 	udiv	r1, r9, r7
 8001ab6:	fb07 9111 	mls	r1, r7, r1, r9
 8001aba:	3130      	adds	r1, #48	; 0x30
 8001abc:	b2c9      	uxtb	r1, r1
 8001abe:	4620      	mov	r0, r4
 8001ac0:	f7ff fe89 	bl	80017d6 <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, ':');
 8001ac4:	213a      	movs	r1, #58	; 0x3a
 8001ac6:	4620      	mov	r0, r4
 8001ac8:	f7ff fe85 	bl	80017d6 <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 8001acc:	fb06 5619 	mls	r6, r6, r9, r5
	  			uint32_t tenMinutes = minutes /10;
 8001ad0:	f44f 7116 	mov.w	r1, #600	; 0x258
 8001ad4:	fbb6 f1f1 	udiv	r1, r6, r1
	  			TextLCD_Putchar(&lcd, 0x30+tenMinutes);
 8001ad8:	3130      	adds	r1, #48	; 0x30
 8001ada:	b2c9      	uxtb	r1, r1
 8001adc:	4620      	mov	r0, r4
 8001ade:	f7ff fe7a 	bl	80017d6 <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 8001ae2:	fbb6 f6fb 	udiv	r6, r6, fp
	  			TextLCD_Putchar(&lcd, 0x30 + (minutes % 10));
 8001ae6:	fbb6 f1f7 	udiv	r1, r6, r7
 8001aea:	fb07 6111 	mls	r1, r7, r1, r6
 8001aee:	3130      	adds	r1, #48	; 0x30
 8001af0:	b2c9      	uxtb	r1, r1
 8001af2:	4620      	mov	r0, r4
 8001af4:	f7ff fe6f 	bl	80017d6 <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, ':');
 8001af8:	213a      	movs	r1, #58	; 0x3a
 8001afa:	4620      	mov	r0, r4
 8001afc:	f7ff fe6b 	bl	80017d6 <TextLCD_Putchar>
	  			uint32_t tenSeconds = seconds / 10;
 8001b00:	fbba f5f7 	udiv	r5, sl, r7
	  			TextLCD_Putchar(&lcd, 0x30 + (tenSeconds % 10));
 8001b04:	f105 0130 	add.w	r1, r5, #48	; 0x30
 8001b08:	b2c9      	uxtb	r1, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	f7ff fe63 	bl	80017d6 <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, 0x30 + (seconds % 10));
 8001b10:	fb07 a115 	mls	r1, r7, r5, sl
 8001b14:	3130      	adds	r1, #48	; 0x30
 8001b16:	b2c9      	uxtb	r1, r1
 8001b18:	4620      	mov	r0, r4
 8001b1a:	f7ff fe5c 	bl	80017d6 <TextLCD_Putchar>
	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b1e:	2120      	movs	r1, #32
 8001b20:	480f      	ldr	r0, [pc, #60]	; (8001b60 <main+0x2b0>)
	  			currentSek = sekTick;
 8001b22:	f8d8 5000 	ldr.w	r5, [r8]
	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b26:	f7ff f82e 	bl	8000b86 <HAL_GPIO_TogglePin>
	  			sprintf(str, "Stepper:%d\n\r", channel_1);
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <main+0x2f0>)
 8001b2c:	491d      	ldr	r1, [pc, #116]	; (8001ba4 <main+0x2f4>)
 8001b2e:	881a      	ldrh	r2, [r3, #0]
 8001b30:	a80a      	add	r0, sp, #40	; 0x28
 8001b32:	f000 f99b 	bl	8001e6c <siprintf>
	  			HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8001b36:	a80a      	add	r0, sp, #40	; 0x28
 8001b38:	f7fe fb52 	bl	80001e0 <strlen>
 8001b3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b40:	b282      	uxth	r2, r0
 8001b42:	a90a      	add	r1, sp, #40	; 0x28
 8001b44:	480f      	ldr	r0, [pc, #60]	; (8001b84 <main+0x2d4>)
 8001b46:	f7ff fd33 	bl	80015b0 <HAL_UART_Transmit>
	  		HAL_Delay(10);
 8001b4a:	200a      	movs	r0, #10
 8001b4c:	f7fe fd78 	bl	8000640 <HAL_Delay>
	  if(currentSek != sekTick){
 8001b50:	462b      	mov	r3, r5
 8001b52:	e792      	b.n	8001a7a <main+0x1ca>
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020800 	.word	0x40020800
 8001b5c:	20000150 	.word	0x20000150
 8001b60:	40020000 	.word	0x40020000
 8001b64:	40020400 	.word	0x40020400
 8001b68:	10210000 	.word	0x10210000
 8001b6c:	40014400 	.word	0x40014400
 8001b70:	200000ac 	.word	0x200000ac
 8001b74:	40014800 	.word	0x40014800
 8001b78:	2000018c 	.word	0x2000018c
 8001b7c:	40012000 	.word	0x40012000
 8001b80:	0f000001 	.word	0x0f000001
 8001b84:	200001dc 	.word	0x200001dc
 8001b88:	40004400 	.word	0x40004400
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	20000009 	.word	0x20000009
 8001b94:	200000e8 	.word	0x200000e8
 8001b98:	080026dc 	.word	0x080026dc
 8001b9c:	20000090 	.word	0x20000090
 8001ba0:	20000098 	.word	0x20000098
 8001ba4:	080026e7 	.word	0x080026e7

08001ba8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba8:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	4b22      	ldr	r3, [pc, #136]	; (8001c34 <HAL_MspInit+0x8c>)
 8001bac:	2400      	movs	r4, #0
 8001bae:	9400      	str	r4, [sp, #0]
 8001bb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001bb6:	645a      	str	r2, [r3, #68]	; 0x44
 8001bb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc2:	9401      	str	r4, [sp, #4]
 8001bc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bc6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001bca:	641a      	str	r2, [r3, #64]	; 0x40
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bd4:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bd8:	f7fe fe80 	bl	80008dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001bdc:	4622      	mov	r2, r4
 8001bde:	4621      	mov	r1, r4
 8001be0:	f06f 000b 	mvn.w	r0, #11
 8001be4:	f7fe fe8c 	bl	8000900 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001be8:	4622      	mov	r2, r4
 8001bea:	4621      	mov	r1, r4
 8001bec:	f06f 000a 	mvn.w	r0, #10
 8001bf0:	f7fe fe86 	bl	8000900 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001bf4:	4622      	mov	r2, r4
 8001bf6:	4621      	mov	r1, r4
 8001bf8:	f06f 0009 	mvn.w	r0, #9
 8001bfc:	f7fe fe80 	bl	8000900 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001c00:	4622      	mov	r2, r4
 8001c02:	4621      	mov	r1, r4
 8001c04:	f06f 0004 	mvn.w	r0, #4
 8001c08:	f7fe fe7a 	bl	8000900 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001c0c:	4622      	mov	r2, r4
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f06f 0003 	mvn.w	r0, #3
 8001c14:	f7fe fe74 	bl	8000900 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001c18:	4622      	mov	r2, r4
 8001c1a:	4621      	mov	r1, r4
 8001c1c:	f06f 0001 	mvn.w	r0, #1
 8001c20:	f7fe fe6e 	bl	8000900 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001c24:	4622      	mov	r2, r4
 8001c26:	4621      	mov	r1, r4
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2c:	f7fe fe68 	bl	8000900 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c30:	b002      	add	sp, #8
 8001c32:	bd10      	pop	{r4, pc}
 8001c34:	40023800 	.word	0x40023800

08001c38 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c38:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001c3a:	6802      	ldr	r2, [r0, #0]
 8001c3c:	4b0d      	ldr	r3, [pc, #52]	; (8001c74 <HAL_ADC_MspInit+0x3c>)
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d115      	bne.n	8001c6e <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c42:	2100      	movs	r1, #0
 8001c44:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001c48:	9100      	str	r1, [sp, #0]
 8001c4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4c:	480a      	ldr	r0, [pc, #40]	; (8001c78 <HAL_ADC_MspInit+0x40>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c52:	645a      	str	r2, [r3, #68]	; 0x44
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	9103      	str	r1, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c60:	2301      	movs	r3, #1
 8001c62:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c64:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c66:	2303      	movs	r3, #3
 8001c68:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6a:	f7fe feb1 	bl	80009d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c6e:	b007      	add	sp, #28
 8001c70:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c74:	40012000 	.word	0x40012000
 8001c78:	40020000 	.word	0x40020000

08001c7c <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c7c:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 8001c7e:	6803      	ldr	r3, [r0, #0]
 8001c80:	4a16      	ldr	r2, [pc, #88]	; (8001cdc <HAL_TIM_Base_MspInit+0x60>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d115      	bne.n	8001cb2 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001c86:	2200      	movs	r2, #0
 8001c88:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <HAL_TIM_Base_MspInit+0x64>)
 8001c8a:	9200      	str	r2, [sp, #0]
 8001c8c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001c8e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001c92:	6459      	str	r1, [r3, #68]	; 0x44
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9a:	9300      	str	r3, [sp, #0]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001c9c:	2019      	movs	r0, #25
 8001c9e:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001ca0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001ca2:	f7fe fe2d 	bl	8000900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ca6:	2019      	movs	r0, #25
  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001ca8:	f7fe fe5e 	bl	8000968 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001cac:	b003      	add	sp, #12
 8001cae:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM11)
 8001cb2:	4a0c      	ldr	r2, [pc, #48]	; (8001ce4 <HAL_TIM_Base_MspInit+0x68>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d1f9      	bne.n	8001cac <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001cb8:	2200      	movs	r2, #0
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_TIM_Base_MspInit+0x64>)
 8001cbc:	9201      	str	r2, [sp, #4]
 8001cbe:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001cc0:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8001cc4:	6459      	str	r1, [r3, #68]	; 0x44
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ccc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001cce:	201a      	movs	r0, #26
 8001cd0:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001cd2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001cd4:	f7fe fe14 	bl	8000900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001cd8:	201a      	movs	r0, #26
 8001cda:	e7e5      	b.n	8001ca8 <HAL_TIM_Base_MspInit+0x2c>
 8001cdc:	40014400 	.word	0x40014400
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40014800 	.word	0x40014800

08001ce8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001cea:	6802      	ldr	r2, [r0, #0]
 8001cec:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_UART_MspInit+0x40>)
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d117      	bne.n	8001d22 <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	4a0d      	ldr	r2, [pc, #52]	; (8001d2c <HAL_UART_MspInit+0x44>)
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfa:	480d      	ldr	r0, [pc, #52]	; (8001d30 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cfc:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001d00:	6411      	str	r1, [r2, #64]	; 0x40
 8001d02:	6c12      	ldr	r2, [r2, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	9303      	str	r3, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d06:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001d0a:	9200      	str	r2, [sp, #0]
 8001d0c:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d10:	220c      	movs	r2, #12
 8001d12:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d14:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d18:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1e:	f7fe fe57 	bl	80009d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d22:	b007      	add	sp, #28
 8001d24:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d28:	40004400 	.word	0x40004400
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020000 	.word	0x40020000

08001d34 <NMI_Handler>:
 8001d34:	4770      	bx	lr

08001d36 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001d36:	e7fe      	b.n	8001d36 <HardFault_Handler>

08001d38 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001d38:	e7fe      	b.n	8001d38 <MemManage_Handler>

08001d3a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001d3a:	e7fe      	b.n	8001d3a <BusFault_Handler>

08001d3c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001d3c:	e7fe      	b.n	8001d3c <UsageFault_Handler>

08001d3e <SVC_Handler>:
 8001d3e:	4770      	bx	lr

08001d40 <DebugMon_Handler>:
 8001d40:	4770      	bx	lr

08001d42 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001d42:	4770      	bx	lr

08001d44 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001d44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d46:	f7fe fc69 	bl	800061c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001d4e:	f7fe be3a 	b.w	80009c6 <HAL_SYSTICK_IRQHandler>
	...

08001d54 <TIM1_UP_TIM10_IRQHandler>:
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	sekTick++;
 8001d54:	4a03      	ldr	r2, [pc, #12]	; (8001d64 <TIM1_UP_TIM10_IRQHandler+0x10>)
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001d56:	4804      	ldr	r0, [pc, #16]	; (8001d68 <TIM1_UP_TIM10_IRQHandler+0x14>)
	sekTick++;
 8001d58:	6813      	ldr	r3, [r2, #0]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim10);
 8001d5e:	f7ff b9ac 	b.w	80010ba <HAL_TIM_IRQHandler>
 8001d62:	bf00      	nop
 8001d64:	20000090 	.word	0x20000090
 8001d68:	20000150 	.word	0x20000150

08001d6c <TIM1_TRG_COM_TIM11_IRQHandler>:
* @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	usekTick++;
 8001d6c:	4a03      	ldr	r2, [pc, #12]	; (8001d7c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001d6e:	4804      	ldr	r0, [pc, #16]	; (8001d80 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
	usekTick++;
 8001d70:	6813      	ldr	r3, [r2, #0]
 8001d72:	3301      	adds	r3, #1
 8001d74:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim11);
 8001d76:	f7ff b9a0 	b.w	80010ba <HAL_TIM_IRQHandler>
 8001d7a:	bf00      	nop
 8001d7c:	20000094 	.word	0x20000094
 8001d80:	200000ac 	.word	0x200000ac

08001d84 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d84:	490f      	ldr	r1, [pc, #60]	; (8001dc4 <SystemInit+0x40>)
 8001d86:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001d8a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <SystemInit+0x44>)
 8001d94:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d96:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001d98:	f042 0201 	orr.w	r2, r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001d9e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001da6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001daa:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001dac:	4a07      	ldr	r2, [pc, #28]	; (8001dcc <SystemInit+0x48>)
 8001dae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001db6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001db8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001dba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001dbe:	608b      	str	r3, [r1, #8]
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	e000ed00 	.word	0xe000ed00
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	24003010 	.word	0x24003010

08001dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001dd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001dd6:	e003      	b.n	8001de0 <LoopCopyDataInit>

08001dd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001dda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ddc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001dde:	3104      	adds	r1, #4

08001de0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001de0:	480b      	ldr	r0, [pc, #44]	; (8001e10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001de2:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001de4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001de6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001de8:	d3f6      	bcc.n	8001dd8 <CopyDataInit>
  ldr  r2, =_sbss
 8001dea:	4a0b      	ldr	r2, [pc, #44]	; (8001e18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001dec:	e002      	b.n	8001df4 <LoopFillZerobss>

08001dee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001dee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001df0:	f842 3b04 	str.w	r3, [r2], #4

08001df4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001df4:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001df6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001df8:	d3f9      	bcc.n	8001dee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dfa:	f7ff ffc3 	bl	8001d84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dfe:	f000 f811 	bl	8001e24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e02:	f7ff fd55 	bl	80018b0 <main>
  bx  lr    
 8001e06:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e08:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001e0c:	08002750 	.word	0x08002750
  ldr  r0, =_sdata
 8001e10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e14:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001e18:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001e1c:	20000220 	.word	0x20000220

08001e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e20:	e7fe      	b.n	8001e20 <ADC_IRQHandler>
	...

08001e24 <__libc_init_array>:
 8001e24:	b570      	push	{r4, r5, r6, lr}
 8001e26:	4e0d      	ldr	r6, [pc, #52]	; (8001e5c <__libc_init_array+0x38>)
 8001e28:	4c0d      	ldr	r4, [pc, #52]	; (8001e60 <__libc_init_array+0x3c>)
 8001e2a:	1ba4      	subs	r4, r4, r6
 8001e2c:	10a4      	asrs	r4, r4, #2
 8001e2e:	2500      	movs	r5, #0
 8001e30:	42a5      	cmp	r5, r4
 8001e32:	d109      	bne.n	8001e48 <__libc_init_array+0x24>
 8001e34:	4e0b      	ldr	r6, [pc, #44]	; (8001e64 <__libc_init_array+0x40>)
 8001e36:	4c0c      	ldr	r4, [pc, #48]	; (8001e68 <__libc_init_array+0x44>)
 8001e38:	f000 fc44 	bl	80026c4 <_init>
 8001e3c:	1ba4      	subs	r4, r4, r6
 8001e3e:	10a4      	asrs	r4, r4, #2
 8001e40:	2500      	movs	r5, #0
 8001e42:	42a5      	cmp	r5, r4
 8001e44:	d105      	bne.n	8001e52 <__libc_init_array+0x2e>
 8001e46:	bd70      	pop	{r4, r5, r6, pc}
 8001e48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e4c:	4798      	blx	r3
 8001e4e:	3501      	adds	r5, #1
 8001e50:	e7ee      	b.n	8001e30 <__libc_init_array+0xc>
 8001e52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e56:	4798      	blx	r3
 8001e58:	3501      	adds	r5, #1
 8001e5a:	e7f2      	b.n	8001e42 <__libc_init_array+0x1e>
 8001e5c:	08002748 	.word	0x08002748
 8001e60:	08002748 	.word	0x08002748
 8001e64:	08002748 	.word	0x08002748
 8001e68:	0800274c 	.word	0x0800274c

08001e6c <siprintf>:
 8001e6c:	b40e      	push	{r1, r2, r3}
 8001e6e:	b500      	push	{lr}
 8001e70:	b09c      	sub	sp, #112	; 0x70
 8001e72:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001e76:	ab1d      	add	r3, sp, #116	; 0x74
 8001e78:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001e7c:	9002      	str	r0, [sp, #8]
 8001e7e:	9006      	str	r0, [sp, #24]
 8001e80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001e84:	480a      	ldr	r0, [pc, #40]	; (8001eb0 <siprintf+0x44>)
 8001e86:	9104      	str	r1, [sp, #16]
 8001e88:	9107      	str	r1, [sp, #28]
 8001e8a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e92:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001e96:	6800      	ldr	r0, [r0, #0]
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	a902      	add	r1, sp, #8
 8001e9c:	f000 f866 	bl	8001f6c <_svfiprintf_r>
 8001ea0:	9b02      	ldr	r3, [sp, #8]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
 8001ea6:	b01c      	add	sp, #112	; 0x70
 8001ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001eac:	b003      	add	sp, #12
 8001eae:	4770      	bx	lr
 8001eb0:	20000010 	.word	0x20000010

08001eb4 <__ssputs_r>:
 8001eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001eb8:	688e      	ldr	r6, [r1, #8]
 8001eba:	429e      	cmp	r6, r3
 8001ebc:	4682      	mov	sl, r0
 8001ebe:	460c      	mov	r4, r1
 8001ec0:	4691      	mov	r9, r2
 8001ec2:	4698      	mov	r8, r3
 8001ec4:	d835      	bhi.n	8001f32 <__ssputs_r+0x7e>
 8001ec6:	898a      	ldrh	r2, [r1, #12]
 8001ec8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001ecc:	d031      	beq.n	8001f32 <__ssputs_r+0x7e>
 8001ece:	6825      	ldr	r5, [r4, #0]
 8001ed0:	6909      	ldr	r1, [r1, #16]
 8001ed2:	1a6f      	subs	r7, r5, r1
 8001ed4:	6965      	ldr	r5, [r4, #20]
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001edc:	fb95 f5f3 	sdiv	r5, r5, r3
 8001ee0:	f108 0301 	add.w	r3, r8, #1
 8001ee4:	443b      	add	r3, r7
 8001ee6:	429d      	cmp	r5, r3
 8001ee8:	bf38      	it	cc
 8001eea:	461d      	movcc	r5, r3
 8001eec:	0553      	lsls	r3, r2, #21
 8001eee:	d531      	bpl.n	8001f54 <__ssputs_r+0xa0>
 8001ef0:	4629      	mov	r1, r5
 8001ef2:	f000 fb39 	bl	8002568 <_malloc_r>
 8001ef6:	4606      	mov	r6, r0
 8001ef8:	b950      	cbnz	r0, 8001f10 <__ssputs_r+0x5c>
 8001efa:	230c      	movs	r3, #12
 8001efc:	f8ca 3000 	str.w	r3, [sl]
 8001f00:	89a3      	ldrh	r3, [r4, #12]
 8001f02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f06:	81a3      	strh	r3, [r4, #12]
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f10:	463a      	mov	r2, r7
 8001f12:	6921      	ldr	r1, [r4, #16]
 8001f14:	f000 fab4 	bl	8002480 <memcpy>
 8001f18:	89a3      	ldrh	r3, [r4, #12]
 8001f1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001f1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f22:	81a3      	strh	r3, [r4, #12]
 8001f24:	6126      	str	r6, [r4, #16]
 8001f26:	6165      	str	r5, [r4, #20]
 8001f28:	443e      	add	r6, r7
 8001f2a:	1bed      	subs	r5, r5, r7
 8001f2c:	6026      	str	r6, [r4, #0]
 8001f2e:	60a5      	str	r5, [r4, #8]
 8001f30:	4646      	mov	r6, r8
 8001f32:	4546      	cmp	r6, r8
 8001f34:	bf28      	it	cs
 8001f36:	4646      	movcs	r6, r8
 8001f38:	4632      	mov	r2, r6
 8001f3a:	4649      	mov	r1, r9
 8001f3c:	6820      	ldr	r0, [r4, #0]
 8001f3e:	f000 faaa 	bl	8002496 <memmove>
 8001f42:	68a3      	ldr	r3, [r4, #8]
 8001f44:	1b9b      	subs	r3, r3, r6
 8001f46:	60a3      	str	r3, [r4, #8]
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	441e      	add	r6, r3
 8001f4c:	6026      	str	r6, [r4, #0]
 8001f4e:	2000      	movs	r0, #0
 8001f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f54:	462a      	mov	r2, r5
 8001f56:	f000 fb65 	bl	8002624 <_realloc_r>
 8001f5a:	4606      	mov	r6, r0
 8001f5c:	2800      	cmp	r0, #0
 8001f5e:	d1e1      	bne.n	8001f24 <__ssputs_r+0x70>
 8001f60:	6921      	ldr	r1, [r4, #16]
 8001f62:	4650      	mov	r0, sl
 8001f64:	f000 fab2 	bl	80024cc <_free_r>
 8001f68:	e7c7      	b.n	8001efa <__ssputs_r+0x46>
	...

08001f6c <_svfiprintf_r>:
 8001f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f70:	b09d      	sub	sp, #116	; 0x74
 8001f72:	4680      	mov	r8, r0
 8001f74:	9303      	str	r3, [sp, #12]
 8001f76:	898b      	ldrh	r3, [r1, #12]
 8001f78:	061c      	lsls	r4, r3, #24
 8001f7a:	460d      	mov	r5, r1
 8001f7c:	4616      	mov	r6, r2
 8001f7e:	d50f      	bpl.n	8001fa0 <_svfiprintf_r+0x34>
 8001f80:	690b      	ldr	r3, [r1, #16]
 8001f82:	b96b      	cbnz	r3, 8001fa0 <_svfiprintf_r+0x34>
 8001f84:	2140      	movs	r1, #64	; 0x40
 8001f86:	f000 faef 	bl	8002568 <_malloc_r>
 8001f8a:	6028      	str	r0, [r5, #0]
 8001f8c:	6128      	str	r0, [r5, #16]
 8001f8e:	b928      	cbnz	r0, 8001f9c <_svfiprintf_r+0x30>
 8001f90:	230c      	movs	r3, #12
 8001f92:	f8c8 3000 	str.w	r3, [r8]
 8001f96:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9a:	e0c5      	b.n	8002128 <_svfiprintf_r+0x1bc>
 8001f9c:	2340      	movs	r3, #64	; 0x40
 8001f9e:	616b      	str	r3, [r5, #20]
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8001fa4:	2320      	movs	r3, #32
 8001fa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001faa:	2330      	movs	r3, #48	; 0x30
 8001fac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001fb0:	f04f 0b01 	mov.w	fp, #1
 8001fb4:	4637      	mov	r7, r6
 8001fb6:	463c      	mov	r4, r7
 8001fb8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d13c      	bne.n	800203a <_svfiprintf_r+0xce>
 8001fc0:	ebb7 0a06 	subs.w	sl, r7, r6
 8001fc4:	d00b      	beq.n	8001fde <_svfiprintf_r+0x72>
 8001fc6:	4653      	mov	r3, sl
 8001fc8:	4632      	mov	r2, r6
 8001fca:	4629      	mov	r1, r5
 8001fcc:	4640      	mov	r0, r8
 8001fce:	f7ff ff71 	bl	8001eb4 <__ssputs_r>
 8001fd2:	3001      	adds	r0, #1
 8001fd4:	f000 80a3 	beq.w	800211e <_svfiprintf_r+0x1b2>
 8001fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fda:	4453      	add	r3, sl
 8001fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8001fde:	783b      	ldrb	r3, [r7, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f000 809c 	beq.w	800211e <_svfiprintf_r+0x1b2>
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fec:	9304      	str	r3, [sp, #16]
 8001fee:	9307      	str	r3, [sp, #28]
 8001ff0:	9205      	str	r2, [sp, #20]
 8001ff2:	9306      	str	r3, [sp, #24]
 8001ff4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001ff8:	931a      	str	r3, [sp, #104]	; 0x68
 8001ffa:	2205      	movs	r2, #5
 8001ffc:	7821      	ldrb	r1, [r4, #0]
 8001ffe:	4850      	ldr	r0, [pc, #320]	; (8002140 <_svfiprintf_r+0x1d4>)
 8002000:	f7fe f8f6 	bl	80001f0 <memchr>
 8002004:	1c67      	adds	r7, r4, #1
 8002006:	9b04      	ldr	r3, [sp, #16]
 8002008:	b9d8      	cbnz	r0, 8002042 <_svfiprintf_r+0xd6>
 800200a:	06d9      	lsls	r1, r3, #27
 800200c:	bf44      	itt	mi
 800200e:	2220      	movmi	r2, #32
 8002010:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002014:	071a      	lsls	r2, r3, #28
 8002016:	bf44      	itt	mi
 8002018:	222b      	movmi	r2, #43	; 0x2b
 800201a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800201e:	7822      	ldrb	r2, [r4, #0]
 8002020:	2a2a      	cmp	r2, #42	; 0x2a
 8002022:	d016      	beq.n	8002052 <_svfiprintf_r+0xe6>
 8002024:	9a07      	ldr	r2, [sp, #28]
 8002026:	2100      	movs	r1, #0
 8002028:	200a      	movs	r0, #10
 800202a:	4627      	mov	r7, r4
 800202c:	3401      	adds	r4, #1
 800202e:	783b      	ldrb	r3, [r7, #0]
 8002030:	3b30      	subs	r3, #48	; 0x30
 8002032:	2b09      	cmp	r3, #9
 8002034:	d951      	bls.n	80020da <_svfiprintf_r+0x16e>
 8002036:	b1c9      	cbz	r1, 800206c <_svfiprintf_r+0x100>
 8002038:	e011      	b.n	800205e <_svfiprintf_r+0xf2>
 800203a:	2b25      	cmp	r3, #37	; 0x25
 800203c:	d0c0      	beq.n	8001fc0 <_svfiprintf_r+0x54>
 800203e:	4627      	mov	r7, r4
 8002040:	e7b9      	b.n	8001fb6 <_svfiprintf_r+0x4a>
 8002042:	4a3f      	ldr	r2, [pc, #252]	; (8002140 <_svfiprintf_r+0x1d4>)
 8002044:	1a80      	subs	r0, r0, r2
 8002046:	fa0b f000 	lsl.w	r0, fp, r0
 800204a:	4318      	orrs	r0, r3
 800204c:	9004      	str	r0, [sp, #16]
 800204e:	463c      	mov	r4, r7
 8002050:	e7d3      	b.n	8001ffa <_svfiprintf_r+0x8e>
 8002052:	9a03      	ldr	r2, [sp, #12]
 8002054:	1d11      	adds	r1, r2, #4
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	9103      	str	r1, [sp, #12]
 800205a:	2a00      	cmp	r2, #0
 800205c:	db01      	blt.n	8002062 <_svfiprintf_r+0xf6>
 800205e:	9207      	str	r2, [sp, #28]
 8002060:	e004      	b.n	800206c <_svfiprintf_r+0x100>
 8002062:	4252      	negs	r2, r2
 8002064:	f043 0302 	orr.w	r3, r3, #2
 8002068:	9207      	str	r2, [sp, #28]
 800206a:	9304      	str	r3, [sp, #16]
 800206c:	783b      	ldrb	r3, [r7, #0]
 800206e:	2b2e      	cmp	r3, #46	; 0x2e
 8002070:	d10e      	bne.n	8002090 <_svfiprintf_r+0x124>
 8002072:	787b      	ldrb	r3, [r7, #1]
 8002074:	2b2a      	cmp	r3, #42	; 0x2a
 8002076:	f107 0101 	add.w	r1, r7, #1
 800207a:	d132      	bne.n	80020e2 <_svfiprintf_r+0x176>
 800207c:	9b03      	ldr	r3, [sp, #12]
 800207e:	1d1a      	adds	r2, r3, #4
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	9203      	str	r2, [sp, #12]
 8002084:	2b00      	cmp	r3, #0
 8002086:	bfb8      	it	lt
 8002088:	f04f 33ff 	movlt.w	r3, #4294967295
 800208c:	3702      	adds	r7, #2
 800208e:	9305      	str	r3, [sp, #20]
 8002090:	4c2c      	ldr	r4, [pc, #176]	; (8002144 <_svfiprintf_r+0x1d8>)
 8002092:	7839      	ldrb	r1, [r7, #0]
 8002094:	2203      	movs	r2, #3
 8002096:	4620      	mov	r0, r4
 8002098:	f7fe f8aa 	bl	80001f0 <memchr>
 800209c:	b138      	cbz	r0, 80020ae <_svfiprintf_r+0x142>
 800209e:	2340      	movs	r3, #64	; 0x40
 80020a0:	1b00      	subs	r0, r0, r4
 80020a2:	fa03 f000 	lsl.w	r0, r3, r0
 80020a6:	9b04      	ldr	r3, [sp, #16]
 80020a8:	4303      	orrs	r3, r0
 80020aa:	9304      	str	r3, [sp, #16]
 80020ac:	3701      	adds	r7, #1
 80020ae:	7839      	ldrb	r1, [r7, #0]
 80020b0:	4825      	ldr	r0, [pc, #148]	; (8002148 <_svfiprintf_r+0x1dc>)
 80020b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80020b6:	2206      	movs	r2, #6
 80020b8:	1c7e      	adds	r6, r7, #1
 80020ba:	f7fe f899 	bl	80001f0 <memchr>
 80020be:	2800      	cmp	r0, #0
 80020c0:	d035      	beq.n	800212e <_svfiprintf_r+0x1c2>
 80020c2:	4b22      	ldr	r3, [pc, #136]	; (800214c <_svfiprintf_r+0x1e0>)
 80020c4:	b9fb      	cbnz	r3, 8002106 <_svfiprintf_r+0x19a>
 80020c6:	9b03      	ldr	r3, [sp, #12]
 80020c8:	3307      	adds	r3, #7
 80020ca:	f023 0307 	bic.w	r3, r3, #7
 80020ce:	3308      	adds	r3, #8
 80020d0:	9303      	str	r3, [sp, #12]
 80020d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020d4:	444b      	add	r3, r9
 80020d6:	9309      	str	r3, [sp, #36]	; 0x24
 80020d8:	e76c      	b.n	8001fb4 <_svfiprintf_r+0x48>
 80020da:	fb00 3202 	mla	r2, r0, r2, r3
 80020de:	2101      	movs	r1, #1
 80020e0:	e7a3      	b.n	800202a <_svfiprintf_r+0xbe>
 80020e2:	2300      	movs	r3, #0
 80020e4:	9305      	str	r3, [sp, #20]
 80020e6:	4618      	mov	r0, r3
 80020e8:	240a      	movs	r4, #10
 80020ea:	460f      	mov	r7, r1
 80020ec:	3101      	adds	r1, #1
 80020ee:	783a      	ldrb	r2, [r7, #0]
 80020f0:	3a30      	subs	r2, #48	; 0x30
 80020f2:	2a09      	cmp	r2, #9
 80020f4:	d903      	bls.n	80020fe <_svfiprintf_r+0x192>
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0ca      	beq.n	8002090 <_svfiprintf_r+0x124>
 80020fa:	9005      	str	r0, [sp, #20]
 80020fc:	e7c8      	b.n	8002090 <_svfiprintf_r+0x124>
 80020fe:	fb04 2000 	mla	r0, r4, r0, r2
 8002102:	2301      	movs	r3, #1
 8002104:	e7f1      	b.n	80020ea <_svfiprintf_r+0x17e>
 8002106:	ab03      	add	r3, sp, #12
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	462a      	mov	r2, r5
 800210c:	4b10      	ldr	r3, [pc, #64]	; (8002150 <_svfiprintf_r+0x1e4>)
 800210e:	a904      	add	r1, sp, #16
 8002110:	4640      	mov	r0, r8
 8002112:	f3af 8000 	nop.w
 8002116:	f1b0 3fff 	cmp.w	r0, #4294967295
 800211a:	4681      	mov	r9, r0
 800211c:	d1d9      	bne.n	80020d2 <_svfiprintf_r+0x166>
 800211e:	89ab      	ldrh	r3, [r5, #12]
 8002120:	065b      	lsls	r3, r3, #25
 8002122:	f53f af38 	bmi.w	8001f96 <_svfiprintf_r+0x2a>
 8002126:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002128:	b01d      	add	sp, #116	; 0x74
 800212a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800212e:	ab03      	add	r3, sp, #12
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	462a      	mov	r2, r5
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <_svfiprintf_r+0x1e4>)
 8002136:	a904      	add	r1, sp, #16
 8002138:	4640      	mov	r0, r8
 800213a:	f000 f881 	bl	8002240 <_printf_i>
 800213e:	e7ea      	b.n	8002116 <_svfiprintf_r+0x1aa>
 8002140:	0800270c 	.word	0x0800270c
 8002144:	08002712 	.word	0x08002712
 8002148:	08002716 	.word	0x08002716
 800214c:	00000000 	.word	0x00000000
 8002150:	08001eb5 	.word	0x08001eb5

08002154 <_printf_common>:
 8002154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002158:	4691      	mov	r9, r2
 800215a:	461f      	mov	r7, r3
 800215c:	688a      	ldr	r2, [r1, #8]
 800215e:	690b      	ldr	r3, [r1, #16]
 8002160:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002164:	4293      	cmp	r3, r2
 8002166:	bfb8      	it	lt
 8002168:	4613      	movlt	r3, r2
 800216a:	f8c9 3000 	str.w	r3, [r9]
 800216e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002172:	4606      	mov	r6, r0
 8002174:	460c      	mov	r4, r1
 8002176:	b112      	cbz	r2, 800217e <_printf_common+0x2a>
 8002178:	3301      	adds	r3, #1
 800217a:	f8c9 3000 	str.w	r3, [r9]
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	0699      	lsls	r1, r3, #26
 8002182:	bf42      	ittt	mi
 8002184:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002188:	3302      	addmi	r3, #2
 800218a:	f8c9 3000 	strmi.w	r3, [r9]
 800218e:	6825      	ldr	r5, [r4, #0]
 8002190:	f015 0506 	ands.w	r5, r5, #6
 8002194:	d107      	bne.n	80021a6 <_printf_common+0x52>
 8002196:	f104 0a19 	add.w	sl, r4, #25
 800219a:	68e3      	ldr	r3, [r4, #12]
 800219c:	f8d9 2000 	ldr.w	r2, [r9]
 80021a0:	1a9b      	subs	r3, r3, r2
 80021a2:	429d      	cmp	r5, r3
 80021a4:	db29      	blt.n	80021fa <_printf_common+0xa6>
 80021a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80021aa:	6822      	ldr	r2, [r4, #0]
 80021ac:	3300      	adds	r3, #0
 80021ae:	bf18      	it	ne
 80021b0:	2301      	movne	r3, #1
 80021b2:	0692      	lsls	r2, r2, #26
 80021b4:	d42e      	bmi.n	8002214 <_printf_common+0xc0>
 80021b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80021ba:	4639      	mov	r1, r7
 80021bc:	4630      	mov	r0, r6
 80021be:	47c0      	blx	r8
 80021c0:	3001      	adds	r0, #1
 80021c2:	d021      	beq.n	8002208 <_printf_common+0xb4>
 80021c4:	6823      	ldr	r3, [r4, #0]
 80021c6:	68e5      	ldr	r5, [r4, #12]
 80021c8:	f8d9 2000 	ldr.w	r2, [r9]
 80021cc:	f003 0306 	and.w	r3, r3, #6
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	bf08      	it	eq
 80021d4:	1aad      	subeq	r5, r5, r2
 80021d6:	68a3      	ldr	r3, [r4, #8]
 80021d8:	6922      	ldr	r2, [r4, #16]
 80021da:	bf0c      	ite	eq
 80021dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80021e0:	2500      	movne	r5, #0
 80021e2:	4293      	cmp	r3, r2
 80021e4:	bfc4      	itt	gt
 80021e6:	1a9b      	subgt	r3, r3, r2
 80021e8:	18ed      	addgt	r5, r5, r3
 80021ea:	f04f 0900 	mov.w	r9, #0
 80021ee:	341a      	adds	r4, #26
 80021f0:	454d      	cmp	r5, r9
 80021f2:	d11b      	bne.n	800222c <_printf_common+0xd8>
 80021f4:	2000      	movs	r0, #0
 80021f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021fa:	2301      	movs	r3, #1
 80021fc:	4652      	mov	r2, sl
 80021fe:	4639      	mov	r1, r7
 8002200:	4630      	mov	r0, r6
 8002202:	47c0      	blx	r8
 8002204:	3001      	adds	r0, #1
 8002206:	d103      	bne.n	8002210 <_printf_common+0xbc>
 8002208:	f04f 30ff 	mov.w	r0, #4294967295
 800220c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002210:	3501      	adds	r5, #1
 8002212:	e7c2      	b.n	800219a <_printf_common+0x46>
 8002214:	18e1      	adds	r1, r4, r3
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	2030      	movs	r0, #48	; 0x30
 800221a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800221e:	4422      	add	r2, r4
 8002220:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002224:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002228:	3302      	adds	r3, #2
 800222a:	e7c4      	b.n	80021b6 <_printf_common+0x62>
 800222c:	2301      	movs	r3, #1
 800222e:	4622      	mov	r2, r4
 8002230:	4639      	mov	r1, r7
 8002232:	4630      	mov	r0, r6
 8002234:	47c0      	blx	r8
 8002236:	3001      	adds	r0, #1
 8002238:	d0e6      	beq.n	8002208 <_printf_common+0xb4>
 800223a:	f109 0901 	add.w	r9, r9, #1
 800223e:	e7d7      	b.n	80021f0 <_printf_common+0x9c>

08002240 <_printf_i>:
 8002240:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002244:	4617      	mov	r7, r2
 8002246:	7e0a      	ldrb	r2, [r1, #24]
 8002248:	b085      	sub	sp, #20
 800224a:	2a6e      	cmp	r2, #110	; 0x6e
 800224c:	4698      	mov	r8, r3
 800224e:	4606      	mov	r6, r0
 8002250:	460c      	mov	r4, r1
 8002252:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002254:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002258:	f000 80bc 	beq.w	80023d4 <_printf_i+0x194>
 800225c:	d81a      	bhi.n	8002294 <_printf_i+0x54>
 800225e:	2a63      	cmp	r2, #99	; 0x63
 8002260:	d02e      	beq.n	80022c0 <_printf_i+0x80>
 8002262:	d80a      	bhi.n	800227a <_printf_i+0x3a>
 8002264:	2a00      	cmp	r2, #0
 8002266:	f000 80c8 	beq.w	80023fa <_printf_i+0x1ba>
 800226a:	2a58      	cmp	r2, #88	; 0x58
 800226c:	f000 808a 	beq.w	8002384 <_printf_i+0x144>
 8002270:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002274:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002278:	e02a      	b.n	80022d0 <_printf_i+0x90>
 800227a:	2a64      	cmp	r2, #100	; 0x64
 800227c:	d001      	beq.n	8002282 <_printf_i+0x42>
 800227e:	2a69      	cmp	r2, #105	; 0x69
 8002280:	d1f6      	bne.n	8002270 <_printf_i+0x30>
 8002282:	6821      	ldr	r1, [r4, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	f011 0f80 	tst.w	r1, #128	; 0x80
 800228a:	d023      	beq.n	80022d4 <_printf_i+0x94>
 800228c:	1d11      	adds	r1, r2, #4
 800228e:	6019      	str	r1, [r3, #0]
 8002290:	6813      	ldr	r3, [r2, #0]
 8002292:	e027      	b.n	80022e4 <_printf_i+0xa4>
 8002294:	2a73      	cmp	r2, #115	; 0x73
 8002296:	f000 80b4 	beq.w	8002402 <_printf_i+0x1c2>
 800229a:	d808      	bhi.n	80022ae <_printf_i+0x6e>
 800229c:	2a6f      	cmp	r2, #111	; 0x6f
 800229e:	d02a      	beq.n	80022f6 <_printf_i+0xb6>
 80022a0:	2a70      	cmp	r2, #112	; 0x70
 80022a2:	d1e5      	bne.n	8002270 <_printf_i+0x30>
 80022a4:	680a      	ldr	r2, [r1, #0]
 80022a6:	f042 0220 	orr.w	r2, r2, #32
 80022aa:	600a      	str	r2, [r1, #0]
 80022ac:	e003      	b.n	80022b6 <_printf_i+0x76>
 80022ae:	2a75      	cmp	r2, #117	; 0x75
 80022b0:	d021      	beq.n	80022f6 <_printf_i+0xb6>
 80022b2:	2a78      	cmp	r2, #120	; 0x78
 80022b4:	d1dc      	bne.n	8002270 <_printf_i+0x30>
 80022b6:	2278      	movs	r2, #120	; 0x78
 80022b8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80022bc:	496e      	ldr	r1, [pc, #440]	; (8002478 <_printf_i+0x238>)
 80022be:	e064      	b.n	800238a <_printf_i+0x14a>
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80022c6:	1d11      	adds	r1, r2, #4
 80022c8:	6019      	str	r1, [r3, #0]
 80022ca:	6813      	ldr	r3, [r2, #0]
 80022cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022d0:	2301      	movs	r3, #1
 80022d2:	e0a3      	b.n	800241c <_printf_i+0x1dc>
 80022d4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80022d8:	f102 0104 	add.w	r1, r2, #4
 80022dc:	6019      	str	r1, [r3, #0]
 80022de:	d0d7      	beq.n	8002290 <_printf_i+0x50>
 80022e0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	da03      	bge.n	80022f0 <_printf_i+0xb0>
 80022e8:	222d      	movs	r2, #45	; 0x2d
 80022ea:	425b      	negs	r3, r3
 80022ec:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80022f0:	4962      	ldr	r1, [pc, #392]	; (800247c <_printf_i+0x23c>)
 80022f2:	220a      	movs	r2, #10
 80022f4:	e017      	b.n	8002326 <_printf_i+0xe6>
 80022f6:	6820      	ldr	r0, [r4, #0]
 80022f8:	6819      	ldr	r1, [r3, #0]
 80022fa:	f010 0f80 	tst.w	r0, #128	; 0x80
 80022fe:	d003      	beq.n	8002308 <_printf_i+0xc8>
 8002300:	1d08      	adds	r0, r1, #4
 8002302:	6018      	str	r0, [r3, #0]
 8002304:	680b      	ldr	r3, [r1, #0]
 8002306:	e006      	b.n	8002316 <_printf_i+0xd6>
 8002308:	f010 0f40 	tst.w	r0, #64	; 0x40
 800230c:	f101 0004 	add.w	r0, r1, #4
 8002310:	6018      	str	r0, [r3, #0]
 8002312:	d0f7      	beq.n	8002304 <_printf_i+0xc4>
 8002314:	880b      	ldrh	r3, [r1, #0]
 8002316:	4959      	ldr	r1, [pc, #356]	; (800247c <_printf_i+0x23c>)
 8002318:	2a6f      	cmp	r2, #111	; 0x6f
 800231a:	bf14      	ite	ne
 800231c:	220a      	movne	r2, #10
 800231e:	2208      	moveq	r2, #8
 8002320:	2000      	movs	r0, #0
 8002322:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002326:	6865      	ldr	r5, [r4, #4]
 8002328:	60a5      	str	r5, [r4, #8]
 800232a:	2d00      	cmp	r5, #0
 800232c:	f2c0 809c 	blt.w	8002468 <_printf_i+0x228>
 8002330:	6820      	ldr	r0, [r4, #0]
 8002332:	f020 0004 	bic.w	r0, r0, #4
 8002336:	6020      	str	r0, [r4, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d13f      	bne.n	80023bc <_printf_i+0x17c>
 800233c:	2d00      	cmp	r5, #0
 800233e:	f040 8095 	bne.w	800246c <_printf_i+0x22c>
 8002342:	4675      	mov	r5, lr
 8002344:	2a08      	cmp	r2, #8
 8002346:	d10b      	bne.n	8002360 <_printf_i+0x120>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	07da      	lsls	r2, r3, #31
 800234c:	d508      	bpl.n	8002360 <_printf_i+0x120>
 800234e:	6923      	ldr	r3, [r4, #16]
 8002350:	6862      	ldr	r2, [r4, #4]
 8002352:	429a      	cmp	r2, r3
 8002354:	bfde      	ittt	le
 8002356:	2330      	movle	r3, #48	; 0x30
 8002358:	f805 3c01 	strble.w	r3, [r5, #-1]
 800235c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002360:	ebae 0305 	sub.w	r3, lr, r5
 8002364:	6123      	str	r3, [r4, #16]
 8002366:	f8cd 8000 	str.w	r8, [sp]
 800236a:	463b      	mov	r3, r7
 800236c:	aa03      	add	r2, sp, #12
 800236e:	4621      	mov	r1, r4
 8002370:	4630      	mov	r0, r6
 8002372:	f7ff feef 	bl	8002154 <_printf_common>
 8002376:	3001      	adds	r0, #1
 8002378:	d155      	bne.n	8002426 <_printf_i+0x1e6>
 800237a:	f04f 30ff 	mov.w	r0, #4294967295
 800237e:	b005      	add	sp, #20
 8002380:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002384:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002388:	493c      	ldr	r1, [pc, #240]	; (800247c <_printf_i+0x23c>)
 800238a:	6822      	ldr	r2, [r4, #0]
 800238c:	6818      	ldr	r0, [r3, #0]
 800238e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002392:	f100 0504 	add.w	r5, r0, #4
 8002396:	601d      	str	r5, [r3, #0]
 8002398:	d001      	beq.n	800239e <_printf_i+0x15e>
 800239a:	6803      	ldr	r3, [r0, #0]
 800239c:	e002      	b.n	80023a4 <_printf_i+0x164>
 800239e:	0655      	lsls	r5, r2, #25
 80023a0:	d5fb      	bpl.n	800239a <_printf_i+0x15a>
 80023a2:	8803      	ldrh	r3, [r0, #0]
 80023a4:	07d0      	lsls	r0, r2, #31
 80023a6:	bf44      	itt	mi
 80023a8:	f042 0220 	orrmi.w	r2, r2, #32
 80023ac:	6022      	strmi	r2, [r4, #0]
 80023ae:	b91b      	cbnz	r3, 80023b8 <_printf_i+0x178>
 80023b0:	6822      	ldr	r2, [r4, #0]
 80023b2:	f022 0220 	bic.w	r2, r2, #32
 80023b6:	6022      	str	r2, [r4, #0]
 80023b8:	2210      	movs	r2, #16
 80023ba:	e7b1      	b.n	8002320 <_printf_i+0xe0>
 80023bc:	4675      	mov	r5, lr
 80023be:	fbb3 f0f2 	udiv	r0, r3, r2
 80023c2:	fb02 3310 	mls	r3, r2, r0, r3
 80023c6:	5ccb      	ldrb	r3, [r1, r3]
 80023c8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80023cc:	4603      	mov	r3, r0
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d1f5      	bne.n	80023be <_printf_i+0x17e>
 80023d2:	e7b7      	b.n	8002344 <_printf_i+0x104>
 80023d4:	6808      	ldr	r0, [r1, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	6949      	ldr	r1, [r1, #20]
 80023da:	f010 0f80 	tst.w	r0, #128	; 0x80
 80023de:	d004      	beq.n	80023ea <_printf_i+0x1aa>
 80023e0:	1d10      	adds	r0, r2, #4
 80023e2:	6018      	str	r0, [r3, #0]
 80023e4:	6813      	ldr	r3, [r2, #0]
 80023e6:	6019      	str	r1, [r3, #0]
 80023e8:	e007      	b.n	80023fa <_printf_i+0x1ba>
 80023ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80023ee:	f102 0004 	add.w	r0, r2, #4
 80023f2:	6018      	str	r0, [r3, #0]
 80023f4:	6813      	ldr	r3, [r2, #0]
 80023f6:	d0f6      	beq.n	80023e6 <_printf_i+0x1a6>
 80023f8:	8019      	strh	r1, [r3, #0]
 80023fa:	2300      	movs	r3, #0
 80023fc:	6123      	str	r3, [r4, #16]
 80023fe:	4675      	mov	r5, lr
 8002400:	e7b1      	b.n	8002366 <_printf_i+0x126>
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	1d11      	adds	r1, r2, #4
 8002406:	6019      	str	r1, [r3, #0]
 8002408:	6815      	ldr	r5, [r2, #0]
 800240a:	6862      	ldr	r2, [r4, #4]
 800240c:	2100      	movs	r1, #0
 800240e:	4628      	mov	r0, r5
 8002410:	f7fd feee 	bl	80001f0 <memchr>
 8002414:	b108      	cbz	r0, 800241a <_printf_i+0x1da>
 8002416:	1b40      	subs	r0, r0, r5
 8002418:	6060      	str	r0, [r4, #4]
 800241a:	6863      	ldr	r3, [r4, #4]
 800241c:	6123      	str	r3, [r4, #16]
 800241e:	2300      	movs	r3, #0
 8002420:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002424:	e79f      	b.n	8002366 <_printf_i+0x126>
 8002426:	6923      	ldr	r3, [r4, #16]
 8002428:	462a      	mov	r2, r5
 800242a:	4639      	mov	r1, r7
 800242c:	4630      	mov	r0, r6
 800242e:	47c0      	blx	r8
 8002430:	3001      	adds	r0, #1
 8002432:	d0a2      	beq.n	800237a <_printf_i+0x13a>
 8002434:	6823      	ldr	r3, [r4, #0]
 8002436:	079b      	lsls	r3, r3, #30
 8002438:	d507      	bpl.n	800244a <_printf_i+0x20a>
 800243a:	2500      	movs	r5, #0
 800243c:	f104 0919 	add.w	r9, r4, #25
 8002440:	68e3      	ldr	r3, [r4, #12]
 8002442:	9a03      	ldr	r2, [sp, #12]
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	429d      	cmp	r5, r3
 8002448:	db05      	blt.n	8002456 <_printf_i+0x216>
 800244a:	68e0      	ldr	r0, [r4, #12]
 800244c:	9b03      	ldr	r3, [sp, #12]
 800244e:	4298      	cmp	r0, r3
 8002450:	bfb8      	it	lt
 8002452:	4618      	movlt	r0, r3
 8002454:	e793      	b.n	800237e <_printf_i+0x13e>
 8002456:	2301      	movs	r3, #1
 8002458:	464a      	mov	r2, r9
 800245a:	4639      	mov	r1, r7
 800245c:	4630      	mov	r0, r6
 800245e:	47c0      	blx	r8
 8002460:	3001      	adds	r0, #1
 8002462:	d08a      	beq.n	800237a <_printf_i+0x13a>
 8002464:	3501      	adds	r5, #1
 8002466:	e7eb      	b.n	8002440 <_printf_i+0x200>
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1a7      	bne.n	80023bc <_printf_i+0x17c>
 800246c:	780b      	ldrb	r3, [r1, #0]
 800246e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002472:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002476:	e765      	b.n	8002344 <_printf_i+0x104>
 8002478:	0800272e 	.word	0x0800272e
 800247c:	0800271d 	.word	0x0800271d

08002480 <memcpy>:
 8002480:	b510      	push	{r4, lr}
 8002482:	1e43      	subs	r3, r0, #1
 8002484:	440a      	add	r2, r1
 8002486:	4291      	cmp	r1, r2
 8002488:	d100      	bne.n	800248c <memcpy+0xc>
 800248a:	bd10      	pop	{r4, pc}
 800248c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002490:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002494:	e7f7      	b.n	8002486 <memcpy+0x6>

08002496 <memmove>:
 8002496:	4288      	cmp	r0, r1
 8002498:	b510      	push	{r4, lr}
 800249a:	eb01 0302 	add.w	r3, r1, r2
 800249e:	d803      	bhi.n	80024a8 <memmove+0x12>
 80024a0:	1e42      	subs	r2, r0, #1
 80024a2:	4299      	cmp	r1, r3
 80024a4:	d10c      	bne.n	80024c0 <memmove+0x2a>
 80024a6:	bd10      	pop	{r4, pc}
 80024a8:	4298      	cmp	r0, r3
 80024aa:	d2f9      	bcs.n	80024a0 <memmove+0xa>
 80024ac:	1881      	adds	r1, r0, r2
 80024ae:	1ad2      	subs	r2, r2, r3
 80024b0:	42d3      	cmn	r3, r2
 80024b2:	d100      	bne.n	80024b6 <memmove+0x20>
 80024b4:	bd10      	pop	{r4, pc}
 80024b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80024ba:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80024be:	e7f7      	b.n	80024b0 <memmove+0x1a>
 80024c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80024c4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80024c8:	e7eb      	b.n	80024a2 <memmove+0xc>
	...

080024cc <_free_r>:
 80024cc:	b538      	push	{r3, r4, r5, lr}
 80024ce:	4605      	mov	r5, r0
 80024d0:	2900      	cmp	r1, #0
 80024d2:	d045      	beq.n	8002560 <_free_r+0x94>
 80024d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024d8:	1f0c      	subs	r4, r1, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	bfb8      	it	lt
 80024de:	18e4      	addlt	r4, r4, r3
 80024e0:	f000 f8d6 	bl	8002690 <__malloc_lock>
 80024e4:	4a1f      	ldr	r2, [pc, #124]	; (8002564 <_free_r+0x98>)
 80024e6:	6813      	ldr	r3, [r2, #0]
 80024e8:	4610      	mov	r0, r2
 80024ea:	b933      	cbnz	r3, 80024fa <_free_r+0x2e>
 80024ec:	6063      	str	r3, [r4, #4]
 80024ee:	6014      	str	r4, [r2, #0]
 80024f0:	4628      	mov	r0, r5
 80024f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024f6:	f000 b8cc 	b.w	8002692 <__malloc_unlock>
 80024fa:	42a3      	cmp	r3, r4
 80024fc:	d90c      	bls.n	8002518 <_free_r+0x4c>
 80024fe:	6821      	ldr	r1, [r4, #0]
 8002500:	1862      	adds	r2, r4, r1
 8002502:	4293      	cmp	r3, r2
 8002504:	bf04      	itt	eq
 8002506:	681a      	ldreq	r2, [r3, #0]
 8002508:	685b      	ldreq	r3, [r3, #4]
 800250a:	6063      	str	r3, [r4, #4]
 800250c:	bf04      	itt	eq
 800250e:	1852      	addeq	r2, r2, r1
 8002510:	6022      	streq	r2, [r4, #0]
 8002512:	6004      	str	r4, [r0, #0]
 8002514:	e7ec      	b.n	80024f0 <_free_r+0x24>
 8002516:	4613      	mov	r3, r2
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	b10a      	cbz	r2, 8002520 <_free_r+0x54>
 800251c:	42a2      	cmp	r2, r4
 800251e:	d9fa      	bls.n	8002516 <_free_r+0x4a>
 8002520:	6819      	ldr	r1, [r3, #0]
 8002522:	1858      	adds	r0, r3, r1
 8002524:	42a0      	cmp	r0, r4
 8002526:	d10b      	bne.n	8002540 <_free_r+0x74>
 8002528:	6820      	ldr	r0, [r4, #0]
 800252a:	4401      	add	r1, r0
 800252c:	1858      	adds	r0, r3, r1
 800252e:	4282      	cmp	r2, r0
 8002530:	6019      	str	r1, [r3, #0]
 8002532:	d1dd      	bne.n	80024f0 <_free_r+0x24>
 8002534:	6810      	ldr	r0, [r2, #0]
 8002536:	6852      	ldr	r2, [r2, #4]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	4401      	add	r1, r0
 800253c:	6019      	str	r1, [r3, #0]
 800253e:	e7d7      	b.n	80024f0 <_free_r+0x24>
 8002540:	d902      	bls.n	8002548 <_free_r+0x7c>
 8002542:	230c      	movs	r3, #12
 8002544:	602b      	str	r3, [r5, #0]
 8002546:	e7d3      	b.n	80024f0 <_free_r+0x24>
 8002548:	6820      	ldr	r0, [r4, #0]
 800254a:	1821      	adds	r1, r4, r0
 800254c:	428a      	cmp	r2, r1
 800254e:	bf04      	itt	eq
 8002550:	6811      	ldreq	r1, [r2, #0]
 8002552:	6852      	ldreq	r2, [r2, #4]
 8002554:	6062      	str	r2, [r4, #4]
 8002556:	bf04      	itt	eq
 8002558:	1809      	addeq	r1, r1, r0
 800255a:	6021      	streq	r1, [r4, #0]
 800255c:	605c      	str	r4, [r3, #4]
 800255e:	e7c7      	b.n	80024f0 <_free_r+0x24>
 8002560:	bd38      	pop	{r3, r4, r5, pc}
 8002562:	bf00      	nop
 8002564:	2000009c 	.word	0x2000009c

08002568 <_malloc_r>:
 8002568:	b570      	push	{r4, r5, r6, lr}
 800256a:	1ccd      	adds	r5, r1, #3
 800256c:	f025 0503 	bic.w	r5, r5, #3
 8002570:	3508      	adds	r5, #8
 8002572:	2d0c      	cmp	r5, #12
 8002574:	bf38      	it	cc
 8002576:	250c      	movcc	r5, #12
 8002578:	2d00      	cmp	r5, #0
 800257a:	4606      	mov	r6, r0
 800257c:	db01      	blt.n	8002582 <_malloc_r+0x1a>
 800257e:	42a9      	cmp	r1, r5
 8002580:	d903      	bls.n	800258a <_malloc_r+0x22>
 8002582:	230c      	movs	r3, #12
 8002584:	6033      	str	r3, [r6, #0]
 8002586:	2000      	movs	r0, #0
 8002588:	bd70      	pop	{r4, r5, r6, pc}
 800258a:	f000 f881 	bl	8002690 <__malloc_lock>
 800258e:	4a23      	ldr	r2, [pc, #140]	; (800261c <_malloc_r+0xb4>)
 8002590:	6814      	ldr	r4, [r2, #0]
 8002592:	4621      	mov	r1, r4
 8002594:	b991      	cbnz	r1, 80025bc <_malloc_r+0x54>
 8002596:	4c22      	ldr	r4, [pc, #136]	; (8002620 <_malloc_r+0xb8>)
 8002598:	6823      	ldr	r3, [r4, #0]
 800259a:	b91b      	cbnz	r3, 80025a4 <_malloc_r+0x3c>
 800259c:	4630      	mov	r0, r6
 800259e:	f000 f867 	bl	8002670 <_sbrk_r>
 80025a2:	6020      	str	r0, [r4, #0]
 80025a4:	4629      	mov	r1, r5
 80025a6:	4630      	mov	r0, r6
 80025a8:	f000 f862 	bl	8002670 <_sbrk_r>
 80025ac:	1c43      	adds	r3, r0, #1
 80025ae:	d126      	bne.n	80025fe <_malloc_r+0x96>
 80025b0:	230c      	movs	r3, #12
 80025b2:	6033      	str	r3, [r6, #0]
 80025b4:	4630      	mov	r0, r6
 80025b6:	f000 f86c 	bl	8002692 <__malloc_unlock>
 80025ba:	e7e4      	b.n	8002586 <_malloc_r+0x1e>
 80025bc:	680b      	ldr	r3, [r1, #0]
 80025be:	1b5b      	subs	r3, r3, r5
 80025c0:	d41a      	bmi.n	80025f8 <_malloc_r+0x90>
 80025c2:	2b0b      	cmp	r3, #11
 80025c4:	d90f      	bls.n	80025e6 <_malloc_r+0x7e>
 80025c6:	600b      	str	r3, [r1, #0]
 80025c8:	50cd      	str	r5, [r1, r3]
 80025ca:	18cc      	adds	r4, r1, r3
 80025cc:	4630      	mov	r0, r6
 80025ce:	f000 f860 	bl	8002692 <__malloc_unlock>
 80025d2:	f104 000b 	add.w	r0, r4, #11
 80025d6:	1d23      	adds	r3, r4, #4
 80025d8:	f020 0007 	bic.w	r0, r0, #7
 80025dc:	1ac3      	subs	r3, r0, r3
 80025de:	d01b      	beq.n	8002618 <_malloc_r+0xb0>
 80025e0:	425a      	negs	r2, r3
 80025e2:	50e2      	str	r2, [r4, r3]
 80025e4:	bd70      	pop	{r4, r5, r6, pc}
 80025e6:	428c      	cmp	r4, r1
 80025e8:	bf0d      	iteet	eq
 80025ea:	6863      	ldreq	r3, [r4, #4]
 80025ec:	684b      	ldrne	r3, [r1, #4]
 80025ee:	6063      	strne	r3, [r4, #4]
 80025f0:	6013      	streq	r3, [r2, #0]
 80025f2:	bf18      	it	ne
 80025f4:	460c      	movne	r4, r1
 80025f6:	e7e9      	b.n	80025cc <_malloc_r+0x64>
 80025f8:	460c      	mov	r4, r1
 80025fa:	6849      	ldr	r1, [r1, #4]
 80025fc:	e7ca      	b.n	8002594 <_malloc_r+0x2c>
 80025fe:	1cc4      	adds	r4, r0, #3
 8002600:	f024 0403 	bic.w	r4, r4, #3
 8002604:	42a0      	cmp	r0, r4
 8002606:	d005      	beq.n	8002614 <_malloc_r+0xac>
 8002608:	1a21      	subs	r1, r4, r0
 800260a:	4630      	mov	r0, r6
 800260c:	f000 f830 	bl	8002670 <_sbrk_r>
 8002610:	3001      	adds	r0, #1
 8002612:	d0cd      	beq.n	80025b0 <_malloc_r+0x48>
 8002614:	6025      	str	r5, [r4, #0]
 8002616:	e7d9      	b.n	80025cc <_malloc_r+0x64>
 8002618:	bd70      	pop	{r4, r5, r6, pc}
 800261a:	bf00      	nop
 800261c:	2000009c 	.word	0x2000009c
 8002620:	200000a0 	.word	0x200000a0

08002624 <_realloc_r>:
 8002624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002626:	4607      	mov	r7, r0
 8002628:	4614      	mov	r4, r2
 800262a:	460e      	mov	r6, r1
 800262c:	b921      	cbnz	r1, 8002638 <_realloc_r+0x14>
 800262e:	4611      	mov	r1, r2
 8002630:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002634:	f7ff bf98 	b.w	8002568 <_malloc_r>
 8002638:	b922      	cbnz	r2, 8002644 <_realloc_r+0x20>
 800263a:	f7ff ff47 	bl	80024cc <_free_r>
 800263e:	4625      	mov	r5, r4
 8002640:	4628      	mov	r0, r5
 8002642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002644:	f000 f826 	bl	8002694 <_malloc_usable_size_r>
 8002648:	4284      	cmp	r4, r0
 800264a:	d90f      	bls.n	800266c <_realloc_r+0x48>
 800264c:	4621      	mov	r1, r4
 800264e:	4638      	mov	r0, r7
 8002650:	f7ff ff8a 	bl	8002568 <_malloc_r>
 8002654:	4605      	mov	r5, r0
 8002656:	2800      	cmp	r0, #0
 8002658:	d0f2      	beq.n	8002640 <_realloc_r+0x1c>
 800265a:	4631      	mov	r1, r6
 800265c:	4622      	mov	r2, r4
 800265e:	f7ff ff0f 	bl	8002480 <memcpy>
 8002662:	4631      	mov	r1, r6
 8002664:	4638      	mov	r0, r7
 8002666:	f7ff ff31 	bl	80024cc <_free_r>
 800266a:	e7e9      	b.n	8002640 <_realloc_r+0x1c>
 800266c:	4635      	mov	r5, r6
 800266e:	e7e7      	b.n	8002640 <_realloc_r+0x1c>

08002670 <_sbrk_r>:
 8002670:	b538      	push	{r3, r4, r5, lr}
 8002672:	4c06      	ldr	r4, [pc, #24]	; (800268c <_sbrk_r+0x1c>)
 8002674:	2300      	movs	r3, #0
 8002676:	4605      	mov	r5, r0
 8002678:	4608      	mov	r0, r1
 800267a:	6023      	str	r3, [r4, #0]
 800267c:	f000 f814 	bl	80026a8 <_sbrk>
 8002680:	1c43      	adds	r3, r0, #1
 8002682:	d102      	bne.n	800268a <_sbrk_r+0x1a>
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	b103      	cbz	r3, 800268a <_sbrk_r+0x1a>
 8002688:	602b      	str	r3, [r5, #0]
 800268a:	bd38      	pop	{r3, r4, r5, pc}
 800268c:	2000021c 	.word	0x2000021c

08002690 <__malloc_lock>:
 8002690:	4770      	bx	lr

08002692 <__malloc_unlock>:
 8002692:	4770      	bx	lr

08002694 <_malloc_usable_size_r>:
 8002694:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002698:	2800      	cmp	r0, #0
 800269a:	f1a0 0004 	sub.w	r0, r0, #4
 800269e:	bfbc      	itt	lt
 80026a0:	580b      	ldrlt	r3, [r1, r0]
 80026a2:	18c0      	addlt	r0, r0, r3
 80026a4:	4770      	bx	lr
	...

080026a8 <_sbrk>:
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <_sbrk+0x14>)
 80026aa:	6819      	ldr	r1, [r3, #0]
 80026ac:	4602      	mov	r2, r0
 80026ae:	b909      	cbnz	r1, 80026b4 <_sbrk+0xc>
 80026b0:	4903      	ldr	r1, [pc, #12]	; (80026c0 <_sbrk+0x18>)
 80026b2:	6019      	str	r1, [r3, #0]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	4402      	add	r2, r0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	4770      	bx	lr
 80026bc:	200000a4 	.word	0x200000a4
 80026c0:	20000220 	.word	0x20000220

080026c4 <_init>:
 80026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c6:	bf00      	nop
 80026c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ca:	bc08      	pop	{r3}
 80026cc:	469e      	mov	lr, r3
 80026ce:	4770      	bx	lr

080026d0 <_fini>:
 80026d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026d2:	bf00      	nop
 80026d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026d6:	bc08      	pop	{r3}
 80026d8:	469e      	mov	lr, r3
 80026da:	4770      	bx	lr
