Analysis & Synthesis report for DEMO_A
Mon Apr 17 12:53:17 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 11. State Machine - |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 12. State Machine - |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate
 13. State Machine - |DEMO_A|rtc_test:u1|uart_stat
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 20. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated
 21. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p
 22. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p
 23. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram
 24. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp
 25. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp
 26. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
 27. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12
 28. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp
 29. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp
 30. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 31. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14
 32. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 33. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated
 34. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p
 35. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p
 36. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram
 37. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp
 38. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp
 39. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
 40. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12
 41. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 44. Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14
 45. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: rtc_test:u1|uarttx:u1
 47. Parameter Settings for User Entity Instance: rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2
 48. Parameter Settings for User Entity Instance: sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst
 49. Parameter Settings for User Entity Instance: sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
 50. Parameter Settings for User Entity Instance: sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 51. Parameter Settings for User Entity Instance: sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: smg_interface_demo:u4|demo_control_module:U1
 53. Parameter Settings for User Entity Instance: smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1
 54. Parameter Settings for User Entity Instance: smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2
 55. Parameter Settings for User Entity Instance: smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3
 56. Parameter Settings for User Entity Instance: sos_generator_module:u5|control_module:U1
 57. Parameter Settings for User Entity Instance: sos_generator_module:u5|sos_module:U2
 58. altpll Parameter Settings by Entity Instance
 59. dcfifo Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
 61. Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
 62. Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
 63. Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
 64. Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top"
 65. Port Connectivity Checks: "sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst"
 66. Port Connectivity Checks: "sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst"
 67. Port Connectivity Checks: "sd_sdram_vga:u3|SD_TOP:u_SD_TOP"
 68. Port Connectivity Checks: "rtc_test:u1|uarttx:u1"
 69. Port Connectivity Checks: "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 17 12:53:17 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; DEMO_A                                    ;
; Top-level Entity Name              ; DEMO_A                                    ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 2,168                                     ;
;     Total combinational functions  ; 1,920                                     ;
;     Dedicated logic registers      ; 1,230                                     ;
; Total registers                    ; 1230                                      ;
; Total pins                         ; 90                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 16,384                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; DEMO_A             ; DEMO_A             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+---------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+---------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; rtl/DEMO_A.v                                ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/DEMO_A.v                                ;         ;
; rtl/key/key_test.v                          ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/key/key_test.v                          ;         ;
; rtl/buzzer/sos_module.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/buzzer/sos_module.v                     ;         ;
; rtl/buzzer/sos_generator_module.v           ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/buzzer/sos_generator_module.v           ;         ;
; rtl/buzzer/control_module.v                 ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/buzzer/control_module.v                 ;         ;
; rtl/rtc/uarttx.v                            ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/uarttx.v                            ;         ;
; rtl/rtc/rtc_time.v                          ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/rtc_time.v                          ;         ;
; rtl/rtc/rtc_test.v                          ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v                          ;         ;
; rtl/rtc/i2c_com.v                           ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/i2c_com.v                           ;         ;
; rtl/rtc/ds1302_module.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/ds1302_module.v                     ;         ;
; rtl/rtc/cmd_control.v                       ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/cmd_control.v                       ;         ;
; rtl/rtc/clkdiv.v                            ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/rtc/clkdiv.v                            ;         ;
; rtl/sd_ip/SD_TOP.v                          ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sd_ip/SD_TOP.v                          ;         ;
; rtl/sd_ip/SD_read.v                         ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sd_ip/SD_read.v                         ;         ;
; rtl/sd_ip/SD_initial.v                      ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sd_ip/SD_initial.v                      ;         ;
; rtl/sdram_vga_ip/lcd_ip/lcd_top.v           ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_top.v           ;         ;
; rtl/sdram_vga_ip/lcd_ip/lcd_para.v          ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_para.v          ;         ;
; rtl/sdram_vga_ip/lcd_ip/lcd_driver.v        ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v        ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_top.v       ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_top.v       ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_para.v      ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_para.v      ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v       ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v       ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ;         ;
; rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ;         ;
; rtl/sdram_vga_ip/sdram_vga_top.v            ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_vga_top.v            ;         ;
; rtl/smg/smg_scan_module.v                   ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/smg/smg_scan_module.v                   ;         ;
; rtl/smg/smg_interface_demo.v                ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/smg/smg_interface_demo.v                ;         ;
; rtl/smg/smg_interface.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/smg/smg_interface.v                     ;         ;
; rtl/smg/smg_encode_module.v                 ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/smg/smg_encode_module.v                 ;         ;
; rtl/smg/smg_control_module.v                ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/smg/smg_control_module.v                ;         ;
; rtl/smg/demo_control_module.v               ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/smg/demo_control_module.v               ;         ;
; rtl/system_ctrl.v                           ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/system_ctrl.v                           ;         ;
; rtl/sd_sdram_vga.v                          ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/sd_sdram_vga.v                          ;         ;
; rtl/led_test.v                              ; yes             ; User Verilog HDL File        ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/rtl/led_test.v                              ;         ;
; ipcore_dir/sdram_pll.v                      ; yes             ; User Wizard-Generated File   ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v                      ;         ;
; ipcore_dir/rdfifo.v                         ; yes             ; User Wizard-Generated File   ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/ipcore_dir/rdfifo.v                         ;         ;
; ipcore_dir/wrfifo.v                         ; yes             ; User Wizard-Generated File   ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/ipcore_dir/wrfifo.v                         ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal121.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                     ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/sdram_pll_altpll1.v                      ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v                      ;         ;
; dcfifo.tdf                                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                         ;         ;
; lpm_counter.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; a_graycounter.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                                  ;         ;
; a_fefifo.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                                       ;         ;
; a_gray2bin.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                                     ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                                        ;         ;
; alt_sync_fifo.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                  ;         ;
; lpm_compare.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;         ;
; altsyncram_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                ;         ;
; db/dcfifo_mvo1.tdf                          ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf                          ;         ;
; db/a_gray2bin_6ib.tdf                       ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/a_gray2bin_6ib.tdf                       ;         ;
; db/a_graycounter_577.tdf                    ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/a_graycounter_577.tdf                    ;         ;
; db/a_graycounter_1lc.tdf                    ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/a_graycounter_1lc.tdf                    ;         ;
; db/altsyncram_rf51.tdf                      ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/altsyncram_rf51.tdf                      ;         ;
; db/dffpipe_oe9.tdf                          ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/dffpipe_oe9.tdf                          ;         ;
; db/alt_synch_pipe_0e8.tdf                   ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/alt_synch_pipe_0e8.tdf                   ;         ;
; db/dffpipe_te9.tdf                          ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/dffpipe_te9.tdf                          ;         ;
; db/alt_synch_pipe_1e8.tdf                   ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/alt_synch_pipe_1e8.tdf                   ;         ;
; db/dffpipe_ue9.tdf                          ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/dffpipe_ue9.tdf                          ;         ;
; db/cmpr_b66.tdf                             ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/cmpr_b66.tdf                             ;         ;
; db/mux_j28.tdf                              ; yes             ; Auto-Generated Megafunction  ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/db/mux_j28.tdf                              ;         ;
+---------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,168 ;
;                                             ;       ;
; Total combinational functions               ; 1920  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 825   ;
;     -- 3 input functions                    ; 341   ;
;     -- <=2 input functions                  ; 754   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1521  ;
;     -- arithmetic mode                      ; 399   ;
;                                             ;       ;
; Total registers                             ; 1230  ;
;     -- Dedicated logic registers            ; 1230  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 90    ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 1207  ;
; Total fan-out                               ; 10842 ;
; Average fan-out                             ; 3.21  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DEMO_A                                                   ; 1920 (1)          ; 1230 (0)     ; 16384       ; 0            ; 0       ; 0         ; 90   ; 0            ; |DEMO_A                                                                                                                                                                                                                               ;              ;
;    |key_test:u6|                                          ; 39 (39)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|key_test:u6                                                                                                                                                                                                                   ;              ;
;    |led_test:u2|                                          ; 64 (64)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|led_test:u2                                                                                                                                                                                                                   ;              ;
;    |rtc_test:u1|                                          ; 358 (93)          ; 157 (44)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1                                                                                                                                                                                                                   ;              ;
;       |clkdiv:u0|                                         ; 29 (29)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1|clkdiv:u0                                                                                                                                                                                                         ;              ;
;       |rtc_time:U2|                                       ; 188 (22)          ; 82 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1|rtc_time:U2                                                                                                                                                                                                       ;              ;
;          |ds1302_module:U1|                               ; 166 (0)           ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1                                                                                                                                                                                      ;              ;
;             |cmd_control:U1|                              ; 29 (29)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1                                                                                                                                                                       ;              ;
;             |i2c_com:U2|                                  ; 137 (137)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2                                                                                                                                                                           ;              ;
;       |uarttx:u1|                                         ; 48 (48)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|rtc_test:u1|uarttx:u1                                                                                                                                                                                                         ;              ;
;    |sd_sdram_vga:u3|                                      ; 1164 (0)          ; 826 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3                                                                                                                                                                                                               ;              ;
;       |SD_TOP:u_SD_TOP|                                   ; 626 (2)           ; 458 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP                                                                                                                                                                                               ;              ;
;          |SD_initial:SD_initial_inst|                     ; 373 (373)         ; 276 (276)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst                                                                                                                                                                    ;              ;
;          |SD_read:SD_read_inst|                           ; 251 (251)         ; 182 (182)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst                                                                                                                                                                          ;              ;
;       |sdram_vga_top:u_sdram_vga_top|                     ; 538 (0)           ; 368 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ;              ;
;          |lcd_top:u_lcd_top|                              ; 127 (0)           ; 43 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ;              ;
;             |lcd_driver:u_lcd_driver|                     ; 127 (127)         ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ;              ;
;          |sdram_2fifo_top:u_sdram_2fifo_top|              ; 411 (0)           ; 325 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;             |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 242 (42)          ; 215 (35)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;                |rdfifo:u_rdfifo|                          ; 100 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;                   |dcfifo:dcfifo_component|               ; 100 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                      |dcfifo_mvo1:auto_generated|         ; 100 (17)          ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated                                                  ;              ;
;                         |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                         |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                         |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                         |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                         |alt_synch_pipe_1e8:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                       ;              ;
;                            |dffpipe_ue9:dffpipe14|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14 ;              ;
;                         |altsyncram_rf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                         |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp                               ;              ;
;                         |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp                               ;              ;
;                         |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                         |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                         |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                         |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;                |wrfifo:u_wrfifo|                          ; 100 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;                   |dcfifo:dcfifo_component|               ; 100 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                      |dcfifo_mvo1:auto_generated|         ; 100 (16)          ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated                                                  ;              ;
;                         |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                         |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                         |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                         |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                         |alt_synch_pipe_0e8:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp                       ;              ;
;                            |dffpipe_te9:dffpipe12|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12 ;              ;
;                         |altsyncram_rf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                         |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                         |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;                         |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                         |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                         |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                         |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;             |sdram_top:u_sdramtop|                        ; 169 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;                |sdram_cmd:module_002|                     ; 55 (55)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;                |sdram_ctrl:module_001|                    ; 110 (110)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;                |sdram_wr_data:module_003|                 ; 4 (4)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;    |smg_interface_demo:u4|                                ; 165 (0)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|smg_interface_demo:u4                                                                                                                                                                                                         ;              ;
;       |demo_control_module:U1|                            ; 101 (101)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1                                                                                                                                                                                  ;              ;
;       |smg_interface:U2|                                  ; 64 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2                                                                                                                                                                                        ;              ;
;          |smg_control_module:U1|                          ; 38 (38)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1                                                                                                                                                                  ;              ;
;          |smg_encode_module:U2|                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2                                                                                                                                                                   ;              ;
;          |smg_scan_module:U3|                             ; 18 (18)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3                                                                                                                                                                     ;              ;
;    |sos_generator_module:u5|                              ; 115 (0)           ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sos_generator_module:u5                                                                                                                                                                                                       ;              ;
;       |control_module:U1|                                 ; 40 (40)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sos_generator_module:u5|control_module:U1                                                                                                                                                                                     ;              ;
;       |sos_module:U2|                                     ; 75 (75)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|sos_generator_module:u5|sos_module:U2                                                                                                                                                                                         ;              ;
;    |system_ctrl:u_system_ctrl|                            ; 14 (14)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|system_ctrl:u_system_ctrl                                                                                                                                                                                                     ;              ;
;       |sdram_pll:u_sdram_pll|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                                               ;              ;
;          |altpll:altpll_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                                       ;              ;
;             |sdram_pll_altpll1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated                                                                                                                      ;              ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                   ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; FIFO         ; 12.1    ; N/A          ; N/A          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/ipcore_dir/rdfifo.v    ;
; Altera ; FIFO         ; 12.1    ; N/A          ; N/A          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/ipcore_dir/wrfifo.v    ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                           ; Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate    ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; mystate.0011 ; mystate.0010 ; mystate.0001 ; mystate.0000 ; mystate.0100 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; mystate.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; mystate.0001 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; mystate.0010 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; mystate.0011 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; mystate.0100 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |DEMO_A|rtc_test:u1|uart_stat                 ;
+---------------+---------------+---------------+---------------+
; Name          ; uart_stat.000 ; uart_stat.010 ; uart_stat.001 ;
+---------------+---------------+---------------+---------------+
; uart_stat.000 ; 0             ; 0             ; 0             ;
; uart_stat.001 ; 1             ; 0             ; 1             ;
; uart_stat.010 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                              ; Reason for Removal                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[7]                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; Lost fanout                                                                                                                           ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[4..6]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; rtc_test:u1|rtc_time:U2|isStart[3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9] ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9] ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[0,2..4]                                                                                                   ; Merged with sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[1]                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|grid_data[1..15]                                                                                                   ; Merged with sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|grid_data[0]                      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[6..9]                                                                                                     ; Merged with sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[12..15]                                                                                                   ; Merged with sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[11]                      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7] ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[15]                                                                                                                                           ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[15]                                                       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[14]                                                                                                                                           ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[14]                                                       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[13]                                                                                                                                           ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13]                                                       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[12]                                                                                                                                           ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12]                                                       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[11]                                                                                                                                           ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11]                                                       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[10]                                                                                                                                           ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10]                                                       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[9]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[9]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[8]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[8]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[7]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[6]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[6]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[5]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[4]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[4]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[3]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[2]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[1]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|C1[0]                                                                                                                                            ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]                                                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|i[3]                                                                                                                                             ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[3]                                                         ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|i[2]                                                                                                                                             ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]                                                         ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|i[0]                                                                                                                                             ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]                                                         ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[1..7]                                                                               ; Merged with sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0] ;
; rtc_test:u1|rtc_time:U2|rData[2,3,6,7]                                                                                                                                                                     ; Merged with rtc_test:u1|rtc_time:U2|rData[0]                                                                                          ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[2,3,6]                                                                                                                                       ; Merged with rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[0]                                                          ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|i[1]                                                                                                                                             ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]                                                         ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[0]                                                                                                                                           ; Merged with rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[7]                                                          ;
; rtc_test:u1|rtc_time:U2|rData[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; rtc_test:u1|txdata[7]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[7]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                  ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~4                                                                                                                                             ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~5                                                                                                                                             ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~7                                                                                                                                             ; Lost fanout                                                                                                                           ;
; rtc_test:u1|uart_stat~7                                                                                                                                                                                    ; Lost fanout                                                                                                                           ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; smg_interface_demo:u4|demo_control_module:U1|C1[0]                                                                                                                                                         ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]                                                        ;
; smg_interface_demo:u4|demo_control_module:U1|C1[1]                                                                                                                                                         ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]                                                        ;
; rtc_test:u1|rtc_time:U2|i[3]                                                                                                                                                                               ; Merged with smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[3]                                                         ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; Total Number of Removed Registers = 104                                                                                                                                                                    ;                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; Stuck at GND              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2,     ;
;                                                                                                                      ; due to stuck port data_in ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7] ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; Stuck at GND              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0] ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                           ;
; rtc_test:u1|rtc_time:U2|isStart[3]                                                                                   ; Stuck at GND              ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[7]                                                          ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1230  ;
; Number of registers using Synchronous Clear  ; 195   ;
; Number of registers using Synchronous Load   ; 54    ;
; Number of registers using Asynchronous Clear ; 637   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 716   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                            ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                            ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                            ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                            ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                          ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6]                                                                                                                                                 ; 1       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                    ; 16      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[1]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[2]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[3]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[4]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[5]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[6]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[7]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[38]                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[45]                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[46]                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                  ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[2]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[4]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[7]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[46]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                 ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[1]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[2]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[3]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[4]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[5]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[6]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[7]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[40]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[41]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[42]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[44]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[45]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[46]                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                  ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[1]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[2]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[7]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[9]                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[11]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[13]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[15]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[16]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[43]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[46]                                                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 82                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DEMO_A|rtc_test:u1|clkdiv:u0|cnt[14]                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DEMO_A|sos_generator_module:u5|sos_module:U2|Count1[10]                                                                                           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |DEMO_A|sos_generator_module:u5|control_module:U1|Count1[1]                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|uarttx:u1|cnt[2]                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|delay_cnt[8]                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DEMO_A|key_test:u6|temp_value[2]                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DEMO_A|sos_generator_module:u5|sos_module:U2|Count_MS[7]                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[0]                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[0]                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DEMO_A|rtc_test:u1|uart_cnt[13]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DEMO_A|led_test:u2|led[1]                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|isStart[0]                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec[7]                                                                                ;
; 7:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|isStart[5]                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|isStart[7]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]                                                                               ;
; 17:1               ; 43 bits   ; 473 LEs       ; 43 LEs               ; 430 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[35]                                                                        ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |DEMO_A|rtc_test:u1|k[7]                                                                                                                           ;
; 18:1               ; 34 bits   ; 408 LEs       ; 34 LEs               ; 374 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[36]                                                                       ;
; 18:1               ; 35 bits   ; 420 LEs       ; 35 LEs               ; 385 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[22]                                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|i[0]                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                               ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[6]                                                                         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|rNum[20]                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[42]                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[30]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[40]                                                                             ;
; 21:1               ; 4 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |DEMO_A|rtc_test:u1|txdata[4]                                                                                                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|txdata[0]                                                                                                                      ;
; 128:1              ; 4 bits    ; 340 LEs       ; 16 LEs               ; 324 LEs                ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]                                                                           ;
; 128:1              ; 3 bits    ; 255 LEs       ; 3 LEs                ; 252 LEs                ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[1]                                                                           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|rNum[0]                                                                                       ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|rNum[16]                                                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|rNum[14]                                                                                      ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|rNum[11]                                                                                      ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1|rNum[7]                                                                                       ;
; 257:1              ; 5 bits    ; 855 LEs       ; 45 LEs               ; 810 LEs                ; Yes        ; |DEMO_A|rtc_test:u1|uarttx:u1|cnt[4]                                                                                                               ;
; 35:1               ; 6 bits    ; 138 LEs       ; 132 LEs              ; 6 LEs                  ; Yes        ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]                                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                        ;
; 21:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; Yes        ; |DEMO_A|sos_generator_module:u5|sos_module:U2|i[4]                                                                                                 ;
; 22:1               ; 4 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3]                                                                    ;
; 10:1               ; 22 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[1]                                                                                ;
; 21:1               ; 10 bits   ; 140 LEs       ; 10 LEs               ; 130 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]                                                                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[46]                                                                        ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[5]                                                                        ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[46]                                                                      ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[16]                                                                        ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]    ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata                                                                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                           ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                      ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                           ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                      ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Signed Integer                                         ;
; CLK3_MULTIPLY_BY              ; 1                           ; Signed Integer                                         ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK3_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 10                          ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX               ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK4                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; sdram_pll_altpll1           ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtc_test:u1|uarttx:u1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; paritymode     ; 0     ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; T0P5US         ; 11000 ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst ;
+----------------+----------------------------------+-----------------------------------------------+
; Parameter Name ; Value                            ; Type                                          ;
+----------------+----------------------------------+-----------------------------------------------+
; sec_length     ; 110000000000                     ; Unsigned Binary                               ;
; SADDR          ; 00000000000000000100000001000000 ; Unsigned Binary                               ;
+----------------+----------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                                            ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                                            ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                                            ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                                            ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                                            ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                                            ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_mvo1  ; Untyped                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_mvo1  ; Untyped                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface_demo:u4|demo_control_module:U1 ;
+----------------+-------------------------+------------------------------------------------+
; Parameter Name ; Value                   ; Type                                           ;
+----------------+-------------------------+------------------------------------------------+
; T100MS         ; 10011000100101100111111 ; Unsigned Binary                                ;
+----------------+-------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1 ;
+----------------+------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                  ;
+----------------+------------------+-----------------------------------------------------------------------+
; T1MS           ; 1100001101001111 ; Unsigned Binary                                                       ;
+----------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; _0             ; 11000000 ; Unsigned Binary                                                              ;
; _1             ; 11111001 ; Unsigned Binary                                                              ;
; _2             ; 10100100 ; Unsigned Binary                                                              ;
; _3             ; 10110000 ; Unsigned Binary                                                              ;
; _4             ; 10011001 ; Unsigned Binary                                                              ;
; _5             ; 10010010 ; Unsigned Binary                                                              ;
; _6             ; 10000010 ; Unsigned Binary                                                              ;
; _7             ; 11111000 ; Unsigned Binary                                                              ;
; _8             ; 10000000 ; Unsigned Binary                                                              ;
; _9             ; 10010000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3 ;
+----------------+------------------+--------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                               ;
+----------------+------------------+--------------------------------------------------------------------+
; T1MS           ; 1100001101001111 ; Unsigned Binary                                                    ;
+----------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sos_generator_module:u5|control_module:U1 ;
+----------------+------------------------------+----------------------------------------+
; Parameter Name ; Value                        ; Type                                   ;
+----------------+------------------------------+----------------------------------------+
; T3S            ; 0101111101011110000011111111 ; Unsigned Binary                        ;
+----------------+------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sos_generator_module:u5|sos_module:U2 ;
+----------------+------------------+------------------------------------------------+
; Parameter Name ; Value            ; Type                                           ;
+----------------+------------------+------------------------------------------------+
; T1MS           ; 1100001101001111 ; Unsigned Binary                                ;
+----------------+------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                 ;
; Entity Instance            ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
; Entity Instance            ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_en   ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_xpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_ypos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; sdram_wr_req        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_rd_req        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_length[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_length[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_length[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_length[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_addr             ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[21..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[17..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_addr             ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[21..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[17..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; frame_write_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_read_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top"                                                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr      ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; lcd_blank       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; sdram_init_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; lcd_dclk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; lcd_sync        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; frame_valid     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst"                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; mystate_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_come_o ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst"                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rx    ; Output ; Info     ; Explicitly unconnected                                                              ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_sdram_vga:u3|SD_TOP:u_SD_TOP"                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; init_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pic_read_done ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtc_test:u1|uarttx:u1"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Apr 17 12:53:02 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DEMO_A -c DEMO_A
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/demo_a.v
    Info (12023): Found entity 1: DEMO_A
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key/key_test.v
    Info (12023): Found entity 1: key_test
Info (12021): Found 1 design units, including 1 entities, in source file rtl/buzzer/sos_module.v
    Info (12023): Found entity 1: sos_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/buzzer/sos_generator_module.v
    Info (12023): Found entity 1: sos_generator_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/buzzer/control_module.v
    Info (12023): Found entity 1: control_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/uarttx.v
    Info (12023): Found entity 1: uarttx
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/rtc_time.v
    Info (12023): Found entity 1: rtc_time
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/rtc_test.v
    Info (12023): Found entity 1: rtc_test
Warning (10090): Verilog HDL syntax warning at i2c_com.v(3): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/ds1302_module.v
    Info (12023): Found entity 1: ds1302_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/cmd_control.v
    Info (12023): Found entity 1: cmd_control
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtc/clkdiv.v
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_top.v
    Info (12023): Found entity 1: SD_TOP
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_read.v
    Info (12023): Found entity 1: SD_read
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_initial.v
    Info (12023): Found entity 1: SD_initial
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/lcd_ip/lcd_top.v
    Info (12023): Found entity 1: lcd_top
Info (12021): Found 0 design units, including 0 entities, in source file rtl/sdram_vga_ip/lcd_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/lcd_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_vga_top.v
    Info (12023): Found entity 1: sdram_vga_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/smg/smg_scan_module.v
    Info (12023): Found entity 1: smg_scan_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/smg/smg_interface_demo.v
    Info (12023): Found entity 1: smg_interface_demo
Info (12021): Found 1 design units, including 1 entities, in source file rtl/smg/smg_interface.v
    Info (12023): Found entity 1: smg_interface
Info (12021): Found 1 design units, including 1 entities, in source file rtl/smg/smg_encode_module.v
    Info (12023): Found entity 1: smg_encode_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/smg/smg_control_module.v
    Info (12023): Found entity 1: smg_control_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/smg/demo_control_module.v
    Info (12023): Found entity 1: demo_control_module
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_sdram_vga.v
    Info (12023): Found entity 1: sd_sdram_vga
Info (12021): Found 1 design units, including 1 entities, in source file rtl/led_test.v
    Info (12023): Found entity 1: led_test
Info (12021): Found 1 design units, including 1 entities, in source file ipcore_dir/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file ipcore_dir/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file ipcore_dir/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Warning (10236): Verilog HDL Implicit Net warning at rtc_test.v(144): created implicit net for "idle"
Info (12127): Elaborating entity "DEMO_A" for the top level hierarchy
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll1.v
    Info (12023): Found entity 1: sdram_pll_altpll1
Info (12128): Elaborating entity "sdram_pll_altpll1" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated"
Info (12128): Elaborating entity "rtc_test" for hierarchy "rtc_test:u1"
Warning (10230): Verilog HDL assignment warning at rtc_test.v(56): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rtc_test.v(57): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rtc_test.v(59): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rtc_test.v(60): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rtc_test.v(62): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rtc_test.v(63): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "clkdiv" for hierarchy "rtc_test:u1|clkdiv:u0"
Info (12128): Elaborating entity "uarttx" for hierarchy "rtc_test:u1|uarttx:u1"
Info (12128): Elaborating entity "rtc_time" for hierarchy "rtc_test:u1|rtc_time:U2"
Info (12128): Elaborating entity "ds1302_module" for hierarchy "rtc_test:u1|rtc_time:U2|ds1302_module:U1"
Info (12128): Elaborating entity "cmd_control" for hierarchy "rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1"
Info (10264): Verilog HDL Case Statement information at cmd_control.v(32): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i2c_com" for hierarchy "rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2"
Info (12128): Elaborating entity "led_test" for hierarchy "led_test:u2"
Info (12128): Elaborating entity "sd_sdram_vga" for hierarchy "sd_sdram_vga:u3"
Info (12128): Elaborating entity "SD_TOP" for hierarchy "sd_sdram_vga:u3|SD_TOP:u_SD_TOP"
Info (12128): Elaborating entity "SD_initial" for hierarchy "sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst"
Info (12128): Elaborating entity "SD_read" for hierarchy "sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst"
Warning (10036): Verilog HDL or VHDL warning at SD_read.v(84): object "CMDY" assigned a value but never read
Info (12128): Elaborating entity "sdram_vga_top" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top"
Info (12128): Elaborating entity "sdram_2fifo_top" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(231): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mvo1.tdf
    Info (12023): Found entity 1: dcfifo_mvo1
Info (12128): Elaborating entity "dcfifo_mvo1" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf
    Info (12023): Found entity 1: altsyncram_rf51
Info (12128): Elaborating entity "altsyncram_rf51" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "lcd_top" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
Info (12128): Elaborating entity "smg_interface_demo" for hierarchy "smg_interface_demo:u4"
Info (12128): Elaborating entity "demo_control_module" for hierarchy "smg_interface_demo:u4|demo_control_module:U1"
Info (12128): Elaborating entity "smg_interface" for hierarchy "smg_interface_demo:u4|smg_interface:U2"
Info (12128): Elaborating entity "smg_control_module" for hierarchy "smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1"
Info (12128): Elaborating entity "smg_encode_module" for hierarchy "smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2"
Info (12128): Elaborating entity "smg_scan_module" for hierarchy "smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3"
Info (12128): Elaborating entity "sos_generator_module" for hierarchy "sos_generator_module:u5"
Info (12128): Elaborating entity "control_module" for hierarchy "sos_generator_module:u5|control_module:U1"
Info (12128): Elaborating entity "sos_module" for hierarchy "sos_generator_module:u5|sos_module:U2"
Info (12128): Elaborating entity "key_test" for hierarchy "key_test:u6"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_DQM[0]" is stuck at GND
    Warning (13410): Pin "S_DQM[1]" is stuck at GND
    Warning (13410): Pin "S_A[12]" is stuck at GND
    Warning (13410): Pin "SMG_Data[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx"
Info (21057): Implemented 2314 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2191 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Mon Apr 17 12:53:17 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


