<stg><name>matmul_hw</name>


<trans_list>

<trans id="839" from="1" to="2">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="2" to="21">
<condition id="253">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="2" to="3">
<condition id="272">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="3" to="4">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="4" to="5">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="5" to="6">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="6" to="7">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="7" to="8">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="8" to="9">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="9" to="10">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="10" to="11">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="11" to="12">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="12" to="13">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="13" to="14">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="14" to="15">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="15" to="16">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="16" to="17">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="17" to="18">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="18" to="19">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="19" to="20">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="20" to="2">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_row_0_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_0_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:1  %a_row_1_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_1_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:2  %a_row_2_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_2_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:3  %a_row_3_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_3_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:4  %a_row_4_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_4_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:5  %a_row_5_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_5_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:6  %a_row_6_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_6_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:7  %a_row_7_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_7_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:8  %a_row_8_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_8_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:9  %a_row_9_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_9_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:10  %a_row_10_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_10_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:11  %a_row_11_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_11_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:12  %a_row_12_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_12_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:13  %a_row_13_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_13_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:14  %a_row_14_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_14_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:15  %a_row_15_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_15_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:16  %a_row_16_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_16_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:17  %a_row_17_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_17_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:18  %a_row_18_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_18_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:19  %a_row_19_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_19_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:20  %a_row_20_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_20_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:21  %a_row_21_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_21_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:22  %a_row_22_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_22_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:23  %a_row_23_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_23_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:24  %a_row_24_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_24_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:25  %a_row_25_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_25_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:26  %a_row_26_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_26_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:27  %a_row_27_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_27_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:28  %a_row_28_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_28_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
:29  %a_row_29_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_29_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:30  %a_row_30_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_30_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:31  %a_row_31_2 = alloca i32

]]></Node>
<StgValue><ssdm name="a_row_31_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %a_3), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %a_2), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %a_1), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %a_0), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %b_3), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %b_2), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %b_1), !map !42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %b_0), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %c), !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matmul_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:42  %b_copy_0 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:43  %b_copy_1 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:44  %b_copy_2 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:45  %b_copy_3 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:46  %b_copy_4 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:47  %b_copy_5 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:48  %b_copy_6 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:49  %b_copy_7 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:50  %b_copy_8 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:51  %b_copy_9 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:52  %b_copy_10 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:53  %b_copy_11 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:54  %b_copy_12 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:55  %b_copy_13 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:56  %b_copy_14 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_14"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:57  %b_copy_15 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_15"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:58  %b_copy_16 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_16"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:59  %b_copy_17 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_17"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:60  %b_copy_18 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_18"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:61  %b_copy_19 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_19"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:62  %b_copy_20 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_20"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:63  %b_copy_21 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_21"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:64  %b_copy_22 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_22"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:65  %b_copy_23 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_23"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
:66  %b_copy_24 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_24"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
:67  %b_copy_25 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_25"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
:68  %b_copy_26 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_26"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
:69  %b_copy_27 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_27"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
:70  %b_copy_28 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_28"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:71  %b_copy_29 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_29"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
:72  %b_copy_30 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_30"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
:73  %b_copy_31 = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_copy_31"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %a_0, [256 x i32]* %a_1, [256 x i32]* %a_2, [256 x i32]* %a_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %a_0, [256 x i32]* %a_1, [256 x i32]* %a_2, [256 x i32]* %a_3, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %b_0, [256 x i32]* %b_1, [256 x i32]* %b_2, [256 x i32]* %b_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %b_0, [256 x i32]* %b_1, [256 x i32]* %b_2, [256 x i32]* %b_3, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %c, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:81  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader7:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader7:1  %i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader7:2  %j = phi i6 [ 0, %0 ], [ %j_1, %.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:32  %i_1 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:35  %exitcond = icmp eq i6 %j, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.preheader:36  %j_mid2 = select i1 %exitcond, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:37  %tmp_mid1 = icmp eq i6 %i_1, 0

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:38  %tmp = icmp eq i6 %i, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader7.preheader:39  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.preheader:40  %tmp_1_mid2_v = select i1 %exitcond, i6 %i_1, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_v"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader7.preheader:41  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_1_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
.preheader7.preheader:42  %tmp_4 = zext i9 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:43  %a_0_addr = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:65  %a_1_addr = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:73  %a_2_addr = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:81  %a_3_addr = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:95  %a_row_0 = load i32* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:103  %a_row_8 = load i32* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_8"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:111  %a_row_16 = load i32* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_16"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:119  %a_row_24 = load i32* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_24"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:191  br i1 %tmp_mid2, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_6 = zext i6 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %b_0_addr = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %b_1_addr = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %b_2_addr = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %b_3_addr = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:47  %b_0_load = load i32* %b_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:71  %b_1_load = load i32* %b_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:95  %b_2_load = load i32* %b_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:119  %b_3_load = load i32* %b_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:44  %tmp_5 = or i9 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:45  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:46  %a_0_addr_1 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:66  %a_1_addr_1 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:74  %a_2_addr_1 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:82  %a_3_addr_1 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:95  %a_row_0 = load i32* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_0"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:96  %a_row_1 = load i32* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:103  %a_row_8 = load i32* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_8"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:104  %a_row_9 = load i32* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_9"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:111  %a_row_16 = load i32* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_16"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:112  %a_row_17 = load i32* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_17"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:119  %a_row_24 = load i32* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_row_24"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:120  %a_row_25 = load i32* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_25"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %tmp_6_cast = zext i6 %j_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5  %tmp_22 = add i7 %tmp_6_cast, 32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:6  %tmp_23_cast = zext i7 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %b_0_addr_1 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %b_1_addr_1 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %b_2_addr_1 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %b_3_addr_1 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="b_3_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:47  %b_0_load = load i32* %b_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %b_copy_0_addr = getelementptr [32 x i32]* %b_copy_0, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_0_addr"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:49  store i32 %b_0_load, i32* %b_copy_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:50  %b_0_load_1 = load i32* %b_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:71  %b_1_load = load i32* %b_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:72  %b_copy_8_addr = getelementptr [32 x i32]* %b_copy_8, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_8_addr"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:73  store i32 %b_1_load, i32* %b_copy_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:74  %b_1_load_1 = load i32* %b_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:95  %b_2_load = load i32* %b_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:96  %b_copy_16_addr = getelementptr [32 x i32]* %b_copy_16, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_16_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:97  store i32 %b_2_load, i32* %b_copy_16_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:98  %b_2_load_1 = load i32* %b_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:119  %b_3_load = load i32* %b_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:120  %b_copy_24_addr = getelementptr [32 x i32]* %b_copy_24, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_24_addr"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:121  store i32 %b_3_load, i32* %b_copy_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:122  %b_3_load_1 = load i32* %b_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:47  %tmp_8 = or i9 %tmp_1, 2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:48  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:49  %a_0_addr_2 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:67  %a_1_addr_2 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:75  %a_2_addr_2 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:83  %a_3_addr_2 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:96  %a_row_1 = load i32* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:97  %a_row_2 = load i32* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:104  %a_row_9 = load i32* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_9"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:105  %a_row_10 = load i32* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_10"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:112  %a_row_17 = load i32* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_17"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:113  %a_row_18 = load i32* %a_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_18"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:120  %a_row_25 = load i32* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_row_25"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:121  %a_row_26 = load i32* %a_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_26"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:8  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %b_0_addr_2 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %b_1_addr_2 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:33  %b_2_addr_2 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %b_3_addr_2 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="b_3_addr_2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:50  %b_0_load_1 = load i32* %b_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:51  %b_copy_1_addr = getelementptr [32 x i32]* %b_copy_1, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_1_addr"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:52  store i32 %b_0_load_1, i32* %b_copy_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %b_0_load_2 = load i32* %b_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:74  %b_1_load_1 = load i32* %b_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:75  %b_copy_9_addr = getelementptr [32 x i32]* %b_copy_9, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_9_addr"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:76  store i32 %b_1_load_1, i32* %b_copy_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:77  %b_1_load_2 = load i32* %b_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:98  %b_2_load_1 = load i32* %b_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:99  %b_copy_17_addr = getelementptr [32 x i32]* %b_copy_17, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_17_addr"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:100  store i32 %b_2_load_1, i32* %b_copy_17_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:101  %b_2_load_2 = load i32* %b_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:122  %b_3_load_1 = load i32* %b_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:123  %b_copy_25_addr = getelementptr [32 x i32]* %b_copy_25, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_25_addr"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:124  store i32 %b_3_load_1, i32* %b_copy_25_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:125  %b_3_load_2 = load i32* %b_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="6">
<![CDATA[
.loopexit:0  %tmp_9 = zext i6 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:5  %b_copy_0_addr_1 = getelementptr [32 x i32]* %b_copy_0, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_0_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:6  %b_copy_0_load = load i32* %b_copy_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_0_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:29  %b_copy_8_addr_1 = getelementptr [32 x i32]* %b_copy_8, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_8_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:30  %b_copy_8_load = load i32* %b_copy_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_8_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:53  %b_copy_16_addr_1 = getelementptr [32 x i32]* %b_copy_16, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_16_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:54  %b_copy_16_load = load i32* %b_copy_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_16_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:77  %b_copy_24_addr_1 = getelementptr [32 x i32]* %b_copy_24, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_24_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:78  %b_copy_24_load = load i32* %b_copy_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_24_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:50  %tmp_11 = or i9 %tmp_1, 3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:51  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:52  %a_0_addr_3 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:68  %a_1_addr_3 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:76  %a_2_addr_3 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="a_2_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:84  %a_3_addr_3 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="a_3_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:94  %tmp_3 = icmp eq i6 %j_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:97  %a_row_2 = load i32* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:98  %a_row_3 = load i32* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_3"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:105  %a_row_10 = load i32* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_10"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:106  %a_row_11 = load i32* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_11"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:113  %a_row_18 = load i32* %a_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_18"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:114  %a_row_19 = load i32* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_19"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:121  %a_row_26 = load i32* %a_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_row_26"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:122  %a_row_27 = load i32* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_27"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %tmp_6_cast2 = zext i6 %j_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_6_cast2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:10  %tmp_24 = add i8 %tmp_6_cast2, 96

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp_25_cast = zext i8 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %b_0_addr_3 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="b_0_addr_3"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %b_1_addr_3 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="b_1_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %b_2_addr_3 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="b_2_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %b_3_addr_3 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="b_3_addr_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %b_0_load_2 = load i32* %b_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %b_copy_2_addr = getelementptr [32 x i32]* %b_copy_2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_2_addr"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:55  store i32 %b_0_load_2, i32* %b_copy_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %b_0_load_3 = load i32* %b_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:77  %b_1_load_2 = load i32* %b_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:78  %b_copy_10_addr = getelementptr [32 x i32]* %b_copy_10, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_10_addr"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:79  store i32 %b_1_load_2, i32* %b_copy_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:80  %b_1_load_3 = load i32* %b_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:101  %b_2_load_2 = load i32* %b_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:102  %b_copy_18_addr = getelementptr [32 x i32]* %b_copy_18, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_18_addr"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:103  store i32 %b_2_load_2, i32* %b_copy_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:104  %b_2_load_3 = load i32* %b_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:125  %b_3_load_2 = load i32* %b_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_2"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:126  %b_copy_26_addr = getelementptr [32 x i32]* %b_copy_26, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_26_addr"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:127  store i32 %b_3_load_2, i32* %b_copy_26_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:128  %b_3_load_3 = load i32* %b_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:6  %b_copy_0_load = load i32* %b_copy_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_0_load"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:8  %b_copy_1_addr_1 = getelementptr [32 x i32]* %b_copy_1, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_1_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:9  %b_copy_1_load = load i32* %b_copy_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_1_load"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:30  %b_copy_8_load = load i32* %b_copy_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_8_load"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:32  %b_copy_9_addr_1 = getelementptr [32 x i32]* %b_copy_9, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_9_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:33  %b_copy_9_load = load i32* %b_copy_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_9_load"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:54  %b_copy_16_load = load i32* %b_copy_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_16_load"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:56  %b_copy_17_addr_1 = getelementptr [32 x i32]* %b_copy_17, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_17_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:57  %b_copy_17_load = load i32* %b_copy_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_17_load"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:78  %b_copy_24_load = load i32* %b_copy_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_24_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:80  %b_copy_25_addr_1 = getelementptr [32 x i32]* %b_copy_25, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_25_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:81  %b_copy_25_load = load i32* %b_copy_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_25_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:0  %a_row_0_2_load = load i32* %a_row_0_2

]]></Node>
<StgValue><ssdm name="a_row_0_2_load"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:8  %a_row_8_2_load = load i32* %a_row_8_2

]]></Node>
<StgValue><ssdm name="a_row_8_2_load"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:16  %a_row_16_2_load = load i32* %a_row_16_2

]]></Node>
<StgValue><ssdm name="a_row_16_2_load"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:24  %a_row_24_2_load = load i32* %a_row_24_2

]]></Node>
<StgValue><ssdm name="a_row_24_2_load"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:53  %tmp_13 = or i9 %tmp_1, 4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:54  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:55  %a_0_addr_4 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:69  %a_1_addr_4 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:77  %a_2_addr_4 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="a_2_addr_4"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:85  %a_3_addr_4 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="a_3_addr_4"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:98  %a_row_3 = load i32* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_3"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:99  %a_row_4 = load i32* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_4"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:106  %a_row_11 = load i32* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_11"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:107  %a_row_12 = load i32* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_12"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:114  %a_row_19 = load i32* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_19"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:115  %a_row_20 = load i32* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_20"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:122  %a_row_27 = load i32* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_row_27"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:123  %a_row_28 = load i32* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_28"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:134  %a_row_24_1 = select i1 %tmp_3, i32 %a_row_24, i32 %a_row_24_2_load

]]></Node>
<StgValue><ssdm name="a_row_24_1"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:142  %a_row_16_1 = select i1 %tmp_3, i32 %a_row_16, i32 %a_row_16_2_load

]]></Node>
<StgValue><ssdm name="a_row_16_1"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:150  %a_row_8_1 = select i1 %tmp_3, i32 %a_row_8, i32 %a_row_8_2_load

]]></Node>
<StgValue><ssdm name="a_row_8_1"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:158  %a_row_0_1 = select i1 %tmp_3, i32 %a_row_0, i32 %a_row_0_2_load

]]></Node>
<StgValue><ssdm name="a_row_0_1"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:166  store i32 %a_row_24_1, i32* %a_row_24_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:174  store i32 %a_row_16_1, i32* %a_row_16_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:182  store i32 %a_row_8_1, i32* %a_row_8_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:190  store i32 %a_row_0_1, i32* %a_row_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:13  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %b_0_addr_4 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="b_0_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %b_1_addr_4 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="b_1_addr_4"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %b_2_addr_4 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="b_2_addr_4"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %b_3_addr_4 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="b_3_addr_4"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %b_0_load_3 = load i32* %b_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:57  %b_copy_3_addr = getelementptr [32 x i32]* %b_copy_3, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_3_addr"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:58  store i32 %b_0_load_3, i32* %b_copy_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:59  %b_0_load_4 = load i32* %b_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_4"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:80  %b_1_load_3 = load i32* %b_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:81  %b_copy_11_addr = getelementptr [32 x i32]* %b_copy_11, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_11_addr"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:82  store i32 %b_1_load_3, i32* %b_copy_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:83  %b_1_load_4 = load i32* %b_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_4"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:104  %b_2_load_3 = load i32* %b_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_3"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:105  %b_copy_19_addr = getelementptr [32 x i32]* %b_copy_19, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_19_addr"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:106  store i32 %b_2_load_3, i32* %b_copy_19_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:107  %b_2_load_4 = load i32* %b_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_4"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:128  %b_3_load_3 = load i32* %b_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_3"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:129  %b_copy_27_addr = getelementptr [32 x i32]* %b_copy_27, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_27_addr"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:130  store i32 %b_3_load_3, i32* %b_copy_27_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:131  %b_3_load_4 = load i32* %b_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_4"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = mul nsw i32 %a_row_0_1, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:9  %b_copy_1_load = load i32* %b_copy_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_1_load"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:11  %b_copy_2_addr_1 = getelementptr [32 x i32]* %b_copy_2, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_2_addr_1"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:12  %b_copy_2_load = load i32* %b_copy_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_2_load"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_2_8 = mul nsw i32 %a_row_8_1, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:33  %b_copy_9_load = load i32* %b_copy_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_9_load"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:35  %b_copy_10_addr_1 = getelementptr [32 x i32]* %b_copy_10, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_10_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:36  %b_copy_10_load = load i32* %b_copy_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_10_load"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_2_15 = mul nsw i32 %a_row_16_1, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:57  %b_copy_17_load = load i32* %b_copy_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_17_load"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:59  %b_copy_18_addr_1 = getelementptr [32 x i32]* %b_copy_18, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_18_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:60  %b_copy_18_load = load i32* %b_copy_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_18_load"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_2_23 = mul nsw i32 %a_row_24_1, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:81  %b_copy_25_load = load i32* %b_copy_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_25_load"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:83  %b_copy_26_addr_1 = getelementptr [32 x i32]* %b_copy_26, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_26_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:84  %b_copy_26_load = load i32* %b_copy_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_26_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:1  %a_row_1_2_load = load i32* %a_row_1_2

]]></Node>
<StgValue><ssdm name="a_row_1_2_load"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:9  %a_row_9_2_load = load i32* %a_row_9_2

]]></Node>
<StgValue><ssdm name="a_row_9_2_load"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:17  %a_row_17_2_load = load i32* %a_row_17_2

]]></Node>
<StgValue><ssdm name="a_row_17_2_load"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:25  %a_row_25_2_load = load i32* %a_row_25_2

]]></Node>
<StgValue><ssdm name="a_row_25_2_load"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:56  %tmp_15 = or i9 %tmp_1, 5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:57  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:58  %a_0_addr_5 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="a_0_addr_5"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:70  %a_1_addr_5 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="a_1_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:78  %a_2_addr_5 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="a_2_addr_5"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:86  %a_3_addr_5 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="a_3_addr_5"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:99  %a_row_4 = load i32* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_4"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:100  %a_row_5 = load i32* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_5"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:107  %a_row_12 = load i32* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_12"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:108  %a_row_13 = load i32* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_13"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:115  %a_row_20 = load i32* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_20"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:116  %a_row_21 = load i32* %a_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_21"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:123  %a_row_28 = load i32* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_row_28"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:124  %a_row_29 = load i32* %a_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_29"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:133  %a_row_25_1 = select i1 %tmp_3, i32 %a_row_25, i32 %a_row_25_2_load

]]></Node>
<StgValue><ssdm name="a_row_25_1"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:141  %a_row_17_1 = select i1 %tmp_3, i32 %a_row_17, i32 %a_row_17_2_load

]]></Node>
<StgValue><ssdm name="a_row_17_1"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:149  %a_row_9_1 = select i1 %tmp_3, i32 %a_row_9, i32 %a_row_9_2_load

]]></Node>
<StgValue><ssdm name="a_row_9_1"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:157  %a_row_1_1 = select i1 %tmp_3, i32 %a_row_1, i32 %a_row_1_2_load

]]></Node>
<StgValue><ssdm name="a_row_1_1"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:165  store i32 %a_row_25_1, i32* %a_row_25_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:173  store i32 %a_row_17_1, i32* %a_row_17_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:181  store i32 %a_row_9_1, i32* %a_row_9_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:189  store i32 %a_row_1_1, i32* %a_row_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  %tmp_26 = add i8 %tmp_6_cast2, -96

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:16  %tmp_27_cast = zext i8 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %b_0_addr_5 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_0_addr_5"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %b_1_addr_5 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_1_addr_5"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %b_2_addr_5 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_2_addr_5"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %b_3_addr_5 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_3_addr_5"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:59  %b_0_load_4 = load i32* %b_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_4"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:60  %b_copy_4_addr = getelementptr [32 x i32]* %b_copy_4, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_4_addr"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:61  store i32 %b_0_load_4, i32* %b_copy_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:62  %b_0_load_5 = load i32* %b_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_5"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:83  %b_1_load_4 = load i32* %b_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_4"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:84  %b_copy_12_addr = getelementptr [32 x i32]* %b_copy_12, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_12_addr"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:85  store i32 %b_1_load_4, i32* %b_copy_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:86  %b_1_load_5 = load i32* %b_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:107  %b_2_load_4 = load i32* %b_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_4"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:108  %b_copy_20_addr = getelementptr [32 x i32]* %b_copy_20, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_20_addr"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:109  store i32 %b_2_load_4, i32* %b_copy_20_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:110  %b_2_load_5 = load i32* %b_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_5"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:131  %b_3_load_4 = load i32* %b_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_4"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:132  %b_copy_28_addr = getelementptr [32 x i32]* %b_copy_28, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_28_addr"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:133  store i32 %b_3_load_4, i32* %b_copy_28_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:134  %b_3_load_5 = load i32* %b_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_5"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = mul nsw i32 %a_row_0_1, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_2_1 = mul nsw i32 %a_row_1_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:12  %b_copy_2_load = load i32* %b_copy_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_2_load"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:14  %b_copy_3_addr_1 = getelementptr [32 x i32]* %b_copy_3, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_3_addr_1"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:15  %b_copy_3_load = load i32* %b_copy_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_3_load"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_2_8 = mul nsw i32 %a_row_8_1, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:34  %tmp_2_9 = mul nsw i32 %a_row_9_1, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:36  %b_copy_10_load = load i32* %b_copy_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_10_load"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:38  %b_copy_11_addr_1 = getelementptr [32 x i32]* %b_copy_11, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_11_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:39  %b_copy_11_load = load i32* %b_copy_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_11_load"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_2_15 = mul nsw i32 %a_row_16_1, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:58  %tmp_2_16 = mul nsw i32 %a_row_17_1, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:60  %b_copy_18_load = load i32* %b_copy_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_18_load"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:62  %b_copy_19_addr_1 = getelementptr [32 x i32]* %b_copy_19, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_19_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:63  %b_copy_19_load = load i32* %b_copy_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_19_load"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_2_23 = mul nsw i32 %a_row_24_1, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:82  %tmp_2_24 = mul nsw i32 %a_row_25_1, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:84  %b_copy_26_load = load i32* %b_copy_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_26_load"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:86  %b_copy_27_addr_1 = getelementptr [32 x i32]* %b_copy_27, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_27_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:87  %b_copy_27_load = load i32* %b_copy_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_27_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2  %a_row_2_2_load = load i32* %a_row_2_2

]]></Node>
<StgValue><ssdm name="a_row_2_2_load"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:10  %a_row_10_2_load = load i32* %a_row_10_2

]]></Node>
<StgValue><ssdm name="a_row_10_2_load"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:18  %a_row_18_2_load = load i32* %a_row_18_2

]]></Node>
<StgValue><ssdm name="a_row_18_2_load"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:26  %a_row_26_2_load = load i32* %a_row_26_2

]]></Node>
<StgValue><ssdm name="a_row_26_2_load"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:59  %tmp_17 = or i9 %tmp_1, 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:60  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:61  %a_0_addr_6 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="a_0_addr_6"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:71  %a_1_addr_6 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="a_1_addr_6"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:79  %a_2_addr_6 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="a_2_addr_6"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:87  %a_3_addr_6 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="a_3_addr_6"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:100  %a_row_5 = load i32* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_5"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:101  %a_row_6 = load i32* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_6"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:108  %a_row_13 = load i32* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_13"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:109  %a_row_14 = load i32* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_14"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:116  %a_row_21 = load i32* %a_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_21"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:117  %a_row_22 = load i32* %a_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_22"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:124  %a_row_29 = load i32* %a_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_row_29"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:125  %a_row_30 = load i32* %a_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_30"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:132  %a_row_26_1 = select i1 %tmp_3, i32 %a_row_26, i32 %a_row_26_2_load

]]></Node>
<StgValue><ssdm name="a_row_26_1"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:140  %a_row_18_1 = select i1 %tmp_3, i32 %a_row_18, i32 %a_row_18_2_load

]]></Node>
<StgValue><ssdm name="a_row_18_1"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:148  %a_row_10_1 = select i1 %tmp_3, i32 %a_row_10, i32 %a_row_10_2_load

]]></Node>
<StgValue><ssdm name="a_row_10_1"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:156  %a_row_2_1 = select i1 %tmp_3, i32 %a_row_2, i32 %a_row_2_2_load

]]></Node>
<StgValue><ssdm name="a_row_2_1"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:164  store i32 %a_row_26_1, i32* %a_row_26_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:172  store i32 %a_row_18_1, i32* %a_row_18_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:180  store i32 %a_row_10_1, i32* %a_row_10_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:188  store i32 %a_row_2_1, i32* %a_row_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:18  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %b_0_addr_6 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="b_0_addr_6"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %b_1_addr_6 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="b_1_addr_6"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %b_2_addr_6 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="b_2_addr_6"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %b_3_addr_6 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="b_3_addr_6"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:62  %b_0_load_5 = load i32* %b_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_5"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:63  %b_copy_5_addr = getelementptr [32 x i32]* %b_copy_5, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_5_addr"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:64  store i32 %b_0_load_5, i32* %b_copy_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:65  %b_0_load_6 = load i32* %b_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_6"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:86  %b_1_load_5 = load i32* %b_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:87  %b_copy_13_addr = getelementptr [32 x i32]* %b_copy_13, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_13_addr"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:88  store i32 %b_1_load_5, i32* %b_copy_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:89  %b_1_load_6 = load i32* %b_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_6"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:110  %b_2_load_5 = load i32* %b_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_5"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:111  %b_copy_21_addr = getelementptr [32 x i32]* %b_copy_21, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_21_addr"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:112  store i32 %b_2_load_5, i32* %b_copy_21_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:113  %b_2_load_6 = load i32* %b_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_6"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:134  %b_3_load_5 = load i32* %b_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_5"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:135  %b_copy_29_addr = getelementptr [32 x i32]* %b_copy_29, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_29_addr"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:136  store i32 %b_3_load_5, i32* %b_copy_29_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:137  %b_3_load_6 = load i32* %b_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_6"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = mul nsw i32 %a_row_0_1, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_2_1 = mul nsw i32 %a_row_1_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:13  %tmp_2_2 = mul nsw i32 %a_row_2_1, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:15  %b_copy_3_load = load i32* %b_copy_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_3_load"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:17  %b_copy_4_addr_1 = getelementptr [32 x i32]* %b_copy_4, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_4_addr_1"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:18  %b_copy_4_load = load i32* %b_copy_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_4_load"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_2_8 = mul nsw i32 %a_row_8_1, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:34  %tmp_2_9 = mul nsw i32 %a_row_9_1, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:37  %tmp_2_s = mul nsw i32 %a_row_10_1, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:39  %b_copy_11_load = load i32* %b_copy_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_11_load"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:41  %b_copy_12_addr_1 = getelementptr [32 x i32]* %b_copy_12, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_12_addr_1"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:42  %b_copy_12_load = load i32* %b_copy_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_12_load"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_2_15 = mul nsw i32 %a_row_16_1, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:58  %tmp_2_16 = mul nsw i32 %a_row_17_1, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:61  %tmp_2_17 = mul nsw i32 %a_row_18_1, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:63  %b_copy_19_load = load i32* %b_copy_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_19_load"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:65  %b_copy_20_addr_1 = getelementptr [32 x i32]* %b_copy_20, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_20_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:66  %b_copy_20_load = load i32* %b_copy_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_20_load"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_2_23 = mul nsw i32 %a_row_24_1, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:82  %tmp_2_24 = mul nsw i32 %a_row_25_1, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:85  %tmp_2_25 = mul nsw i32 %a_row_26_1, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:87  %b_copy_27_load = load i32* %b_copy_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_27_load"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:89  %b_copy_28_addr_1 = getelementptr [32 x i32]* %b_copy_28, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_28_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:90  %b_copy_28_load = load i32* %b_copy_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_28_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:3  %a_row_3_2_load = load i32* %a_row_3_2

]]></Node>
<StgValue><ssdm name="a_row_3_2_load"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:11  %a_row_11_2_load = load i32* %a_row_11_2

]]></Node>
<StgValue><ssdm name="a_row_11_2_load"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:19  %a_row_19_2_load = load i32* %a_row_19_2

]]></Node>
<StgValue><ssdm name="a_row_19_2_load"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:27  %a_row_27_2_load = load i32* %a_row_27_2

]]></Node>
<StgValue><ssdm name="a_row_27_2_load"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:62  %tmp_19 = or i9 %tmp_1, 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader7.preheader:63  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_19)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:64  %a_0_addr_7 = getelementptr [256 x i32]* %a_0, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="a_0_addr_7"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:72  %a_1_addr_7 = getelementptr [256 x i32]* %a_1, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="a_1_addr_7"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:80  %a_2_addr_7 = getelementptr [256 x i32]* %a_2, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="a_2_addr_7"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:88  %a_3_addr_7 = getelementptr [256 x i32]* %a_3, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="a_3_addr_7"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:101  %a_row_6 = load i32* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_6"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:102  %a_row_7 = load i32* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_7"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:109  %a_row_14 = load i32* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_14"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:110  %a_row_15 = load i32* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_15"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:117  %a_row_22 = load i32* %a_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_22"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:118  %a_row_23 = load i32* %a_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_23"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:125  %a_row_30 = load i32* %a_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_row_30"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:126  %a_row_31 = load i32* %a_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_31"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:131  %a_row_27_1 = select i1 %tmp_3, i32 %a_row_27, i32 %a_row_27_2_load

]]></Node>
<StgValue><ssdm name="a_row_27_1"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:139  %a_row_19_1 = select i1 %tmp_3, i32 %a_row_19, i32 %a_row_19_2_load

]]></Node>
<StgValue><ssdm name="a_row_19_1"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:147  %a_row_11_1 = select i1 %tmp_3, i32 %a_row_11, i32 %a_row_11_2_load

]]></Node>
<StgValue><ssdm name="a_row_11_1"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:155  %a_row_3_1 = select i1 %tmp_3, i32 %a_row_3, i32 %a_row_3_2_load

]]></Node>
<StgValue><ssdm name="a_row_3_1"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:163  store i32 %a_row_27_1, i32* %a_row_27_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:171  store i32 %a_row_19_1, i32* %a_row_19_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:179  store i32 %a_row_11_1, i32* %a_row_11_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:187  store i32 %a_row_3_1, i32* %a_row_3_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_6_cast1 = zext i6 %j_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_cast1"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:20  %tmp_28 = add i9 %tmp_6_cast1, 224

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:21  %tmp_29_cast = zext i9 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %b_0_addr_7 = getelementptr [256 x i32]* %b_0, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="b_0_addr_7"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %b_1_addr_7 = getelementptr [256 x i32]* %b_1, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="b_1_addr_7"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %b_2_addr_7 = getelementptr [256 x i32]* %b_2, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="b_2_addr_7"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %b_3_addr_7 = getelementptr [256 x i32]* %b_3, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="b_3_addr_7"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:65  %b_0_load_6 = load i32* %b_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_6"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %b_copy_6_addr = getelementptr [32 x i32]* %b_copy_6, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_6_addr"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:67  store i32 %b_0_load_6, i32* %b_copy_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:68  %b_0_load_7 = load i32* %b_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_7"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:89  %b_1_load_6 = load i32* %b_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_6"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:90  %b_copy_14_addr = getelementptr [32 x i32]* %b_copy_14, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_14_addr"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:91  store i32 %b_1_load_6, i32* %b_copy_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:92  %b_1_load_7 = load i32* %b_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_7"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:113  %b_2_load_6 = load i32* %b_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_6"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:114  %b_copy_22_addr = getelementptr [32 x i32]* %b_copy_22, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_22_addr"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:115  store i32 %b_2_load_6, i32* %b_copy_22_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:116  %b_2_load_7 = load i32* %b_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_7"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:137  %b_3_load_6 = load i32* %b_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_6"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:138  %b_copy_30_addr = getelementptr [32 x i32]* %b_copy_30, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_30_addr"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:139  store i32 %b_3_load_6, i32* %b_copy_30_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:140  %b_3_load_7 = load i32* %b_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_7"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = mul nsw i32 %a_row_0_1, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_2_1 = mul nsw i32 %a_row_1_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:13  %tmp_2_2 = mul nsw i32 %a_row_2_1, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_2_3 = mul nsw i32 %a_row_3_1, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:18  %b_copy_4_load = load i32* %b_copy_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_4_load"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:20  %b_copy_5_addr_1 = getelementptr [32 x i32]* %b_copy_5, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_5_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:21  %b_copy_5_load = load i32* %b_copy_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_5_load"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_2_8 = mul nsw i32 %a_row_8_1, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:34  %tmp_2_9 = mul nsw i32 %a_row_9_1, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:37  %tmp_2_s = mul nsw i32 %a_row_10_1, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_2_10 = mul nsw i32 %a_row_11_1, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:42  %b_copy_12_load = load i32* %b_copy_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_12_load"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:44  %b_copy_13_addr_1 = getelementptr [32 x i32]* %b_copy_13, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_13_addr_1"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:45  %b_copy_13_load = load i32* %b_copy_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_13_load"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_2_15 = mul nsw i32 %a_row_16_1, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:58  %tmp_2_16 = mul nsw i32 %a_row_17_1, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:61  %tmp_2_17 = mul nsw i32 %a_row_18_1, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_2_18 = mul nsw i32 %a_row_19_1, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:66  %b_copy_20_load = load i32* %b_copy_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_20_load"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:68  %b_copy_21_addr_1 = getelementptr [32 x i32]* %b_copy_21, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_21_addr_1"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:69  %b_copy_21_load = load i32* %b_copy_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_21_load"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_2_23 = mul nsw i32 %a_row_24_1, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:82  %tmp_2_24 = mul nsw i32 %a_row_25_1, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:85  %tmp_2_25 = mul nsw i32 %a_row_26_1, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_2_26 = mul nsw i32 %a_row_27_1, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:90  %b_copy_28_load = load i32* %b_copy_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_28_load"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:92  %b_copy_29_addr_1 = getelementptr [32 x i32]* %b_copy_29, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_29_addr_1"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:93  %b_copy_29_load = load i32* %b_copy_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_29_load"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:134  %j_1 = add i6 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:4  %a_row_4_2_load = load i32* %a_row_4_2

]]></Node>
<StgValue><ssdm name="a_row_4_2_load"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:5  %a_row_5_2_load = load i32* %a_row_5_2

]]></Node>
<StgValue><ssdm name="a_row_5_2_load"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:6  %a_row_6_2_load = load i32* %a_row_6_2

]]></Node>
<StgValue><ssdm name="a_row_6_2_load"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:7  %a_row_7_2_load = load i32* %a_row_7_2

]]></Node>
<StgValue><ssdm name="a_row_7_2_load"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:12  %a_row_12_2_load = load i32* %a_row_12_2

]]></Node>
<StgValue><ssdm name="a_row_12_2_load"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:13  %a_row_13_2_load = load i32* %a_row_13_2

]]></Node>
<StgValue><ssdm name="a_row_13_2_load"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:14  %a_row_14_2_load = load i32* %a_row_14_2

]]></Node>
<StgValue><ssdm name="a_row_14_2_load"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:15  %a_row_15_2_load = load i32* %a_row_15_2

]]></Node>
<StgValue><ssdm name="a_row_15_2_load"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:20  %a_row_20_2_load = load i32* %a_row_20_2

]]></Node>
<StgValue><ssdm name="a_row_20_2_load"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:21  %a_row_21_2_load = load i32* %a_row_21_2

]]></Node>
<StgValue><ssdm name="a_row_21_2_load"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:22  %a_row_22_2_load = load i32* %a_row_22_2

]]></Node>
<StgValue><ssdm name="a_row_22_2_load"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:23  %a_row_23_2_load = load i32* %a_row_23_2

]]></Node>
<StgValue><ssdm name="a_row_23_2_load"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:28  %a_row_28_2_load = load i32* %a_row_28_2

]]></Node>
<StgValue><ssdm name="a_row_28_2_load"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:29  %a_row_29_2_load = load i32* %a_row_29_2

]]></Node>
<StgValue><ssdm name="a_row_29_2_load"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:30  %a_row_30_2_load = load i32* %a_row_30_2

]]></Node>
<StgValue><ssdm name="a_row_30_2_load"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:31  %a_row_31_2_load = load i32* %a_row_31_2

]]></Node>
<StgValue><ssdm name="a_row_31_2_load"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:33  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader:34  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader7.preheader:89  %tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_1_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="11">
<![CDATA[
.preheader7.preheader:90  %tmp_22_cast = zext i11 %tmp_21 to i12

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:91  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader:92  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.preheader:93  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:102  %a_row_7 = load i32* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_7"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:110  %a_row_15 = load i32* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_15"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:118  %a_row_23 = load i32* %a_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_23"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.preheader:126  %a_row_31 = load i32* %a_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_row_31"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:127  %a_row_31_1 = select i1 %tmp_3, i32 %a_row_31, i32 %a_row_31_2_load

]]></Node>
<StgValue><ssdm name="a_row_31_1"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:128  %a_row_30_1 = select i1 %tmp_3, i32 %a_row_30, i32 %a_row_30_2_load

]]></Node>
<StgValue><ssdm name="a_row_30_1"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:129  %a_row_29_1 = select i1 %tmp_3, i32 %a_row_29, i32 %a_row_29_2_load

]]></Node>
<StgValue><ssdm name="a_row_29_1"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:130  %a_row_28_1 = select i1 %tmp_3, i32 %a_row_28, i32 %a_row_28_2_load

]]></Node>
<StgValue><ssdm name="a_row_28_1"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:135  %a_row_23_1 = select i1 %tmp_3, i32 %a_row_23, i32 %a_row_23_2_load

]]></Node>
<StgValue><ssdm name="a_row_23_1"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:136  %a_row_22_1 = select i1 %tmp_3, i32 %a_row_22, i32 %a_row_22_2_load

]]></Node>
<StgValue><ssdm name="a_row_22_1"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:137  %a_row_21_1 = select i1 %tmp_3, i32 %a_row_21, i32 %a_row_21_2_load

]]></Node>
<StgValue><ssdm name="a_row_21_1"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:138  %a_row_20_1 = select i1 %tmp_3, i32 %a_row_20, i32 %a_row_20_2_load

]]></Node>
<StgValue><ssdm name="a_row_20_1"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:143  %a_row_15_1 = select i1 %tmp_3, i32 %a_row_15, i32 %a_row_15_2_load

]]></Node>
<StgValue><ssdm name="a_row_15_1"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:144  %a_row_14_1 = select i1 %tmp_3, i32 %a_row_14, i32 %a_row_14_2_load

]]></Node>
<StgValue><ssdm name="a_row_14_1"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:145  %a_row_13_1 = select i1 %tmp_3, i32 %a_row_13, i32 %a_row_13_2_load

]]></Node>
<StgValue><ssdm name="a_row_13_1"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:146  %a_row_12_1 = select i1 %tmp_3, i32 %a_row_12, i32 %a_row_12_2_load

]]></Node>
<StgValue><ssdm name="a_row_12_1"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:151  %a_row_7_1 = select i1 %tmp_3, i32 %a_row_7, i32 %a_row_7_2_load

]]></Node>
<StgValue><ssdm name="a_row_7_1"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:152  %a_row_6_1 = select i1 %tmp_3, i32 %a_row_6, i32 %a_row_6_2_load

]]></Node>
<StgValue><ssdm name="a_row_6_1"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:153  %a_row_5_1 = select i1 %tmp_3, i32 %a_row_5, i32 %a_row_5_2_load

]]></Node>
<StgValue><ssdm name="a_row_5_1"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:154  %a_row_4_1 = select i1 %tmp_3, i32 %a_row_4, i32 %a_row_4_2_load

]]></Node>
<StgValue><ssdm name="a_row_4_1"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:159  store i32 %a_row_31_1, i32* %a_row_31_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:160  store i32 %a_row_30_1, i32* %a_row_30_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:161  store i32 %a_row_29_1, i32* %a_row_29_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:162  store i32 %a_row_28_1, i32* %a_row_28_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:167  store i32 %a_row_23_1, i32* %a_row_23_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:168  store i32 %a_row_22_1, i32* %a_row_22_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:169  store i32 %a_row_21_1, i32* %a_row_21_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:170  store i32 %a_row_20_1, i32* %a_row_20_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:175  store i32 %a_row_15_1, i32* %a_row_15_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:176  store i32 %a_row_14_1, i32* %a_row_14_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:177  store i32 %a_row_13_1, i32* %a_row_13_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:178  store i32 %a_row_12_1, i32* %a_row_12_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:183  store i32 %a_row_7_1, i32* %a_row_7_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:184  store i32 %a_row_6_1, i32* %a_row_6_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:185  store i32 %a_row_5_1, i32* %a_row_5_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:186  store i32 %a_row_4_1, i32* %a_row_4_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:68  %b_0_load_7 = load i32* %b_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_7"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:69  %b_copy_7_addr = getelementptr [32 x i32]* %b_copy_7, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_7_addr"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:70  store i32 %b_0_load_7, i32* %b_copy_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:92  %b_1_load_7 = load i32* %b_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_7"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:93  %b_copy_15_addr = getelementptr [32 x i32]* %b_copy_15, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_15_addr"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:94  store i32 %b_1_load_7, i32* %b_copy_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:116  %b_2_load_7 = load i32* %b_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_7"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:117  %b_copy_23_addr = getelementptr [32 x i32]* %b_copy_23, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_23_addr"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:118  store i32 %b_2_load_7, i32* %b_copy_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:140  %b_3_load_7 = load i32* %b_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_7"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:141  %b_copy_31_addr = getelementptr [32 x i32]* %b_copy_31, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_copy_31_addr"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:142  store i32 %b_3_load_7, i32* %b_copy_31_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:143  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="6">
<![CDATA[
.loopexit:1  %tmp_9_cast = zext i6 %j_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:2  %tmp_29 = add i12 %tmp_22_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = mul nsw i32 %a_row_0_1, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_2_1 = mul nsw i32 %a_row_1_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:13  %tmp_2_2 = mul nsw i32 %a_row_2_1, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_2_3 = mul nsw i32 %a_row_3_1, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_2_4 = mul nsw i32 %a_row_4_1, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:21  %b_copy_5_load = load i32* %b_copy_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_5_load"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:23  %b_copy_6_addr_1 = getelementptr [32 x i32]* %b_copy_6, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_6_addr_1"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:24  %b_copy_6_load = load i32* %b_copy_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_6_load"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_2_8 = mul nsw i32 %a_row_8_1, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:34  %tmp_2_9 = mul nsw i32 %a_row_9_1, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:37  %tmp_2_s = mul nsw i32 %a_row_10_1, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_2_10 = mul nsw i32 %a_row_11_1, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_2_11 = mul nsw i32 %a_row_12_1, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:45  %b_copy_13_load = load i32* %b_copy_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_13_load"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:47  %b_copy_14_addr_1 = getelementptr [32 x i32]* %b_copy_14, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_14_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:48  %b_copy_14_load = load i32* %b_copy_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_14_load"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_2_15 = mul nsw i32 %a_row_16_1, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:58  %tmp_2_16 = mul nsw i32 %a_row_17_1, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:61  %tmp_2_17 = mul nsw i32 %a_row_18_1, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_2_18 = mul nsw i32 %a_row_19_1, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_2_19 = mul nsw i32 %a_row_20_1, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:69  %b_copy_21_load = load i32* %b_copy_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_21_load"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:71  %b_copy_22_addr_1 = getelementptr [32 x i32]* %b_copy_22, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_22_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:72  %b_copy_22_load = load i32* %b_copy_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_22_load"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_2_23 = mul nsw i32 %a_row_24_1, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:82  %tmp_2_24 = mul nsw i32 %a_row_25_1, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:85  %tmp_2_25 = mul nsw i32 %a_row_26_1, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_2_26 = mul nsw i32 %a_row_27_1, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_2_27 = mul nsw i32 %a_row_28_1, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:93  %b_copy_29_load = load i32* %b_copy_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_29_load"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:95  %b_copy_30_addr_1 = getelementptr [32 x i32]* %b_copy_30, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_30_addr_1"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:96  %b_copy_30_load = load i32* %b_copy_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_30_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="654" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = mul nsw i32 %a_row_0_1, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_2_1 = mul nsw i32 %a_row_1_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:13  %tmp_2_2 = mul nsw i32 %a_row_2_1, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_2_3 = mul nsw i32 %a_row_3_1, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_2_4 = mul nsw i32 %a_row_4_1, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %tmp_2_5 = mul nsw i32 %a_row_5_1, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:24  %b_copy_6_load = load i32* %b_copy_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_6_load"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:26  %b_copy_7_addr_1 = getelementptr [32 x i32]* %b_copy_7, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_7_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:27  %b_copy_7_load = load i32* %b_copy_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_7_load"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_2_8 = mul nsw i32 %a_row_8_1, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:34  %tmp_2_9 = mul nsw i32 %a_row_9_1, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:37  %tmp_2_s = mul nsw i32 %a_row_10_1, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_2_10 = mul nsw i32 %a_row_11_1, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_2_11 = mul nsw i32 %a_row_12_1, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:46  %tmp_2_12 = mul nsw i32 %a_row_13_1, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:48  %b_copy_14_load = load i32* %b_copy_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_14_load"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:50  %b_copy_15_addr_1 = getelementptr [32 x i32]* %b_copy_15, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_15_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:51  %b_copy_15_load = load i32* %b_copy_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_15_load"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_2_15 = mul nsw i32 %a_row_16_1, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:58  %tmp_2_16 = mul nsw i32 %a_row_17_1, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:61  %tmp_2_17 = mul nsw i32 %a_row_18_1, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_2_18 = mul nsw i32 %a_row_19_1, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_2_19 = mul nsw i32 %a_row_20_1, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:70  %tmp_2_20 = mul nsw i32 %a_row_21_1, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:72  %b_copy_22_load = load i32* %b_copy_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_22_load"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:74  %b_copy_23_addr_1 = getelementptr [32 x i32]* %b_copy_23, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_23_addr_1"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:75  %b_copy_23_load = load i32* %b_copy_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_23_load"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_2_23 = mul nsw i32 %a_row_24_1, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:82  %tmp_2_24 = mul nsw i32 %a_row_25_1, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:85  %tmp_2_25 = mul nsw i32 %a_row_26_1, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_2_26 = mul nsw i32 %a_row_27_1, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_2_27 = mul nsw i32 %a_row_28_1, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:94  %tmp_2_28 = mul nsw i32 %a_row_29_1, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:96  %b_copy_30_load = load i32* %b_copy_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_30_load"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:98  %b_copy_31_addr_1 = getelementptr [32 x i32]* %b_copy_31, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="b_copy_31_addr_1"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:99  %b_copy_31_load = load i32* %b_copy_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_31_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="690" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_2_1 = mul nsw i32 %a_row_1_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:13  %tmp_2_2 = mul nsw i32 %a_row_2_1, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_2_3 = mul nsw i32 %a_row_3_1, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_2_4 = mul nsw i32 %a_row_4_1, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %tmp_2_5 = mul nsw i32 %a_row_5_1, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %tmp_2_6 = mul nsw i32 %a_row_6_1, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:27  %b_copy_7_load = load i32* %b_copy_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_7_load"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:34  %tmp_2_9 = mul nsw i32 %a_row_9_1, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:37  %tmp_2_s = mul nsw i32 %a_row_10_1, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_2_10 = mul nsw i32 %a_row_11_1, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_2_11 = mul nsw i32 %a_row_12_1, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:46  %tmp_2_12 = mul nsw i32 %a_row_13_1, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:49  %tmp_2_13 = mul nsw i32 %a_row_14_1, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:51  %b_copy_15_load = load i32* %b_copy_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_15_load"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:58  %tmp_2_16 = mul nsw i32 %a_row_17_1, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:61  %tmp_2_17 = mul nsw i32 %a_row_18_1, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_2_18 = mul nsw i32 %a_row_19_1, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_2_19 = mul nsw i32 %a_row_20_1, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:70  %tmp_2_20 = mul nsw i32 %a_row_21_1, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:73  %tmp_2_21 = mul nsw i32 %a_row_22_1, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:75  %b_copy_23_load = load i32* %b_copy_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_23_load"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:82  %tmp_2_24 = mul nsw i32 %a_row_25_1, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:85  %tmp_2_25 = mul nsw i32 %a_row_26_1, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_2_26 = mul nsw i32 %a_row_27_1, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_2_27 = mul nsw i32 %a_row_28_1, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:94  %tmp_2_28 = mul nsw i32 %a_row_29_1, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:97  %tmp_2_29 = mul nsw i32 %a_row_30_1, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:99  %b_copy_31_load = load i32* %b_copy_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_31_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="718" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:13  %tmp_2_2 = mul nsw i32 %a_row_2_1, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_2_3 = mul nsw i32 %a_row_3_1, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_2_4 = mul nsw i32 %a_row_4_1, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %tmp_2_5 = mul nsw i32 %a_row_5_1, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %tmp_2_6 = mul nsw i32 %a_row_6_1, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_2_7 = mul nsw i32 %a_row_7_1, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:37  %tmp_2_s = mul nsw i32 %a_row_10_1, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_2_10 = mul nsw i32 %a_row_11_1, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_2_11 = mul nsw i32 %a_row_12_1, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:46  %tmp_2_12 = mul nsw i32 %a_row_13_1, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:49  %tmp_2_13 = mul nsw i32 %a_row_14_1, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_2_14 = mul nsw i32 %a_row_15_1, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:61  %tmp_2_17 = mul nsw i32 %a_row_18_1, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_2_18 = mul nsw i32 %a_row_19_1, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_2_19 = mul nsw i32 %a_row_20_1, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:70  %tmp_2_20 = mul nsw i32 %a_row_21_1, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:73  %tmp_2_21 = mul nsw i32 %a_row_22_1, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_2_22 = mul nsw i32 %a_row_23_1, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:85  %tmp_2_25 = mul nsw i32 %a_row_26_1, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_2_26 = mul nsw i32 %a_row_27_1, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_2_27 = mul nsw i32 %a_row_28_1, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:94  %tmp_2_28 = mul nsw i32 %a_row_29_1, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:97  %tmp_2_29 = mul nsw i32 %a_row_30_1, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_2_30 = mul nsw i32 %a_row_31_1, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:101  %tmp4 = add i32 %tmp_2_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:108  %tmp11 = add i32 %tmp_2_9, %tmp_2_8

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:116  %tmp19 = add i32 %tmp_2_16, %tmp_2_15

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:123  %tmp26 = add i32 %tmp_2_24, %tmp_2_23

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="746" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_2_3 = mul nsw i32 %a_row_3_1, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_2_4 = mul nsw i32 %a_row_4_1, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %tmp_2_5 = mul nsw i32 %a_row_5_1, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %tmp_2_6 = mul nsw i32 %a_row_6_1, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_2_7 = mul nsw i32 %a_row_7_1, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_2_10 = mul nsw i32 %a_row_11_1, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_2_11 = mul nsw i32 %a_row_12_1, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:46  %tmp_2_12 = mul nsw i32 %a_row_13_1, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:49  %tmp_2_13 = mul nsw i32 %a_row_14_1, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_2_14 = mul nsw i32 %a_row_15_1, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_2_18 = mul nsw i32 %a_row_19_1, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_2_19 = mul nsw i32 %a_row_20_1, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:70  %tmp_2_20 = mul nsw i32 %a_row_21_1, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:73  %tmp_2_21 = mul nsw i32 %a_row_22_1, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_2_22 = mul nsw i32 %a_row_23_1, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_2_26 = mul nsw i32 %a_row_27_1, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_2_27 = mul nsw i32 %a_row_28_1, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:94  %tmp_2_28 = mul nsw i32 %a_row_29_1, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:97  %tmp_2_29 = mul nsw i32 %a_row_30_1, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_2_30 = mul nsw i32 %a_row_31_1, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="766" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_2_4 = mul nsw i32 %a_row_4_1, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %tmp_2_5 = mul nsw i32 %a_row_5_1, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %tmp_2_6 = mul nsw i32 %a_row_6_1, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_2_7 = mul nsw i32 %a_row_7_1, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_2_11 = mul nsw i32 %a_row_12_1, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:46  %tmp_2_12 = mul nsw i32 %a_row_13_1, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:49  %tmp_2_13 = mul nsw i32 %a_row_14_1, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_2_14 = mul nsw i32 %a_row_15_1, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_2_19 = mul nsw i32 %a_row_20_1, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:70  %tmp_2_20 = mul nsw i32 %a_row_21_1, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:73  %tmp_2_21 = mul nsw i32 %a_row_22_1, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_2_22 = mul nsw i32 %a_row_23_1, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_2_27 = mul nsw i32 %a_row_28_1, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:94  %tmp_2_28 = mul nsw i32 %a_row_29_1, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:97  %tmp_2_29 = mul nsw i32 %a_row_30_1, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_2_30 = mul nsw i32 %a_row_31_1, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:102  %tmp5 = add i32 %tmp_2_3, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:103  %tmp3 = add i32 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:109  %tmp12 = add i32 %tmp_2_10, %tmp_2_s

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:110  %tmp10 = add i32 %tmp11, %tmp12

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:117  %tmp20 = add i32 %tmp_2_18, %tmp_2_17

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:118  %tmp18 = add i32 %tmp19, %tmp20

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:124  %tmp27 = add i32 %tmp_2_26, %tmp_2_25

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:125  %tmp25 = add i32 %tmp26, %tmp27

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="790" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %tmp_2_5 = mul nsw i32 %a_row_5_1, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %tmp_2_6 = mul nsw i32 %a_row_6_1, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_2_7 = mul nsw i32 %a_row_7_1, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:46  %tmp_2_12 = mul nsw i32 %a_row_13_1, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:49  %tmp_2_13 = mul nsw i32 %a_row_14_1, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_2_14 = mul nsw i32 %a_row_15_1, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:70  %tmp_2_20 = mul nsw i32 %a_row_21_1, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="797" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:73  %tmp_2_21 = mul nsw i32 %a_row_22_1, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_2_22 = mul nsw i32 %a_row_23_1, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="799" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:94  %tmp_2_28 = mul nsw i32 %a_row_29_1, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="800" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:97  %tmp_2_29 = mul nsw i32 %a_row_30_1, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="801" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_2_30 = mul nsw i32 %a_row_31_1, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="802" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %tmp_2_6 = mul nsw i32 %a_row_6_1, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="803" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_2_7 = mul nsw i32 %a_row_7_1, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="804" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:49  %tmp_2_13 = mul nsw i32 %a_row_14_1, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="805" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_2_14 = mul nsw i32 %a_row_15_1, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="806" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:73  %tmp_2_21 = mul nsw i32 %a_row_22_1, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="807" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_2_22 = mul nsw i32 %a_row_23_1, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="808" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:97  %tmp_2_29 = mul nsw i32 %a_row_30_1, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="809" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_2_30 = mul nsw i32 %a_row_31_1, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="810" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:104  %tmp7 = add i32 %tmp_2_5, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="811" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:111  %tmp14 = add i32 %tmp_2_12, %tmp_2_11

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="812" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:119  %tmp22 = add i32 %tmp_2_20, %tmp_2_19

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="813" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:126  %tmp29 = add i32 %tmp_2_28, %tmp_2_27

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="814" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_2_7 = mul nsw i32 %a_row_7_1, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="815" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_2_14 = mul nsw i32 %a_row_15_1, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="816" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_2_22 = mul nsw i32 %a_row_23_1, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="817" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_2_30 = mul nsw i32 %a_row_31_1, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="818" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:105  %tmp8 = add i32 %tmp_2_7, %tmp_2_6

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:106  %tmp6 = add i32 %tmp7, %tmp8

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:107  %tmp2 = add i32 %tmp3, %tmp6

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:112  %tmp15 = add i32 %tmp_2_14, %tmp_2_13

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:113  %tmp13 = add i32 %tmp14, %tmp15

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:114  %tmp9 = add i32 %tmp10, %tmp13

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:115  %tmp1 = add i32 %tmp2, %tmp9

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:120  %tmp23 = add i32 %tmp_2_22, %tmp_2_21

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:121  %tmp21 = add i32 %tmp22, %tmp23

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:122  %tmp17 = add i32 %tmp18, %tmp21

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:127  %tmp30 = add i32 %tmp_2_30, %tmp_2_29

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="829" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:128  %tmp28 = add i32 %tmp29, %tmp30

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="830" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:129  %tmp24 = add i32 %tmp25, %tmp28

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="831" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="12">
<![CDATA[
.loopexit:3  %tmp_30_cast = zext i12 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %c_addr = getelementptr [1024 x i32]* %c, i64 0, i64 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:130  %tmp16 = add i32 %tmp17, %tmp24

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:131  %tmp_5_s = add nsw i32 %tmp1, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit:132  store i32 %tmp_5_s, i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:133  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:135  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
