
*** Running vivado
    with args -log device.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source device.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source device.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/utils_1/imports/synth_1/device.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/utils_1/imports/synth_1/device.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top device -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'data_enable' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/data_enable.sv:1]
INFO: [Synth 8-6157] synthesizing module 'n_bit_multiadder' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/n_bit_multiadder.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_multiadder' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/n_bit_multiadder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SumVecOperation' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/SumVecOperation.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SumVecOperation' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/SumVecOperation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'AvgVecOperation' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/AvgVecOperation.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AvgVecOperation' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/AvgVecOperation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ManDisOperation' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/ManDisOperation.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter DEEPTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized1' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter DEEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized2' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DEEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized3' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized4' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized5' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEEPTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized6' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEEPTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized7' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter DEEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized8' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter DEEPTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized8' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized7' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized6' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized5' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized4' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized3' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized2' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized1' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ManDisOperation' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/ManDisOperation.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/device.sv:191]
INFO: [Synth 8-6155] done synthesizing module 'device' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/device.sv:2]
WARNING: [Synth 8-7129] Port clk in module adder_tree__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module data_enable is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:41 ; elapsed = 00:16:46 . Memory (MB): peak = 4512.629 ; gain = 3239.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:42 ; elapsed = 00:16:48 . Memory (MB): peak = 4512.629 ; gain = 3239.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:42 ; elapsed = 00:16:48 . Memory (MB): peak = 4512.629 ; gain = 3239.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4512.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/device_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/device_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4512.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 4512.629 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:16:46 ; elapsed = 00:18:05 . Memory (MB): peak = 4512.629 ; gain = 3239.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:16:46 ; elapsed = 00:18:05 . Memory (MB): peak = 4512.629 ; gain = 3239.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:16:46 ; elapsed = 00:18:06 . Memory (MB): peak = 4512.629 ; gain = 3239.707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'save_and_transmit'
