<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_2E423612-88A0-493B-9DC1-07E902A59547"><title>VCCPRIM_IO (T4 PCB)</title><body><section id="SECTION_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 3, Layer 8 and Layer 10. Adjacent layer from VCCPRIM_IO power plane should be ground.</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row><row><entry><p>2</p></entry><entry><p>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 10</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_IO VRM uses differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(DF8) and ground sense line connected to SENSE_VSS_VCCPRIM_IO(DF9)</p></entry><entry><p>VCCPRIM_IO_2</p></entry></row><row><entry><p>4</p></entry><entry><p>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5.</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_1_3"><title>VCCPRIM_IO_1</title><image href="FIG_vccprim_io_1_3.png" scalefit="yes" id="IMG_vccprim_io_1_3_png" /></fig><fig id="FIG_vccprim_io_2_3"><title>VCCPRIM_IO_2</title><image href="FIG_vccprim_io_2_3.png" scalefit="yes" id="IMG_vccprim_io_2_3_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</p></entry></row><row><entry><p>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402 → 0603 → 0805 →Bulk</p></entry></row><row><entry><p>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</p></entry></row><row><entry><p>Align capacitor pads to the current path flowing from VR to package</p></entry></row><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary Side</p></entry><entry><p>0805</p></entry><entry><p>47uF</p></entry><entry><p>4</p></entry><entry><p>Place near the VCCPRIM_IO VRM output</p></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side </p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>3</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p><p /></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>3</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side </p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>4</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p><p /></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side (Inductor)</p></entry><entry><p>0603</p></entry><entry><p>1 uH</p></entry><entry><p>1</p></entry><entry><p>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail with ESR = 350mO</p></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402/0603</p></entry><entry><p>22 uF</p></entry><entry><p>1</p></entry><entry><p>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</p></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>1</p></entry><entry><p>Place right below the VCCPRIM_IO_FLTR BGA</p></entry><entry><p>VCCPRIM_IO_3,VCCPRIM_IO_4</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_3_3"><title>VCCPRIM_IO_3</title><image href="FIG_vccprim_io_3_3.png" scalefit="yes" id="IMG_vccprim_io_3_3_png" /></fig><fig id="FIG_vccprim_io_4_3"><title>VCCPRIM_IO_4</title><image href="FIG_vccprim_io_4_3.png" scalefit="yes" id="IMG_vccprim_io_4_3_png" /></fig></section></body></topic>