// This program was cloned from: https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System
// License: MIT License

module tcp_ip_stack (
  input wire clk,
  input wire rst_n,
  
  // Application layer interface
  input wire [31:0] app_tx_data,
  input wire app_tx_valid,
  output reg app_tx_ready,
  output reg [31:0] app_rx_data,
  output reg app_rx_valid,
  input wire app_rx_ready,
  
  // Ethernet interface
  output reg [31:0] eth_tx_data,
  output reg eth_tx_valid,
  input wire eth_tx_ready,
  input wire [31:0] eth_rx_data,
  input wire eth_rx_valid,
  output reg eth_rx_ready
);

  // TCP/IP stack parameters
  parameter LOCAL_IP = 32'hC0A80001; // 192.168.0.1
  parameter LOCAL_PORT = 16'h1234;
  parameter REMOTE_IP = 32'hC0A80002; // 192.168.0.2
  parameter REMOTE_PORT = 16'h5678;

  // TCP state machine
  parameter CLOSED = 2'b00;
  parameter SYN_SENT = 2'b01;
  parameter ESTABLISHED = 2'b10;
  parameter FIN_WAIT = 2'b11;

  reg [1:0] tcp_state;
  reg [31:0] tcp_seq_num;
  reg [31:0] tcp_ack_num;

  // Packet buffers
  reg [31:0] tx_buffer [0:255];
  reg [7:0] tx_head, tx_tail;
  reg [31:0] rx_buffer [0:255];
  reg [7:0] rx_head, rx_tail;

  // TCP/IP stack logic
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      // Reset logic
      tcp_state <= CLOSED;
      tcp_seq_num <= 0;
      tcp_ack_num <= 0;
      tx_head <= 0;
      tx_tail <= 0;
      rx_head <= 0;
      rx_tail <= 0;
      app_tx_ready <= 0;
      app_rx_valid <= 0;
      eth_tx_valid <= 0;
      eth_rx_ready <= 0;
    end else begin
      case (tcp_state)
        CLOSED: begin
          if (app_tx_valid) begin
            // Send SYN packet
            tcp_state <= SYN_SENT;
            tcp_seq_num <= {$random} % 32'hFFFFFFFF;
            tx_buffer[tx_tail] <= {tcp_seq_num, 16'h0002}; // SYN flag
            tx_tail <= tx_tail + 1;
          end
        end
        SYN_SENT: begin
          if (eth_rx_valid && eth_rx_data[31:16] == {LOCAL_IP, LOCAL_PORT} &&
              eth_rx_data[15:0] == {REMOTE_IP, REMOTE_PORT} && eth_rx_data[15] == 1'b1) begin
            // Received SYN-ACK packet
            tcp_state <= ESTABLISHED;
            tcp_ack_num <= eth_rx_data[31:0] + 1;
            tx_buffer[tx_tail] <= {tcp_seq_num, tcp_ack_num, 16'h0010}; // ACK flag
            tx_tail <= tx_tail + 1;
          end
        end
        ESTABLISHED: begin
          if (app_tx_valid && app_tx_ready) begin
            // Send data packet
            tx_buffer[tx_tail] <= {tcp_seq_num, tcp_ack_num, 16'h0018, app_tx_data}; // PSH-ACK flags
            tx_tail <= tx_tail + 1;
            tcp_seq_num <= tcp_seq_num + 1;
          end
          if (eth_rx_valid && eth_rx_data[31:16] == {LOCAL_IP, LOCAL_PORT} &&
              eth_rx_data[15:0] == {REMOTE_IP, REMOTE_PORT}) begin
            if (eth_rx_data[15] == 1'b1 && eth_rx_data[14] == 1'b1) begin
              // Received FIN-ACK packet
              tcp_state <= FIN_WAIT;
              tcp_ack_num <= eth_rx_data[31:0] + 1;
              tx_buffer[tx_tail] <= {tcp_seq_num, tcp_ack_num, 16'h0011}; // FIN-ACK flags
              tx_tail <= tx_tail + 1;
            end else if (eth_rx_data[13] == 1'b1) begin
              // Received data packet
              rx_buffer[rx_tail] <= eth_rx_data[31:0];
              rx_tail <= rx_tail + 1;
              tcp_ack_num <= eth_rx_data[31:0] + 1;
              tx_buffer[tx_tail] <= {tcp_seq_num, tcp_ack_num, 16'h0010}; // ACK flag
              tx_tail <= tx_tail + 1;
            end
          end
        end
        FIN_WAIT: begin
          // Wait for application to close connection
          if (app_rx_ready && app_rx_valid) begin
            tcp_state <= CLOSED;
          end
        end
      endcase

      // Transmit packet
      if (eth_tx_ready && tx_head != tx_tail) begin
        eth_tx_data <= {LOCAL_IP, LOCAL_PORT, REMOTE_IP, REMOTE_PORT, tx_buffer[tx_head]};
        eth_tx_valid <= 1;
        tx_head <= tx_head + 1;
      end else begin
        eth_tx_valid <= 0;
      end

      // Receive packet
      if (app_rx_ready && rx_head != rx_tail) begin
        app_rx_data <= rx_buffer[rx_head];
        app_rx_valid <= 1;
        rx_head <= rx_head + 1;
      end else begin
        app_rx_valid <= 0;
      end

      // Update ready signals
      app_tx_ready <= (tcp_state == ESTABLISHED) && (tx_tail - tx_head < 256);
      eth_rx_ready <= (tcp_state == ESTABLISHED) && (rx_tail - rx_head < 256);
    end
  end

endmodule