{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@84:94@HdlIdDef", "//   dst = m_axis_* = rd\n//\n\nlocalparam RAM_LATENCY = 2;\n\nlocalparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);\nlocalparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@85:95", "//\n\nlocalparam RAM_LATENCY = 2;\n\nlocalparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);\nlocalparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\n"], ["hdl/library/util_do_ram/util_do_ram.v@82:92", ");\n//   src = s_axis_* = wr\n//   dst = m_axis_* = rd\n//\n\nlocalparam RAM_LATENCY = 2;\n\nlocalparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);\nlocalparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\n"]], "Diff Content": {"Delete": [[89, "localparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);\n"]], "Add": []}}