

================================================================
== Vivado HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Tue Dec  4 08:52:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.370|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|     19|     120|    1759|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     195|
|Memory           |        -|      -|     168|     293|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        0|      -|    1172|     384|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     21|    1460|    2631|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |HoughLinesP_Core_fYi_U29  |HoughLinesP_Core_fYi  |        0|      0|  0|  65|
    |HoughLinesP_Core_g8j_U30  |HoughLinesP_Core_g8j  |        0|      0|  0|  65|
    |HoughLinesP_Core_g8j_U31  |HoughLinesP_Core_g8j  |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 195|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |HoughLinesP_Core_hbi_U32  |HoughLinesP_Core_hbi  |  i0 * i0  |
    |HoughLinesP_Core_ibs_U33  |HoughLinesP_Core_ibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U  |sin_or_cos_float_bkb  |        0|  100|   21|    13|  100|     1|         1300|
    |second_order_float_2_U  |sin_or_cos_float_cud  |        0|   30|  120|   256|   30|     1|         7680|
    |second_order_float_3_U  |sin_or_cos_float_dEe  |        0|   23|   92|   256|   23|     1|         5888|
    |second_order_float_s_U  |sin_or_cos_float_eOg  |        0|   15|   60|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  168|  293|   781|  168|     4|        18708|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_1_fu_788_p2               |     *    |      1|   0|   33|          23|          22|
    |p_Val2_22_fu_860_p2              |     *    |      3|   0|   29|          30|          29|
    |r_V_4_fu_346_p2                  |     *    |     15|   0|   91|          80|          24|
    |expv_op_fu_280_p2                |     +    |      0|   0|   15|           7|           8|
    |p_i_fu_377_p2                    |     +    |      0|   0|   15|           8|           8|
    |r_V_fu_846_p2                    |     +    |      0|   0|   37|          30|          30|
    |shift_2_1_i_fu_999_p2            |     +    |      0|   0|   39|           5|          32|
    |tmp_fu_828_p2                    |     +    |      0|   0|   30|          23|          23|
    |tmp_i3_fu_1019_p2                |     +    |      0|   0|   16|           7|           9|
    |Ex_V_fu_483_p2                   |     -    |      0|   0|   15|           8|           8|
    |newexp_fu_1029_p2                |     -    |      0|   0|   39|          32|          32|
    |p_Val2_i_fu_399_p2               |     -    |      0|   0|   65|           1|          58|
    |tmp_10_i_fu_510_p2               |     -    |      0|   0|   16|           1|           9|
    |ap_block_pp0_stage0_11001        |    and   |      0|   0|    2|           1|           1|
    |not_or_cond_demorgan_fu_1120_p2  |    and   |      0|   0|    2|           1|           1|
    |or_cond_112_fu_743_p2            |    and   |      0|   0|    2|           1|           1|
    |p_din_sign_V_fu_747_p2           |    and   |      0|   0|    2|           1|           1|
    |p_results_sign_V_ret_fu_757_p2   |    and   |      0|   0|    2|           1|           1|
    |tmp_i15_i_fu_976_p3              |   cttz   |      0|  40|   36|          32|           0|
    |tmp_i_i_fu_954_p3                |   cttz   |      0|  40|   36|          32|           0|
    |val_assign_fu_447_p3             |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_274_p2              |   icmp   |      0|   0|   11|           8|           7|
    |tmp_20_fu_497_p2                 |   icmp   |      0|   0|   11|           8|           1|
    |tmp_21_fu_372_p2                 |   icmp   |      0|   0|   18|          23|           1|
    |tmp_22_fu_502_p2                 |   icmp   |      0|   0|   11|           8|           2|
    |tmp_3_i_fu_1043_p2               |   icmp   |      0|   0|   18|          29|           1|
    |tmp_68_i1_fu_993_p2              |   icmp   |      0|   0|   18|          32|           5|
    |tmp_12_i_fu_534_p2               |   lshr   |      0|   0|   74|          29|          29|
    |or_cond_fu_1138_p2               |    or    |      0|   0|    2|           1|           1|
    |or_cond_i_fu_1048_p2             |    or    |      0|   0|    2|           1|           1|
    |tmp_9_fu_1100_p2                 |    or    |      0|   0|    2|           1|           1|
    |Mx_V_read_assign_fu_834_p3       |  select  |      0|   0|   29|           1|           2|
    |addr_V_fu_286_p3                 |  select  |      0|   0|    8|           1|           6|
    |cos_basis_fu_583_p3              |  select  |      0|   0|    2|           1|           1|
    |newSel1_fu_1142_p3               |  select  |      0|   0|   23|           1|           1|
    |newSel_cast_fu_1130_p3           |  select  |      0|   0|    2|           1|           2|
    |out_exp_V_fu_1093_p3             |  select  |      0|   0|    2|           1|           2|
    |p_Ex_V_ret_fu_896_p3             |  select  |      0|   0|    8|           1|           1|
    |p_Result_s_fu_763_p3             |  select  |      0|   0|    2|           1|           1|
    |p_Val2_10_fu_404_p3              |  select  |      0|   0|   58|           1|          58|
    |p_Val2_29_fu_389_p3              |  select  |      0|   0|    3|           1|           1|
    |p_cast_cast_cast_fu_1086_p3      |  select  |      0|   0|    7|           1|           7|
    |p_results_exp_V_ret_fu_1105_p3   |  select  |      0|   0|    8|           1|           8|
    |ret_V_3_fu_1113_p3               |  select  |      0|   0|    8|           1|           8|
    |ret_V_4_fu_1150_p3               |  select  |      0|   0|   23|           1|          23|
    |sh_assign_fu_516_p3              |  select  |      0|   0|    9|           1|           9|
    |shift_1_i_fu_1011_p3             |  select  |      0|   0|   32|           1|          32|
    |ssdm_int_V_write_ass_fu_549_p3   |  select  |      0|   0|   32|           1|          32|
    |storemerge_i_fu_382_p3           |  select  |      0|   0|    8|           1|           8|
    |tmp_19_fu_735_p3                 |  select  |      0|   0|    2|           1|           1|
    |tmp_5_fu_1078_p3                 |  select  |      0|   0|   23|           1|          23|
    |p_Val2_12_fu_463_p2              |    shl   |      0|   0|  170|          58|          58|
    |r_V_3_fu_316_p2                  |    shl   |      0|   0|  330|         100|         100|
    |tmp_13_i_fu_543_p2               |    shl   |      0|   0|   85|          32|          32|
    |tmp_67_1_i_fu_1005_p2            |    shl   |      0|   0|   74|          29|          29|
    |tmp_67_i1_fu_988_p2              |    shl   |      0|   0|   74|          29|          29|
    |ap_enable_pp0                    |    xor   |      0|   0|    2|           1|           2|
    |not_do_cos_i_fu_627_p2           |    xor   |      0|   0|    2|           1|           2|
    |not_or_cond_fu_1124_p2           |    xor   |      0|   0|    2|           1|           2|
    |sin_basis_fu_632_p2              |    xor   |      0|   0|    2|           1|           1|
    |tmp_8_fu_752_p2                  |    xor   |      0|   0|    2|           1|           2|
    |tmp_s_fu_577_p2                  |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |     19| 120| 1759|         770|         831|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1262                   |   8|   0|    8|          0|
    |Med_V_reg_1227                  |  80|   0|   80|          0|
    |Mx_V_reg_1255                   |  29|   0|   29|          0|
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |closepath_reg_1211              |   1|   0|    1|          0|
    |cos_basis_reg_1288              |   1|   0|    1|          0|
    |do_cos_read_reg_1185            |   1|   0|    1|          0|
    |isNeg_reg_1268                  |   1|   0|    1|          0|
    |loc_V_1_reg_1205                |  23|   0|   23|          0|
    |loc_V_1_reg_1205_pp0_iter1_reg  |  23|   0|   23|          0|
    |loc_V_reg_1198                  |   8|   0|    8|          0|
    |or_cond_112_reg_1319            |   1|   0|    1|          0|
    |p_Result_22_reg_1192            |   1|   0|    1|          0|
    |p_Result_90_i_reg_1346          |  16|   0|   16|          0|
    |p_Result_i1_reg_1351            |  13|   0|   13|          0|
    |p_Result_s_reg_1325             |   1|   0|    1|          0|
    |p_Val2_17_reg_1294              |  22|   0|   22|          0|
    |p_Val2_21_reg_1330              |  29|   0|   29|          0|
    |p_Val2_29_reg_1249              |   3|   0|    3|          0|
    |p_Val2_8_reg_1232               |  58|   0|   58|          0|
    |result_V_reg_1340               |  29|   0|   29|          0|
    |tmp_20_reg_1274                 |   1|   0|    1|          0|
    |tmp_21_reg_1243                 |   1|   0|    1|          0|
    |tmp_22_reg_1280                 |   1|   0|    1|          0|
    |tmp_38_reg_1222                 |   4|   0|    4|          0|
    |tmp_4_i_reg_1238                |   3|   0|    3|          0|
    |tmp_71_i_reg_1299               |  15|   0|   15|          0|
    |tmp_reg_1335                    |  23|   0|   23|          0|
    |Ex_V_reg_1262                   |  64|  32|    8|          0|
    |Mx_V_reg_1255                   |  64|  32|   29|          0|
    |closepath_reg_1211              |  64|  32|    1|          0|
    |cos_basis_reg_1288              |  64|  32|    1|          0|
    |do_cos_read_reg_1185            |  64|  32|    1|          0|
    |loc_V_reg_1198                  |  64|  32|    8|          0|
    |or_cond_112_reg_1319            |  64|  32|    1|          0|
    |p_Result_22_reg_1192            |  64|  32|    1|          0|
    |p_Result_s_reg_1325             |  64|  32|    1|          0|
    |tmp_20_reg_1274                 |  64|  32|    1|          0|
    |tmp_21_reg_1243                 |  64|  32|    1|          0|
    |tmp_22_reg_1280                 |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1172| 384|  458|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | sin_or_cos<float> | return value |
|t_in       |  in |   32|   ap_none  |        t_in       |    scalar    |
|do_cos     |  in |    1|   ap_none  |       do_cos      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%do_cos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %do_cos) nounwind"   --->   Operation 9 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind"   --->   Operation 10 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %t_in_read to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:249]   --->   Operation 11 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:249]   --->   Operation 12 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:249]   --->   Operation 13 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:249]   --->   Operation 14 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%closepath = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:476->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 15 'icmp' 'closepath' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.28ns)   --->   "%expv_op = add i8 -62, %loc_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:401->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 16 'add' 'expv_op' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.35ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %expv_op" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:401->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 17 'select' 'addr_V' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:403->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 18 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5_i_i = zext i4 %tmp_1 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:403->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 19 'zext' 'tmp_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %tmp_5_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:403->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 20 'getelementptr' 'ref_4oPi_table_100_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.99ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:403->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 21 'load' 'table_100_V' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i8 %addr_V to i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 22 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 23 [1/2] (1.99ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:403->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 23 'load' 'table_100_V' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7_i_i = zext i4 %tmp_38 to i100" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 24 'zext' 'tmp_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.22ns)   --->   "%r_V_3 = shl i100 %table_100_V, %tmp_7_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 25 'shl' 'r_V_3' <Predicate = true> <Delay = 2.22> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V_3, i32 20, i32 99) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 26 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.37>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_23 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 27 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V = zext i80 %Med_V to i104" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 28 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i24 %p_Result_23 to i104" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 29 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (8.37ns)   --->   "%r_V_4 = mul i104 %lhs_V, %rhs_V_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 30 'mul' 'r_V_4' <Predicate = true> <Delay = 8.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i58 @_ssdm_op_PartSelect.i58.i104.i32.i32(i104 %r_V_4, i32 19, i32 76)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:508->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 31 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %r_V_4, i32 77, i32 79) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:512->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 32 'partselect' 'tmp_4_i' <Predicate = (!closepath)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.27ns)   --->   "%tmp_21 = icmp eq i23 %loc_V_1, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:297]   --->   Operation 33 'icmp' 'tmp_21' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.04>
ST_4 : Operation 34 [1/1] (1.28ns)   --->   "%p_i = add i8 -125, %loc_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:479->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 34 'add' 'p_i' <Predicate = (closepath)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i = select i1 %closepath, i8 %p_i, i8 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:476->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 35 'select' 'storemerge_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.48ns)   --->   "%p_Val2_29 = select i1 %closepath, i3 0, i3 %tmp_4_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:8->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 36 'select' 'p_Val2_29' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i3 %p_Val2_29 to i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 37 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.69ns)   --->   "%p_Val2_i = sub i58 0, %p_Val2_8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:517->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 38 'sub' 'p_Val2_i' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.53ns)   --->   "%p_Val2_10 = select i1 %tmp_39, i58 %p_Val2_i, i58 %p_Val2_8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 39 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_i2_i = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_10, i32 29, i32 57) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:100->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 40 'partselect' 'p_Result_i2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_24 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i2_i, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:101->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 41 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_25 = call i30 @llvm.part.select.i30(i30 %p_Result_24, i32 29, i32 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 42 'partselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_25) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 43 'bitconcatenate' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.62ns)   --->   "%val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_26, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 44 'cttz' 'val_assign' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i32 %val_assign to i5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 45 'trunc' 'Mx_zeros_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i5 %Mx_zeros_V to i58" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 46 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.18ns)   --->   "%p_Val2_12 = shl i58 %p_Val2_10, %tmp_5_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 47 'shl' 'p_Val2_12' <Predicate = true> <Delay = 2.18> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%Mx_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_12, i32 29, i32 57)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 48 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%tmp_8_i = zext i5 %Mx_zeros_V to i8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:530->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 49 'zext' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.28ns) (out node of the LUT)   --->   "%Ex_V = sub i8 %storemerge_i, %tmp_8_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:530->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 50 'sub' 'Ex_V' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 51 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.98ns)   --->   "%tmp_20 = icmp eq i8 %loc_V, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:297]   --->   Operation 52 'icmp' 'tmp_20' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.98ns)   --->   "%tmp_22 = icmp eq i8 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:308]   --->   Operation 53 'icmp' 'tmp_22' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.88>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sh_i_cast = sext i8 %Ex_V to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 54 'sext' 'sh_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.28ns)   --->   "%tmp_10_i = sub i9 0, %sh_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 55 'sub' 'tmp_10_i' <Predicate = (isNeg)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.42ns)   --->   "%sh_assign = select i1 %isNeg, i9 %tmp_10_i, i9 %sh_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 56 'select' 'sh_assign' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%sh_assign_1_i_cast1 = sext i9 %sh_assign to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 57 'sext' 'sh_assign_1_i_cast1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%sh_assign_1_i_cast = sext i9 %sh_assign to i29" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 58 'sext' 'sh_assign_1_i_cast' <Predicate = (isNeg)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%tmp_11_i = zext i29 %Mx_V to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 59 'zext' 'tmp_11_i' <Predicate = (!isNeg)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%tmp_12_i = lshr i29 %Mx_V, %sh_assign_1_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 60 'lshr' 'tmp_12_i' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%tmp_12_i_cast = zext i29 %tmp_12_i to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 61 'zext' 'tmp_12_i_cast' <Predicate = (isNeg)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%tmp_13_i = shl i32 %tmp_11_i, %sh_assign_1_i_cast1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 62 'shl' 'tmp_13_i' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.77ns) (out node of the LUT)   --->   "%ssdm_int_V_write_ass = select i1 %isNeg, i32 %tmp_12_i_cast, i32 %tmp_13_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 63 'select' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 1.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.11ns)   --->   "%tmp_4 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_29) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:8->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 64 'mux' 'tmp_4' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%tmp_s = xor i1 %tmp_4, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 65 'xor' 'tmp_s' <Predicate = (do_cos_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.47ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %tmp_s, i1 %tmp_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 66 'select' 'cos_basis' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %ssdm_int_V_write_ass, i32 22, i32 28)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:19->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 67 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_17 = trunc i32 %ssdm_int_V_write_ass to i22" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 68 'trunc' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_i2 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %ssdm_int_V_write_ass, i32 7, i32 21)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:21->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 69 'partselect' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%OP1_V_3 = zext i15 %tmp_i2 to i30" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 70 'zext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (4.41ns)   --->   "%p_Val2_19 = mul i30 %OP1_V_3, %OP1_V_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 71 'mul' 'p_Val2_19' <Predicate = true> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_71_i = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %p_Val2_19, i32 15, i32 29)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 72 'partselect' 'tmp_71_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.46ns)   --->   "%not_do_cos_i = xor i1 %do_cos_read, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:24->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 73 'xor' 'not_do_cos_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.46ns)   --->   "%sin_basis = xor i1 %tmp_4, %not_do_cos_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:24->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 74 'xor' 'sin_basis' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_27 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:25->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 75 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_72_i = zext i8 %p_Result_27 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 76 'zext' 'tmp_72_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%second_order_float_4 = getelementptr [256 x i30]* @second_order_float_2, i64 0, i64 %tmp_72_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 77 'getelementptr' 'second_order_float_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.99ns)   --->   "%p_Val2_20 = load i30* %second_order_float_4, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 78 'load' 'p_Val2_20' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%second_order_float_5 = getelementptr [256 x i23]* @second_order_float_3, i64 0, i64 %tmp_72_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 79 'getelementptr' 'second_order_float_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.99ns)   --->   "%second_order_float_6 = load i23* %second_order_float_5, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 80 'load' 'second_order_float_6' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%second_order_float_7 = getelementptr [256 x i15]* @second_order_float_s, i64 0, i64 %tmp_72_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 81 'getelementptr' 'second_order_float_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.99ns)   --->   "%second_order_float_8 = load i15* %second_order_float_7, align 2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 82 'load' 'second_order_float_8' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_31 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_22, i3 %p_Val2_29)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:292]   --->   Operation 83 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_results_sign_V_ret)   --->   "%tmp_6 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:292]   --->   Operation 84 'mux' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_results_sign_V_ret)   --->   "%tmp_7 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:292]   --->   Operation 85 'mux' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_results_sign_V_ret)   --->   "%tmp_19 = select i1 %cos_basis, i1 %tmp_6, i1 %tmp_7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:293]   --->   Operation 86 'select' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.46ns)   --->   "%or_cond_112 = and i1 %tmp_20, %tmp_21" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:297]   --->   Operation 87 'and' 'or_cond_112' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%p_din_sign_V = and i1 %p_Result_22, %not_do_cos_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:304]   --->   Operation 88 'and' 'p_din_sign_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_results_sign_V_ret)   --->   "%tmp_8 = xor i1 %tmp_22, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:308]   --->   Operation 89 'xor' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.00ns) (out node of the LUT)   --->   "%p_results_sign_V_ret = and i1 %tmp_19, %tmp_8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:308]   --->   Operation 90 'and' 'p_results_sign_V_ret' <Predicate = true> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_Result_s = select i1 %or_cond_112, i1 %p_din_sign_V, i1 %p_results_sign_V_ret" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:296->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 91 'select' 'p_Result_s' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.77>
ST_6 : Operation 92 [1/2] (1.99ns)   --->   "%p_Val2_20 = load i30* %second_order_float_4, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 92 'load' 'p_Val2_20' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_21 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %p_Val2_20, i32 1, i32 29)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 93 'partselect' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%OP1_V = zext i22 %p_Val2_17 to i45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 94 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (1.99ns)   --->   "%second_order_float_6 = load i23* %second_order_float_5, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 95 'load' 'second_order_float_6' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i23 %second_order_float_6 to i45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 96 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (3.77ns)   --->   "%p_Val2_1 = mul i45 %OP2_V_1, %OP1_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 97 'mul' 'p_Val2_1' <Predicate = true> <Delay = 3.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_69_i = call i22 @_ssdm_op_PartSelect.i22.i45.i32.i32(i45 %p_Val2_1, i32 23, i32 44)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 98 'partselect' 'tmp_69_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%OP1_V_2 = zext i15 %tmp_71_i to i30" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 99 'zext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/2] (1.99ns)   --->   "%second_order_float_8 = load i15* %second_order_float_7, align 2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 100 'load' 'second_order_float_8' <Predicate = true> <Delay = 1.99> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i15 %second_order_float_8 to i30" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 101 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (4.41ns)   --->   "%p_Val2_3 = mul i30 %OP2_V_2, %OP1_V_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 102 'mul' 'p_Val2_3' <Predicate = true> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_75_i = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %p_Val2_3, i32 16, i32 29)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 103 'partselect' 'tmp_75_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_77_i_cast = sext i22 %tmp_69_i to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 104 'sext' 'tmp_77_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_79_i_cast_cast = sext i14 %tmp_75_i to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 105 'sext' 'tmp_79_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.37ns)   --->   "%tmp = add i23 %tmp_77_i_cast, %tmp_79_i_cast_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 106 'add' 'tmp' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.19>
ST_7 : Operation 107 [1/1] (0.42ns)   --->   "%Mx_V_read_assign = select i1 %cos_basis, i29 -1, i29 %Mx_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:269]   --->   Operation 107 'select' 'Mx_V_read_assign' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_76_i = sext i29 %p_Val2_21 to i30" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 108 'sext' 'tmp_76_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_cast = sext i23 %tmp to i30" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 109 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.51ns)   --->   "%r_V = add i30 %tmp_cast, %tmp_76_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 110 'add' 'r_V' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%OP1_V_4_i_cast = sext i30 %r_V to i58" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 111 'sext' 'OP1_V_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%OP2_V_5_i_cast = zext i29 %Mx_V_read_assign to i58" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 112 'zext' 'OP2_V_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (4.68ns)   --->   "%p_Val2_22 = mul i58 %OP1_V_4_i_cast, %OP2_V_5_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 113 'mul' 'p_Val2_22' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%result_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_22, i32 29, i32 57)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 114 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_90_i = call i16 @_ssdm_op_PartSelect.i16.i58.i32.i32(i58 %p_Val2_22, i32 42, i32 57)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:296->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 115 'partselect' 'p_Result_90_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_i1 = call i13 @_ssdm_op_PartSelect.i13.i58.i32.i32(i58 %p_Val2_22, i32 29, i32 41)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:300->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 116 'partselect' 'p_Result_i1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.48>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str53, [14 x i8]* @p_str57, [1 x i8]* @p_str53, i32 -1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:400->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265]   --->   Operation 117 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3)   --->   "%p_Ex_V_ret = select i1 %cos_basis, i8 0, i8 %Ex_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:269]   --->   Operation 118 'select' 'p_Ex_V_ret' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @second_order_float_2, [1 x i8]* @p_str1196, [14 x i8]* @p_str1197, [1 x i8]* @p_str1196, i32 -1, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @second_order_float_3, [1 x i8]* @p_str1196, [14 x i8]* @p_str1197, [1 x i8]* @p_str1196, i32 -1, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @second_order_float_s, [1 x i8]* @p_str1196, [14 x i8]* @p_str1197, [1 x i8]* @p_str1196, i32 -1, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276]   --->   Operation 121 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3)   --->   "%rhs_V = sext i8 %p_Ex_V_ret to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 122 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_i2_111 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_90_i, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:297->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 123 'bitconcatenate' 'tmp_i2_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp_i2_111, i32 15, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:297->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 124 'partset' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_52_i = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %p_Result_i1, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:301->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 125 'bitconcatenate' 'tmp_52_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_52_i, i32 18, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:301->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 126 'partset' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_24, i32 31, i32 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 127 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.62ns)   --->   "%tmp_i_i = call i32 @llvm.cttz.i32(i32 %p_Result_29, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 128 'cttz' 'tmp_i_i' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %tmp_i_i to i29" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:107->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 129 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Result_28, i32 31, i32 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 130 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.62ns)   --->   "%tmp_i15_i = call i32 @llvm.cttz.i32(i32 %p_Result_30, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 131 'cttz' 'tmp_i15_i' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_44 = trunc i32 %tmp_i15_i to i29" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 132 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.77ns)   --->   "%tmp_67_i1 = shl i29 %result_V, %tmp_43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 133 'shl' 'tmp_67_i1' <Predicate = true> <Delay = 1.77> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (1.31ns)   --->   "%tmp_68_i1 = icmp eq i32 %tmp_i_i, 16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:315->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 134 'icmp' 'tmp_68_i1' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (1.57ns)   --->   "%shift_2_1_i = add nsw i32 16, %tmp_i15_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:313->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 135 'add' 'shift_2_1_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_67_1_i = shl i29 %tmp_67_i1, %tmp_44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 136 'shl' 'tmp_67_1_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1_i = select i1 %tmp_68_i1, i32 %shift_2_1_i, i32 %tmp_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:315->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 137 'select' 'shift_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (1.28ns) (out node of the LUT)   --->   "%tmp_i3 = add i9 127, %rhs_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 138 'add' 'tmp_i3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_i115_cast = sext i9 %tmp_i3 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 139 'sext' 'tmp_i115_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.57ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_i115_cast, %shift_1_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 140 'sub' 'newexp' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 141 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.29ns)   --->   "%tmp_3_i = icmp eq i29 %result_V, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 142 'icmp' 'tmp_3_i' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.46ns)   --->   "%or_cond_i = or i1 %tmp_45, %tmp_3_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 143 'or' 'or_cond_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_46 = trunc i32 %newexp to i8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 144 'trunc' 'tmp_46' <Predicate = (!or_cond_112)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_2 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %tmp_67_1_i, i32 5, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 145 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_3 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %tmp_67_i1, i32 5, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 146 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_5 = select i1 %tmp_68_i1, i23 %tmp_2, i23 %tmp_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:315->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 147 'select' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%p_cast_cast_cast = select i1 %do_cos_read, i8 127, i8 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:304]   --->   Operation 148 'select' 'p_cast_cast_cast' <Predicate = (or_cond_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%out_exp_V = select i1 %tmp_22, i8 -1, i8 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:308]   --->   Operation 149 'select' 'out_exp_V' <Predicate = (!or_cond_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_9 = or i1 %tmp_22, %or_cond_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:308]   --->   Operation 150 'or' 'tmp_9' <Predicate = (!or_cond_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%p_results_exp_V_ret = select i1 %tmp_9, i8 %out_exp_V, i8 %tmp_46" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:308]   --->   Operation 151 'select' 'p_results_exp_V_ret' <Predicate = (!or_cond_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.47ns) (out node of the LUT)   --->   "%ret_V_3 = select i1 %or_cond_112, i8 %p_cast_cast_cast, i8 %p_results_exp_V_ret" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:297->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 152 'select' 'ret_V_3' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%not_or_cond_demorgan = and i1 %tmp_20, %tmp_21" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:297]   --->   Operation 153 'and' 'not_or_cond_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%not_or_cond = xor i1 %not_or_cond_demorgan, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:297]   --->   Operation 154 'xor' 'not_or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%newSel_cast = select i1 %not_or_cond, i23 -1, i23 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:297]   --->   Operation 155 'select' 'newSel_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%or_cond = or i1 %or_cond_112, %tmp_22" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 156 'or' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.77ns) (out node of the LUT)   --->   "%newSel1 = select i1 %or_cond_i, i23 0, i23 %tmp_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278]   --->   Operation 157 'select' 'newSel1' <Predicate = true> <Delay = 1.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.47ns) (out node of the LUT)   --->   "%ret_V_4 = select i1 %or_cond, i23 %newSel_cast, i23 %newSel1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 158 'select' 'ret_V_4' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_s, i8 %ret_V_3, i23 %ret_V_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 159 'bitconcatenate' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%ret_i_i = bitcast i32 %p_Result_32 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 160 'bitcast' 'ret_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "ret float %ret_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313]   --->   Operation 161 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
do_cos_read            (read          ) [ 011111111]
t_in_read              (read          ) [ 000000000]
p_Val2_s               (bitcast       ) [ 000000000]
p_Result_22            (bitselect     ) [ 011111000]
loc_V                  (partselect    ) [ 011110000]
loc_V_1                (trunc         ) [ 011100000]
closepath              (icmp          ) [ 011110000]
expv_op                (add           ) [ 000000000]
addr_V                 (select        ) [ 000000000]
tmp_1                  (partselect    ) [ 000000000]
tmp_5_i_i              (zext          ) [ 000000000]
ref_4oPi_table_100_V_1 (getelementptr ) [ 011000000]
tmp_38                 (trunc         ) [ 011000000]
table_100_V            (load          ) [ 000000000]
tmp_7_i_i              (zext          ) [ 000000000]
r_V_3                  (shl           ) [ 000000000]
Med_V                  (partselect    ) [ 010100000]
p_Result_23            (bitconcatenate) [ 000000000]
lhs_V                  (zext          ) [ 000000000]
rhs_V_1                (zext          ) [ 000000000]
r_V_4                  (mul           ) [ 000000000]
p_Val2_8               (partselect    ) [ 010010000]
tmp_4_i                (partselect    ) [ 010010000]
tmp_21                 (icmp          ) [ 010011111]
p_i                    (add           ) [ 000000000]
storemerge_i           (select        ) [ 000000000]
p_Val2_29              (select        ) [ 010001000]
tmp_39                 (trunc         ) [ 000000000]
p_Val2_i               (sub           ) [ 000000000]
p_Val2_10              (select        ) [ 000000000]
p_Result_i2_i          (partselect    ) [ 000000000]
p_Result_24            (bitconcatenate) [ 000000000]
p_Result_25            (partselect    ) [ 000000000]
p_Result_26            (bitconcatenate) [ 000000000]
val_assign             (cttz          ) [ 000000000]
Mx_zeros_V             (trunc         ) [ 000000000]
tmp_5_i                (zext          ) [ 000000000]
p_Val2_12              (shl           ) [ 000000000]
Mx_V                   (partselect    ) [ 010001110]
tmp_8_i                (zext          ) [ 000000000]
Ex_V                   (sub           ) [ 010001111]
isNeg                  (bitselect     ) [ 010001000]
tmp_20                 (icmp          ) [ 010001111]
tmp_22                 (icmp          ) [ 010001111]
sh_i_cast              (sext          ) [ 000000000]
tmp_10_i               (sub           ) [ 000000000]
sh_assign              (select        ) [ 000000000]
sh_assign_1_i_cast1    (sext          ) [ 000000000]
sh_assign_1_i_cast     (sext          ) [ 000000000]
tmp_11_i               (zext          ) [ 000000000]
tmp_12_i               (lshr          ) [ 000000000]
tmp_12_i_cast          (zext          ) [ 000000000]
tmp_13_i               (shl           ) [ 000000000]
ssdm_int_V_write_ass   (select        ) [ 000000000]
tmp_4                  (mux           ) [ 000000000]
tmp_s                  (xor           ) [ 000000000]
cos_basis              (select        ) [ 010000111]
p_Result_i             (partselect    ) [ 000000000]
p_Val2_17              (trunc         ) [ 010000100]
tmp_i2                 (partselect    ) [ 000000000]
OP1_V_3                (zext          ) [ 000000000]
p_Val2_19              (mul           ) [ 000000000]
tmp_71_i               (partselect    ) [ 010000100]
not_do_cos_i           (xor           ) [ 000000000]
sin_basis              (xor           ) [ 000000000]
p_Result_27            (bitconcatenate) [ 000000000]
tmp_72_i               (zext          ) [ 000000000]
second_order_float_4   (getelementptr ) [ 010000100]
second_order_float_5   (getelementptr ) [ 010000100]
second_order_float_7   (getelementptr ) [ 010000100]
p_Result_31            (bitconcatenate) [ 000000000]
tmp_6                  (mux           ) [ 000000000]
tmp_7                  (mux           ) [ 000000000]
tmp_19                 (select        ) [ 000000000]
or_cond_112            (and           ) [ 010000111]
p_din_sign_V           (and           ) [ 000000000]
tmp_8                  (xor           ) [ 000000000]
p_results_sign_V_ret   (and           ) [ 000000000]
p_Result_s             (select        ) [ 010000111]
p_Val2_20              (load          ) [ 000000000]
p_Val2_21              (partselect    ) [ 010000010]
OP1_V                  (zext          ) [ 000000000]
second_order_float_6   (load          ) [ 000000000]
OP2_V_1                (sext          ) [ 000000000]
p_Val2_1               (mul           ) [ 000000000]
tmp_69_i               (partselect    ) [ 000000000]
OP1_V_2                (zext          ) [ 000000000]
second_order_float_8   (load          ) [ 000000000]
OP2_V_2                (sext          ) [ 000000000]
p_Val2_3               (mul           ) [ 000000000]
tmp_75_i               (partselect    ) [ 000000000]
tmp_77_i_cast          (sext          ) [ 000000000]
tmp_79_i_cast_cast     (sext          ) [ 000000000]
tmp                    (add           ) [ 010000010]
Mx_V_read_assign       (select        ) [ 000000000]
tmp_76_i               (sext          ) [ 000000000]
tmp_cast               (sext          ) [ 000000000]
r_V                    (add           ) [ 000000000]
OP1_V_4_i_cast         (sext          ) [ 000000000]
OP2_V_5_i_cast         (zext          ) [ 000000000]
p_Val2_22              (mul           ) [ 000000000]
result_V               (partselect    ) [ 010000001]
p_Result_90_i          (partselect    ) [ 010000001]
p_Result_i1            (partselect    ) [ 010000001]
StgValue_117           (specmemcore   ) [ 000000000]
p_Ex_V_ret             (select        ) [ 000000000]
StgValue_119           (specmemcore   ) [ 000000000]
StgValue_120           (specmemcore   ) [ 000000000]
StgValue_121           (specmemcore   ) [ 000000000]
rhs_V                  (sext          ) [ 000000000]
tmp_i2_111             (bitconcatenate) [ 000000000]
p_Val2_24              (partset       ) [ 000000000]
tmp_52_i               (bitconcatenate) [ 000000000]
p_Result_28            (partset       ) [ 000000000]
p_Result_29            (partselect    ) [ 000000000]
tmp_i_i                (cttz          ) [ 000000000]
tmp_43                 (trunc         ) [ 000000000]
p_Result_30            (partselect    ) [ 000000000]
tmp_i15_i              (cttz          ) [ 000000000]
tmp_44                 (trunc         ) [ 000000000]
tmp_67_i1              (shl           ) [ 000000000]
tmp_68_i1              (icmp          ) [ 000000000]
shift_2_1_i            (add           ) [ 000000000]
tmp_67_1_i             (shl           ) [ 000000000]
shift_1_i              (select        ) [ 000000000]
tmp_i3                 (add           ) [ 000000000]
tmp_i115_cast          (sext          ) [ 000000000]
newexp                 (sub           ) [ 000000000]
tmp_45                 (bitselect     ) [ 000000000]
tmp_3_i                (icmp          ) [ 000000000]
or_cond_i              (or            ) [ 000000000]
tmp_46                 (trunc         ) [ 000000000]
tmp_2                  (partselect    ) [ 000000000]
tmp_3                  (partselect    ) [ 000000000]
tmp_5                  (select        ) [ 000000000]
p_cast_cast_cast       (select        ) [ 000000000]
out_exp_V              (select        ) [ 000000000]
tmp_9                  (or            ) [ 000000000]
p_results_exp_V_ret    (select        ) [ 000000000]
ret_V_3                (select        ) [ 000000000]
not_or_cond_demorgan   (and           ) [ 000000000]
not_or_cond            (xor           ) [ 000000000]
newSel_cast            (select        ) [ 000000000]
or_cond                (or            ) [ 000000000]
newSel1                (select        ) [ 000000000]
ret_V_4                (select        ) [ 000000000]
p_Result_32            (bitconcatenate) [ 000000000]
ret_i_i                (bitcast       ) [ 000000000]
StgValue_161           (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1196"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1197"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="do_cos_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_in_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ref_4oPi_table_100_V_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="100" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_V_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="second_order_float_4_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="30" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_4/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_20/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="second_order_float_5_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="23" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_5/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_6/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="second_order_float_7_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_7/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_8/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Result_22_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="loc_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="loc_V_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="closepath_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="expv_op_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expv_op/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="addr_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="0" index="3" bw="4" slack="0"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_5_i_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_38_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_7_i_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="r_V_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="100" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Med_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="80" slack="0"/>
<pin id="324" dir="0" index="1" bw="100" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="0" index="3" bw="8" slack="0"/>
<pin id="327" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_23_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="23" slack="2"/>
<pin id="336" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="lhs_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="80" slack="1"/>
<pin id="341" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="rhs_V_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_V_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="80" slack="0"/>
<pin id="348" dir="0" index="1" bw="24" slack="0"/>
<pin id="349" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Val2_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="58" slack="0"/>
<pin id="354" dir="0" index="1" bw="104" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="8" slack="0"/>
<pin id="357" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_4_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="104" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="0" index="3" bw="8" slack="0"/>
<pin id="367" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_21_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="23" slack="2"/>
<pin id="374" dir="0" index="1" bw="23" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="3"/>
<pin id="380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="storemerge_i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="3"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Val2_29_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="3"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="0" index="2" bw="3" slack="1"/>
<pin id="393" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_29/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_39_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="58" slack="1"/>
<pin id="402" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Val2_10_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="58" slack="0"/>
<pin id="407" dir="0" index="2" bw="58" slack="1"/>
<pin id="408" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_i2_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="29" slack="0"/>
<pin id="413" dir="0" index="1" bw="58" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i2_i/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_24_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="30" slack="0"/>
<pin id="423" dir="0" index="1" bw="29" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_25_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="30" slack="0"/>
<pin id="431" dir="0" index="1" bw="30" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="1" slack="0"/>
<pin id="434" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_Result_26_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="30" slack="0"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="val_assign_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="Mx_zeros_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_5_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Val2_12_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="58" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_12/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="Mx_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="29" slack="0"/>
<pin id="471" dir="0" index="1" bw="58" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_8_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="Ex_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="isNeg_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_20_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="3"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_22_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="3"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sh_i_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_i_cast/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_10_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_i/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sh_assign_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="9" slack="0"/>
<pin id="519" dir="0" index="2" bw="9" slack="0"/>
<pin id="520" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sh_assign_1_i_cast1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast1/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sh_assign_1_i_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="0"/>
<pin id="529" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_11_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="29" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_i/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_12_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="29" slack="1"/>
<pin id="536" dir="0" index="1" bw="9" slack="0"/>
<pin id="537" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_12_i/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_12_i_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="29" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_i_cast/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_13_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="29" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13_i/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="ssdm_int_V_write_ass_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="0" index="3" bw="1" slack="0"/>
<pin id="561" dir="0" index="4" bw="1" slack="0"/>
<pin id="562" dir="0" index="5" bw="1" slack="0"/>
<pin id="563" dir="0" index="6" bw="1" slack="0"/>
<pin id="564" dir="0" index="7" bw="1" slack="0"/>
<pin id="565" dir="0" index="8" bw="1" slack="0"/>
<pin id="566" dir="0" index="9" bw="3" slack="1"/>
<pin id="567" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="cos_basis_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="4"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Result_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Val2_17_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_17/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_i2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="15" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i2/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="OP1_V_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="15" slack="0"/>
<pin id="616" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_71_i_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="15" slack="0"/>
<pin id="620" dir="0" index="1" bw="30" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71_i/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="not_do_cos_i_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="4"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_do_cos_i/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sin_basis_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Result_27_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="7" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_72_i_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72_i/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_Result_31_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="4"/>
<pin id="656" dir="0" index="2" bw="3" slack="1"/>
<pin id="657" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_6_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="0" index="3" bw="1" slack="0"/>
<pin id="664" dir="0" index="4" bw="1" slack="0"/>
<pin id="665" dir="0" index="5" bw="1" slack="0"/>
<pin id="666" dir="0" index="6" bw="1" slack="0"/>
<pin id="667" dir="0" index="7" bw="1" slack="0"/>
<pin id="668" dir="0" index="8" bw="1" slack="0"/>
<pin id="669" dir="0" index="9" bw="1" slack="0"/>
<pin id="670" dir="0" index="10" bw="1" slack="0"/>
<pin id="671" dir="0" index="11" bw="1" slack="0"/>
<pin id="672" dir="0" index="12" bw="1" slack="0"/>
<pin id="673" dir="0" index="13" bw="1" slack="0"/>
<pin id="674" dir="0" index="14" bw="1" slack="0"/>
<pin id="675" dir="0" index="15" bw="1" slack="0"/>
<pin id="676" dir="0" index="16" bw="1" slack="0"/>
<pin id="677" dir="0" index="17" bw="4" slack="0"/>
<pin id="678" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="0" index="3" bw="1" slack="0"/>
<pin id="702" dir="0" index="4" bw="1" slack="0"/>
<pin id="703" dir="0" index="5" bw="1" slack="0"/>
<pin id="704" dir="0" index="6" bw="1" slack="0"/>
<pin id="705" dir="0" index="7" bw="1" slack="0"/>
<pin id="706" dir="0" index="8" bw="1" slack="0"/>
<pin id="707" dir="0" index="9" bw="1" slack="0"/>
<pin id="708" dir="0" index="10" bw="1" slack="0"/>
<pin id="709" dir="0" index="11" bw="1" slack="0"/>
<pin id="710" dir="0" index="12" bw="1" slack="0"/>
<pin id="711" dir="0" index="13" bw="1" slack="0"/>
<pin id="712" dir="0" index="14" bw="1" slack="0"/>
<pin id="713" dir="0" index="15" bw="1" slack="0"/>
<pin id="714" dir="0" index="16" bw="1" slack="0"/>
<pin id="715" dir="0" index="17" bw="4" slack="0"/>
<pin id="716" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_19_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="or_cond_112_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="1" slack="2"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_112/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_din_sign_V_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="4"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_din_sign_V/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_8_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_results_sign_V_ret_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_results_sign_V_ret/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Result_s_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="0" index="2" bw="1" slack="0"/>
<pin id="767" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_Val2_21_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="29" slack="0"/>
<pin id="773" dir="0" index="1" bw="30" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="0" index="3" bw="6" slack="0"/>
<pin id="776" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_21/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="OP1_V_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="22" slack="1"/>
<pin id="783" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="OP2_V_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="23" slack="0"/>
<pin id="786" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Val2_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="23" slack="0"/>
<pin id="790" dir="0" index="1" bw="22" slack="0"/>
<pin id="791" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_69_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="22" slack="0"/>
<pin id="796" dir="0" index="1" bw="45" slack="0"/>
<pin id="797" dir="0" index="2" bw="6" slack="0"/>
<pin id="798" dir="0" index="3" bw="7" slack="0"/>
<pin id="799" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69_i/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="OP1_V_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="15" slack="1"/>
<pin id="806" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="OP2_V_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="15" slack="0"/>
<pin id="809" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_75_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="0"/>
<pin id="813" dir="0" index="1" bw="30" slack="0"/>
<pin id="814" dir="0" index="2" bw="6" slack="0"/>
<pin id="815" dir="0" index="3" bw="6" slack="0"/>
<pin id="816" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75_i/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_77_i_cast_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="22" slack="0"/>
<pin id="822" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_77_i_cast/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_79_i_cast_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="0"/>
<pin id="826" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_79_i_cast_cast/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="22" slack="0"/>
<pin id="830" dir="0" index="1" bw="14" slack="0"/>
<pin id="831" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="Mx_V_read_assign_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="2"/>
<pin id="836" dir="0" index="1" bw="29" slack="0"/>
<pin id="837" dir="0" index="2" bw="29" slack="3"/>
<pin id="838" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_read_assign/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_76_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="29" slack="1"/>
<pin id="842" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_i/7 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="23" slack="1"/>
<pin id="845" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="r_V_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="23" slack="0"/>
<pin id="848" dir="0" index="1" bw="29" slack="0"/>
<pin id="849" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="OP1_V_4_i_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="30" slack="0"/>
<pin id="854" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_i_cast/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="OP2_V_5_i_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="29" slack="0"/>
<pin id="858" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_5_i_cast/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_Val2_22_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="30" slack="0"/>
<pin id="862" dir="0" index="1" bw="29" slack="0"/>
<pin id="863" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_22/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="result_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="29" slack="0"/>
<pin id="868" dir="0" index="1" bw="58" slack="0"/>
<pin id="869" dir="0" index="2" bw="6" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="p_Result_90_i_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="0"/>
<pin id="878" dir="0" index="1" bw="58" slack="0"/>
<pin id="879" dir="0" index="2" bw="7" slack="0"/>
<pin id="880" dir="0" index="3" bw="7" slack="0"/>
<pin id="881" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_90_i/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_Result_i1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="13" slack="0"/>
<pin id="888" dir="0" index="1" bw="58" slack="0"/>
<pin id="889" dir="0" index="2" bw="6" slack="0"/>
<pin id="890" dir="0" index="3" bw="7" slack="0"/>
<pin id="891" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i1/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="p_Ex_V_ret_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="3"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="0" index="2" bw="8" slack="4"/>
<pin id="900" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Ex_V_ret/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="rhs_V_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_i2_111_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="17" slack="0"/>
<pin id="908" dir="0" index="1" bw="16" slack="1"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i2_111/8 "/>
</bind>
</comp>

<comp id="913" class="1004" name="p_Val2_24_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="0" index="2" bw="17" slack="0"/>
<pin id="917" dir="0" index="3" bw="5" slack="0"/>
<pin id="918" dir="0" index="4" bw="6" slack="0"/>
<pin id="919" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Val2_24/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_52_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="0"/>
<pin id="927" dir="0" index="1" bw="13" slack="1"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52_i/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_Result_28_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="14" slack="0"/>
<pin id="936" dir="0" index="3" bw="6" slack="0"/>
<pin id="937" dir="0" index="4" bw="6" slack="0"/>
<pin id="938" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_28/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Result_29_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="6" slack="0"/>
<pin id="948" dir="0" index="3" bw="1" slack="0"/>
<pin id="949" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_i_i_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i_i/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_43_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="p_Result_30_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="0" index="2" bw="6" slack="0"/>
<pin id="970" dir="0" index="3" bw="1" slack="0"/>
<pin id="971" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_30/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_i15_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i15_i/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_44_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_67_i1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="29" slack="1"/>
<pin id="990" dir="0" index="1" bw="29" slack="0"/>
<pin id="991" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_67_i1/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_68_i1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68_i1/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="shift_2_1_i_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2_1_i/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_67_1_i_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="29" slack="0"/>
<pin id="1007" dir="0" index="1" bw="29" slack="0"/>
<pin id="1008" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_67_1_i/8 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="shift_1_i_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="0" index="2" bw="32" slack="0"/>
<pin id="1015" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_1_i/8 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_i3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i3/8 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_i115_cast_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="9" slack="0"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i115_cast/8 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="newexp_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="0"/>
<pin id="1032" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/8 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_45_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="0"/>
<pin id="1038" dir="0" index="2" bw="6" slack="0"/>
<pin id="1039" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_3_i_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="29" slack="1"/>
<pin id="1045" dir="0" index="1" bw="29" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="or_cond_i_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_46_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="23" slack="0"/>
<pin id="1060" dir="0" index="1" bw="29" slack="0"/>
<pin id="1061" dir="0" index="2" bw="4" slack="0"/>
<pin id="1062" dir="0" index="3" bw="6" slack="0"/>
<pin id="1063" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_3_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="23" slack="0"/>
<pin id="1070" dir="0" index="1" bw="29" slack="0"/>
<pin id="1071" dir="0" index="2" bw="4" slack="0"/>
<pin id="1072" dir="0" index="3" bw="6" slack="0"/>
<pin id="1073" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_5_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="23" slack="0"/>
<pin id="1081" dir="0" index="2" bw="23" slack="0"/>
<pin id="1082" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="p_cast_cast_cast_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="7"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="0" index="2" bw="8" slack="0"/>
<pin id="1090" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast_cast/8 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="out_exp_V_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="4"/>
<pin id="1095" dir="0" index="1" bw="8" slack="0"/>
<pin id="1096" dir="0" index="2" bw="8" slack="0"/>
<pin id="1097" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/8 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_9_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="4"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="p_results_exp_V_ret_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="8" slack="0"/>
<pin id="1108" dir="0" index="2" bw="8" slack="0"/>
<pin id="1109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_results_exp_V_ret/8 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="ret_V_3_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="3"/>
<pin id="1115" dir="0" index="1" bw="8" slack="0"/>
<pin id="1116" dir="0" index="2" bw="8" slack="0"/>
<pin id="1117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_3/8 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="not_or_cond_demorgan_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="4"/>
<pin id="1122" dir="0" index="1" bw="1" slack="5"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond_demorgan/8 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="not_or_cond_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond/8 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="newSel_cast_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="23" slack="0"/>
<pin id="1133" dir="0" index="2" bw="23" slack="0"/>
<pin id="1134" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_cast/8 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="or_cond_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="3"/>
<pin id="1140" dir="0" index="1" bw="1" slack="4"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/8 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="newSel1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="23" slack="0"/>
<pin id="1145" dir="0" index="2" bw="23" slack="0"/>
<pin id="1146" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/8 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="ret_V_4_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="23" slack="0"/>
<pin id="1153" dir="0" index="2" bw="23" slack="0"/>
<pin id="1154" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_4/8 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_Result_32_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="3"/>
<pin id="1161" dir="0" index="2" bw="8" slack="0"/>
<pin id="1162" dir="0" index="3" bw="23" slack="0"/>
<pin id="1163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_32/8 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="ret_i_i_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="0"/>
<pin id="1169" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i/8 "/>
</bind>
</comp>

<comp id="1171" class="1007" name="p_Val2_19_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="15" slack="0"/>
<pin id="1173" dir="0" index="1" bw="15" slack="0"/>
<pin id="1174" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_19/5 "/>
</bind>
</comp>

<comp id="1178" class="1007" name="p_Val2_3_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="15" slack="0"/>
<pin id="1180" dir="0" index="1" bw="15" slack="0"/>
<pin id="1181" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="do_cos_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="4"/>
<pin id="1187" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1192" class="1005" name="p_Result_22_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="4"/>
<pin id="1194" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_22 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="loc_V_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="3"/>
<pin id="1200" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1205" class="1005" name="loc_V_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="23" slack="2"/>
<pin id="1207" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="closepath_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="2"/>
<pin id="1213" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1217" class="1005" name="ref_4oPi_table_100_V_1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="4" slack="1"/>
<pin id="1219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_V_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="tmp_38_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="4" slack="1"/>
<pin id="1224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="Med_V_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="80" slack="1"/>
<pin id="1229" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1232" class="1005" name="p_Val2_8_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="58" slack="1"/>
<pin id="1234" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_4_i_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="3" slack="1"/>
<pin id="1240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_21_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="2"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="p_Val2_29_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="3" slack="1"/>
<pin id="1251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="Mx_V_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="29" slack="1"/>
<pin id="1257" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1262" class="1005" name="Ex_V_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="1"/>
<pin id="1264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1268" class="1005" name="isNeg_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_20_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_22_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="cos_basis_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="2"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1294" class="1005" name="p_Val2_17_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="22" slack="1"/>
<pin id="1296" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_71_i_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="15" slack="1"/>
<pin id="1301" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_i "/>
</bind>
</comp>

<comp id="1304" class="1005" name="second_order_float_4_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="1"/>
<pin id="1306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_4 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="second_order_float_5_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="1"/>
<pin id="1311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_5 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="second_order_float_7_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="1"/>
<pin id="1316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_7 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="or_cond_112_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="3"/>
<pin id="1321" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_cond_112 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="p_Result_s_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="3"/>
<pin id="1327" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1330" class="1005" name="p_Val2_21_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="29" slack="1"/>
<pin id="1332" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="tmp_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="23" slack="1"/>
<pin id="1337" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1340" class="1005" name="result_V_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="29" slack="1"/>
<pin id="1342" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1346" class="1005" name="p_Result_90_i_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="1"/>
<pin id="1348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_90_i "/>
</bind>
</comp>

<comp id="1351" class="1005" name="p_Result_i1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="13" slack="1"/>
<pin id="1353" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="188"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="190" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="248" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="248" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="260" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="260" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="274" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="286" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="294" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="312"><net_src comp="286" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="203" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="346" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="395" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="404" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="411" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="74" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="444"><net_src comp="84" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="429" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="88" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="439" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="404" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="482"><net_src comp="455" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="382" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="90" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="92" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="94" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="507" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="516" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="527" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="531" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="523" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="539" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="569"><net_src comp="98" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="572"><net_src comp="98" pin="0"/><net_sink comp="556" pin=4"/></net>

<net id="573"><net_src comp="98" pin="0"/><net_sink comp="556" pin=5"/></net>

<net id="574"><net_src comp="48" pin="0"/><net_sink comp="556" pin=6"/></net>

<net id="575"><net_src comp="48" pin="0"/><net_sink comp="556" pin=7"/></net>

<net id="576"><net_src comp="98" pin="0"/><net_sink comp="556" pin=8"/></net>

<net id="581"><net_src comp="556" pin="10"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="556" pin="10"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="100" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="549" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="102" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="104" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="549" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="106" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="549" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="36" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="604" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="110" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="112" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="48" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="556" pin="10"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="114" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="590" pin="4"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="658"><net_src comp="116" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="679"><net_src comp="118" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="680"><net_src comp="98" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="681"><net_src comp="98" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="682"><net_src comp="98" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="683"><net_src comp="48" pin="0"/><net_sink comp="659" pin=4"/></net>

<net id="684"><net_src comp="48" pin="0"/><net_sink comp="659" pin=5"/></net>

<net id="685"><net_src comp="48" pin="0"/><net_sink comp="659" pin=6"/></net>

<net id="686"><net_src comp="48" pin="0"/><net_sink comp="659" pin=7"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="659" pin=8"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="659" pin=9"/></net>

<net id="689"><net_src comp="48" pin="0"/><net_sink comp="659" pin=10"/></net>

<net id="690"><net_src comp="48" pin="0"/><net_sink comp="659" pin=11"/></net>

<net id="691"><net_src comp="48" pin="0"/><net_sink comp="659" pin=12"/></net>

<net id="692"><net_src comp="48" pin="0"/><net_sink comp="659" pin=13"/></net>

<net id="693"><net_src comp="98" pin="0"/><net_sink comp="659" pin=14"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="659" pin=15"/></net>

<net id="695"><net_src comp="98" pin="0"/><net_sink comp="659" pin=16"/></net>

<net id="696"><net_src comp="653" pin="3"/><net_sink comp="659" pin=17"/></net>

<net id="717"><net_src comp="118" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="718"><net_src comp="98" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="719"><net_src comp="98" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="720"><net_src comp="48" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="697" pin=4"/></net>

<net id="722"><net_src comp="48" pin="0"/><net_sink comp="697" pin=5"/></net>

<net id="723"><net_src comp="48" pin="0"/><net_sink comp="697" pin=6"/></net>

<net id="724"><net_src comp="98" pin="0"/><net_sink comp="697" pin=7"/></net>

<net id="725"><net_src comp="48" pin="0"/><net_sink comp="697" pin=8"/></net>

<net id="726"><net_src comp="48" pin="0"/><net_sink comp="697" pin=9"/></net>

<net id="727"><net_src comp="98" pin="0"/><net_sink comp="697" pin=10"/></net>

<net id="728"><net_src comp="48" pin="0"/><net_sink comp="697" pin=11"/></net>

<net id="729"><net_src comp="48" pin="0"/><net_sink comp="697" pin=12"/></net>

<net id="730"><net_src comp="98" pin="0"/><net_sink comp="697" pin=13"/></net>

<net id="731"><net_src comp="48" pin="0"/><net_sink comp="697" pin=14"/></net>

<net id="732"><net_src comp="98" pin="0"/><net_sink comp="697" pin=15"/></net>

<net id="733"><net_src comp="98" pin="0"/><net_sink comp="697" pin=16"/></net>

<net id="734"><net_src comp="653" pin="3"/><net_sink comp="697" pin=17"/></net>

<net id="740"><net_src comp="583" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="659" pin="18"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="697" pin="18"/><net_sink comp="735" pin=2"/></net>

<net id="751"><net_src comp="627" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="48" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="735" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="743" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="747" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="777"><net_src comp="120" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="216" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="122" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="74" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="787"><net_src comp="229" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="781" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="124" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="22" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="126" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="810"><net_src comp="242" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="817"><net_src comp="128" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="130" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="819"><net_src comp="74" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="823"><net_src comp="794" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="811" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="820" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="132" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="840" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="834" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="852" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="872"><net_src comp="72" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="74" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="76" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="882"><net_src comp="134" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="860" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="136" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="76" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="892"><net_src comp="138" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="860" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="74" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="140" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="901"><net_src comp="66" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="896" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="154" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="48" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="920"><net_src comp="156" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="158" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="906" pin="3"/><net_sink comp="913" pin=2"/></net>

<net id="923"><net_src comp="112" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="924"><net_src comp="18" pin="0"/><net_sink comp="913" pin=4"/></net>

<net id="930"><net_src comp="160" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="939"><net_src comp="162" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="158" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="925" pin="3"/><net_sink comp="932" pin=2"/></net>

<net id="942"><net_src comp="164" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="943"><net_src comp="18" pin="0"/><net_sink comp="932" pin=4"/></net>

<net id="950"><net_src comp="166" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="913" pin="5"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="18" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="82" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="959"><net_src comp="88" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="944" pin="4"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="48" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="965"><net_src comp="954" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="972"><net_src comp="166" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="932" pin="5"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="18" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="975"><net_src comp="82" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="981"><net_src comp="88" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="966" pin="4"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="48" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="962" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="954" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="130" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="130" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="976" pin="3"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="988" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="984" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="993" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="999" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="954" pin="3"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="168" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="902" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1011" pin="3"/><net_sink comp="1029" pin=1"/></net>

<net id="1040"><net_src comp="16" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="18" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1047"><net_src comp="170" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="1035" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1029" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="172" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1005" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="174" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1067"><net_src comp="176" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1074"><net_src comp="172" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="988" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="174" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1077"><net_src comp="176" pin="0"/><net_sink comp="1068" pin=3"/></net>

<net id="1083"><net_src comp="993" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1058" pin="4"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="1068" pin="4"/><net_sink comp="1078" pin=2"/></net>

<net id="1091"><net_src comp="178" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1092"><net_src comp="66" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="92" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1099"><net_src comp="66" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1104"><net_src comp="1048" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="1093" pin="3"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="1054" pin="1"/><net_sink comp="1105" pin=2"/></net>

<net id="1118"><net_src comp="1086" pin="3"/><net_sink comp="1113" pin=1"/></net>

<net id="1119"><net_src comp="1105" pin="3"/><net_sink comp="1113" pin=2"/></net>

<net id="1128"><net_src comp="1120" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="48" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1135"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="180" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="62" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1147"><net_src comp="1048" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="62" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="1078" pin="3"/><net_sink comp="1142" pin=2"/></net>

<net id="1155"><net_src comp="1138" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1130" pin="3"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="1142" pin="3"/><net_sink comp="1150" pin=2"/></net>

<net id="1164"><net_src comp="182" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="1113" pin="3"/><net_sink comp="1158" pin=2"/></net>

<net id="1166"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=3"/></net>

<net id="1170"><net_src comp="1158" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1175"><net_src comp="614" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="614" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1177"><net_src comp="1171" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="1182"><net_src comp="807" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="804" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="1188"><net_src comp="184" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1195"><net_src comp="252" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1201"><net_src comp="260" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1208"><net_src comp="270" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1214"><net_src comp="274" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1220"><net_src comp="196" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1225"><net_src comp="309" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1230"><net_src comp="322" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1235"><net_src comp="352" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1241"><net_src comp="362" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1246"><net_src comp="372" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1252"><net_src comp="389" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="556" pin=9"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="1258"><net_src comp="469" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1261"><net_src comp="1255" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="1265"><net_src comp="483" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="1271"><net_src comp="489" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1277"><net_src comp="497" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1283"><net_src comp="502" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1286"><net_src comp="1280" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1287"><net_src comp="1280" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1291"><net_src comp="583" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1297"><net_src comp="600" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1302"><net_src comp="618" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1307"><net_src comp="209" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1312"><net_src comp="222" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1317"><net_src comp="235" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1322"><net_src comp="743" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1328"><net_src comp="763" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1333"><net_src comp="771" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1338"><net_src comp="828" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1343"><net_src comp="866" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1349"><net_src comp="876" pin="4"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1354"><net_src comp="886" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="925" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: ref_4oPi_table_100_V | {}
	Port: second_order_float_2 | {}
	Port: second_order_float_3 | {}
	Port: second_order_float_s | {}
 - Input state : 
	Port: sin_or_cos<float> : t_in | {1 }
	Port: sin_or_cos<float> : do_cos | {1 }
	Port: sin_or_cos<float> : ref_4oPi_table_100_V | {1 2 }
	Port: sin_or_cos<float> : second_order_float_2 | {5 6 }
	Port: sin_or_cos<float> : second_order_float_3 | {5 6 }
	Port: sin_or_cos<float> : second_order_float_s | {5 6 }
  - Chain level:
	State 1
		p_Result_22 : 1
		loc_V : 1
		loc_V_1 : 1
		closepath : 2
		expv_op : 2
		addr_V : 3
		tmp_1 : 4
		tmp_5_i_i : 5
		ref_4oPi_table_100_V_1 : 6
		table_100_V : 7
		tmp_38 : 4
	State 2
		r_V_3 : 1
		Med_V : 2
	State 3
		rhs_V_1 : 1
		r_V_4 : 2
		p_Val2_8 : 3
		tmp_4_i : 3
	State 4
		storemerge_i : 1
		tmp_39 : 1
		p_Val2_10 : 2
		p_Result_i2_i : 3
		p_Result_24 : 4
		p_Result_25 : 5
		p_Result_26 : 6
		val_assign : 7
		Mx_zeros_V : 8
		tmp_5_i : 9
		p_Val2_12 : 10
		Mx_V : 11
		tmp_8_i : 9
		Ex_V : 10
		isNeg : 11
	State 5
		tmp_10_i : 1
		sh_assign : 2
		sh_assign_1_i_cast1 : 3
		sh_assign_1_i_cast : 3
		tmp_12_i : 4
		tmp_12_i_cast : 5
		tmp_13_i : 4
		ssdm_int_V_write_ass : 6
		tmp_s : 1
		cos_basis : 1
		p_Result_i : 7
		p_Val2_17 : 7
		tmp_i2 : 7
		OP1_V_3 : 8
		p_Val2_19 : 9
		tmp_71_i : 10
		p_Result_27 : 8
		tmp_72_i : 9
		second_order_float_4 : 10
		p_Val2_20 : 11
		second_order_float_5 : 10
		second_order_float_6 : 11
		second_order_float_7 : 10
		second_order_float_8 : 11
		tmp_6 : 1
		tmp_7 : 1
		tmp_19 : 2
		p_results_sign_V_ret : 3
		p_Result_s : 3
	State 6
		p_Val2_21 : 1
		OP2_V_1 : 1
		p_Val2_1 : 2
		tmp_69_i : 3
		OP2_V_2 : 1
		p_Val2_3 : 2
		tmp_75_i : 3
		tmp_77_i_cast : 4
		tmp_79_i_cast_cast : 4
		tmp : 5
	State 7
		r_V : 1
		OP1_V_4_i_cast : 2
		OP2_V_5_i_cast : 1
		p_Val2_22 : 3
		result_V : 4
		p_Result_90_i : 4
		p_Result_i1 : 4
	State 8
		rhs_V : 1
		p_Val2_24 : 1
		p_Result_28 : 1
		p_Result_29 : 2
		tmp_i_i : 3
		tmp_43 : 4
		p_Result_30 : 2
		tmp_i15_i : 3
		tmp_44 : 4
		tmp_67_i1 : 5
		tmp_68_i1 : 4
		shift_2_1_i : 4
		tmp_67_1_i : 6
		shift_1_i : 5
		tmp_i3 : 2
		tmp_i115_cast : 3
		newexp : 6
		tmp_45 : 7
		or_cond_i : 8
		tmp_46 : 7
		tmp_2 : 7
		tmp_3 : 6
		tmp_5 : 8
		tmp_9 : 8
		p_results_exp_V_ret : 8
		ret_V_3 : 9
		newSel1 : 8
		ret_V_4 : 9
		p_Result_32 : 10
		ret_i_i : 11
		StgValue_161 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         r_V_3_fu_316         |    0    |    0    |   330   |
|          |       p_Val2_12_fu_463       |    0    |    0    |   170   |
|    shl   |        tmp_13_i_fu_543       |    0    |    0    |    74   |
|          |       tmp_67_i1_fu_988       |    0    |    0    |    74   |
|          |      tmp_67_1_i_fu_1005      |    0    |    0    |    74   |
|----------|------------------------------|---------|---------|---------|
|          |         addr_V_fu_286        |    0    |    0    |    8    |
|          |      storemerge_i_fu_382     |    0    |    0    |    8    |
|          |       p_Val2_29_fu_389       |    0    |    0    |    3    |
|          |       p_Val2_10_fu_404       |    0    |    0    |    58   |
|          |       sh_assign_fu_516       |    0    |    0    |    9    |
|          |  ssdm_int_V_write_ass_fu_549 |    0    |    0    |    32   |
|          |       cos_basis_fu_583       |    0    |    0    |    2    |
|          |         tmp_19_fu_735        |    0    |    0    |    2    |
|          |       p_Result_s_fu_763      |    0    |    0    |    2    |
|  select  |    Mx_V_read_assign_fu_834   |    0    |    0    |    29   |
|          |       p_Ex_V_ret_fu_896      |    0    |    0    |    8    |
|          |       shift_1_i_fu_1011      |    0    |    0    |    32   |
|          |         tmp_5_fu_1078        |    0    |    0    |    23   |
|          |   p_cast_cast_cast_fu_1086   |    0    |    0    |    8    |
|          |       out_exp_V_fu_1093      |    0    |    0    |    8    |
|          |  p_results_exp_V_ret_fu_1105 |    0    |    0    |    8    |
|          |        ret_V_3_fu_1113       |    0    |    0    |    8    |
|          |      newSel_cast_fu_1130     |    0    |    0    |    23   |
|          |        newSel1_fu_1142       |    0    |    0    |    23   |
|          |        ret_V_4_fu_1150       |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       val_assign_fu_447      |    0    |    40   |    36   |
|   cttz   |        tmp_i_i_fu_954        |    0    |    40   |    36   |
|          |       tmp_i15_i_fu_976       |    0    |    40   |    36   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_556         |    0    |    0    |    65   |
|    mux   |         tmp_6_fu_659         |    0    |    0    |    65   |
|          |         tmp_7_fu_697         |    0    |    0    |    65   |
|----------|------------------------------|---------|---------|---------|
|          |         r_V_4_fu_346         |    15   |    0    |    91   |
|          |        p_Val2_1_fu_788       |    1    |    0    |    33   |
|    mul   |       p_Val2_22_fu_860       |    3    |    0    |    29   |
|          |       p_Val2_19_fu_1171      |    1    |    0    |    0    |
|          |       p_Val2_3_fu_1178       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        expv_op_fu_280        |    0    |    0    |    15   |
|          |          p_i_fu_377          |    0    |    0    |    15   |
|    add   |          tmp_fu_828          |    0    |    0    |    29   |
|          |          r_V_fu_846          |    0    |    0    |    36   |
|          |      shift_2_1_i_fu_999      |    0    |    0    |    39   |
|          |        tmp_i3_fu_1019        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_i_fu_399       |    0    |    0    |    65   |
|    sub   |          Ex_V_fu_483         |    0    |    0    |    15   |
|          |        tmp_10_i_fu_510       |    0    |    0    |    15   |
|          |        newexp_fu_1029        |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |       closepath_fu_274       |    0    |    0    |    11   |
|          |         tmp_21_fu_372        |    0    |    0    |    18   |
|   icmp   |         tmp_20_fu_497        |    0    |    0    |    11   |
|          |         tmp_22_fu_502        |    0    |    0    |    11   |
|          |       tmp_68_i1_fu_993       |    0    |    0    |    18   |
|          |        tmp_3_i_fu_1043       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |        tmp_12_i_fu_534       |    0    |    0    |    74   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_577         |    0    |    0    |    2    |
|          |      not_do_cos_i_fu_627     |    0    |    0    |    2    |
|    xor   |       sin_basis_fu_632       |    0    |    0    |    2    |
|          |         tmp_8_fu_752         |    0    |    0    |    2    |
|          |      not_or_cond_fu_1124     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      or_cond_112_fu_743      |    0    |    0    |    2    |
|    and   |      p_din_sign_V_fu_747     |    0    |    0    |    2    |
|          |  p_results_sign_V_ret_fu_757 |    0    |    0    |    2    |
|          | not_or_cond_demorgan_fu_1120 |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       or_cond_i_fu_1048      |    0    |    0    |    2    |
|    or    |         tmp_9_fu_1100        |    0    |    0    |    2    |
|          |        or_cond_fu_1138       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |    do_cos_read_read_fu_184   |    0    |    0    |    0    |
|          |     t_in_read_read_fu_190    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_22_fu_252      |    0    |    0    |    0    |
| bitselect|         isNeg_fu_489         |    0    |    0    |    0    |
|          |        tmp_45_fu_1035        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_260         |    0    |    0    |    0    |
|          |         tmp_1_fu_294         |    0    |    0    |    0    |
|          |         Med_V_fu_322         |    0    |    0    |    0    |
|          |        p_Val2_8_fu_352       |    0    |    0    |    0    |
|          |        tmp_4_i_fu_362        |    0    |    0    |    0    |
|          |     p_Result_i2_i_fu_411     |    0    |    0    |    0    |
|          |      p_Result_25_fu_429      |    0    |    0    |    0    |
|          |          Mx_V_fu_469         |    0    |    0    |    0    |
|          |       p_Result_i_fu_590      |    0    |    0    |    0    |
|          |         tmp_i2_fu_604        |    0    |    0    |    0    |
|partselect|        tmp_71_i_fu_618       |    0    |    0    |    0    |
|          |       p_Val2_21_fu_771       |    0    |    0    |    0    |
|          |        tmp_69_i_fu_794       |    0    |    0    |    0    |
|          |        tmp_75_i_fu_811       |    0    |    0    |    0    |
|          |        result_V_fu_866       |    0    |    0    |    0    |
|          |     p_Result_90_i_fu_876     |    0    |    0    |    0    |
|          |      p_Result_i1_fu_886      |    0    |    0    |    0    |
|          |      p_Result_29_fu_944      |    0    |    0    |    0    |
|          |      p_Result_30_fu_966      |    0    |    0    |    0    |
|          |         tmp_2_fu_1058        |    0    |    0    |    0    |
|          |         tmp_3_fu_1068        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        loc_V_1_fu_270        |    0    |    0    |    0    |
|          |         tmp_38_fu_309        |    0    |    0    |    0    |
|          |         tmp_39_fu_395        |    0    |    0    |    0    |
|   trunc  |       Mx_zeros_V_fu_455      |    0    |    0    |    0    |
|          |       p_Val2_17_fu_600       |    0    |    0    |    0    |
|          |         tmp_43_fu_962        |    0    |    0    |    0    |
|          |         tmp_44_fu_984        |    0    |    0    |    0    |
|          |        tmp_46_fu_1054        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_5_i_i_fu_304       |    0    |    0    |    0    |
|          |       tmp_7_i_i_fu_313       |    0    |    0    |    0    |
|          |         lhs_V_fu_339         |    0    |    0    |    0    |
|          |        rhs_V_1_fu_342        |    0    |    0    |    0    |
|          |        tmp_5_i_fu_459        |    0    |    0    |    0    |
|          |        tmp_8_i_fu_479        |    0    |    0    |    0    |
|   zext   |        tmp_11_i_fu_531       |    0    |    0    |    0    |
|          |     tmp_12_i_cast_fu_539     |    0    |    0    |    0    |
|          |        OP1_V_3_fu_614        |    0    |    0    |    0    |
|          |        tmp_72_i_fu_646       |    0    |    0    |    0    |
|          |         OP1_V_fu_781         |    0    |    0    |    0    |
|          |        OP1_V_2_fu_804        |    0    |    0    |    0    |
|          |     OP2_V_5_i_cast_fu_856    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_23_fu_332      |    0    |    0    |    0    |
|          |      p_Result_24_fu_421      |    0    |    0    |    0    |
|          |      p_Result_26_fu_439      |    0    |    0    |    0    |
|bitconcatenate|      p_Result_27_fu_638      |    0    |    0    |    0    |
|          |      p_Result_31_fu_653      |    0    |    0    |    0    |
|          |       tmp_i2_111_fu_906      |    0    |    0    |    0    |
|          |        tmp_52_i_fu_925       |    0    |    0    |    0    |
|          |      p_Result_32_fu_1158     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sh_i_cast_fu_507       |    0    |    0    |    0    |
|          |  sh_assign_1_i_cast1_fu_523  |    0    |    0    |    0    |
|          |   sh_assign_1_i_cast_fu_527  |    0    |    0    |    0    |
|          |        OP2_V_1_fu_784        |    0    |    0    |    0    |
|          |        OP2_V_2_fu_807        |    0    |    0    |    0    |
|   sext   |     tmp_77_i_cast_fu_820     |    0    |    0    |    0    |
|          |   tmp_79_i_cast_cast_fu_824  |    0    |    0    |    0    |
|          |        tmp_76_i_fu_840       |    0    |    0    |    0    |
|          |        tmp_cast_fu_843       |    0    |    0    |    0    |
|          |     OP1_V_4_i_cast_fu_852    |    0    |    0    |    0    |
|          |         rhs_V_fu_902         |    0    |    0    |    0    |
|          |     tmp_i115_cast_fu_1025    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  partset |       p_Val2_24_fu_913       |    0    |    0    |    0    |
|          |      p_Result_28_fu_932      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    21   |   120   |   1963  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         Ex_V_reg_1262         |    8   |
|         Med_V_reg_1227        |   80   |
|         Mx_V_reg_1255         |   29   |
|       closepath_reg_1211      |    1   |
|       cos_basis_reg_1288      |    1   |
|      do_cos_read_reg_1185     |    1   |
|         isNeg_reg_1268        |    1   |
|        loc_V_1_reg_1205       |   23   |
|         loc_V_reg_1198        |    8   |
|      or_cond_112_reg_1319     |    1   |
|      p_Result_22_reg_1192     |    1   |
|     p_Result_90_i_reg_1346    |   16   |
|      p_Result_i1_reg_1351     |   13   |
|      p_Result_s_reg_1325      |    1   |
|       p_Val2_17_reg_1294      |   22   |
|       p_Val2_21_reg_1330      |   29   |
|       p_Val2_29_reg_1249      |    3   |
|       p_Val2_8_reg_1232       |   58   |
|ref_4oPi_table_100_V_1_reg_1217|    4   |
|       result_V_reg_1340       |   29   |
| second_order_float_4_reg_1304 |    8   |
| second_order_float_5_reg_1309 |    8   |
| second_order_float_7_reg_1314 |    8   |
|        tmp_20_reg_1274        |    1   |
|        tmp_21_reg_1243        |    1   |
|        tmp_22_reg_1280        |    1   |
|        tmp_38_reg_1222        |    4   |
|        tmp_4_i_reg_1238       |    3   |
|       tmp_71_i_reg_1299       |   15   |
|          tmp_reg_1335         |   23   |
+-------------------------------+--------+
|             Total             |   401  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_203 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.912  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |   120  |  1963  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   401  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |    3   |   521  |  1999  |
+-----------+--------+--------+--------+--------+
