{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 10:04:38 2021 " "Info: Processing started: Sat Nov 13 10:04:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xuanqu -c xuanqu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xuanqu -c xuanqu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk20mhz " "Info: Assuming node \"clk20mhz\" is an undefined clock" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 11 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk20mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "key_out1 " "Info: Detected ripple clock \"key_out1\" as buffer" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_out2 " "Info: Detected ripple clock \"key_out2\" as buffer" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk20mhz register count2\[5\] register count2\[20\] 131.82 MHz 7.586 ns Internal " "Info: Clock \"clk20mhz\" has Internal fmax of 131.82 MHz between source register \"count2\[5\]\" and destination register \"count2\[20\]\" (period= 7.586 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.334 ns + Longest register register " "Info: + Longest register to register delay is 7.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[5\] 1 REG LCFF_X1_Y6_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 4; REG Node = 'count2\[5\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[5] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.370 ns) 1.134 ns Equal5~3 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.764 ns) + CELL(0.370 ns) = 1.134 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'Equal5~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { count2[5] Equal5~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.370 ns) 2.582 ns Equal5~4 3 COMB LCCOMB_X1_Y5_N28 1 " "Info: 3: + IC(1.078 ns) + CELL(0.370 ns) = 2.582 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 1; COMB Node = 'Equal5~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { Equal5~3 Equal5~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 3.152 ns Equal5~6 4 COMB LCCOMB_X1_Y5_N22 2 " "Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 3.152 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 2; COMB Node = 'Equal5~6'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Equal5~4 Equal5~6 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.596 ns) 4.789 ns count2\[0\]~64 5 COMB LCCOMB_X1_Y6_N12 2 " "Info: 5: + IC(1.041 ns) + CELL(0.596 ns) = 4.789 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'count2\[0\]~64'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { Equal5~6 count2[0]~64 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.979 ns count2\[1\]~66 6 COMB LCCOMB_X1_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 4.979 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'count2\[1\]~66'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count2[0]~64 count2[1]~66 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.065 ns count2\[2\]~68 7 COMB LCCOMB_X1_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.065 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'count2\[2\]~68'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[1]~66 count2[2]~68 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.151 ns count2\[3\]~70 8 COMB LCCOMB_X1_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.151 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'count2\[3\]~70'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[2]~68 count2[3]~70 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.237 ns count2\[4\]~72 9 COMB LCCOMB_X1_Y6_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.237 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'count2\[4\]~72'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[3]~70 count2[4]~72 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.323 ns count2\[5\]~74 10 COMB LCCOMB_X1_Y6_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.323 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 2; COMB Node = 'count2\[5\]~74'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[4]~72 count2[5]~74 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.409 ns count2\[6\]~76 11 COMB LCCOMB_X1_Y6_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.409 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 2; COMB Node = 'count2\[6\]~76'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[5]~74 count2[6]~76 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.495 ns count2\[7\]~78 12 COMB LCCOMB_X1_Y6_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.495 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'count2\[7\]~78'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[6]~76 count2[7]~78 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.581 ns count2\[8\]~80 13 COMB LCCOMB_X1_Y6_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.581 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = 'count2\[8\]~80'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[7]~78 count2[8]~80 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 5.756 ns count2\[9\]~82 14 COMB LCCOMB_X1_Y6_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 5.756 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = 'count2\[9\]~82'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count2[8]~80 count2[9]~82 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.842 ns count2\[10\]~84 15 COMB LCCOMB_X1_Y5_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.842 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; COMB Node = 'count2\[10\]~84'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[9]~82 count2[10]~84 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.928 ns count2\[11\]~86 16 COMB LCCOMB_X1_Y5_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.928 ns; Loc. = LCCOMB_X1_Y5_N2; Fanout = 2; COMB Node = 'count2\[11\]~86'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[10]~84 count2[11]~86 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.014 ns count2\[12\]~88 17 COMB LCCOMB_X1_Y5_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 6.014 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 2; COMB Node = 'count2\[12\]~88'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[11]~86 count2[12]~88 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.100 ns count2\[13\]~90 18 COMB LCCOMB_X1_Y5_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 6.100 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 2; COMB Node = 'count2\[13\]~90'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[12]~88 count2[13]~90 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.186 ns count2\[14\]~92 19 COMB LCCOMB_X1_Y5_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 6.186 ns; Loc. = LCCOMB_X1_Y5_N8; Fanout = 2; COMB Node = 'count2\[14\]~92'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[13]~90 count2[14]~92 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.272 ns count2\[15\]~94 20 COMB LCCOMB_X1_Y5_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 6.272 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 2; COMB Node = 'count2\[15\]~94'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[14]~92 count2[15]~94 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.358 ns count2\[16\]~96 21 COMB LCCOMB_X1_Y5_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 6.358 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 2; COMB Node = 'count2\[16\]~96'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[15]~94 count2[16]~96 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 6.548 ns count2\[17\]~98 22 COMB LCCOMB_X1_Y5_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 6.548 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 2; COMB Node = 'count2\[17\]~98'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count2[16]~96 count2[17]~98 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.634 ns count2\[18\]~100 23 COMB LCCOMB_X1_Y5_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 6.634 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 2; COMB Node = 'count2\[18\]~100'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[17]~98 count2[18]~100 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.720 ns count2\[19\]~102 24 COMB LCCOMB_X1_Y5_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 6.720 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 1; COMB Node = 'count2\[19\]~102'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count2[18]~100 count2[19]~102 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.226 ns count2\[20\]~103 25 COMB LCCOMB_X1_Y5_N20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 7.226 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'count2\[20\]~103'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count2[19]~102 count2[20]~103 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.334 ns count2\[20\] 26 REG LCFF_X1_Y5_N21 2 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 7.334 ns; Loc. = LCFF_X1_Y5_N21; Fanout = 2; REG Node = 'count2\[20\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count2[20]~103 count2[20] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 55.73 % ) " "Info: Total cell delay = 4.087 ns ( 55.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.247 ns ( 44.27 % ) " "Info: Total interconnect delay = 3.247 ns ( 44.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { count2[5] Equal5~3 Equal5~4 Equal5~6 count2[0]~64 count2[1]~66 count2[2]~68 count2[3]~70 count2[4]~72 count2[5]~74 count2[6]~76 count2[7]~78 count2[8]~80 count2[9]~82 count2[10]~84 count2[11]~86 count2[12]~88 count2[13]~90 count2[14]~92 count2[15]~94 count2[16]~96 count2[17]~98 count2[18]~100 count2[19]~102 count2[20]~103 count2[20] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.334 ns" { count2[5] {} Equal5~3 {} Equal5~4 {} Equal5~6 {} count2[0]~64 {} count2[1]~66 {} count2[2]~68 {} count2[3]~70 {} count2[4]~72 {} count2[5]~74 {} count2[6]~76 {} count2[7]~78 {} count2[8]~80 {} count2[9]~82 {} count2[10]~84 {} count2[11]~86 {} count2[12]~88 {} count2[13]~90 {} count2[14]~92 {} count2[15]~94 {} count2[16]~96 {} count2[17]~98 {} count2[18]~100 {} count2[19]~102 {} count2[20]~103 {} count2[20] {} } { 0.000ns 0.764ns 1.078ns 0.364ns 1.041ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.733 ns + Shortest register " "Info: + Shortest clock path from clock \"clk20mhz\" to destination register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk20mhz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns count2\[20\] 3 REG LCFF_X1_Y5_N21 2 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N21; Fanout = 2; REG Node = 'count2\[20\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk20mhz~clkctrl count2[20] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clk20mhz clk20mhz~clkctrl count2[20] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} count2[20] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"clk20mhz\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk20mhz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns count2\[5\] 3 REG LCFF_X1_Y6_N23 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 4; REG Node = 'count2\[5\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk20mhz~clkctrl count2[5] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk20mhz clk20mhz~clkctrl count2[5] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} count2[5] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clk20mhz clk20mhz~clkctrl count2[20] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} count2[20] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk20mhz clk20mhz~clkctrl count2[5] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} count2[5] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { count2[5] Equal5~3 Equal5~4 Equal5~6 count2[0]~64 count2[1]~66 count2[2]~68 count2[3]~70 count2[4]~72 count2[5]~74 count2[6]~76 count2[7]~78 count2[8]~80 count2[9]~82 count2[10]~84 count2[11]~86 count2[12]~88 count2[13]~90 count2[14]~92 count2[15]~94 count2[16]~96 count2[17]~98 count2[18]~100 count2[19]~102 count2[20]~103 count2[20] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.334 ns" { count2[5] {} Equal5~3 {} Equal5~4 {} Equal5~6 {} count2[0]~64 {} count2[1]~66 {} count2[2]~68 {} count2[3]~70 {} count2[4]~72 {} count2[5]~74 {} count2[6]~76 {} count2[7]~78 {} count2[8]~80 {} count2[9]~82 {} count2[10]~84 {} count2[11]~86 {} count2[12]~88 {} count2[13]~90 {} count2[14]~92 {} count2[15]~94 {} count2[16]~96 {} count2[17]~98 {} count2[18]~100 {} count2[19]~102 {} count2[20]~103 {} count2[20] {} } { 0.000ns 0.764ns 1.078ns 0.364ns 1.041ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clk20mhz clk20mhz~clkctrl count2[20] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} count2[20] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk20mhz clk20mhz~clkctrl count2[5] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} count2[5] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "add\[1\]~reg0 a\[3\] clk 6.717 ns register " "Info: tsu for register \"add\[1\]~reg0\" (data pin = \"a\[3\]\", clock pin = \"clk\") is 6.717 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.468 ns + Longest pin register " "Info: + Longest pin to register delay is 9.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns a\[3\] 1 PIN PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; PIN Node = 'a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.158 ns) + CELL(0.202 ns) 7.314 ns Add8~1 2 COMB LCCOMB_X3_Y6_N10 1 " "Info: 2: + IC(6.158 ns) + CELL(0.202 ns) = 7.314 ns; Loc. = LCCOMB_X3_Y6_N10; Fanout = 1; COMB Node = 'Add8~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { a[3] Add8~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.650 ns) 8.366 ns Add8~2 3 COMB LCCOMB_X3_Y6_N28 1 " "Info: 3: + IC(0.402 ns) + CELL(0.650 ns) = 8.366 ns; Loc. = LCCOMB_X3_Y6_N28; Fanout = 1; COMB Node = 'Add8~2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Add8~1 Add8~2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 9.360 ns Add8~3 4 COMB LCCOMB_X3_Y6_N26 1 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 9.360 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 1; COMB Node = 'Add8~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Add8~2 Add8~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.468 ns add\[1\]~reg0 5 REG LCFF_X3_Y6_N27 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.468 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 1; REG Node = 'add\[1\]~reg0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add8~3 add[1]~reg0 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.538 ns ( 26.81 % ) " "Info: Total cell delay = 2.538 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.930 ns ( 73.19 % ) " "Info: Total interconnect delay = 6.930 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { a[3] Add8~1 Add8~2 Add8~3 add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { a[3] {} a[3]~combout {} Add8~1 {} Add8~2 {} Add8~3 {} add[1]~reg0 {} } { 0.000ns 0.000ns 6.158ns 0.402ns 0.370ns 0.000ns } { 0.000ns 0.954ns 0.202ns 0.650ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.711 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.711 ns add\[1\]~reg0 3 REG LCFF_X3_Y6_N27 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.711 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 1; REG Node = 'add\[1\]~reg0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl add[1]~reg0 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.77 % ) " "Info: Total cell delay = 1.756 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clk clk~clkctrl add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { clk {} clk~combout {} clk~clkctrl {} add[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { a[3] Add8~1 Add8~2 Add8~3 add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { a[3] {} a[3]~combout {} Add8~1 {} Add8~2 {} Add8~3 {} add[1]~reg0 {} } { 0.000ns 0.000ns 6.158ns 0.402ns 0.370ns 0.000ns } { 0.000ns 0.954ns 0.202ns 0.650ns 0.624ns 0.108ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clk clk~clkctrl add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { clk {} clk~combout {} clk~clkctrl {} add[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk add\[0\] add\[0\]~reg0 7.590 ns register " "Info: tco from clock \"clk\" to destination pin \"add\[0\]\" through register \"add\[0\]~reg0\" is 7.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.711 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.711 ns add\[0\]~reg0 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.711 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'add\[0\]~reg0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl add[0]~reg0 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.77 % ) " "Info: Total cell delay = 1.756 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clk clk~clkctrl add[0]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { clk {} clk~combout {} clk~clkctrl {} add[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.575 ns + Longest register pin " "Info: + Longest register to pin delay is 4.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns add\[0\]~reg0 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'add\[0\]~reg0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[0]~reg0 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(3.236 ns) 4.575 ns add\[0\] 2 PIN PIN_135 0 " "Info: 2: + IC(1.339 ns) + CELL(3.236 ns) = 4.575 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'add\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { add[0]~reg0 add[0] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 70.73 % ) " "Info: Total cell delay = 3.236 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 29.27 % ) " "Info: Total interconnect delay = 1.339 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { add[0]~reg0 add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.575 ns" { add[0]~reg0 {} add[0] {} } { 0.000ns 1.339ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clk clk~clkctrl add[0]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { clk {} clk~combout {} clk~clkctrl {} add[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { add[0]~reg0 add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.575 ns" { add[0]~reg0 {} add[0] {} } { 0.000ns 1.339ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[3\] a1\[3\] 10.513 ns Longest " "Info: Longest tpd from source pin \"a\[3\]\" to destination pin \"a1\[3\]\" is 10.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns a\[3\] 1 PIN PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; PIN Node = 'a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.313 ns) + CELL(3.246 ns) 10.513 ns a1\[3\] 2 PIN PIN_41 0 " "Info: 2: + IC(6.313 ns) + CELL(3.246 ns) = 10.513 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'a1\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.559 ns" { a[3] a1[3] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 39.95 % ) " "Info: Total cell delay = 4.200 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.313 ns ( 60.05 % ) " "Info: Total interconnect delay = 6.313 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.513 ns" { a[3] a1[3] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.513 ns" { a[3] {} a[3]~combout {} a1[3] {} } { 0.000ns 0.000ns 6.313ns } { 0.000ns 0.954ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "add\[1\]~reg0 a\[1\] clk -0.263 ns register " "Info: th for register \"add\[1\]~reg0\" (data pin = \"a\[1\]\", clock pin = \"clk\") is -0.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.711 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.711 ns add\[1\]~reg0 3 REG LCFF_X3_Y6_N27 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.711 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 1; REG Node = 'add\[1\]~reg0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl add[1]~reg0 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.77 % ) " "Info: Total cell delay = 1.756 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clk clk~clkctrl add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { clk {} clk~combout {} clk~clkctrl {} add[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.280 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns a\[1\] 1 PIN PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.535 ns) 2.598 ns add1~4 2 COMB LCCOMB_X3_Y6_N30 2 " "Info: 2: + IC(0.963 ns) + CELL(0.535 ns) = 2.598 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 2; COMB Node = 'add1~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { a[1] add1~4 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 3.172 ns Add8~3 3 COMB LCCOMB_X3_Y6_N26 1 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 3.172 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 1; COMB Node = 'Add8~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { add1~4 Add8~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.280 ns add\[1\]~reg0 4 REG LCFF_X3_Y6_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.280 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 1; REG Node = 'add\[1\]~reg0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add8~3 add[1]~reg0 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 59.42 % ) " "Info: Total cell delay = 1.949 ns ( 59.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 40.58 % ) " "Info: Total interconnect delay = 1.331 ns ( 40.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { a[1] add1~4 Add8~3 add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { a[1] {} a[1]~combout {} add1~4 {} Add8~3 {} add[1]~reg0 {} } { 0.000ns 0.000ns 0.963ns 0.368ns 0.000ns } { 0.000ns 1.100ns 0.535ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clk clk~clkctrl add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { clk {} clk~combout {} clk~clkctrl {} add[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { a[1] add1~4 Add8~3 add[1]~reg0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { a[1] {} a[1]~combout {} add1~4 {} Add8~3 {} add[1]~reg0 {} } { 0.000ns 0.000ns 0.963ns 0.368ns 0.000ns } { 0.000ns 1.100ns 0.535ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 10:04:38 2021 " "Info: Processing ended: Sat Nov 13 10:04:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
