#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 19 16:27:10 2021
# Process ID: 29817
# Current directory: /home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3
# Command line: vivado -log factor1_bins.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source factor1_bins.tcl -notrace
# Log file: /home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins.vdi
# Journal file: /home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/vivado.jou
#-----------------------------------------------------------
source factor1_bins.tcl -notrace
Command: link_design -top factor1_bins -part xc7a100tfgg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/.Xil/Vivado-29817-pc/pll_dac_1/pll_dac.dcp' for cell 'pll_dac1'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.dcp' for cell 'mac_inst/fifo_26010'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_apo/fifo_apo.dcp' for cell 'mac_inst/fifo_apo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_arp/fifo_arp.dcp' for cell 'mac_inst/fifo_arp_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/.Xil/Vivado-29817-pc/ila_eth_rx/ila_eth_rx.dcp' for cell 'mac_inst/ila_eth_rx1'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/.Xil/Vivado-29817-pc/ila_eth_tx/ila_eth_tx.dcp' for cell 'mac_inst/ila_eth_tx1'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2339.273 ; gain = 0.000 ; free physical = 2612 ; free virtual = 9476
INFO: [Netlist 29-17] Analyzing 784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pll_dac1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll_dac1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: mac_inst/ila_eth_rx1 UUID: 49ba582a-353a-5933-b696-04db449b396f 
INFO: [Chipscope 16-324] Core: mac_inst/ila_eth_tx1 UUID: ef5f0f4f-1a89-5848-8760-c1e320fca96f 
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2586.000 ; gain = 222.828 ; free physical = 2090 ; free virtual = 8957
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26010/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26010/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26100/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26100/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_arp/fifo_arp.xdc] for cell 'mac_inst/fifo_arp_inst/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_arp/fifo_arp.xdc] for cell 'mac_inst/fifo_arp_inst/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_apo/fifo_apo.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_apo/fifo_apo.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_rx/ila_v6_2/constraints/ila_impl.xdc] for cell 'mac_inst/ila_eth_rx1/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_rx/ila_v6_2/constraints/ila_impl.xdc] for cell 'mac_inst/ila_eth_rx1/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_rx/ila_v6_2/constraints/ila.xdc] for cell 'mac_inst/ila_eth_rx1/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_rx/ila_v6_2/constraints/ila.xdc] for cell 'mac_inst/ila_eth_rx1/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_tx/ila_v6_2/constraints/ila_impl.xdc] for cell 'mac_inst/ila_eth_tx1/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_tx/ila_v6_2/constraints/ila_impl.xdc] for cell 'mac_inst/ila_eth_tx1/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_tx/ila_v6_2/constraints/ila.xdc] for cell 'mac_inst/ila_eth_tx1/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/ila_eth_tx/ila_v6_2/constraints/ila.xdc] for cell 'mac_inst/ila_eth_tx1/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll_dac_1/pll_dac_board.xdc] for cell 'pll_dac1/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll_dac_1/pll_dac_board.xdc] for cell 'pll_dac1/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll_dac_1/pll_dac.xdc] for cell 'pll_dac1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll_dac_1/pll_dac.xdc:57]
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/pll_dac_1/pll_dac.xdc] for cell 'pll_dac1/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/constrs_1/new/LED.xdc]
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/constrs_1/new/LED.xdc]
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26010/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26010/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26100/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26100/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_apo/fifo_apo_clocks.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.srcs/sources_1/ip/fifo_apo/fifo_apo_clocks.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.000 ; gain = 0.000 ; free physical = 2097 ; free virtual = 8964
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 84 instances
  RAM64M => RAM64M (RAMD64E(x4)): 36 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 36 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E(x2)): 8 instances

19 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.000 ; gain = 246.840 ; free physical = 2097 ; free virtual = 8964
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2618.016 ; gain = 32.016 ; free physical = 2089 ; free virtual = 8955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dbe13685

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2618.016 ; gain = 0.000 ; free physical = 2083 ; free virtual = 8950

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2792.789 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8783
Phase 1 Generate And Synthesize Debug Cores | Checksum: df194ae2

Time (s): cpu = 00:01:09 ; elapsed = 00:01:22 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2106 ; free virtual = 8783

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 141 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1624203b1

Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2114 ; free virtual = 8791
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 176c5c2cf

Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2114 ; free virtual = 8791
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 185b7e9d8

Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2110 ; free virtual = 8789
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 277 cells
INFO: [Opt 31-1021] In phase Sweep, 1321 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 185b7e9d8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2099 ; free virtual = 8789
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 185b7e9d8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2098 ; free virtual = 8789
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 185b7e9d8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2098 ; free virtual = 8789
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              37  |                                            108  |
|  Constant propagation         |               0  |              32  |                                             65  |
|  Sweep                        |               0  |             277  |                                           1321  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             74  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2792.789 ; gain = 0.000 ; free physical = 2082 ; free virtual = 8790
Ending Logic Optimization Task | Checksum: cc2a287a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 2792.789 ; gain = 43.773 ; free physical = 2082 ; free virtual = 8790

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 10d46ff1b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3049.609 ; gain = 0.000 ; free physical = 2065 ; free virtual = 8758
Ending Power Optimization Task | Checksum: 10d46ff1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.609 ; gain = 256.820 ; free physical = 2091 ; free virtual = 8769

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10d46ff1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.609 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8769

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.609 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8769
Ending Netlist Obfuscation Task | Checksum: d485e149

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.609 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8769
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 3049.609 ; gain = 463.609 ; free physical = 2091 ; free virtual = 8769
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3049.609 ; gain = 0.000 ; free physical = 2081 ; free virtual = 8762
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor1_bins_drc_opted.rpt -pb factor1_bins_drc_opted.pb -rpx factor1_bins_drc_opted.rpx
Command: report_drc -file factor1_bins_drc_opted.rpt -pb factor1_bins_drc_opted.pb -rpx factor1_bins_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1971 ; free virtual = 8677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 45ebfa67

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1971 ; free virtual = 8677
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1971 ; free virtual = 8677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'mac_inst/bins_tx_wr_clk_INST_0' is driving clock pin of 97 registers. This could lead to large hold time violations. First few involved registers are:
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg {FDPE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg {FDPE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] {FDCE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] {FDCE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg {FDPE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40a89f52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2013 ; free virtual = 8719

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127827e39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2025 ; free virtual = 8708

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127827e39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2025 ; free virtual = 8708
Phase 1 Placer Initialization | Checksum: 127827e39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2024 ; free virtual = 8707

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e53ec5e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2006 ; free virtual = 8696

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f0379f92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2047 ; free virtual = 8734

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 413 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 1, total 4, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 176 nets or cells. Created 4 new cells, deleted 172 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1994 ; free virtual = 8682

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            172  |                   176  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            172  |                   176  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1238749c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1999 ; free virtual = 8682
Phase 2.3 Global Placement Core | Checksum: d22b4531

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1997 ; free virtual = 8680
Phase 2 Global Placement | Checksum: d22b4531

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2000 ; free virtual = 8683

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1457503d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2001 ; free virtual = 8684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 136cd1b4c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2000 ; free virtual = 8683

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 204aa9bfb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2000 ; free virtual = 8683

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d25d64c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2000 ; free virtual = 8683

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c615a1bf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2014 ; free virtual = 8697

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 16326b191

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1997 ; free virtual = 8685
Phase 3.6 Small Shape Detail Placement | Checksum: 16326b191

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1999 ; free virtual = 8687

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e2e3f255

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2003 ; free virtual = 8686

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fcb068b4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 2003 ; free virtual = 8686

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 176a1a1e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1934 ; free virtual = 8665
Phase 3 Detail Placement | Checksum: 176a1a1e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1934 ; free virtual = 8665

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16aa12af5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.657 | TNS=-401.314 |
Phase 1 Physical Synthesis Initialization | Checksum: 16dd961a2

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1959 ; free virtual = 8677
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11de7d4b3

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1959 ; free virtual = 8676
Phase 4.1.1.1 BUFG Insertion | Checksum: 16aa12af5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1959 ; free virtual = 8677
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.258. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8651
Phase 4.1 Post Commit Optimization | Checksum: 126adf13b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126adf13b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 126adf13b

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656
Phase 4.3 Placer Reporting | Checksum: 126adf13b

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19fe82a51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656
Ending Placer Task | Checksum: 11199c34f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8656
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1993 ; free virtual = 8677
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1966 ; free virtual = 8667
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file factor1_bins_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1974 ; free virtual = 8662
INFO: [runtcl-4] Executing : report_utilization -file factor1_bins_utilization_placed.rpt -pb factor1_bins_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file factor1_bins_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1987 ; free virtual = 8676
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1974 ; free virtual = 8663

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-399.570 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f86be1aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1960 ; free virtual = 8649
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-399.570 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f86be1aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1959 ; free virtual = 8648

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-399.570 |
INFO: [Physopt 32-702] Processed net adc_data_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net data55[7].  Did not re-place instance data_adc_reg[55][7]
INFO: [Physopt 32-702] Processed net data55[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net adc_data[7]_i_7_n_0.  Did not re-place instance adc_data[7]_i_7
INFO: [Physopt 32-702] Processed net adc_data[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram_bins/adc_state_reg[0]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net conv_o_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net r_rst2.  Re-placed instance r_rst2_reg
INFO: [Physopt 32-735] Processed net r_rst2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-403.339 |
INFO: [Physopt 32-663] Processed net fd_tim[20].  Re-placed instance fd_tim_reg[20]
INFO: [Physopt 32-735] Processed net fd_tim[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.845 |
INFO: [Physopt 32-663] Processed net fd_tim[23].  Re-placed instance fd_tim_reg[23]
INFO: [Physopt 32-735] Processed net fd_tim[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.351 |
INFO: [Physopt 32-663] Processed net fd_tim[26].  Re-placed instance fd_tim_reg[26]
INFO: [Physopt 32-735] Processed net fd_tim[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.857 |
INFO: [Physopt 32-662] Processed net r_rst2.  Did not re-place instance r_rst2_reg
INFO: [Physopt 32-81] Processed net r_rst2. Replicated 2 times.
INFO: [Physopt 32-735] Processed net r_rst2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-395.158 |
INFO: [Physopt 32-662] Processed net r_rst2_repN.  Did not re-place instance r_rst2_reg_replica
INFO: [Physopt 32-702] Processed net r_rst2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fd_i_3_n_0.  Re-placed instance fd_i_3
INFO: [Physopt 32-735] Processed net fd_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-395.139 |
INFO: [Physopt 32-663] Processed net fd_tim[16].  Re-placed instance fd_tim_reg[16]
INFO: [Physopt 32-735] Processed net fd_tim[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-394.728 |
INFO: [Physopt 32-663] Processed net fd_tim[22].  Re-placed instance fd_tim_reg[22]
INFO: [Physopt 32-735] Processed net fd_tim[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-394.317 |
INFO: [Physopt 32-663] Processed net fd_tim[17].  Re-placed instance fd_tim_reg[17]
INFO: [Physopt 32-735] Processed net fd_tim[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-399.172 |
INFO: [Physopt 32-663] Processed net fd_tim[18].  Re-placed instance fd_tim_reg[18]
INFO: [Physopt 32-735] Processed net fd_tim[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-398.767 |
INFO: [Physopt 32-663] Processed net fd_tim[24].  Re-placed instance fd_tim_reg[24]
INFO: [Physopt 32-735] Processed net fd_tim[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-398.362 |
INFO: [Physopt 32-663] Processed net fd_tim[25].  Re-placed instance fd_tim_reg[25]
INFO: [Physopt 32-735] Processed net fd_tim[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-398.061 |
INFO: [Physopt 32-662] Processed net fd_i_3_n_0.  Did not re-place instance fd_i_3
INFO: [Physopt 32-710] Processed net fd_i_1_n_0. Critical path length was reduced through logic transformation on cell fd_i_1_comp.
INFO: [Physopt 32-735] Processed net fd_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-396.941 |
INFO: [Physopt 32-663] Processed net fd_tim[19].  Re-placed instance fd_tim_reg[19]
INFO: [Physopt 32-735] Processed net fd_tim[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-405.664 |
INFO: [Physopt 32-663] Processed net fd_tim[27].  Re-placed instance fd_tim_reg[27]
INFO: [Physopt 32-735] Processed net fd_tim[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-405.455 |
INFO: [Physopt 32-663] Processed net fd_tim[29].  Re-placed instance fd_tim_reg[29]
INFO: [Physopt 32-735] Processed net fd_tim[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-405.159 |
INFO: [Physopt 32-702] Processed net adc_data_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net data55[7].  Did not re-place instance data_adc_reg[55][7]
INFO: [Physopt 32-702] Processed net data55[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net adc_data[7]_i_7_n_0.  Did not re-place instance adc_data[7]_i_7
INFO: [Physopt 32-702] Processed net adc_data[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram_bins/adc_state_reg[0]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fd_tim[21].  Re-placed instance fd_tim_reg[21]
INFO: [Physopt 32-735] Processed net fd_tim[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-404.865 |
INFO: [Physopt 32-663] Processed net fd_tim[28].  Re-placed instance fd_tim_reg[28]
INFO: [Physopt 32-735] Processed net fd_tim[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-404.571 |
INFO: [Physopt 32-663] Processed net fd_tim[30].  Re-placed instance fd_tim_reg[30]
INFO: [Physopt 32-735] Processed net fd_tim[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-404.277 |
INFO: [Physopt 32-663] Processed net fd_tim[31].  Re-placed instance fd_tim_reg[31]
INFO: [Physopt 32-735] Processed net fd_tim[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-403.983 |
INFO: [Physopt 32-663] Processed net fd_tim[0].  Re-placed instance fd_tim_reg[0]
INFO: [Physopt 32-735] Processed net fd_tim[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-403.763 |
INFO: [Physopt 32-663] Processed net fd_tim[2].  Re-placed instance fd_tim_reg[2]
INFO: [Physopt 32-735] Processed net fd_tim[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-403.543 |
INFO: [Physopt 32-663] Processed net fd_tim[4].  Re-placed instance fd_tim_reg[4]
INFO: [Physopt 32-735] Processed net fd_tim[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-403.323 |
INFO: [Physopt 32-663] Processed net fd_tim[5].  Re-placed instance fd_tim_reg[5]
INFO: [Physopt 32-735] Processed net fd_tim[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-403.132 |
INFO: [Physopt 32-663] Processed net fd_tim[7].  Re-placed instance fd_tim_reg[7]
INFO: [Physopt 32-735] Processed net fd_tim[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.941 |
INFO: [Physopt 32-663] Processed net fd_tim[13].  Re-placed instance fd_tim_reg[13]
INFO: [Physopt 32-735] Processed net fd_tim[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.752 |
INFO: [Physopt 32-663] Processed net fd_tim[14].  Re-placed instance fd_tim_reg[14]
INFO: [Physopt 32-735] Processed net fd_tim[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.563 |
INFO: [Physopt 32-663] Processed net fd_tim[15].  Re-placed instance fd_tim_reg[15]
INFO: [Physopt 32-735] Processed net fd_tim[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.374 |
INFO: [Physopt 32-663] Processed net fd_tim[1].  Re-placed instance fd_tim_reg[1]
INFO: [Physopt 32-735] Processed net fd_tim[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.216 |
INFO: [Physopt 32-663] Processed net fd_tim[3].  Re-placed instance fd_tim_reg[3]
INFO: [Physopt 32-735] Processed net fd_tim[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-402.058 |
INFO: [Physopt 32-663] Processed net fd_tim[6].  Re-placed instance fd_tim_reg[6]
INFO: [Physopt 32-735] Processed net fd_tim[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.900 |
INFO: [Physopt 32-663] Processed net fd_tim[8].  Re-placed instance fd_tim_reg[8]
INFO: [Physopt 32-735] Processed net fd_tim[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.742 |
INFO: [Physopt 32-663] Processed net fd_tim[10].  Re-placed instance fd_tim_reg[10]
INFO: [Physopt 32-735] Processed net fd_tim[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.595 |
INFO: [Physopt 32-663] Processed net fd_tim[11].  Re-placed instance fd_tim_reg[11]
INFO: [Physopt 32-735] Processed net fd_tim[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.448 |
INFO: [Physopt 32-663] Processed net fd_tim[12].  Re-placed instance fd_tim_reg[12]
INFO: [Physopt 32-735] Processed net fd_tim[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.301 |
INFO: [Physopt 32-663] Processed net fd_tim[9].  Re-placed instance fd_tim_reg[9]
INFO: [Physopt 32-735] Processed net fd_tim[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-401.154 |
INFO: [Physopt 32-702] Processed net data_adc_reg_n_0_[79][11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cordic_en.  Re-placed instance cordic_en_reg
INFO: [Physopt 32-735] Processed net cordic_en. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-396.520 |
INFO: [Physopt 32-662] Processed net fd_tim[10].  Did not re-place instance fd_tim_reg[10]
INFO: [Physopt 32-702] Processed net fd_tim[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net r_rst2_repN_1.  Did not re-place instance r_rst2_reg_replica_1
INFO: [Physopt 32-702] Processed net r_rst2_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fd_tim[31]_i_1_n_0.  Did not re-place instance fd_tim[31]_i_1
INFO: [Physopt 32-702] Processed net fd_tim[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-396.520 |
Phase 3 Critical Path Optimization | Checksum: 1f86be1aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1965 ; free virtual = 8654

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-396.520 |
INFO: [Physopt 32-702] Processed net adc_data_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net data55[7].  Did not re-place instance data_adc_reg[55][7]
INFO: [Physopt 32-702] Processed net data55[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net adc_data[7]_i_7_n_0.  Did not re-place instance adc_data[7]_i_7
INFO: [Physopt 32-702] Processed net adc_data[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram_bins/adc_state_reg[0]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fd_tim[10].  Did not re-place instance fd_tim_reg[10]
INFO: [Physopt 32-702] Processed net fd_tim[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net r_rst2_repN_1.  Did not re-place instance r_rst2_reg_replica_1
INFO: [Physopt 32-702] Processed net r_rst2_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net fd_tim[31]_i_1_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net fd_tim[31]_i_1_n_0.  Did not re-place instance fd_tim[31]_i_1
INFO: [Physopt 32-702] Processed net fd_tim[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net data55[7].  Did not re-place instance data_adc_reg[55][7]
INFO: [Physopt 32-702] Processed net data55[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net adc_data[7]_i_7_n_0.  Did not re-place instance adc_data[7]_i_7
INFO: [Physopt 32-702] Processed net adc_data[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data_reg[7]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_data[7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram_bins/adc_state_reg[0]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fd_tim[10].  Did not re-place instance fd_tim_reg[10]
INFO: [Physopt 32-702] Processed net fd_tim[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net r_rst2_repN_1.  Did not re-place instance r_rst2_reg_replica_1
INFO: [Physopt 32-702] Processed net r_rst2_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fd_tim[31]_i_1_n_0.  Did not re-place instance fd_tim[31]_i_1
INFO: [Physopt 32-702] Processed net fd_tim[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-396.520 |
Phase 4 Critical Path Optimization | Checksum: 1f86be1aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8653
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8653
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.258 | TNS=-396.520 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          3.049  |            2  |              0  |                    37  |           0  |           2  |  00:00:04  |
|  Total          |          0.000  |          3.049  |            2  |              0  |                    37  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8653
Ending Physical Synthesis Task | Checksum: 228bb336b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8653
INFO: [Common 17-83] Releasing license: Implementation
284 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1972 ; free virtual = 8661
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1941 ; free virtual = 8649
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d0e2a3f6 ConstDB: 0 ShapeSum: d4e5a235 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 89d71a03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1801 ; free virtual = 8496
Post Restoration Checksum: NetGraph: 45f1ee6f NumContArr: 43e52b94 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 89d71a03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1805 ; free virtual = 8499

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 89d71a03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1787 ; free virtual = 8481

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 89d71a03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3060.625 ; gain = 0.000 ; free physical = 1787 ; free virtual = 8481
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: adc5aafe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3084.859 ; gain = 24.234 ; free physical = 1772 ; free virtual = 8467
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.259 | TNS=-365.384| WHS=-1.183 | THS=-456.062|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 142a09536

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3084.859 ; gain = 24.234 ; free physical = 1788 ; free virtual = 8483
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.259 | TNS=-364.923| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 187c4a1bd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3108.859 ; gain = 48.234 ; free physical = 1788 ; free virtual = 8483
Phase 2 Router Initialization | Checksum: f933f843

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3108.859 ; gain = 48.234 ; free physical = 1788 ; free virtual = 8483

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0097924 %
  Global Horizontal Routing Utilization  = 0.00845411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11492
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11479
  Number of Partially Routed Nets     = 13
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f933f843

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3108.859 ; gain = 48.234 ; free physical = 1782 ; free virtual = 8477
Phase 3 Initial Routing | Checksum: cbeb6dd7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3155.859 ; gain = 95.234 ; free physical = 1765 ; free virtual = 8460
INFO: [Route 35-580] Design has 122 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[4]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[5]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[0]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[1]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1003
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.869 | TNS=-447.611| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7e5732a6

Time (s): cpu = 00:02:11 ; elapsed = 00:01:49 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1753 ; free virtual = 8436

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.528 | TNS=-421.954| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c270e18f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1774 ; free virtual = 8457

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.778 | TNS=-423.926| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 8a77e0b3

Time (s): cpu = 00:02:20 ; elapsed = 00:01:57 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459
Phase 4 Rip-up And Reroute | Checksum: 8a77e0b3

Time (s): cpu = 00:02:20 ; elapsed = 00:01:57 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 7138ba79

Time (s): cpu = 00:02:21 ; elapsed = 00:01:57 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.528 | TNS=-421.954| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b3c7cda7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:57 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b3c7cda7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459
Phase 5 Delay and Skew Optimization | Checksum: 1b3c7cda7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2064f1131

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1777 ; free virtual = 8460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.528 | TNS=-419.272| WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21e036cd7

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1777 ; free virtual = 8460
Phase 6 Post Hold Fix | Checksum: 21e036cd7

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1777 ; free virtual = 8460

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.76498 %
  Global Horizontal Routing Utilization  = 1.97684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 259f8597a

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1777 ; free virtual = 8460

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 259f8597a

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21f3dcc39

Time (s): cpu = 00:02:24 ; elapsed = 00:01:59 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.528 | TNS=-419.272| WHS=0.047  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21f3dcc39

Time (s): cpu = 00:02:24 ; elapsed = 00:01:59 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1776 ; free virtual = 8459
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:24 ; elapsed = 00:01:59 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1816 ; free virtual = 8499

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
305 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:01 . Memory (MB): peak = 3200.859 ; gain = 140.234 ; free physical = 1816 ; free virtual = 8499
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3208.863 ; gain = 0.000 ; free physical = 1784 ; free virtual = 8489
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor1_bins_drc_routed.rpt -pb factor1_bins_drc_routed.pb -rpx factor1_bins_drc_routed.rpx
Command: report_drc -file factor1_bins_drc_routed.rpt -pb factor1_bins_drc_routed.pb -rpx factor1_bins_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file factor1_bins_methodology_drc_routed.rpt -pb factor1_bins_methodology_drc_routed.pb -rpx factor1_bins_methodology_drc_routed.rpx
Command: report_methodology -file factor1_bins_methodology_drc_routed.rpt -pb factor1_bins_methodology_drc_routed.pb -rpx factor1_bins_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/factor1_bins_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file factor1_bins_power_routed.rpt -pb factor1_bins_power_summary_routed.pb -rpx factor1_bins_power_routed.rpx
Command: report_power -file factor1_bins_power_routed.rpt -pb factor1_bins_power_summary_routed.pb -rpx factor1_bins_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
318 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file factor1_bins_route_status.rpt -pb factor1_bins_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file factor1_bins_timing_summary_routed.rpt -pb factor1_bins_timing_summary_routed.pb -rpx factor1_bins_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file factor1_bins_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file factor1_bins_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file factor1_bins_bus_skew_routed.rpt -pb factor1_bins_bus_skew_routed.pb -rpx factor1_bins_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force factor1_bins.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net mac_inst/bins_tx_wr_clk is a gated clock net sourced by a combinational pin mac_inst/bins_tx_wr_clk_INST_0/O, cell mac_inst/bins_tx_wr_clk_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT mac_inst/bins_tx_wr_clk_INST_0 is driving clock pin of 97 cells. This could lead to large hold time violations. Involved cells are:
mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]... and (the first 15 of 97 listed)
WARNING: [DRC RTSTAT-10] No routable loads: 39 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]... and (the first 15 of 33 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./factor1_bins.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/master/FPGA_proj/FACTOR1_bins/factor1_bins.runs/impl_3/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 16:32:55 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3511.742 ; gain = 246.848 ; free physical = 1798 ; free virtual = 8501
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 16:32:55 2021...
