Classic Timing Analyzer report for LAB
Wed Dec 07 15:10:27 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'SELECT_ADRESS'
  8. Clock Hold: 'CLK'
  9. Clock Hold: 'SELECT_ADRESS'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+---------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                      ; To                                                       ; From Clock    ; To Clock      ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+---------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.526 ns                                       ; loadC                                                                                                     ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; --            ; CLK           ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 20.400 ns                                      ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; X2                                                       ; CLK           ; --            ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.641 ns                                       ; SELECT_ADRESS                                                                                             ; B4                                                       ; --            ; --            ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 11.285 ns                                      ; dataRG2[5]                                                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]    ; --            ; CLK           ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 124.47 MHz ( period = 8.034 ns )               ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                ; CLK           ; CLK           ; 0            ;
; Clock Setup: 'SELECT_ADRESS' ; N/A                                      ; None          ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]              ; SELECT_ADRESS ; SELECT_ADRESS ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]   ; CLK           ; CLK           ; 195          ;
; Clock Hold: 'SELECT_ADRESS'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]    ; SELECT_ADRESS ; SELECT_ADRESS ; 43           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                           ;                                                          ;               ;               ; 238          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SELECT_ADRESS   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                      ; To                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 124.47 MHz ( period = 8.034 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 125.58 MHz ( period = 7.963 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 126.37 MHz ( period = 7.913 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.871 ns                ;
; N/A                                     ; 126.71 MHz ( period = 7.892 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 127.34 MHz ( period = 7.853 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.812 ns                ;
; N/A                                     ; 127.52 MHz ( period = 7.842 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 128.27 MHz ( period = 7.796 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.741 ns                ;
; N/A                                     ; 128.68 MHz ( period = 7.771 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.729 ns                ;
; N/A                                     ; 129.27 MHz ( period = 7.736 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.694 ns                ;
; N/A                                     ; 129.45 MHz ( period = 7.725 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 129.68 MHz ( period = 7.711 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.670 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 130.17 MHz ( period = 7.682 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 130.46 MHz ( period = 7.665 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.599 ns                ;
; N/A                                     ; 131.04 MHz ( period = 7.631 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A                                     ; 131.39 MHz ( period = 7.611 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.552 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; 132.28 MHz ( period = 7.560 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 132.93 MHz ( period = 7.523 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 133.24 MHz ( period = 7.505 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; 133.53 MHz ( period = 7.489 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 133.89 MHz ( period = 7.469 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 134.52 MHz ( period = 7.434 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.376 ns                ;
; N/A                                     ; 135.43 MHz ( period = 7.384 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.979 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.740 ns                ;
; N/A                                     ; 141.02 MHz ( period = 7.091 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.687 ns                ;
; N/A                                     ; 141.06 MHz ( period = 7.089 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.685 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.683 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.683 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.683 ns                ;
; N/A                                     ; 141.18 MHz ( period = 7.083 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.679 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.676 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.554 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.554 ns                ;
; N/A                                     ; 143.74 MHz ( period = 6.957 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.553 ns                ;
; N/A                                     ; 143.78 MHz ( period = 6.955 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.551 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.549 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.549 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.549 ns                ;
; N/A                                     ; 143.84 MHz ( period = 6.952 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.548 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.547 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.547 ns                ;
; N/A                                     ; 143.93 MHz ( period = 6.948 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.544 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.543 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.385 ns                ;
; N/A                                     ; 186.39 MHz ( period = 5.365 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.137 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 264.62 MHz ( period = 3.779 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 274.95 MHz ( period = 3.637 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.288 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 280.27 MHz ( period = 3.568 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.207 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 281.21 MHz ( period = 3.556 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.529 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 285.23 MHz ( period = 3.506 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 285.39 MHz ( period = 3.504 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 304.51 MHz ( period = 3.284 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 306.65 MHz ( period = 3.261 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 308.17 MHz ( period = 3.245 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 312.01 MHz ( period = 3.205 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; 315.86 MHz ( period = 3.166 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.798 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.128 ns                ;
; N/A                                     ; 318.27 MHz ( period = 3.142 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 319.49 MHz ( period = 3.130 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 323.10 MHz ( period = 3.095 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; 325.41 MHz ( period = 3.073 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.057 ns                ;
; N/A                                     ; 325.63 MHz ( period = 3.071 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.044 ns                ;
; N/A                                     ; 326.90 MHz ( period = 3.059 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 327.65 MHz ( period = 3.052 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 328.19 MHz ( period = 3.047 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 329.92 MHz ( period = 3.031 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.015 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 333.11 MHz ( period = 3.002 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 334.56 MHz ( period = 2.989 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.973 ns                ;
; N/A                                     ; 334.67 MHz ( period = 2.988 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 336.02 MHz ( period = 2.976 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 339.21 MHz ( period = 2.948 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 341.18 MHz ( period = 2.931 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.977 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.738 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.734 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                           ;                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SELECT_ADRESS'                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                      ; To                                          ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.529 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg0 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg1 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg2 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a0~porta_address_reg3 ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13] ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 304.51 MHz ( period = 3.284 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 306.65 MHz ( period = 3.261 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 308.17 MHz ( period = 3.245 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 312.01 MHz ( period = 3.205 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; 315.86 MHz ( period = 3.166 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.128 ns                ;
; N/A                                     ; 318.27 MHz ( period = 3.142 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 319.49 MHz ( period = 3.130 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 323.10 MHz ( period = 3.095 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; 325.41 MHz ( period = 3.073 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.057 ns                ;
; N/A                                     ; 325.63 MHz ( period = 3.071 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.044 ns                ;
; N/A                                     ; 326.90 MHz ( period = 3.059 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 327.65 MHz ( period = 3.052 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 328.19 MHz ( period = 3.047 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 329.92 MHz ( period = 3.031 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.015 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 333.11 MHz ( period = 3.002 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 334.56 MHz ( period = 2.989 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.973 ns                ;
; N/A                                     ; 334.67 MHz ( period = 2.988 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 336.02 MHz ( period = 2.976 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 339.21 MHz ( period = 2.948 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 341.18 MHz ( period = 2.931 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; 342.58 MHz ( period = 2.919 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.903 ns                ;
; N/A                                     ; 342.70 MHz ( period = 2.918 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 343.64 MHz ( period = 2.910 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.873 ns                ;
; N/A                                     ; 346.98 MHz ( period = 2.882 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.866 ns                ;
; N/A                                     ; 347.58 MHz ( period = 2.877 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 348.07 MHz ( period = 2.873 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; 349.65 MHz ( period = 2.860 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.844 ns                ;
; N/A                                     ; 349.90 MHz ( period = 2.858 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 351.12 MHz ( period = 2.848 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 351.25 MHz ( period = 2.847 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.831 ns                ;
; N/A                                     ; 352.24 MHz ( period = 2.839 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 352.86 MHz ( period = 2.834 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.818 ns                ;
; N/A                                     ; 353.48 MHz ( period = 2.829 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.813 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; 355.75 MHz ( period = 2.811 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.795 ns                ;
; N/A                                     ; 356.38 MHz ( period = 2.806 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.592 ns                ;
; N/A                                     ; 356.89 MHz ( period = 2.802 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.786 ns                ;
; N/A                                     ; 356.89 MHz ( period = 2.802 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.786 ns                ;
; N/A                                     ; 358.55 MHz ( period = 2.789 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.761 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.760 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 361.93 MHz ( period = 2.763 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.747 ns                ;
; N/A                                     ; 362.58 MHz ( period = 2.758 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; 363.90 MHz ( period = 2.748 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.731 ns                ;
; N/A                                     ; 364.96 MHz ( period = 2.740 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; 365.63 MHz ( period = 2.735 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 366.17 MHz ( period = 2.731 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.715 ns                ;
; N/A                                     ; 366.17 MHz ( period = 2.731 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.715 ns                ;
; N/A                                     ; 369.55 MHz ( period = 2.706 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.690 ns                ;
; N/A                                     ; 369.69 MHz ( period = 2.705 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.689 ns                ;
; N/A                                     ; 370.51 MHz ( period = 2.699 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; 370.78 MHz ( period = 2.697 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.681 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.660 ns                ;
; N/A                                     ; 375.38 MHz ( period = 2.664 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 375.94 MHz ( period = 2.660 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.644 ns                ;
; N/A                                     ; 375.94 MHz ( period = 2.660 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.644 ns                ;
; N/A                                     ; 379.51 MHz ( period = 2.635 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.619 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.618 ns                ;
; N/A                                     ; 380.23 MHz ( period = 2.630 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.614 ns                ;
; N/A                                     ; 380.52 MHz ( period = 2.628 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 380.81 MHz ( period = 2.626 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.610 ns                ;
; N/A                                     ; 381.10 MHz ( period = 2.624 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 382.26 MHz ( period = 2.616 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; 385.65 MHz ( period = 2.593 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; 386.25 MHz ( period = 2.589 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 387.45 MHz ( period = 2.581 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.565 ns                ;
; N/A                                     ; 390.17 MHz ( period = 2.563 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.547 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.537 ns                ;
; N/A                                     ; 392.46 MHz ( period = 2.548 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.532 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.529 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.502 ns                ;
; N/A                                     ; 398.41 MHz ( period = 2.510 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; 401.93 MHz ( period = 2.488 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.472 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; 403.71 MHz ( period = 2.477 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.461 ns                ;
; N/A                                     ; 404.20 MHz ( period = 2.474 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 408.00 MHz ( period = 2.451 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 408.33 MHz ( period = 2.449 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.433 ns                ;
; N/A                                     ; 408.66 MHz ( period = 2.447 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 410.00 MHz ( period = 2.439 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.423 ns                ;
; N/A                                     ; 411.69 MHz ( period = 2.429 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 413.74 MHz ( period = 2.417 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.401 ns                ;
; N/A                                     ; 414.77 MHz ( period = 2.411 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.395 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.390 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.388 ns                ;
; N/A                                     ; 416.15 MHz ( period = 2.403 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.387 ns                ;
; N/A                                     ; 423.91 MHz ( period = 2.359 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 424.09 MHz ( period = 2.358 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 430.48 MHz ( period = 2.323 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 436.30 MHz ( period = 2.292 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; 436.68 MHz ( period = 2.290 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.274 ns                ;
; N/A                                     ; 437.06 MHz ( period = 2.288 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 437.25 MHz ( period = 2.287 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; 437.25 MHz ( period = 2.287 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; 439.75 MHz ( period = 2.274 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; 444.05 MHz ( period = 2.252 ns )                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 444.05 MHz ( period = 2.252 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                    ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]   ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 445.83 MHz ( period = 2.243 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                     ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]    ; SELECT_ADRESS ; SELECT_ADRESS ; None                        ; None                      ; 2.007 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                           ;                                             ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                           ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK        ; CLK      ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; CLK        ; CLK      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; CLK        ; CLK      ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 0.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK        ; CLK      ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 0.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 0.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; CLK        ; CLK      ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK        ; CLK      ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 0.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]               ; CLK        ; CLK      ; None                       ; None                       ; 1.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 1.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]               ; CLK        ; CLK      ; None                       ; None                       ; 1.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]               ; CLK        ; CLK      ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]               ; CLK        ; CLK      ; None                       ; None                       ; 1.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]               ; CLK        ; CLK      ; None                       ; None                       ; 1.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]               ; CLK        ; CLK      ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]               ; CLK        ; CLK      ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]               ; CLK        ; CLK      ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]               ; CLK        ; CLK      ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]               ; CLK        ; CLK      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]               ; CLK        ; CLK      ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]               ; CLK        ; CLK      ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 1.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]               ; CLK        ; CLK      ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]               ; CLK        ; CLK      ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]               ; CLK        ; CLK      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]               ; CLK        ; CLK      ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]               ; CLK        ; CLK      ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]               ; CLK        ; CLK      ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]               ; CLK        ; CLK      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK        ; CLK      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; CLK        ; CLK      ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]              ; CLK        ; CLK      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]              ; CLK        ; CLK      ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]              ; CLK        ; CLK      ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK        ; CLK      ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]              ; CLK        ; CLK      ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; CLK        ; CLK      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK        ; CLK      ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK        ; CLK      ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; CLK        ; CLK      ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]              ; CLK        ; CLK      ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]              ; CLK        ; CLK      ; None                       ; None                       ; 2.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]              ; CLK        ; CLK      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]              ; CLK        ; CLK      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]              ; CLK        ; CLK      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]              ; CLK        ; CLK      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]              ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]              ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]              ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]              ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]              ; CLK        ; CLK      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]              ; CLK        ; CLK      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]              ; CLK        ; CLK      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]              ; CLK        ; CLK      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]              ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]              ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]              ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0] ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]              ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SELECT_ADRESS'                                                                                                                                                                                                                                                     ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                   ; To                                                     ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]             ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; SELECT_ADRESS ; SELECT_ADRESS ; None                       ; None                       ; 0.740 ns                 ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                          ;
+-------+--------------+------------+---------------+----------------------------------------------------------+---------------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                                       ; To Clock      ;
+-------+--------------+------------+---------------+----------------------------------------------------------+---------------+
; N/A   ; None         ; 3.526 ns   ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK           ;
; N/A   ; None         ; 3.523 ns   ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK           ;
; N/A   ; None         ; 3.523 ns   ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; CLK           ;
; N/A   ; None         ; 3.522 ns   ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK           ;
; N/A   ; None         ; 3.493 ns   ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK           ;
; N/A   ; None         ; 0.063 ns   ; dataRG3[13]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]   ; CLK           ;
; N/A   ; None         ; -0.040 ns  ; dataRG3[12]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]   ; CLK           ;
; N/A   ; None         ; -0.388 ns  ; dataRG3[14]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]   ; CLK           ;
; N/A   ; None         ; -1.471 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                ; CLK           ;
; N/A   ; None         ; -1.471 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                ; CLK           ;
; N/A   ; None         ; -1.471 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                ; CLK           ;
; N/A   ; None         ; -1.471 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                ; CLK           ;
; N/A   ; None         ; -3.712 ns  ; dataRG3[7]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; CLK           ;
; N/A   ; None         ; -3.789 ns  ; dataRG3[11]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]   ; CLK           ;
; N/A   ; None         ; -3.890 ns  ; dataRG2[1]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]    ; CLK           ;
; N/A   ; None         ; -3.940 ns  ; dataRG2[7]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; CLK           ;
; N/A   ; None         ; -3.952 ns  ; dataRG3[13]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]   ; SELECT_ADRESS ;
; N/A   ; None         ; -4.016 ns  ; dataRG3[8]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]    ; CLK           ;
; N/A   ; None         ; -4.043 ns  ; dataRG3[9]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; CLK           ;
; N/A   ; None         ; -4.055 ns  ; dataRG3[12]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]   ; SELECT_ADRESS ;
; N/A   ; None         ; -4.075 ns  ; dataRG2[2]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]    ; CLK           ;
; N/A   ; None         ; -4.232 ns  ; dataRG3[10]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]   ; CLK           ;
; N/A   ; None         ; -4.336 ns  ; dataRG2[0]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]    ; CLK           ;
; N/A   ; None         ; -4.403 ns  ; dataRG3[14]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]   ; SELECT_ADRESS ;
; N/A   ; None         ; -4.607 ns  ; dataRG2[4]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]    ; CLK           ;
; N/A   ; None         ; -4.655 ns  ; dataRG2[6]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; CLK           ;
; N/A   ; None         ; -4.795 ns  ; dataRG2[3]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; CLK           ;
; N/A   ; None         ; -4.865 ns  ; dataRG2[5]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]    ; CLK           ;
; N/A   ; None         ; -7.727 ns  ; dataRG3[7]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; SELECT_ADRESS ;
; N/A   ; None         ; -7.804 ns  ; dataRG3[11]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]   ; SELECT_ADRESS ;
; N/A   ; None         ; -7.905 ns  ; dataRG2[1]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]    ; SELECT_ADRESS ;
; N/A   ; None         ; -7.955 ns  ; dataRG2[7]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.031 ns  ; dataRG3[8]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.058 ns  ; dataRG3[9]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.090 ns  ; dataRG2[2]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.247 ns  ; dataRG3[10]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]   ; SELECT_ADRESS ;
; N/A   ; None         ; -8.351 ns  ; dataRG2[0]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.622 ns  ; dataRG2[4]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.670 ns  ; dataRG2[6]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.810 ns  ; dataRG2[3]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; SELECT_ADRESS ;
; N/A   ; None         ; -8.880 ns  ; dataRG2[5]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]    ; SELECT_ADRESS ;
+-------+--------------+------------+---------------+----------------------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------+----------+---------------+
; Slack ; Required tco ; Actual tco ; From                                                                           ; To       ; From Clock    ;
+-------+--------------+------------+--------------------------------------------------------------------------------+----------+---------------+
; N/A   ; None         ; 20.400 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; X2       ; CLK           ;
; N/A   ; None         ; 20.375 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; X2       ; CLK           ;
; N/A   ; None         ; 20.198 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; X2       ; CLK           ;
; N/A   ; None         ; 20.093 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; X2       ; CLK           ;
; N/A   ; None         ; 19.941 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG3[1]   ; CLK           ;
; N/A   ; None         ; 19.538 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG2[4]   ; CLK           ;
; N/A   ; None         ; 19.184 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 19.159 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 19.136 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG2[7]   ; CLK           ;
; N/A   ; None         ; 19.097 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; X2       ; CLK           ;
; N/A   ; None         ; 19.086 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; X1       ; CLK           ;
; N/A   ; None         ; 18.982 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 18.916 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; X2       ; CLK           ;
; N/A   ; None         ; 18.903 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG2[6]   ; CLK           ;
; N/A   ; None         ; 18.877 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 18.812 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG3[4]   ; CLK           ;
; N/A   ; None         ; 18.758 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG2[5]   ; CLK           ;
; N/A   ; None         ; 18.745 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; X2       ; CLK           ;
; N/A   ; None         ; 18.725 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG3[1]   ; SELECT_ADRESS ;
; N/A   ; None         ; 18.639 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; X2       ; CLK           ;
; N/A   ; None         ; 18.325 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG3[11]  ; CLK           ;
; N/A   ; None         ; 18.322 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG2[4]   ; SELECT_ADRESS ;
; N/A   ; None         ; 18.285 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG2[3]   ; CLK           ;
; N/A   ; None         ; 18.248 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG2[2]   ; CLK           ;
; N/A   ; None         ; 18.227 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG2[1]   ; CLK           ;
; N/A   ; None         ; 18.218 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]                                       ; RG1[5]   ; CLK           ;
; N/A   ; None         ; 18.203 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]                                       ; RG1[3]   ; CLK           ;
; N/A   ; None         ; 18.176 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]                                       ; RG1[1]   ; CLK           ;
; N/A   ; None         ; 17.994 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG2[0]   ; CLK           ;
; N/A   ; None         ; 17.957 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]                                       ; RG1[7]   ; CLK           ;
; N/A   ; None         ; 17.920 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG2[7]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.915 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                       ; RG1[0]   ; CLK           ;
; N/A   ; None         ; 17.907 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]                                       ; RG1[4]   ; CLK           ;
; N/A   ; None         ; 17.881 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 17.870 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; X1       ; SELECT_ADRESS ;
; N/A   ; None         ; 17.831 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; RG3[13]  ; CLK           ;
; N/A   ; None         ; 17.807 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG3[9]   ; CLK           ;
; N/A   ; None         ; 17.806 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG3[0]   ; CLK           ;
; N/A   ; None         ; 17.802 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG3[6]   ; CLK           ;
; N/A   ; None         ; 17.792 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG3[5]   ; CLK           ;
; N/A   ; None         ; 17.790 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG3[2]   ; CLK           ;
; N/A   ; None         ; 17.700 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 17.687 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG2[6]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.678 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]                                       ; RG1[6]   ; CLK           ;
; N/A   ; None         ; 17.632 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; RG3[14]  ; CLK           ;
; N/A   ; None         ; 17.613 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG3[3]   ; CLK           ;
; N/A   ; None         ; 17.596 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; RG3[4]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.576 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG3[12]  ; CLK           ;
; N/A   ; None         ; 17.574 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG3[10]  ; CLK           ;
; N/A   ; None         ; 17.569 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG3[7]   ; CLK           ;
; N/A   ; None         ; 17.565 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG3[8]   ; CLK           ;
; N/A   ; None         ; 17.542 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG2[5]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.529 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 17.479 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]                                       ; RG1[2]   ; CLK           ;
; N/A   ; None         ; 17.423 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; X2       ; SELECT_ADRESS ;
; N/A   ; None         ; 17.109 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; RG3[11]  ; SELECT_ADRESS ;
; N/A   ; None         ; 17.069 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG2[3]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.032 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG2[2]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.011 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; RG2[1]   ; SELECT_ADRESS ;
; N/A   ; None         ; 17.002 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[5]                                       ; RG1[5]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.987 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[3]                                       ; RG1[3]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.960 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[1]                                       ; RG1[1]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.921 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                      ; RG1[15]  ; CLK           ;
; N/A   ; None         ; 16.901 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                      ; RG1[14]  ; CLK           ;
; N/A   ; None         ; 16.778 ns  ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG2[0]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.775 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                      ; RG1[12]  ; CLK           ;
; N/A   ; None         ; 16.772 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                      ; RG1[13]  ; CLK           ;
; N/A   ; None         ; 16.741 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[7]                                       ; RG1[7]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.699 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[0]                                       ; RG1[0]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.691 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[4]                                       ; RG1[4]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.615 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; RG3[13]  ; SELECT_ADRESS ;
; N/A   ; None         ; 16.591 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; RG3[9]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.590 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; RG3[0]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.586 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; RG3[6]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.576 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; RG3[5]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.574 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; RG3[2]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.549 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                      ; RG1[11]  ; CLK           ;
; N/A   ; None         ; 16.543 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                      ; RG1[10]  ; CLK           ;
; N/A   ; None         ; 16.541 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]                                       ; RG1[9]   ; CLK           ;
; N/A   ; None         ; 16.531 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]                                       ; RG1[8]   ; CLK           ;
; N/A   ; None         ; 16.462 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[6]                                       ; RG1[6]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.442 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.416 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; RG3[14]  ; SELECT_ADRESS ;
; N/A   ; None         ; 16.397 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; RG3[3]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.395 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.383 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.360 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; RG3[12]  ; SELECT_ADRESS ;
; N/A   ; None         ; 16.358 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; RG3[10]  ; SELECT_ADRESS ;
; N/A   ; None         ; 16.353 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; RG3[7]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.349 ns  ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; RG3[8]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.324 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.320 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.298 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.263 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[2]                                       ; RG1[2]   ; SELECT_ADRESS ;
; N/A   ; None         ; 16.154 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.136 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                    ; B4       ; CLK           ;
; N/A   ; None         ; 16.055 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                    ; B4       ; CLK           ;
; N/A   ; None         ; 16.047 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 16.015 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 15.875 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                    ; B4       ; CLK           ;
; N/A   ; None         ; 15.783 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                    ; B4       ; CLK           ;
; N/A   ; None         ; 15.748 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                     ; B4       ; CLK           ;
; N/A   ; None         ; 15.705 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[15]                                      ; RG1[15]  ; SELECT_ADRESS ;
; N/A   ; None         ; 15.685 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[14]                                      ; RG1[14]  ; SELECT_ADRESS ;
; N/A   ; None         ; 15.559 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[12]                                      ; RG1[12]  ; SELECT_ADRESS ;
; N/A   ; None         ; 15.556 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[13]                                      ; RG1[13]  ; SELECT_ADRESS ;
; N/A   ; None         ; 15.333 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[11]                                      ; RG1[11]  ; SELECT_ADRESS ;
; N/A   ; None         ; 15.327 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[10]                                      ; RG1[10]  ; SELECT_ADRESS ;
; N/A   ; None         ; 15.325 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[9]                                       ; RG1[9]   ; SELECT_ADRESS ;
; N/A   ; None         ; 15.315 ns  ; RG1:inst|lpm_ff:lpm_ff_component|dffs[8]                                       ; RG1[8]   ; SELECT_ADRESS ;
; N/A   ; None         ; 15.226 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 15.179 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 15.167 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 15.162 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                     ; RMK[0]   ; CLK           ;
; N/A   ; None         ; 15.108 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 15.104 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 15.082 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 15.015 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                     ; RMK[9]   ; CLK           ;
; N/A   ; None         ; 14.938 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.920 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                    ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.839 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                    ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.831 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.799 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.659 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                    ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.640 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                     ; RMK[1]   ; CLK           ;
; N/A   ; None         ; 14.567 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                    ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 14.532 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                     ; B4       ; SELECT_ADRESS ;
; N/A   ; None         ; 13.992 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                    ; RMK[12]  ; CLK           ;
; N/A   ; None         ; 13.946 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]                                     ; RMK[0]   ; SELECT_ADRESS ;
; N/A   ; None         ; 13.835 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                     ; RMK[6]   ; CLK           ;
; N/A   ; None         ; 13.799 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]                                     ; RMK[9]   ; SELECT_ADRESS ;
; N/A   ; None         ; 13.424 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]                                     ; RMK[1]   ; SELECT_ADRESS ;
; N/A   ; None         ; 13.384 ns  ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                                      ; RA[2]    ; CLK           ;
; N/A   ; None         ; 13.376 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                    ; RMK[11]  ; CLK           ;
; N/A   ; None         ; 13.327 ns  ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                                      ; RA[0]    ; CLK           ;
; N/A   ; None         ; 13.179 ns  ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                                      ; RA[3]    ; CLK           ;
; N/A   ; None         ; 13.176 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                     ; RMK[4]   ; CLK           ;
; N/A   ; None         ; 13.176 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                     ; RMK[8]   ; CLK           ;
; N/A   ; None         ; 13.169 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                    ; RMK[13]  ; CLK           ;
; N/A   ; None         ; 12.948 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                    ; RMK[10]  ; CLK           ;
; N/A   ; None         ; 12.896 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                     ; RMK[3]   ; CLK           ;
; N/A   ; None         ; 12.872 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RMK[7]   ; CLK           ;
; N/A   ; None         ; 12.868 ns  ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                                      ; RA[1]    ; CLK           ;
; N/A   ; None         ; 12.865 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                     ; RMK[2]   ; CLK           ;
; N/A   ; None         ; 12.776 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]                                    ; RMK[12]  ; SELECT_ADRESS ;
; N/A   ; None         ; 12.619 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]                                     ; RMK[6]   ; SELECT_ADRESS ;
; N/A   ; None         ; 12.607 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                     ; RMK[5]   ; CLK           ;
; N/A   ; None         ; 12.160 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]                                    ; RMK[11]  ; SELECT_ADRESS ;
; N/A   ; None         ; 11.960 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]                                     ; RMK[4]   ; SELECT_ADRESS ;
; N/A   ; None         ; 11.960 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]                                     ; RMK[8]   ; SELECT_ADRESS ;
; N/A   ; None         ; 11.953 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]                                    ; RMK[13]  ; SELECT_ADRESS ;
; N/A   ; None         ; 11.732 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]                                    ; RMK[10]  ; SELECT_ADRESS ;
; N/A   ; None         ; 11.680 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]                                     ; RMK[3]   ; SELECT_ADRESS ;
; N/A   ; None         ; 11.656 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]                                     ; RMK[7]   ; SELECT_ADRESS ;
; N/A   ; None         ; 11.649 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]                                     ; RMK[2]   ; SELECT_ADRESS ;
; N/A   ; None         ; 11.391 ns  ; RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]                                     ; RMK[5]   ; SELECT_ADRESS ;
; N/A   ; None         ; 9.697 ns   ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                       ; CLOCK[1] ; CLK           ;
; N/A   ; None         ; 9.618 ns   ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                       ; CLOCK[0] ; CLK           ;
; N/A   ; None         ; 9.564 ns   ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0] ; CTR[0]   ; CLK           ;
; N/A   ; None         ; 9.478 ns   ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                       ; CLOCK[2] ; CLK           ;
; N/A   ; None         ; 9.444 ns   ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                       ; CLOCK[3] ; CLK           ;
; N/A   ; None         ; 8.844 ns   ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1] ; CTR[1]   ; CLK           ;
; N/A   ; None         ; 8.844 ns   ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2] ; CTR[2]   ; CLK           ;
; N/A   ; None         ; 8.837 ns   ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                       ; CLOCK[4] ; CLK           ;
; N/A   ; None         ; 8.815 ns   ; CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3] ; CTR[3]   ; CLK           ;
+-------+--------------+------------+--------------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+---------------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To ;
+-------+-------------------+-----------------+---------------+----+
; N/A   ; None              ; 9.641 ns        ; SELECT_ADRESS ; B4 ;
+-------+-------------------+-----------------+---------------+----+


+------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                 ;
+---------------+-------------+-----------+---------------+----------------------------------------------------------+---------------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                                       ; To Clock      ;
+---------------+-------------+-----------+---------------+----------------------------------------------------------+---------------+
; N/A           ; None        ; 11.285 ns ; dataRG2[5]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]    ; CLK           ;
; N/A           ; None        ; 11.215 ns ; dataRG2[3]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; CLK           ;
; N/A           ; None        ; 11.075 ns ; dataRG2[6]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; CLK           ;
; N/A           ; None        ; 11.027 ns ; dataRG2[4]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]    ; CLK           ;
; N/A           ; None        ; 10.756 ns ; dataRG2[0]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]    ; CLK           ;
; N/A           ; None        ; 10.652 ns ; dataRG3[10]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]   ; CLK           ;
; N/A           ; None        ; 10.495 ns ; dataRG2[2]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]    ; CLK           ;
; N/A           ; None        ; 10.463 ns ; dataRG3[9]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; CLK           ;
; N/A           ; None        ; 10.436 ns ; dataRG3[8]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]    ; CLK           ;
; N/A           ; None        ; 10.360 ns ; dataRG2[7]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; CLK           ;
; N/A           ; None        ; 10.310 ns ; dataRG2[1]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]    ; CLK           ;
; N/A           ; None        ; 10.209 ns ; dataRG3[11]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]   ; CLK           ;
; N/A           ; None        ; 10.132 ns ; dataRG3[7]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; CLK           ;
; N/A           ; None        ; 10.069 ns ; dataRG2[5]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.999 ns  ; dataRG2[3]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.859 ns  ; dataRG2[6]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.811 ns  ; dataRG2[4]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.540 ns  ; dataRG2[0]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.436 ns  ; dataRG3[10]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]   ; SELECT_ADRESS ;
; N/A           ; None        ; 9.279 ns  ; dataRG2[2]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.247 ns  ; dataRG3[9]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.220 ns  ; dataRG3[8]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.144 ns  ; dataRG2[7]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; SELECT_ADRESS ;
; N/A           ; None        ; 9.094 ns  ; dataRG2[1]    ; RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]    ; SELECT_ADRESS ;
; N/A           ; None        ; 8.993 ns  ; dataRG3[11]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]   ; SELECT_ADRESS ;
; N/A           ; None        ; 8.916 ns  ; dataRG3[7]    ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]    ; SELECT_ADRESS ;
; N/A           ; None        ; 6.808 ns  ; dataRG3[14]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]   ; CLK           ;
; N/A           ; None        ; 6.460 ns  ; dataRG3[12]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]   ; CLK           ;
; N/A           ; None        ; 6.357 ns  ; dataRG3[13]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]   ; CLK           ;
; N/A           ; None        ; 5.592 ns  ; dataRG3[14]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]   ; SELECT_ADRESS ;
; N/A           ; None        ; 5.244 ns  ; dataRG3[12]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]   ; SELECT_ADRESS ;
; N/A           ; None        ; 5.141 ns  ; dataRG3[13]   ; RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]   ; SELECT_ADRESS ;
; N/A           ; None        ; 1.701 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[0]                ; CLK           ;
; N/A           ; None        ; 1.701 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[1]                ; CLK           ;
; N/A           ; None        ; 1.701 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[2]                ; CLK           ;
; N/A           ; None        ; 1.701 ns  ; SELECT_ADRESS ; RA:inst10|lpm_ff:lpm_ff_component|dffs[3]                ; CLK           ;
; N/A           ; None        ; -3.263 ns ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK           ;
; N/A           ; None        ; -3.292 ns ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK           ;
; N/A           ; None        ; -3.293 ns ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK           ;
; N/A           ; None        ; -3.293 ns ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; CLK           ;
; N/A           ; None        ; -3.296 ns ; loadC         ; RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK           ;
+---------------+-------------+-----------+---------------+----------------------------------------------------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 07 15:10:27 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB -c LAB --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "SELECT_ADRESS" is an undefined clock
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst6" as buffer
    Info: Detected ripple clock "RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" as buffer
    Info: Detected ripple clock "CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]" as buffer
    Info: Detected gated clock "inst33~3" as buffer
    Info: Detected gated clock "inst33~2" as buffer
    Info: Detected gated clock "inst33~1" as buffer
    Info: Detected gated clock "inst33~0" as buffer
    Info: Detected ripple clock "CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "inst35" as buffer
    Info: Detected gated clock "inst39~0" as buffer
    Info: Detected ripple clock "CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2]" as buffer
    Info: Detected gated clock "inst42" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[13]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[12]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[11]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[10]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[9]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "RMK:inst11|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" as buffer
    Info: Detected ripple clock "CTR:inst37|lpm_counter:lpm_counter_component|cntr_h8j:auto_generated|safe_q[3]" as buffer
Info: Clock "CLK" has Internal fmax of 124.47 MHz between source register "RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]" and destination register "RA:inst10|lpm_ff:lpm_ff_component|dffs[3]" (period= 8.034 ns)
    Info: + Longest register to register delay is 2.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N31; Fanout = 4; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]'
        Info: 2: + IC(0.486 ns) + CELL(0.438 ns) = 0.924 ns; Loc. = LCCOMB_X27_Y5_N14; Fanout = 2; COMB Node = 'inst5~0'
        Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 1.603 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 1; COMB Node = 'MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1'
        Info: 4: + IC(0.269 ns) + CELL(0.414 ns) = 2.286 ns; Loc. = LCCOMB_X27_Y5_N16; Fanout = 2; COMB Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.357 ns; Loc. = LCCOMB_X27_Y5_N18; Fanout = 2; COMB Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.428 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 2; COMB Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.499 ns; Loc. = LCCOMB_X27_Y5_N22; Fanout = 1; COMB Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.909 ns; Loc. = LCCOMB_X27_Y5_N24; Fanout = 1; COMB Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 2.993 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 3; REG Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.979 ns ( 66.12 % )
        Info: Total interconnect delay = 1.014 ns ( 33.88 % )
    Info: - Smallest clock skew is -4.827 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 8.870 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N3; Fanout = 3; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]'
            Info: 3: + IC(3.475 ns) + CELL(0.000 ns) = 7.304 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl'
            Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 8.870 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 3; REG Node = 'RA:inst10|lpm_ff:lpm_ff_component|dffs[3]'
            Info: Total cell delay = 2.303 ns ( 25.96 % )
            Info: Total interconnect delay = 6.567 ns ( 74.04 % )
        Info: - Longest clock path from clock "CLK" to source register is 13.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
            Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
            Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
            Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
            Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 13.697 ns; Loc. = LCFF_X27_Y5_N31; Fanout = 4; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]'
            Info: Total cell delay = 3.821 ns ( 27.90 % )
            Info: Total interconnect delay = 9.876 ns ( 72.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SELECT_ADRESS" has Internal fmax of 271.22 MHz between source register "RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" and destination register "RG1:inst|lpm_ff:lpm_ff_component|dffs[15]" (period= 3.687 ns)
    Info: + Longest register to register delay is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N19; Fanout = 4; REG Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: 2: + IC(0.752 ns) + CELL(0.414 ns) = 1.166 ns; Loc. = LCCOMB_X37_Y1_N2; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.237 ns; Loc. = LCCOMB_X37_Y1_N4; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.308 ns; Loc. = LCCOMB_X37_Y1_N6; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.379 ns; Loc. = LCCOMB_X37_Y1_N8; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.450 ns; Loc. = LCCOMB_X37_Y1_N10; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.521 ns; Loc. = LCCOMB_X37_Y1_N12; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.680 ns; Loc. = LCCOMB_X37_Y1_N14; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.751 ns; Loc. = LCCOMB_X37_Y1_N16; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.822 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.893 ns; Loc. = LCCOMB_X37_Y1_N20; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.964 ns; Loc. = LCCOMB_X37_Y1_N22; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.035 ns; Loc. = LCCOMB_X37_Y1_N24; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.106 ns; Loc. = LCCOMB_X37_Y1_N26; Fanout = 2; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.177 ns; Loc. = LCCOMB_X37_Y1_N28; Fanout = 1; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.587 ns; Loc. = LCCOMB_X37_Y1_N30; Fanout = 1; COMB Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.671 ns; Loc. = LCFF_X37_Y1_N31; Fanout = 2; REG Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 1.919 ns ( 71.85 % )
        Info: Total interconnect delay = 0.752 ns ( 28.15 % )
    Info: - Smallest clock skew is -0.802 ns
        Info: + Shortest clock path from clock "SELECT_ADRESS" to destination register is 11.666 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'
            Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'
            Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'
            Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
            Info: 5: + IC(1.399 ns) + CELL(0.932 ns) = 7.763 ns; Loc. = M4K_X26_Y5; Fanout = 3; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]'
            Info: 6: + IC(2.330 ns) + CELL(0.000 ns) = 10.093 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl'
            Info: 7: + IC(1.036 ns) + CELL(0.537 ns) = 11.666 ns; Loc. = LCFF_X37_Y1_N31; Fanout = 2; REG Node = 'RG1:inst|lpm_ff:lpm_ff_component|dffs[15]'
            Info: Total cell delay = 3.617 ns ( 31.00 % )
            Info: Total interconnect delay = 8.049 ns ( 69.00 % )
        Info: - Longest clock path from clock "SELECT_ADRESS" to source register is 12.468 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'
            Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'
            Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'
            Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
            Info: 5: + IC(1.399 ns) + CELL(0.932 ns) = 7.763 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 6: + IC(1.360 ns) + CELL(0.437 ns) = 9.560 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
            Info: 7: + IC(1.356 ns) + CELL(0.000 ns) = 10.916 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
            Info: 8: + IC(1.015 ns) + CELL(0.537 ns) = 12.468 ns; Loc. = LCFF_X36_Y1_N19; Fanout = 4; REG Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
            Info: Total cell delay = 4.054 ns ( 32.52 % )
            Info: Total interconnect delay = 8.414 ns ( 67.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 195 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]" and destination pin or register "RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]" for clock "CLK" (Hold time is 5.663 ns)
    Info: + Largest clock skew is 6.190 ns
        Info: + Longest clock path from clock "CLK" to destination register is 13.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
            Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
            Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
            Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
            Info: 7: + IC(1.015 ns) + CELL(0.537 ns) = 13.684 ns; Loc. = LCFF_X36_Y1_N9; Fanout = 4; REG Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]'
            Info: Total cell delay = 3.821 ns ( 27.92 % )
            Info: Total interconnect delay = 9.863 ns ( 72.08 % )
        Info: - Shortest clock path from clock "CLK" to source register is 7.494 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N1; Fanout = 7; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
            Info: 3: + IC(0.337 ns) + CELL(0.420 ns) = 4.586 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
            Info: 4: + IC(1.356 ns) + CELL(0.000 ns) = 5.942 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
            Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X36_Y1_N31; Fanout = 4; REG Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]'
            Info: Total cell delay = 2.723 ns ( 36.34 % )
            Info: Total interconnect delay = 4.771 ns ( 63.66 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N31; Fanout = 4; REG Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]'
        Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X36_Y1_N8; Fanout = 1; COMB Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X36_Y1_N9; Fanout = 4; REG Node = 'RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]'
        Info: Total cell delay = 0.234 ns ( 43.09 % )
        Info: Total interconnect delay = 0.309 ns ( 56.91 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock "SELECT_ADRESS" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]" and destination pin or register "RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" for clock "SELECT_ADRESS" (Hold time is 3.275 ns)
    Info: + Largest clock skew is 5.016 ns
        Info: + Longest clock path from clock "SELECT_ADRESS" to destination register is 12.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'
            Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'
            Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'
            Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
            Info: 5: + IC(1.399 ns) + CELL(0.932 ns) = 7.763 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 6: + IC(1.360 ns) + CELL(0.437 ns) = 9.560 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
            Info: 7: + IC(1.356 ns) + CELL(0.000 ns) = 10.916 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
            Info: 8: + IC(1.029 ns) + CELL(0.537 ns) = 12.482 ns; Loc. = LCFF_X28_Y5_N15; Fanout = 3; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
            Info: Total cell delay = 4.054 ns ( 32.48 % )
            Info: Total interconnect delay = 8.428 ns ( 67.52 % )
        Info: - Shortest clock path from clock "SELECT_ADRESS" to source memory is 7.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'
            Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'
            Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'
            Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
            Info: 5: + IC(1.399 ns) + CELL(0.635 ns) = 7.466 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 2.783 ns ( 37.28 % )
            Info: Total interconnect delay = 4.683 ns ( 62.72 % )
    Info: - Micro clock to output delay of source is 0.209 ns
    Info: - Shortest memory to register delay is 1.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 2: + IC(1.355 ns) + CELL(0.271 ns) = 1.714 ns; Loc. = LCCOMB_X28_Y5_N14; Fanout = 1; COMB Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.798 ns; Loc. = LCFF_X28_Y5_N15; Fanout = 3; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 0.443 ns ( 24.64 % )
        Info: Total interconnect delay = 1.355 ns ( 75.36 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" (data pin = "loadC", clock pin = "CLK") is 3.526 ns
    Info: + Longest pin to register delay is 7.141 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; PIN Node = 'loadC'
        Info: 2: + IC(5.930 ns) + CELL(0.275 ns) = 7.057 ns; Loc. = LCCOMB_X28_Y5_N0; Fanout = 1; COMB Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.141 ns; Loc. = LCFF_X28_Y5_N1; Fanout = 7; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 1.211 ns ( 16.96 % )
        Info: Total interconnect delay = 5.930 ns ( 83.04 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(2.063 ns) + CELL(0.537 ns) = 3.579 ns; Loc. = LCFF_X28_Y5_N1; Fanout = 7; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 1.516 ns ( 42.36 % )
        Info: Total interconnect delay = 2.063 ns ( 57.64 % )
Info: tco from clock "CLK" to destination pin "X2" through register "RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" is 20.400 ns
    Info: + Longest clock path from clock "CLK" to source register is 13.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
        Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
        Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
        Info: 7: + IC(1.029 ns) + CELL(0.537 ns) = 13.698 ns; Loc. = LCFF_X28_Y5_N7; Fanout = 3; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 3.821 ns ( 27.89 % )
        Info: Total interconnect delay = 9.877 ns ( 72.11 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y5_N7; Fanout = 3; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(0.335 ns) + CELL(0.438 ns) = 0.773 ns; Loc. = LCCOMB_X28_Y5_N26; Fanout = 2; COMB Node = 'inst5~1'
        Info: 3: + IC(1.565 ns) + CELL(0.438 ns) = 2.776 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst5'
        Info: 4: + IC(0.878 ns) + CELL(2.798 ns) = 6.452 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'X2'
        Info: Total cell delay = 3.674 ns ( 56.94 % )
        Info: Total interconnect delay = 2.778 ns ( 43.06 % )
Info: Longest tpd from source pin "SELECT_ADRESS" to destination pin "B4" is 9.641 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'
    Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'
    Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'
    Info: 4: + IC(2.766 ns) + CELL(2.758 ns) = 9.641 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'B4'
    Info: Total cell delay = 4.486 ns ( 46.53 % )
    Info: Total interconnect delay = 5.155 ns ( 53.47 % )
Info: th for register "RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]" (data pin = "dataRG2[5]", clock pin = "CLK") is 11.285 ns
    Info: + Longest clock path from clock "CLK" to destination register is 13.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'
        Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'
        Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'
        Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 13.697 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 3; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
        Info: Total cell delay = 3.821 ns ( 27.90 % )
        Info: Total interconnect delay = 9.876 ns ( 72.10 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'dataRG2[5]'
        Info: 2: + IC(1.167 ns) + CELL(0.438 ns) = 2.594 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; COMB Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.678 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 3; REG Node = 'RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
        Info: Total cell delay = 1.511 ns ( 56.42 % )
        Info: Total interconnect delay = 1.167 ns ( 43.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Wed Dec 07 15:10:27 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


