# name: while
# key: while
# group: verilog
# --
while (${1:condition}) begin
   $0
end
