#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun 18 00:21:35 2021
# Process ID: 10680
# Current directory: G:/ZLab2021/pingpongtest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8420 G:\ZLab2021\pingpongtest\pingpongtest.xpr
# Log file: G:/ZLab2021/pingpongtest/vivado.log
# Journal file: G:/ZLab2021/pingpongtest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/ZLab2021/pingpongtest/pingpongtest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 831.605 ; gain = 137.133
ipx::open_ipxact_file G:/ZLab2021/pingpongtest/ProjectFiles/component.xml
CRITICAL WARNING: [IP_Flow 19-4748] The packaged IP file appears to have been relocated and may not be suitable for project merging.  Please re-package the IP if necessary: g:/ZLab2021/pingpongtest/ProjectFiles/component.xml.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes G:/ZLab2021/pingpongtest/ProjectFiles/MyVip g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0 g:/ZLab2021/pingpongtest/ProjectFiles/My_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
update_ip_catalog
ipx::unload_core g:/ZLab2021/pingpongtest/ProjectFiles/component.xml
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:user:design_1_myip_1_0:1.0 - design_1_myip_1_0_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.656 ; gain = 87.500
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_v1_0:1.0 myip_v1_0_0
endgroup
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/myip_v1_0.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/myip_v1_0.v
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/myip_v1_0_S_AXI.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/myip_v1_0_S_AXI.v
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/TOP_LEVEL.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/TOP_LEVEL.v
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/VGA_timing_controller.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/VGA_timing_controller.v
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/Pixel_generation_circuit.vhd] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/myVideoip/Pixel_generation_circuit.vhd
delete_bd_objs [get_bd_nets design_1_myip_1_0_0_data_R_outp] [get_bd_nets Left_pad_control_0_1] [get_bd_nets Right_pad_control_0_1] [get_bd_nets design_1_myip_1_0_0_VSYNC_outp] [get_bd_nets design_1_myip_1_0_0_HSYNC_outp] [get_bd_nets design_1_myip_1_0_0_data_G_outp] [get_bd_nets design_1_myip_1_0_0_data_B_outp] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells design_1_myip_1_0_0]
set_property location {4 1230 625} [get_bd_cells myip_v1_0_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins myip_v1_0_0/s_axi]
connect_bd_net [get_bd_ports Left_pad_control] [get_bd_pins myip_v1_0_0/Left_pad_control]
connect_bd_net [get_bd_ports Right_pad_control] [get_bd_pins myip_v1_0_0/Right_pad_control]
connect_bd_net [get_bd_ports VSYNC_outp] [get_bd_pins myip_v1_0_0/VSYNC_outp]
connect_bd_net [get_bd_ports HSYNC_outp] [get_bd_pins myip_v1_0_0/HSYNC_outp]
connect_bd_net [get_bd_ports data_R_outp] [get_bd_pins myip_v1_0_0/data_R_outp]
connect_bd_net [get_bd_ports data_G_outp] [get_bd_pins myip_v1_0_0/data_G_outp]
connect_bd_net [get_bd_ports data_B_outp] [get_bd_pins myip_v1_0_0/data_B_outp]
connect_bd_net [get_bd_pins myip_v1_0_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins myip_v1_0_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/new/MUX.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sWARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 18 00:33:01 2021...
p
CRITICAL WARNING: [BD 41-1356] Address block </myip_v1_0_0/s_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </myip_v1_0_0/s_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
add_files -norecurse G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Address block </myip_v1_0_0/s_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </myip_v1_0_0/s_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
assign_bd_address
</myip_v1_0_0/s_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
export_ip_user_files -of_objects  [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper -files [get_files G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
add_files -norecurse G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6f641014c2c8fb6c; cache size = 7.197 MB.
[Fri Jun 18 00:26:48 2021] Launched system_myip_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 00:26:48 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1321.738 ; gain = 39.602
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 18 00:33:52 2021...
