<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <link href="/css/frontpage.css" rel="stylesheet" type="text/css" />
    <title>LKML.ORG - the Linux Kernel Mailing List Archive</title>
    <script type="text/javascript" src="/css/multiline-tooltip.js"></script>
  </head>
  <body onload="makeNiceTitles()">
    <script type="text/javascript">
(function(){
  var bsa = document.createElement('script');
     bsa.type = 'text/javascript';
     bsa.async = true;
     bsa.src = '//s3.buysellads.com/ac/bsa.js';
  (document.getElementsByTagName('head')[0]||document.getElementsByTagName('body')[0]).appendChild(bsa);
})();

    google_ad_client = "ca-pub-3128732077138691";
    google_ad_slot = "7534865200";
    google_ad_width = 728;
    google_ad_height = 90;
    google_page_url = document.location.href;
</script>
    <table width="100%">
      <tr class="quickbar">
        <td width="25%">
          <a href="/lkml/last100">Last 100 messages</a>
        </td>
        <td width="25%">
          <a href="/lkml/today">Today's messages</a>
        </td>
        <td width="25%">
          <a href="/lkml/yesterday">Yesterday's messages</a>
        </td>
        <td width="25%">
          <a href="/hot.xml">Hottest Messages</a>
        </td>
      </tr>
    </table>
    <table width="100%">
      <tr>
        <td colspan="2" align="center" valign="middle">
<!--BuySellAds Zone Code-->
          <div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div>
<!--End BuySellAds Zone Code-->
        </td>
        <td valign="top">
          <div align="center">
            <table cellspacing="1" cellpadding="0" border="0" bgcolor="#555653">
              <tr>
                <td>
                  <table id="kernelreleases" cellspacing="0" cellpadding="1" border="0" bgcolor="#dde8e8">
                    <tr>
                      <td colspan="4" align="center" bgcolor="#fbffea">
                        <b>Latest kernels</b>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>
                        <b>mainline</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://git.kernel.org/torvalds/t/linux-4.16-rc6.tar.gz">4.16-rc6</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://git.kernel.org/torvalds/p/v4.16-rc6/v4.15">patch</a>
                      </td>
                      <td>
     
  </td>
                    </tr>
                    <tr class="c0">
                      <td>
                        <b>stable</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/linux-4.15.11.tar.xz">4.15.11</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/patch-4.15.11.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/ChangeLog-4.15.11">log</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/linux-4.14.28.tar.xz">4.14.28</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/patch-4.14.28.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/ChangeLog-4.14.28">log</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/linux-4.9.88.tar.xz">4.9.88</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/patch-4.9.88.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/ChangeLog-4.9.88">log</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/linux-4.4.122.tar.xz">4.4.122</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/patch-4.4.122.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/ChangeLog-4.4.122">log</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/linux-4.1.50.tar.xz">4.1.50</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/patch-4.1.50.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v4.x/ChangeLog-4.1.50">log</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/linux-3.18.100.tar.xz">3.18.100 (EOL)</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/patch-3.18.100.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/ChangeLog-3.18.100">log</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/linux-3.16.56.tar.xz">3.16.56</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/patch-3.16.56.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/ChangeLog-3.16.56">log</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>
                        <b>longterm</b>
                      </td>
                      <td>
                        <a title="tarfile of complete tree" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/linux-3.2.101.tar.xz">3.2.101</a>
                      </td>
                      <td>
                        <a title="patch against previous version" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/patch-3.2.101.xz">patch</a>
                      </td>
                      <td>
                        <a title="changelog" href="https://cdn.kernel.org/pub/linux/kernel/v3.x/ChangeLog-3.2.101">log</a>
                      </td>
                    </tr>
                  </table>
                </td>
              </tr>
            </table>
          </div>
        </td>
      </tr>
      <tr>
        <td valign="top">
          <div align="center">
            <table cellspacing="1" cellpadding="0" border="0" bgcolor="#555653">
              <tr>
                <td>
                  <table cellspacing="0" cellpadding="1" border="0" bgcolor="#dde8e8">
                    <tr>
                      <td colspan="3" align="center" bgcolor="#fbffea">
                        <b>
Latest messages
</b>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Guenter Roeck</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/901" title="Guenter Roeck writes: On 03/20/2018 04:17 PM, Vladimir Zapolskiy wrote:&lt;br/&gt;&#10;&#10;pca9x41_arbitrate() and pca9x41_release_bus() depending on it:&#10;FWIW, I very much prefer Peter's code. I think it is much cleaner.&#10;FWIW, I very much prefer Peter's code. I think it is much cleaner.&#10;Guenter&lt;br/&gt;&#10;Guenter&lt;br/&gt;&#10;&#10;Vladimir&lt;br/&gt;&#10;Vladimir&lt;br/&gt;&#10;">Re: [PATCH 3/3] i2c: mux: pca9541: prepare for PCA...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/900" title="Luwei Kang writes: (Summary) &#10;  */&#10;diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h&#10;index 53d5b1b..2211087 100644&#10;--- a/arch/x86/include/asm/msr-index.h&#10;+++ b/arch/x86/include/asm/msr-index.h&#10;@@ -106,7 +106,43 @@&#10; #define MSR_PEBS_LD_LAT_THRESHOLD 0x000003f6&#10; &#10; #define MSR_IA32_RTIT_CTL  0x00000570&#10;+#define RTIT_CTL_TRACEEN  BIT(0)&#10;+#define RTIT_CTL_CYC_EN   BIT(1)&#10;+#define RTIT_CTL_OS   BIT(2)&#10;+#define RTIT_CTL_USR   BIT(3)&#10;+#define RTIT_CTL_PWR_EVT_EN  BIT(4)&#10;+#define RTIT_CTL_FUP_ON_PTW  BIT(5)&#10;+#define RTIT_CTL_FABRIC_EN  BIT(6)&#10;+#define RTIT_CTL_CR3_FILTER  BIT(7)&#10;+#define RTIT_CTL_TOPA   BIT(8)&#10;+#define RTIT_CTL_MTC_EN   BIT(9)&#10;+#define RTIT_CTL_TSC_EN   BIT(10)&#10;+#define RTIT_CTL_DIS_RETC  BIT(11)&#10;+#define RTIT_CTL_PTW_EN   BIT(12)&#10;+#define RTIT_CTL_BRANCH_EN  BIT(13)&#10;+#define RTIT_CTL_MTC_RANGE_OFFSET 14&#10;+#define RTIT_CTL_MTC_RANGE  (0x0full &amp;lt;&amp;lt;&#10;">[PATCH v6 01/11] perf/x86/intel/pt: Move Intel-PT ...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/899" title="Luwei Kang writes: (Summary)  29)&#10; #define MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE   0x1F&#10; /* AMD-V MSRs */&#10;diff --git a/arch/x86/include/asm/vmx.h b/arch/x86/include/asm/vmx.h&#10;index 8b67807..9e828d4 100644&#10;--- a/arch/x86/include/asm/vmx.h&#10;+++ b/arch/x86/include/asm/vmx.h&#10;@@ -76,7 +76,9 @@&#10; #define SECONDARY_EXEC_SHADOW_VMCS              0x00004000&#10; #define SECONDARY_EXEC_RDSEED_EXITING  0x00010000&#10; #define SECONDARY_EXEC_ENABLE_PML               0x00020000&#10;+#define SECONDARY_EXEC_PT_CONCEAL_VMX  0x00080000&#10; #define SECONDARY_EXEC_XSAVES   0x00100000&#10;+#define SECONDARY_EXEC_PT_USE_GPA  0x01000000&#10; #define SECONDARY_EXEC_TSC_SCALING              0x02000000&#10; &#10; #define PIN_BASED_EXT_INTR_MASK                 0x00000001&#10;@@ -97,6 +99,8 @@&#10; #define VM_EXIT_LOAD_IA32_EFER                  0x00200000&#10; #define VM_EXIT_SAVE_VMX_PREEMPTION_TIMER       0x00400000&#10; #define VM_EXIT_CLEAR_BNDCFGS                   0x00800000&#10;+#define VM_EXIT_PT_CONCEAL_PIP   0x01000000&#10;+#define VM_EXIT_CLEAR_IA32_RTIT_CTL  0x02000000&#10; &#10; #define VM_EXIT_ALWAYSON_WITHOU">[PATCH v6 04/11] KVM: x86: Add Intel Processor Tra...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/898" title="Luwei Kang writes: (Summary) &#10;+}&#10;+&#10;+static inline void pt_save_msr(struct pt_ctx *ctx, u32 range_cnt)&#10;+{&#10;+ u32 i;&#10;+}&#10;+&#10;+static void pt_guest_enter(struct vcpu_vmx *vmx)&#10;+{&#10;+ if (pt_mode == PT_MODE_HOST ||&#10;+ }&#10;+}&#10;+&#10;+static void pt_guest_exit(struct vcpu_vmx *vmx)&#10;+{&#10;+ if (pt_mode == PT_MODE_HOST_GUEST &amp;amp;&amp;amp;&#10;  }&#10;+&#10;+ if (pt_mode == PT_MODE_HOST_GUEST) {&#10;+  memset(&amp;amp;vmx-&amp;gt;pt_desc, 0, sizeof(vmx-&amp;gt;pt_desc));&#10;">[PATCH v6 07/11] KVM: x86: Implement Intel Process...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/897" title="Luwei Kang writes: (Summary)   2 ++&#10; 2 files changed, 10 insertions(+), 2 deletions(-)&#10;&#10;diff --git a/arch/x86/events/intel/pt.c b/arch/x86/events/intel/pt.c&#10;index d89dd8c..c66eb90 100644&#10;--- a/arch/x86/events/intel/pt.c&#10;+++ b/arch/x86/events/intel/pt.c&#10;@@ -76,14 +76,20 @@&#10;  PT_CAP(psb_periods,  1, CPUID_EBX, 0xffff0000),&#10; };&#10; &#10; static ssize_t pt_cap_show(struct device *cdev,&#10;diff --git a/arch/x86/include/asm/intel_pt.h b/arch/x86/include/asm/intel_pt.h&#10;index 2de4db0..3a4f524 100644&#10;--- a/arch/x86/include/asm/intel_pt.h&#10;+++ b/arch/x86/include/asm/intel_pt.h&#10;@@ -27,9 +27,11 @@ enum pt_capabilities {&#10; #if defined(CONFIG_PERF_EVENTS) &amp;amp;&amp;amp; }&#10;+static u32 __pt_cap_get(u32 *caps, enum pt_capabilities cap) { return 0;&#10;">[PATCH v6 03/11] perf/x86/intel/pt: Introduce a ne...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/896" title="Luwei Kang writes: (Summary) &#10;+&#10;+ /*&#10;+  * If CPUID.(EAX=14H,ECX=0):EBX[1]=1 CYCEn, CycThresh and&#10;+  * PSBFreq can be set&#10;+  */&#10;+ if (__pt_cap_get(vmx-&amp;gt;pt_desc.caps, PT_CAP_psb_cyc))&#10;+  vmx-&amp;gt;pt_desc.ctl_bitmask &amp;amp;= ~(RTIT_CTL_CYC_EN |&#10;+&#10;+ /*&#10;+  * If CPUID.(EAX=14H,ECX=0):EBX[3]=1 MTCEn BranchEn and&#10;+  * MTCFreq can be set&#10;+  */&#10;+ if (__pt_cap_get(vmx-&amp;gt;pt_desc.caps, PT_CAP_mtc))&#10;+  vmx-&amp;gt;pt_desc.ctl_bitmask &amp;amp;= ~(RTIT_CTL_MTC_EN |&#10;">[PATCH v6 08/11] KVM: x86: Introduce a function to...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/895" title="Luwei Kang writes: (Summary) &#10; &#10; #define CREATE_TRACE_POINTS&#10; #include &quot;trace.h&quot;&#10;@@ -1020,7 +1021,13 @@ bool kvm_rdpmc(struct kvm_vcpu *vcpu)&#10; #endif&#10;  MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA,&#10;  MSR_IA32_FEATURE_CONTROL, MSR_IA32_BNDCFGS, MSR_TSC_AUX,&#10;- MSR_IA32_SPEC_CTRL, MSR_IA32_ARCH_CAPABILITIES&#10;+ MSR_IA32_SPEC_CTRL, MSR_IA32_ARCH_CAPABILITIES,&#10;+ MSR_IA32_RTIT_CTL, MSR_IA32_RTIT_STATUS, MSR_IA32_RTIT_CR3_MATCH,&#10;+ MSR_IA32_RTIT_OUTPUT_BASE, MSR_IA32_RTIT_OUTPUT_MASK,&#10;+ MSR_IA32_RTIT_ADDR0_A, MSR_IA32_RTIT_ADDR0_B,&#10;+ MSR_IA32_RTIT_ADDR1_A, MSR_IA32_RTIT_ADDR1_B,&#10;+ MSR_IA32_RTIT_ADDR2_A, MSR_IA32_RTIT_ADDR2_B,&#10;+ MSR_IA32_RTIT_ADDR3_A, MSR_IA32_RTIT_ADDR3_B,&#10; };&#10;">[PATCH v6 09/11] KVM: x86: Implement Intel Process...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Palmer Dabbelt</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/894" title="Palmer Dabbelt writes: (Summary) On Sun, 18 Mar 2018 05:51:50 PDT (-0700), robh@kernel.org wrote:&#10;&#10;also be some unintended behavior if data has a string to start with.&#10;Ah, sorry, I guess I wasn't paying attention -- I assumed this was only called&#10;for the relevant node (like the rest of the device tree stuff), and that chosel&#10;was just somewhere inside it.  &lt;br/&gt;&#10;&#10;2.16.1&lt;br/&gt;&#10;Thanks.  Then I'll figure out a way to make sure&#10;our command lines still work.&lt;br/&gt;&#10;our command lines still work.&lt;br/&gt;&#10;our command lines still work.&lt;br/&gt;&#10;&#10;">Re: [PATCH] of: Respect CONFIG_CMDLINE{,_EXTENED,_...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/893" title="Luwei Kang writes: (Summary)  As mentioned in SDM,&#10;on these type of processors, execution of the VMXON instruction will&#10;clears IA32_RTIT_CTL.TraceEn and any attempt to write IA32_RTIT_CTL&#10;causes a general-protection exception (#GP).&lt;br/&gt;&#10;causes a general-protection exception (#GP).&lt;br/&gt;&#10;Signed-off-by: Luwei Kang &amp;lt;luwei.kang@intel.com&amp;gt; 9 ++++++++-&#10; 1 file changed, 8 insertions(+), 1 deletion(-)&#10;&#10;diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c&#10;index 27185da..77a28f3 100644&#10;--- a/arch/x86/kvm/vmx.c&#10;+++ b/arch/x86/kvm/vmx.c&#10;@@ -3763,7 +3763,8 @@ static int vmx_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)&#10;   break;&#10; &#10;+ if (pt_mode == PT_MODE_HOST_GUEST) {&#10;+  vmx-&amp;gt;pt_desc.guest.ctl = 0;&#10;+ }&#10;+&#10;  nested_vmx_succeed(vcpu);&#10;">[PATCH v6 11/11] KVM: x86: Disable Intel Processor...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Woody Suwalski</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/892" title="Woody Suwalski writes: (Summary) Woody Suwalski wrote:&lt;br/&gt;&#10;&#10;Contrary, it just happened to me on a 64-bit build 4.16-rc5 on T440.&#10;I think that Dan's suspicion is correct - it is a snafu in the PM: &#10;trying to hibernate results in a message:&lt;br/&gt;&#10;Failed to hibernate system via logind: There's already a shutdown or &#10;sleep operation in progress.&lt;br/&gt;&#10;sleep operation in progress.&lt;br/&gt;&#10;And ps shows &quot;Ds /lib/systemd/systemd-sleep suspend&quot;...&#10;And ps shows &quot;Ds /lib/systemd/systemd-sleep suspend&quot;...&#10;Woody&lt;br/&gt;&#10;Woody&lt;br/&gt;&#10;Woody&lt;br/&gt;&#10;Woody&lt;br/&gt;&#10;&#10;">Re: linux-next on x60: network manager often compl...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/891" title="Luwei Kang writes: (Summary)  20 ++++++++++++++++++++&#10; 1 file changed, 20 insertions(+)&#10;&#10;diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c&#10;index 0334100..27185da 100644&#10;--- a/arch/x86/kvm/vmx.c&#10;+++ b/arch/x86/kvm/vmx.c&#10;@@ -941,6 +941,7 @@ static bool nested_vmx_is_page_fault_vmexit(struct vmcs12 *vmcs12,&#10; static void vmx_update_msr_bitmap(struct kvm_vcpu *vcpu);&#10;+&#10;+ vmx_set_intercept_for_msr(msr_bitmap, MSR_IA32_RTIT_STATUS,&#10;+       MSR_TYPE_RW, flag); i++)&#10;+  vmx_set_intercept_for_msr(msr_bitmap, MSR_IA32_RTIT_ADDR0_A + i,&#10;+       MSR_TYPE_RW, flag);&#10;">[PATCH v6 10/11] KVM: x86: Set intercept for Intel...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/890" title="Luwei Kang writes: (Summary)  19 +++++++++++++++++++&#10; 1 file changed, 19 insertions(+)&#10;&#10;diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c&#10;index 84c4c6d..940df0e 100644&#10;--- a/arch/x86/kvm/vmx.c&#10;+++ b/arch/x86/kvm/vmx.c&#10;@@ -596,6 +596,23 @@ static inline int pi_test_sn(struct pi_desc *pi_desc)&#10;    (unsigned long *)&amp;amp;pi_desc-&amp;gt;control);&#10; }&#10; &#10;+struct pt_ctx {&#10;+ u64 ctl;&#10;+ u64 status;&#10;+&#10;+struct pt_desc {&#10;+ u64 ctl_bitmask;&#10;+&#10; struct vcpu_vmx {&#10;  struct kvm_vcpu       vcpu;&#10;+&#10;+ struct pt_desc pt_desc;&#10;">[PATCH v6 06/11] KVM: x86: Add Intel processor tra...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/889" title="Luwei Kang writes: (Summary) &#10;  }&#10;+ /* Intel PT */&#10;+ case 0x14: {&#10;+  int t, times = entry-&amp;gt;eax;&#10;@@ -6961,6 +6966,7 @@ static int svm_unregister_enc_region(struct kvm *kvm,&#10;  .mpx_supported = svm_mpx_supported,&#10;  .xsaves_supported = svm_xsaves_supported,&#10;  .umip_emulated = svm_umip_emulated,&#10;+ .pt_supported = svm_pt_supported,&#10; &#10;  .set_supported_cpuid = svm_set_supported_cpuid,&#10; &#10;diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c&#10;index 1093ae0..84c4c6d 100644&#10;--- a/arch/x86/kvm/vmx.c&#10;+++ b/arch/x86/kvm/vmx.c&#10;@@ -9401,6 +9401,11 @@ static bool vmx_umip_emulated(void)&#10;   SECONDARY_EXEC_DESC;&#10;">[PATCH v6 05/11] KVM: x86: Add Intel Processor Tra...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/888" title="Luwei Kang writes: (Summary) &#10; &#10;-#define PT_CPUID_LEAVES  2&#10;-#define PT_CPUID_REGS_NUM 4 /* number of regsters (eax, ebx, ecx, edx) */&#10;-&#10; /* TSC to Core Crystal Clock Ratio */&#10; #define CPUID_TSC_LEAF  0x15&#10; &#10;-enum pt_capabilities {&#10;- PT_CAP_max_subleaf = 0,&#10;- PT_CAP_cr3_filtering,&#10;- PT_CAP_psb_cyc,&#10;- PT_CAP_ip_filtering,&#10;- PT_CAP_mtc,&#10;- PT_CAP_ptwrite,&#10;- PT_CAP_power_event_trace,&#10;- PT_CAP_topa_output,&#10;- PT_CAP_topa_multiple_entries,&#10;- PT_CAP_single_range_output,&#10;- PT_CAP_payloads_lip,&#10;- PT_CAP_num_address_ranges,&#10;- PT_CAP_mtc_periods,&#10;- PT_CAP_cycle_thresholds,&#10;- PT_CAP_psb_periods,&#10;-};&#10;">[PATCH v6 02/11] perf/x86/intel/pt: Change pt_cap_...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Luwei Kang</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/20/887" title="Luwei Kang writes: (Summary) &#10;Chao Peng (8):&lt;br/&gt;&#10;  perf/x86/intel/pt: Move Intel-PT MSR bit definitions to a public&#10;    header&lt;br/&gt;&#10;  perf/x86/intel/pt: Change pt_cap_get() to a public function&#10;  KVM: x86: Add Intel Processor Trace virtualization mode&#10;  KVM: x86: Add Intel Processor Trace cpuid emulation&#10;  KVM: x86: Add Intel processor trace context for each vcpu&#10;  KVM: x86: Implement Intel Processor Trace context switch&#10;  KVM: x86: Implement Intel Processor Trace MSRs read/write&#10;  KVM: x86: Set intercept for Intel PT MSRs&lt;br/&gt;&#10;  KVM: x86: Set intercept for Intel PT MSRs&lt;br/&gt;&#10;Luwei Kang (3):&lt;br/&gt;&#10;  perf/x86/intel/pt: Introduce a new function to get the capability of&#10;    Intel PT&lt;br/&gt;&#10;  KVM: x86: Introduce a function to initialize the PT configuration&#10;  KVM: x86: Disable Intel Processor Trace when VMXON in L1 guest&#10;  KVM: x86: Disable Intel Processor Trace when VMXON in L1 guest&#10; arch/x86/events/intel/pt.c       |&#10;">[PATCH v6 00/11] Intel Processor Trace virtualizat...</a>
                      </td>
                    </tr>
                  </table>
                </td>
              </tr>
            </table>
          </div>
        </td>
        <td valign="top" colspan="2">
          <div align="center">
            <table cellspacing="1" cellpadding="0" border="0" bgcolor="#555653">
              <tr>
                <td>
                  <table cellspacing="0" cellpadding="1" border="0" bgcolor="#dde8e8">
                    <tr>
                      <td colspan="3" align="center" bgcolor="#fbffea">
                        <b>
Hottest messages
</b>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Arnd Bergmann</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/14/505" title="Arnd Bergmann writes: (Summary) &#10;&#10;      Arnd&#10;&#10;Arnd Bergmann (14):&#10;  arch: remove frv port&#10;  arch: remove m32r port&#10;  arch: remove score port&#10;  arch: remove blackfin port&#10;  arch: remove tile port&#10;  procfs: remove CONFIG_HARDWALL dependency&#10;  mm: remove blackfin MPU support&#10;  mm: remove obsolete alloc_remap()&#10;  treewide: simplify Kconfig dependencies for removed archs&#10;  asm-generic: siginfo: remove obsolete #ifdefs&#10;  Documentation: arch-support: remove obsolete architectures&#10;  asm-generic: clean up asm/unistd.h&#10;  recordmcount.pl: drop blackin and tile support&#10;  ktest: remove obsolete architectures&#10;&#10;David Howells (1):&#10;  mn10300: Remove the architecture&#10;&#10;Jesper Nilsson (1):&#10;  CRIS: Drop support for the CRIS port&#10;&#10;Dirstat only (full diffstat is over 100KB):&#10;&#10;   6.3% arch/blackfin/mach-bf548/include/mach/&#10;   4.5% arch/blackfin/mach-bf609/include/mach/&#10;  26.3% arch/blackfin/&#10;   4.1% arch/cris/arch-v32/&#10;   5.6% arch/cris/include/arch-v32/arch/hwregs/iop/&#10;   4.1% arch/cris/include/arch-v32/mach-a3/mach/hwregs/&#10;   4.7% arch/cris/include/arch-v32/&#10;   ">[PATCH 00/16] remove eight obsolete architectures</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/7/621" title="Linus Torvalds writes: (Summary)  It generates much more code, and&#10;much _slower_ code (and more fragile code), than just using a fixed&#10;key size would have done.&lt;br/&gt;&#10;key size would have done.&lt;br/&gt;&#10;Ok, so lib/btree.c looks more core (by being in lib/) than it actually&#10;is - I don't see the 128-bit btree being used *anywhere*, and the&#10;others are only used by two drivers: the qla2xxx scsi driver and the&#10;bcm2835-camera driver in staging.&lt;br/&gt;&#10;bcm2835-camera driver in staging.&lt;br/&gt;&#10;Anyway, some of these are definitely easy to just fix, and using VLA's&#10;is actively bad not just for security worries, but simply because&#10;VLA's are a really horribly bad idea in general in the kernel.&#10;">Re: VLA removal (was Re: [RFC 2/2] lustre: use VLA...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/18/345" title="Linus Torvalds writes: (Summary)  Shutemov (2):&#10;      x86/cpufeatures: Add Intel Total Memory Encryption cpufeature&#10;      x86/cpufeatures: Add Intel PCONFIG cpufeature&#10;&#10;Linus Torvalds (1):&#10;      Linux 4.16-rc6&#10;&#10;Lu Baolu (1):&#10;      usb: xhci: dbc: Fix lockdep warning&#10;&#10;Lukas Wunner (1):&#10;      drm/nouveau/bl: Fix oops on driver unbind&#10;&#10;Marc Zyngier (2):&#10;      KVM: arm/arm64: vgic: Don't populate multiple LRs with the same vinti=&#10;d&#10;      kvm: arm/arm64: vgic-v3: Tighten synchronization for guests using v2 =&#10;on v3&#10;&#10;Mathias Nyman (1):&#10;      xhci: fix endpoint context tracer output&#10;&#10;Merlijn Wajer (2):&#10;      usb: musb: call pm_runtime_{get,put}_sync before reading vbus registe=&#10;rs&#10;      usb: musb: Fix external abort in musb_remove on omap2430&#10;&#10;Michal Oleszczyk (1):&#10;      sgtl5000: change digital_mute policy&#10;&#10;Michal Simek (1):&#10;      microblaze: Setup dependencies for ASM optimized lib functions&#10;&#10;Michel D=C3=A4nzer (1):&#10;      drm/amdgpu/dce: Don't turn off DP sink when disconnected&#10;&#10;Miguel Ojeda (3):&#10;      auxdisplay: panel: Change comments to silence">Linux 4.16-rc6</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/9/857" title="Linus Torvalds writes: (Summary) &#10;If you have some long corrupt vendor disclosure period and are worried&#10;about any good guys finding out (the bad guys probably already have&#10;it), we're not the list for you anyway.&lt;br/&gt;&#10;it), we're not the list for you anyway.&lt;br/&gt;&#10;Keep your &quot;we'll keep security problems under wraps so that they can&#10;be exploited for a long time&quot; emails to yourself, or send them to&#10;/dev/null.&lt;br/&gt;&#10;/dev/null.&lt;br/&gt;&#10;                   Linus&lt;br/&gt;&#10;                   Linus&lt;br/&gt;&#10;                   Linus&lt;br/&gt;&#10;&#10;">Re: [PATCH] [v2] docs: clarify security-bugs discl...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Guo Ren</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/18/226" title="Guo Ren writes: (Summary)  196 +++++++++++&#10; 121 files changed, 11763 insertions(+)&#10; create mode 100644 arch/csky/Kconfig&#10; create mode 100644 arch/csky/Kconfig.debug&#10; create mode 100644 arch/csky/Makefile&#10; create mode 100644 arch/csky/abiv1/Makefile&#10; create mode 100644 arch/csky/abiv1/inc/abi/cacheflush.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/ckmmu.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/entry.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/page.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/pgtable-bits.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/reg_ops.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/regdef.h&#10; create mode 100644 arch/csky/abiv1/inc/abi/vdso.h&#10; create mode 100644 arch/csky/abiv1/src/alignment.c&#10; create mode 100644 arch/csky/abiv1/src/bswapdi.c&#10; create mode 100644 arch/csky/abiv1/src/bswapsi.c&#10; create mode 100644 arch/csky/abiv1/src/cacheflush.c&#10; create mode 100644 arch/csky/abiv1/src/memcpy.S&#10; create mode 100644 arch/csky/abiv1/src/mmap.c&#10; create mode 100644 arch/csky/abiv2/Makefile&#10; create mode 100644 arch/c">[PATCH 00/19] C-SKY(csky) Linux Kernel Port</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/1/21/192" title="Linus Torvalds writes: (Summary)  Not doing the right thing for meltdown&#10;would be completely unacceptable.&lt;br/&gt;&#10;would be completely unacceptable.&lt;br/&gt;&#10;So the IBRS garbage implies that Intel is _not_ planning on doing the&#10;right thing for the indirect branch speculation.&lt;br/&gt;&#10;right thing for the indirect branch speculation.&lt;br/&gt;&#10;Honestly, that's completely unacceptable too.&lt;br/&gt;&#10;Honestly, that's completely unacceptable too.&lt;br/&gt;&#10;&#10;bit =E2=80=94 just &quot;you don't have to worry any more, it got better&quot;. It's very much part of the whole &quot;this is&#10;complete garbage&quot; issue.&lt;br/&gt;&#10;complete garbage&quot; issue.&lt;br/&gt;&#10;The whole IBRS_ALL feature to me very clearly says &quot;Intel is not&#10;serious about this, we'll have a ugly hack that will be so expensive&#10;that we don't want to enable it by default, because that would look&#10;bad in benchmarks&quot;.&lt;br/&gt;&#10;bad in benchmarks&quot;.&lt;br/&gt;&#10;So instead they try to push the garbage down to us.&#10;">Re: [RFC 09/10] x86/enter: Create macros to restri...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/2/13/752" title="Linus Torvalds writes: (Summary)   It used to be&#10;autofs (I actually added that whole &quot;packetized pipe&quot; model just to&#10;make automount &quot;just w ork&quot; even though the stupid protocol used a&#10;pipe to send command packets that had different layout on 32-bit and&#10;64-bit).&lt;br/&gt;&#10;64-bit).&lt;br/&gt;&#10;See commit 64f371bc3107 (&quot;autofs: make the autofsv5 packet file&#10;descriptor use a packetized pipe&quot;) for some discussion of that&#10;particular saga.&lt;br/&gt;&#10;particular saga.&lt;br/&gt;&#10;Some drm people used to run 32-bit kernels because of compat worries,&#10;and that would have been a disaster.&#10;I have some hope that it's slowly happening.&lt;br/&gt;&#10;I have some hope that it's slowly happening.&lt;br/&gt;&#10;             Linus&lt;br/&gt;&#10;             Linus&lt;br/&gt;&#10;             Linus&lt;br/&gt;&#10;&#10;">Re: [PATCH 00/31 v2] PTI support for x86_32</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2008/7/15/296" title="Linus Torvalds writes: (Summary) &lt;br/&gt;&#10;&lt;br/&gt;&#10;On Tue, 15 Jul 2008, Linus Torvalds wrote:&lt;br/&gt;&#10;&#10;&lt;br/&gt;&#10;Btw, and you may not like this, since you are so focused on security, one &#10;reason I refuse to bother with the whole security circus is that I think &#10;it glorifies - and thus encourages - the wrong behavior.&#10;">Re: [stable] Linux 2.6.25.10</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Tony Lindgren</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2012/2/3/378" title="Tony Lindgren writes: (Summary)  1286 ++++++++++++++++++++&#10; 4 files changed, 1355 insertions(+), 0 deletions(-)&#10; create mode 100644 Documentation/devicetree/bindings/pinmux/pinctrl-simple.txt&#10; create mode 100644 drivers/pinctrl/pinctrl-simple.c&#10;diff --git a/Documentation/devicetree/bindings/pinmux/pinctrl-simple.txt b/Documentation/devicetree/bindings/pinmux/pinctrl-simple.txt&#10;new file mode 100644&#10;index 0000000..ca1a48d&#10;--- /dev/null&#10;+++ b/Documentation/devicetree/bindings/pinmux/pinctrl-simple.txt&#10;@@ -0,0 +1,62 @@&#10;+Generic simple device tree based pinmux driver&#10;+&#10;+Required properties:&#10;+- compatible :  one of:&#10;+ - &quot;pinctrl-simple&quot;&#10;+ - &quot;ti,omap2420-pinmux&quot;&#10;+ - &quot;ti,omap2430-pinmux&quot;&#10;+ - &quot;ti,omap3-pinmux&quot;&#10;+ - &quot;ti,omap4-pinmux&quot;&#10;+- reg : offset and length of the register set for the mux registers&#10;+- #pinmux-cells : width of the pinmux array, currently only 2 is supported&#10;+- pinctrl-simple,register-width : pinmux register access width&#10;+- pinctrl-simple,function-mask : mask of allowed pinmux function bits&#10;+- pinctrl-simple,function-off :">[PATCH 2/2] pinctrl: Add simple pinmux driver usin...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Tom Lendacky</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2017/12/27/2" title="Tom Lendacky writes: (Summary)   The AMD microarchitecture&#10;does not allow memory references, including speculative references, that&#10;access higher privileged data when running in a lesser privileged mode&#10;when that access would result in a page fault.&lt;br/&gt;&#10;when that access would result in a page fault.&lt;br/&gt;&#10;Disable page table isolation by default on AMD processors by not setting&#10;the X86_BUG_CPU_INSECURE feature, which controls whether X86_FEATURE_PTI&#10;is set.&lt;br/&gt;&#10;is set.&lt;br/&gt;&#10;Signed-off-by: Tom Lendacky &amp;lt;thomas.lendacky@amd.com&amp;gt;&#10;">[PATCH] x86/cpu, x86/pti: Do not enable PTI on AMD...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Priit Laes</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2017/9/3/69" title="Priit Laes writes: (Summary) &#10;-   clocks = &amp;lt;&amp;amp;ccu 56&amp;gt;, &amp;lt;&amp;amp;ccu 60&amp;gt;,&#10;-     &amp;lt;&amp;amp;ccu 62&amp;gt;, &amp;lt;&amp;amp;ccu 144&amp;gt;,&#10;-     &amp;lt;&amp;amp;ccu 155&amp;gt;, &amp;lt;&amp;amp;ccu 140&amp;gt;,&#10;-     &amp;lt;&amp;amp;ccu 164&amp;gt;;&#10;-   clocks = &amp;lt;&amp;amp;ccu 54&amp;gt;, &amp;lt;&amp;amp;ccu 56&amp;gt;,&#10;-     &amp;lt;&amp;amp;ccu 62&amp;gt;,&#10;-     &amp;lt;&amp;amp;ccu 144&amp;gt;, &amp;lt;&amp;amp;ccu 155&amp;gt;,&#10;-     &amp;lt;&amp;amp;ccu 135&amp;gt;, &amp;lt;&amp;amp;ccu 140&amp;gt;;&#10;+   clocks = &amp;lt;&amp;amp;ccu CLK_AHB_TVE0&amp;gt;, &amp;lt;&amp;amp;ccu CLK_AHB_LCD0&amp;gt;,&#10;+     &amp;lt;&amp;amp;ccu CLK_AHB_DE_BE0&amp;gt;,&#10;+     &amp;lt;&amp;amp;ccu CLK_DE_BE0&amp;gt;, &amp;lt;&amp;amp;ccu CLK_TCON0_CH1&amp;gt;,&#10;+     &amp;lt;&amp;amp;ccu CLK_DRAM_TVE0&amp;gt;, &amp;lt;&amp;amp;ccu CLK_DRAM_DE_BE0&amp;gt;;&#10;">[PATCH 2/3] ARM: dts: sun7i: Use defines for clock...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Tony Lindgren</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2012/2/4/78" title="Tony Lindgren writes: (Summary) &#10;+&#10;+/**&#10;+ * struct smux_device - mux device instance&#10;+ * @res: resources&#10;+ * @base: virtual address of the controller&#10;+ * @size: size of the ioremapped area&#10;+ * @dev: device entry&#10;+ * @pctl: pin controller device&#10;+ * @width: bits per mux register&#10;+ * @fmask: function register mask&#10;+ * @fshift: function register shift&#10;+ * @foff: value to turn mux off&#10;+ * @cmask: pinconf mask&#10;+ * @fmax: max number of functions in fmask&#10;+ * @cells: width of the mux array&#10;+ * @names: array of register names for pins&#10;+ * @pins: physical pins on the SoC&#10;+ * @maps: device to mux function mappings&#10;+ * @pgtree: pingroup index radix tree&#10;+ * @ftree: function index radix tree&#10;+ * @ngroups: number of pingroups&#10;+ * @nfuncs: number of functions&#10;+ * @desc: pin controller descriptor&#10;+ * @read: register read function to use&#10;+ * @write: register write function to use&#10;+ */&#10;+struct smux_device {&#10;+ struct resource *res;&#10;">Re: [PATCH 2/2] pinctrl: Add simple pinmux driver ...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Alan Cox</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/9/836" title="Alan Cox writes: (Summary)  wrote:&#10;&#10;that we do not mean here.&lt;br/&gt;&#10;If you want to be taken seriously then I think minimum you also need to&#10;- Give a GPG key for messages to the list&lt;br/&gt;&#10;- State what security is in place (encryption etc) to protect the list&#10;  itself&lt;br/&gt;&#10;  itself&lt;br/&gt;&#10;There are probably a lot more things people would ask but given the&#10;policy now clear that it's basically just an 'early tip off'/'make sure&#10;Linus doesn't miss this' list for very short notification periods doesn't&#10;matter so much.&lt;br/&gt;&#10;matter so much.&lt;br/&gt;&#10;Alan&lt;br/&gt;&#10;Alan&lt;br/&gt;&#10;Alan&lt;br/&gt;&#10;Alan&lt;br/&gt;&#10;&#10;">Re: [PATCH] [v2] docs: clarify security-bugs discl...</a>
                      </td>
                    </tr>
                    <tr class="c0">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/18/201" title="Linus Torvalds writes: (Summary)  This is still too ugly to live.&lt;br/&gt;&#10;What *may* be acceptable is if architectures defined something like this:&#10;What *may* be acceptable is if architectures defined something like this:&#10;x86:&lt;br/&gt;&#10;x86:&lt;br/&gt;&#10;    /* Little endian registers - low bits first, no padding for odd&#10;register numbers necessary */&#10;    #define COMPAT_ARG_64BIT(x) unsigned int x##_lo, unsigned int x##_hi&#10;    #define COMPAT_ARG_64BIT_ODD(x) COMPAT_ARG_64BIT(x)&#10;&#10;ppc BE:&#10;&#10;    /* Big-endian registers - high bits first, odd argument pairs&#10;padded up to the next even register */&#10;    #define COMPAT_ARG_64BIT(x) unsigned int x##_hi, unsigned int x##_lo&#10;    #define COMPAT_ARG_64BIT_ODD(x) unsigned int  x##_padding,&#10;COMPAT_ARG_64BIT(x)&#10;&#10;and then we can do&#10;&#10;  COMPAT_SYSCALL_DEFINE5(readahead, int, fd,&#10;COMPAT_ARG_64BIT_ODD(off), compat_size_t, count)&#10;  {&#10;      return do_readahead(fd, off_lo + ((u64)off_hi &amp;lt;&amp;lt;&#10;">Re: [RFC PATCH 4/6] mm: provide generic compat_sys...</a>
                      </td>
                    </tr>
                    <tr class="c1">
                      <td>Linus Torvalds</td>
                      <td> </td>
                      <td>
                        <a href="/lkml/2018/3/18/317" title="Linus Torvalds writes: (Summary)      \&lt;br/&gt;&#10;        ___constant_swab64(x) :                 \&lt;br/&gt;&#10;        __fswab64(x))&lt;br/&gt;&#10;        __fswab64(x))&lt;br/&gt;&#10;where that &quot;___constant_swab64()&quot; very much uses the same argument&#10;over and over.&lt;br/&gt;&#10;over and over.&lt;br/&gt;&#10;And we do that for related reasons - we really want to do the constant&#10;folding at build time for some cases, and this was the only sane way&#10;to do it.&#10;&#10;But since the kernel is standalone, we don't need to really worry&#10;about the *generic* case, we just need to worry about our own macros,&#10;and if somebody does that example you show I guess we'll just have to&#10;shun them ;)&#10;&#10;Of course, our own macros are often macros from hell, exactly because&#10;they often contain a lot of type-checking and/or type-(size)-based&#10;polymorphism. concern for macro writers: write a macro that works in any arbitrary&#10;&amp;gt;&amp;gt;&#10;">Re: [PATCH v5 0/2] Remove false-positive VLAs when...</a>
                      </td>
                    </tr>
                  </table>
                </td>
              </tr>
            </table>
          </div>
        </td>
      </tr>
    </table>
    <hr />
    <div align="center">
      <div style="width: 70ex" align="left">
        <h2>LKML.ORG?</h2>
        <p>
In case you haven't read the titlebar of your webbrowser's window: this site
is the (unofficial) Linux Kernel Mailing List archive. This mailing list is
a rather high-volume list, where (technical) discussions on the design of,
and bugs in the Linux kernel take place. If that scares you, please
<a href="http://vger.kernel.org/lkml/">read the FAQ</a>.
</p>
        <p>
Things you might want to do right now:
<ul><li><a href="/lkml/2016/">dive into the archive</a></li><li><a href="/lkml/last100/">read the last 100 messages</a></li><li><a href="/lkml/today/">read today's messages</a></li><li><a href="/lkml/yesterday/">read yesterday's message</a></li></ul></p>
      </div>
    </div>
    <div align="right"><i>(c) 2002-2018 <a href="http://jasper.es/">Jasper Spaans</a></i>|<a href="http://blog.jasper.es/categories.html#lkml-ref">Read the blog</a>|<a href="https://buysellads.com/buy/detail/244952">Advertise on this site.</a></div>
    <script type="text/javascript">
  var _paq = _paq || [];
  /* tracker methods like "setCustomDimension" should be called before "trackPageView" */
  _paq.push(["setDoNotTrack", true]);
  _paq.push(["disableCookies"]);
  _paq.push(['trackPageView']);
  _paq.push(['enableLinkTracking']);
  (function() {
    var u="//lkml.org/piwik/";
    _paq.push(['setTrackerUrl', u+'piwik.php']);
    _paq.push(['setSiteId', '1']);
    var d=document, g=d.createElement('script'), s=d.getElementsByTagName('script')[0];
    g.type='text/javascript'; g.async=true; g.defer=true; g.src=u+'piwik.js'; s.parentNode.insertBefore(g,s);
  })();
</script>
    <script language="javascript" type="text/javascript" src="https://lkml.org/redirect.js"></script>
  </body>
</html>