$date
	Tue Aug 16 18:54:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module mod1 $end
$scope module mod2 $end
$var wire 32 ! addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 # request $end
$var wire 1 $ reset $end
$var reg 32 % data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
0#
0"
b0 !
$end
#5
b0 %
1"
#10
0"
#15
0$
#20
b10 %
b1 !
1#
1"
#25
0"
#30
0#
1"
#35
0"
#40
b11 %
b10 !
1#
1"
#45
0"
#50
b0 %
b11 !
1"
#55
0"
#60
0#
1"
#65
0"
#70
1"
#75
0"
