module \DDR_MEM_1_ipgen_common_logic_2s_2  (
    input \PLL_1_clkos_o ,
    output \eclkout_w ,
    output \sclk_o ,
    input \GND_net ,
    input \VCC_net ,
    output [8:0] \code_w );

    wire [8:0] \u0_DDRDLL.CODE ;

    wire [8:0] \u0_DDRDLL.DCNTL ;

    (* \GSR ="ENABLED" ,
       \ENA_ROUNDOFF ="ENABLED" ,
       \FORCE_MAX_DELAY ="CODE_OR_LOCK_FROM_DLL_LOOP" ,
       \dm:primitive ="DDRDLL_CORE" ,
       \dm:programming ="GSR:#ON ENA_ROUNDOFF:#ON FORCE_MAX_DELAY:#ON" ,
       \dm:user ="0" *)
    \DDRDLL_CORE  \u0_DDRDLL.DDRDLL_inst (
      .\CODE8 (\code_w [8]),
      .\CODE7 (\code_w [7]),
      .\CODE6 (\code_w [6]),
      .\CODE5 (\code_w [5]),
      .\CODE4 (\code_w [4]),
      .\CODE3 (\code_w [3]),
      .\CODE2 (\code_w [2]),
      .\CODE1 (\code_w [1]),
      .\CODE0 (\code_w [0]),
      .\FREEZE (\GND_net ),
      .\CLKIN (\eclkout_w ),
      .\RST (\GND_net ),
      .\UDDCNTL_N (\VCC_net ));
    defparam \u0_DDRDLL.DDRDLL_inst .GSR = "ENABLED";
    defparam \u0_DDRDLL.DDRDLL_inst .ENA_ROUNDOFF = "ENABLED";
    defparam \u0_DDRDLL.DDRDLL_inst .FORCE_MAX_DELAY = "CODE_OR_LOCK_FROM_DLL_LOOP";

    (* \STOP_EN ="ENABLE" ,
       \dm:primitive ="ECLKSYNC_CORE" ,
       \dm:programming ="STOP_EN:::STOP_EN=ENABLE" ,
       \dm:user ="0" *)
    \ECLKSYNC_CORE  \u0_ECLKSYNC.ECLKSYNC_inst (
      .\ECLKIN (\PLL_1_clkos_o ),
      .\ECLKOUT (\eclkout_w ),
      .\STOP (\GND_net ));
    defparam \u0_ECLKSYNC.ECLKSYNC_inst .STOP_EN = "ENABLE";

    (* \ECLK_DIV ="2" ,
       \GSR ="DISABLED" ,
       \dm:primitive ="ECLKDIV_CORE" ,
       \dm:programming ="ECLK_DIV:::ECLK_DIV=2 GSR:::GSR=DISABLED" ,
       \dm:user ="0" *)
    \ECLKDIV_CORE  \u0_ECLKDIV.ECLKDIV_inst (
      .\DIVOUT (\sclk_o ),
      .\DIVRST (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\SLIP (\GND_net ),
      .\TESTINP3 (\VCC_net ),
      .\TESTINP2 (\VCC_net ),
      .\TESTINP1 (\VCC_net ),
      .\TESTINP0 (\VCC_net ));
    defparam \u0_ECLKDIV.ECLKDIV_inst .ECLK_DIV = "2";
    defparam \u0_ECLKDIV.ECLKDIV_inst .GSR = "DISABLED";

endmodule

module \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0  (
    input \sclk_o ,
    input \eclkout_w ,
    inout \dqs1_io ,
    input \GND_net ,
    input \VCC_net ,
    input [8:0] \code_w ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io );

    wire \dqs_o_w ;

    wire \dqs_outen_n_w ;

    wire \dqs_bb_out_w ;

    wire \dqts_w ;

    wire \sw270_out_w ;

    wire \dqswout_w ;

    wire [7:0] \dout_w ;

    wire [3:0] \u0_DQSBUF.RDCLKSEL ;

    wire [2:0] \u0_DQSBUF.RDPNTR ;

    wire [3:0] \u0_DQSBUF.READ ;

    wire [2:0] \u0_DQSBUF.WRPNTR ;

    wire [8:0] \u0_DQSBUF.DLLCODE ;

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQS_BLOCK.u_DQS_BB (
      .\T (\dqs_outen_n_w ),
      .\I (\dqs_o_w ),
      .\O (\dqs_bb_out_w ),
      .\B (\dqs1_io ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[6].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [6]),
      .\B (\dq_dqs1_io [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[4].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [4]),
      .\B (\dq_dqs1_io [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[2].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [2]),
      .\B (\dq_dqs1_io [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[0].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [0]),
      .\B (\dq_dqs1_io [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[1].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [1]),
      .\B (\dq_dqs1_io [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[3].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [3]),
      .\B (\dq_dqs1_io [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[5].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [5]),
      .\B (\dq_dqs1_io [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[7].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [7]),
      .\B (\dq_dqs1_io [7]));

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [1]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [5]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [2]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [4]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [7]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [3]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [6]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQS  \TS_BLOCK.TS_X2.u_TSHX2DQS (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_outen_n_w ),
      .\DQSW (\dqswout_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQ  \TS_BLOCK.TS_X2.u_TSHX2DQ (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqts_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQS  \DQS_BLOCK.DQS_X2.u_ODDRX2DQS (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_o_w ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW (\dqswout_w ));
    defparam \DQS_BLOCK.DQS_X2.u_ODDRX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \ENABLE_FIFO ="ENABLED" ,
       \FORCE_READ ="ENABLED" ,
       \FREE_WHEEL ="DDR" ,
       \MODX ="MDDRX2" ,
       \MT_EN_READ ="ENABLED" ,
       \MT_EN_WRITE ="ENABLED" ,
       \MT_EN_WRITE_LEVELING ="ENABLED" ,
       \RD_PNTR ="0b000" ,
       \READ_ENABLE ="ENABLED" ,
       \RX_CENTERED ="ENABLED" ,
       \S_READ ="0" ,
       \S_WRITE ="0" ,
       \SIGN_READ ="POSITIVE" ,
       \SIGN_WRITE ="POSITIVE" ,
       \UPDATE_QU ="UP1_AND_UP0_SAME" ,
       \WRITE_ENABLE ="ENABLED" ,
       \SEL_READ_BIT_ENABLE_CYCLES ="NORMAL" ,
       \BYPASS_WR_LEVEL_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_WR_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_READ_SMTH_LATCH ="SMOOTHING_PATH" ,
       \dm:primitive ="DQSBUF_CORE" ,
       \dm:programming ="GSR:#ON ENABLE_FIFO:::ENABLE_FIFO=ENABLED FORCE_READ:::FORCE_READ=ENABLED FREE_WHEEL:#ON MODX:::MODX=MDDRX2 MT_EN_READ:::MT_EN_READ=ENABLED MT_EN_WRITE:::MT_EN_WRITE=ENABLED MT_EN_WRITE_LEVELING:::MT_EN_WRITE_LEVELING=ENABLED RD_PNTR:#ON READ_ENABLE:::READ_ENABLE=ENABLED RX_CENTERED:#ON S_READ:#ON S_WRITE:#ON SIGN_READ:#ON SIGN_WRITE:#ON UPDATE_QU:#ON WRITE_ENABLE:::WRITE_ENABLE=ENABLED SEL_READ_BIT_ENABLE_CYCLES:#ON BYPASS_WR_LEVEL_SMTH_LATCH:#ON BYPASS_WR_SMTH_LATCH:#ON BYPASS_READ_SMTH_LATCH:#ON" ,
       \dm:user ="0" *)
    \DQSBUF_CORE  \u0_DQSBUF.DQSBUF_inst (
      .\DQSI (\dqs_bb_out_w ),
      .\DQSW (\dqswout_w ),
      .\PAUSE (\GND_net ),
      .\RDCLKSEL3 (\GND_net ),
      .\RDCLKSEL2 (\GND_net ),
      .\RDCLKSEL1 (\GND_net ),
      .\RDCLKSEL0 (\GND_net ),
      .\RDDIR (\GND_net ),
      .\RDLOADN (\VCC_net ),
      .\READ3 (\GND_net ),
      .\READ2 (\GND_net ),
      .\READ1 (\GND_net ),
      .\READ0 (\GND_net ),
      .\READMOVE (\GND_net ),
      .\RST (\GND_net ),
      .\SCLK (\sclk_o ),
      .\SELCLK (\GND_net ),
      .\DQSW270 (\sw270_out_w ),
      .\WRDIR (\GND_net ),
      .\WRLOAD_N (\VCC_net ),
      .\WRLVDIR (\GND_net ),
      .\WRLVLOAD_N (\VCC_net ),
      .\WRLVMOVE (\GND_net ),
      .\WRMOVE (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\RSTSMCNT (\GND_net ),
      .\DLLCODE8 (\code_w [8]),
      .\DLLCODE7 (\code_w [7]),
      .\DLLCODE6 (\code_w [6]),
      .\DLLCODE5 (\code_w [5]),
      .\DLLCODE4 (\code_w [4]),
      .\DLLCODE3 (\code_w [3]),
      .\DLLCODE2 (\code_w [2]),
      .\DLLCODE1 (\code_w [1]),
      .\DLLCODE0 (\code_w [0]));
    defparam \u0_DQSBUF.DQSBUF_inst .GSR = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .ENABLE_FIFO = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FORCE_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FREE_WHEEL = "DDR";
    defparam \u0_DQSBUF.DQSBUF_inst .MODX = "MDDRX2";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE_LEVELING = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RD_PNTR = "0b000";
    defparam \u0_DQSBUF.DQSBUF_inst .READ_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RX_CENTERED = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .S_READ = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .S_WRITE = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_READ = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_WRITE = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .UPDATE_QU = "UP1_AND_UP0_SAME";
    defparam \u0_DQSBUF.DQSBUF_inst .WRITE_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";

endmodule

module \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0  (
    input \sclk_o ,
    input \eclkout_w ,
    inout \dqs0_io ,
    input \GND_net ,
    input \VCC_net ,
    input [8:0] \code_w ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io );

    wire \dqs_o_w ;

    wire \dqs_outen_n_w ;

    wire \dqs_bb_out_w ;

    wire \dqts_w ;

    wire \sw270_out_w ;

    wire \dqswout_w ;

    wire [7:0] \dout_w ;

    wire [3:0] \u0_DQSBUF.RDCLKSEL ;

    wire [2:0] \u0_DQSBUF.RDPNTR ;

    wire [3:0] \u0_DQSBUF.READ ;

    wire [2:0] \u0_DQSBUF.WRPNTR ;

    wire [8:0] \u0_DQSBUF.DLLCODE ;

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQS_BLOCK.u_DQS_BB (
      .\T (\dqs_outen_n_w ),
      .\I (\dqs_o_w ),
      .\O (\dqs_bb_out_w ),
      .\B (\dqs0_io ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[6].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [6]),
      .\B (\dq_dqs0_io [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[4].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [4]),
      .\B (\dq_dqs0_io [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[2].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [2]),
      .\B (\dq_dqs0_io [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[0].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [0]),
      .\B (\dq_dqs0_io [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[1].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [1]),
      .\B (\dq_dqs0_io [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[3].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [3]),
      .\B (\dq_dqs0_io [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[5].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [5]),
      .\B (\dq_dqs0_io [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[7].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [7]),
      .\B (\dq_dqs0_io [7]));

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [1]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [5]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [2]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [4]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [7]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [3]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [6]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQS  \TS_BLOCK.TS_X2.u_TSHX2DQS (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_outen_n_w ),
      .\DQSW (\dqswout_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQ  \TS_BLOCK.TS_X2.u_TSHX2DQ (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqts_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQS  \DQS_BLOCK.DQS_X2.u_ODDRX2DQS (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_o_w ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW (\dqswout_w ));
    defparam \DQS_BLOCK.DQS_X2.u_ODDRX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \ENABLE_FIFO ="ENABLED" ,
       \FORCE_READ ="ENABLED" ,
       \FREE_WHEEL ="DDR" ,
       \MODX ="MDDRX2" ,
       \MT_EN_READ ="ENABLED" ,
       \MT_EN_WRITE ="ENABLED" ,
       \MT_EN_WRITE_LEVELING ="ENABLED" ,
       \RD_PNTR ="0b000" ,
       \READ_ENABLE ="ENABLED" ,
       \RX_CENTERED ="ENABLED" ,
       \S_READ ="0" ,
       \S_WRITE ="0" ,
       \SIGN_READ ="POSITIVE" ,
       \SIGN_WRITE ="POSITIVE" ,
       \UPDATE_QU ="UP1_AND_UP0_SAME" ,
       \WRITE_ENABLE ="ENABLED" ,
       \SEL_READ_BIT_ENABLE_CYCLES ="NORMAL" ,
       \BYPASS_WR_LEVEL_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_WR_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_READ_SMTH_LATCH ="SMOOTHING_PATH" ,
       \dm:primitive ="DQSBUF_CORE" ,
       \dm:programming ="GSR:#ON ENABLE_FIFO:::ENABLE_FIFO=ENABLED FORCE_READ:::FORCE_READ=ENABLED FREE_WHEEL:#ON MODX:::MODX=MDDRX2 MT_EN_READ:::MT_EN_READ=ENABLED MT_EN_WRITE:::MT_EN_WRITE=ENABLED MT_EN_WRITE_LEVELING:::MT_EN_WRITE_LEVELING=ENABLED RD_PNTR:#ON READ_ENABLE:::READ_ENABLE=ENABLED RX_CENTERED:#ON S_READ:#ON S_WRITE:#ON SIGN_READ:#ON SIGN_WRITE:#ON UPDATE_QU:#ON WRITE_ENABLE:::WRITE_ENABLE=ENABLED SEL_READ_BIT_ENABLE_CYCLES:#ON BYPASS_WR_LEVEL_SMTH_LATCH:#ON BYPASS_WR_SMTH_LATCH:#ON BYPASS_READ_SMTH_LATCH:#ON" ,
       \dm:user ="0" *)
    \DQSBUF_CORE  \u0_DQSBUF.DQSBUF_inst (
      .\DQSI (\dqs_bb_out_w ),
      .\DQSW (\dqswout_w ),
      .\PAUSE (\GND_net ),
      .\RDCLKSEL3 (\GND_net ),
      .\RDCLKSEL2 (\GND_net ),
      .\RDCLKSEL1 (\GND_net ),
      .\RDCLKSEL0 (\GND_net ),
      .\RDDIR (\GND_net ),
      .\RDLOADN (\VCC_net ),
      .\READ3 (\GND_net ),
      .\READ2 (\GND_net ),
      .\READ1 (\GND_net ),
      .\READ0 (\GND_net ),
      .\READMOVE (\GND_net ),
      .\RST (\GND_net ),
      .\SCLK (\sclk_o ),
      .\SELCLK (\GND_net ),
      .\DQSW270 (\sw270_out_w ),
      .\WRDIR (\GND_net ),
      .\WRLOAD_N (\VCC_net ),
      .\WRLVDIR (\GND_net ),
      .\WRLVLOAD_N (\VCC_net ),
      .\WRLVMOVE (\GND_net ),
      .\WRMOVE (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\RSTSMCNT (\GND_net ),
      .\DLLCODE8 (\code_w [8]),
      .\DLLCODE7 (\code_w [7]),
      .\DLLCODE6 (\code_w [6]),
      .\DLLCODE5 (\code_w [5]),
      .\DLLCODE4 (\code_w [4]),
      .\DLLCODE3 (\code_w [3]),
      .\DLLCODE2 (\code_w [2]),
      .\DLLCODE1 (\code_w [1]),
      .\DLLCODE0 (\code_w [0]));
    defparam \u0_DQSBUF.DQSBUF_inst .GSR = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .ENABLE_FIFO = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FORCE_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FREE_WHEEL = "DDR";
    defparam \u0_DQSBUF.DQSBUF_inst .MODX = "MDDRX2";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE_LEVELING = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RD_PNTR = "0b000";
    defparam \u0_DQSBUF.DQSBUF_inst .READ_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RX_CENTERED = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .S_READ = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .S_WRITE = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_READ = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_WRITE = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .UPDATE_QU = "UP1_AND_UP0_SAME";
    defparam \u0_DQSBUF.DQSBUF_inst .WRITE_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";

endmodule

module \DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK  (
    output \DDR_MEM_1_csn_o_c_0 ,
    input \sclk_o ,
    input \eclkout_w ,
    input \GND_net );

    wire [0:0] \q_out_csn_w ;

    (* \GSR ="ENABLED" ,
       \dm:primitive ="OSHX2" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \OSHX2  \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\q_out_csn_w [0]));
    defparam \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 .GSR = "ENABLED";

    (* \DEL_VALUE ="0" ,
       \COARSE_DELAY ="0NS" ,
       \DEL_MODE ="DQS_CMD_CLK" ,
       \dm:primitive ="DELAYB" ,
       \dm:programming ="COARSE_DELAY:#ON DEL_VALUE:#ON DEL_MODE:::DEL_MODE=DQS_CMD_CLK" ,
       \dm:user ="0" *)
    \DELAYB  \DDR_CSN[0].u_DELAYB (
      .\A (\q_out_csn_w [0]),
      .\Z (\DDR_MEM_1_csn_o_c_0 ));
    defparam \DDR_CSN[0].u_DELAYB .DEL_VALUE = "0";
    defparam \DDR_CSN[0].u_DELAYB .COARSE_DELAY = "0NS";
    defparam \DDR_CSN[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";

endmodule

module \DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0  (
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_casn_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_wen_o_c ,
    input \sclk_o ,
    input \GND_net ,
    output [13:0] \DDR_MEM_1_addr_o_c ,
    output [2:0] \DDR_MEM_1_ba_o_c );

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_cke_o_c_0 ));
    defparam \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_odt_o_c_0 ));
    defparam \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_wen_o_c ));
    defparam \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_rasn_o_c ));
    defparam \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_casn_o_c ));
    defparam \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [1]));
    defparam \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [2]));
    defparam \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [0]));
    defparam \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [12]));
    defparam \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [4]));
    defparam \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [10]));
    defparam \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [3]));
    defparam \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [0]));
    defparam \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [6]));
    defparam \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [1]));
    defparam \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [5]));
    defparam \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [11]));
    defparam \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [8]));
    defparam \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [2]));
    defparam \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [9]));
    defparam \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [7]));
    defparam \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[13].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [13]));
    defparam \DDR_ADDR[13].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

endmodule

module \DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK  (
    output \DDR_MEM_1_ck_o_c_0 ,
    input \eclkout_w ,
    input \sclk_o ,
    input \GND_net ,
    input \VCC_net );

    wire [0:0] \q_out_clk_w ;

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2  \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 (
      .\D0 (\GND_net ),
      .\D1 (\VCC_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\q_out_clk_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\VCC_net ),
      .\ECLK (\eclkout_w ));
    defparam \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 .GSR = "ENABLED";

    (* \DEL_VALUE ="0" ,
       \COARSE_DELAY ="0NS" ,
       \DEL_MODE ="DQS_CMD_CLK" ,
       \dm:primitive ="DELAYB" ,
       \dm:programming ="COARSE_DELAY:#ON DEL_VALUE:#ON DEL_MODE:::DEL_MODE=DQS_CMD_CLK" ,
       \dm:user ="0" *)
    \DELAYB  \DDR_CLK[0].u_DELAYB (
      .\A (\q_out_clk_w [0]),
      .\Z (\DDR_MEM_1_ck_o_c_0 ));
    defparam \DDR_CLK[0].u_DELAYB .DEL_VALUE = "0";
    defparam \DDR_CLK[0].u_DELAYB .COARSE_DELAY = "0NS";
    defparam \DDR_CLK[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";

endmodule

module \DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0  (
    output \DDR_MEM_1_ck_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_csn_o_c_0 ,
    output \DDR_MEM_1_wen_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_casn_o_c ,
    inout \dqs0_io ,
    inout \dqs1_io ,
    input \PLL_1_clkos_o ,
    input \GND_net ,
    input \VCC_net ,
    output [2:0] \DDR_MEM_1_ba_o_c ,
    output [13:0] \DDR_MEM_1_addr_o_c ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io );

    wire \eclkout_w ;

    wire \sclk_o ;

    wire [8:0] \code_w ;

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_common_logic_2s_2  \u1_common_logic (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\eclkout_w (\eclkout_w ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0  \DW_16.u1_dq_dqs_dm_unit (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\dqs1_io (\dqs1_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0  \DW_8.u1_dq_dqs_dm_unit (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\dqs0_io (\dqs0_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn (
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c_0 ),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\GND_net (\GND_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt (
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [13], \DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c_0 ),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c_0 ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck (
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c_0 ),
      .\eclkout_w (\eclkout_w ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \DDR_MEM_1  (
    output \DDR_MEM_1_csn_o_c_0 ,
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_ck_o_c_0 ,
    input \PLL_1_clkos_o ,
    inout \dqs1_io ,
    inout \dqs0_io ,
    output \DDR_MEM_1_casn_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_wen_o_c ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    output [13:0] \DDR_MEM_1_addr_o_c ,
    output [2:0] \DDR_MEM_1_ba_o_c );

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0  \lscc_ddr_mem_inst (
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c_0 ),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c_0 ),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c_0 ),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [13], \DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c_0 ),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\dqs0_io (\dqs0_io ),
      .\dqs1_io (\dqs1_io ),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0  (
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io );

    wire [4:0] \HARD_IP.CIL.u_dphy_cil.LMMIOFFSET ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.LMMIWDATA ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.LMMIRDATA ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D0BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D0ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D1BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D1ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D2BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D2ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D3BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D3ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3VALID ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.DCTSTOUT ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.URXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.URXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.URXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.URXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.UTXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.UTXWVDHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U1RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U1RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U1TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1TXWVHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U2RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U2RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U2TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2TXWVHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U3RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U3RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U3TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3TXWVHS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.LTSTLANE ;

    (* \GSR ="ENABLED" ,
       \AUTO_PD_EN ="POWERED_UP" ,
       \CFG_NUM_LANES ="FOUR_LANES" ,
       \CM ="0b00000000" ,
       \CN ="0b00000" ,
       \CO ="0b000" ,
       \CONT_CLK_MODE ="ENABLED" ,
       \DESKEW_EN ="DISABLED" ,
       \DSI_CSI ="CSI2_APP" ,
       \EN_CIL ="CIL_ENABLED" ,
       \HSEL ="DISABLED" ,
       \LANE0_SEL ="LANE_0" ,
       \LOCK_BYP ="GATE_TXBYTECLKHS" ,
       \MASTER_SLAVE ="SLAVE" ,
       \PLLCLKBYPASS ="BYPASSED" ,
       \RSEL ="0b00" ,
       \RXCDRP ="0b01" ,
       \RXDATAWIDTHHS ="0b00" ,
       \RXLPRP ="0b001" ,
       \TEST_ENBL ="0b000000" ,
       \TEST_PATTERN ="0b10000000001000000000000000000000" ,
       \TST ="0b0000" ,
       \TXDATAWIDTHHS ="0b00" ,
       \U_PRG_HS_PREPARE ="0b00" ,
       \U_PRG_HS_TRAIL ="0b000000" ,
       \U_PRG_HS_ZERO ="0b000000" ,
       \U_PRG_RXHS_SETTLE ="0b000011" ,
       \UC_PRG_HS_PREPARE ="1P0_TXCLKESC" ,
       \UC_PRG_HS_TRAIL ="0b00000" ,
       \UC_PRG_HS_ZERO ="0b0000000" ,
       \UC_PRG_RXHS_SETTLE ="0b000010" ,
       \dm:primitive ="DPHY_CORE" ,
       \dm:programming ="GSR:#ON AUTO_PD_EN:#ON CFG_NUM_LANES:::CFG_NUM_LANES=FOUR_LANES CM:#ON CN:#ON CO:#ON CONT_CLK_MODE:::CONT_CLK_MODE=ENABLED DESKEW_EN:#ON DSI_CSI:#ON EN_CIL:#ON HSEL:#ON LANE0_SEL:#ON LOCK_BYP:#ON MASTER_SLAVE:#ON PLLCLKBYPASS:::PLLCLKBYPASS=BYPASSED RSEL:#ON RXCDRP:::RXCDRP=0b01 RXDATAWIDTHHS:#ON RXLPRP:::RXLPRP=0b001 TEST_ENBL:#ON TEST_PATTERN:::TEST_PATTERN=0b10000000001000000000000000000000 TST:::TST=0b0000 TXDATAWIDTHHS:#ON U_PRG_HS_PREPARE:#ON U_PRG_HS_TRAIL:#ON U_PRG_HS_ZERO:#ON U_PRG_RXHS_SETTLE:::U_PRG_RXHS_SETTLE=0b000011 UC_PRG_HS_PREPARE:#ON UC_PRG_HS_TRAIL:#ON UC_PRG_HS_ZERO:#ON UC_PRG_RXHS_SETTLE:::UC_PRG_RXHS_SETTLE=0b000010" ,
       \dm:user ="0" *)
    \DPHY_CORE  \HARD_IP.CIL.u_dphy_cil.DPHY_inst (
      .\BITCKEXT (\VCC_net ),
      .\CKN (\MIPI_DPHY_1_clk_n_io ),
      .\CKP (\MIPI_DPHY_1_clk_p_io ),
      .\CLKREF (\VCC_net ),
      .\DN0 (\MIPI_DPHY_1_data_n_io [0]),
      .\DN1 (\MIPI_DPHY_1_data_n_io [1]),
      .\DN2 (\MIPI_DPHY_1_data_n_io [2]),
      .\DN3 (\MIPI_DPHY_1_data_n_io [3]),
      .\DP0 (\MIPI_DPHY_1_data_p_io [0]),
      .\DP1 (\MIPI_DPHY_1_data_p_io [1]),
      .\DP2 (\MIPI_DPHY_1_data_p_io [2]),
      .\DP3 (\MIPI_DPHY_1_data_p_io [3]),
      .\PDDPHY (\GND_net ),
      .\PDPLL (\VCC_net ),
      .\SCCLKIN (\VCC_net ),
      .\SCRSTNIN (\VCC_net ),
      .\UED0THEN (\VCC_net ),
      .\UFRXMODE (\GND_net ),
      .\UTXMDTX (\GND_net ),
      .\URXCKINE (\GND_net ),
      .\UTDIS (\GND_net ),
      .\UTXCKE (\GND_net ),
      .\UDE0D0TN (\GND_net ),
      .\UDE1D1TN (\GND_net ),
      .\UDE2D2TN (\GND_net ),
      .\UDE3D3TN (\GND_net ),
      .\UDE4CKTN (\GND_net ),
      .\UDE5D0RN (\GND_net ),
      .\UDE6D1RN (\GND_net ),
      .\UDE7D2RN (\GND_net ),
      .\UTXDHS31 (\VCC_net ),
      .\UTXDHS30 (\VCC_net ),
      .\UTXDHS29 (\VCC_net ),
      .\UTXDHS28 (\VCC_net ),
      .\UTXDHS27 (\VCC_net ),
      .\UTXDHS26 (\VCC_net ),
      .\UTXDHS25 (\VCC_net ),
      .\UTXDHS24 (\VCC_net ),
      .\UTXDHS23 (\VCC_net ),
      .\UTXDHS22 (\VCC_net ),
      .\UTXDHS21 (\VCC_net ),
      .\UTXDHS20 (\VCC_net ),
      .\UTXDHS19 (\VCC_net ),
      .\UTXDHS18 (\VCC_net ),
      .\UTXDHS17 (\VCC_net ),
      .\UTXDHS16 (\VCC_net ),
      .\UTXDHS15 (\VCC_net ),
      .\UTXDHS14 (\VCC_net ),
      .\UTXDHS13 (\VCC_net ),
      .\UTXDHS12 (\VCC_net ),
      .\UTXDHS11 (\VCC_net ),
      .\UTXDHS10 (\VCC_net ),
      .\UTXDHS9 (\VCC_net ),
      .\UTXDHS8 (\VCC_net ),
      .\UTXDHS7 (\VCC_net ),
      .\UTXDHS6 (\VCC_net ),
      .\UTXDHS5 (\VCC_net ),
      .\UTXDHS4 (\VCC_net ),
      .\UTXDHS3 (\VCC_net ),
      .\UTXDHS2 (\VCC_net ),
      .\UTXDHS1 (\VCC_net ),
      .\UTXDHS0 (\VCC_net ),
      .\UTXENER (\GND_net ),
      .\UTXRD0EN (\GND_net ),
      .\UTRD0SEN (\GND_net ),
      .\UTXSKD0N (\GND_net ),
      .\UTXTGE0 (\GND_net ),
      .\UTXTGE1 (\GND_net ),
      .\UTXTGE2 (\GND_net ),
      .\UTXTGE3 (\GND_net ),
      .\UTXULPSE (\GND_net ),
      .\UTXUPSEX (\GND_net ),
      .\UTXVDE (\GND_net ),
      .\UTXWVDHS3 (\VCC_net ),
      .\UTXWVDHS2 (\VCC_net ),
      .\UTXWVDHS1 (\VCC_net ),
      .\UTXWVDHS0 (\VCC_net ),
      .\U1ENTHEN (\VCC_net ),
      .\U1FRXMD (\GND_net ),
      .\U1FTXST (\GND_net ),
      .\U1TDIS (\GND_net ),
      .\U1TREQ (\GND_net ),
      .\U1TDE0D3 (\GND_net ),
      .\U1TDE1CK (\GND_net ),
      .\U1TDE2D0 (\GND_net ),
      .\U1TDE3D1 (\GND_net ),
      .\U1TDE4D2 (\GND_net ),
      .\U1TDE5D3 (\GND_net ),
      .\U1TDE6 (\GND_net ),
      .\U1TDE7 (\GND_net ),
      .\U1TXDHS31 (\VCC_net ),
      .\U1TXDHS30 (\VCC_net ),
      .\U1TXDHS29 (\VCC_net ),
      .\U1TXDHS28 (\VCC_net ),
      .\U1TXDHS27 (\VCC_net ),
      .\U1TXDHS26 (\VCC_net ),
      .\U1TXDHS25 (\VCC_net ),
      .\U1TXDHS24 (\VCC_net ),
      .\U1TXDHS23 (\VCC_net ),
      .\U1TXDHS22 (\VCC_net ),
      .\U1TXDHS21 (\VCC_net ),
      .\U1TXDHS20 (\VCC_net ),
      .\U1TXDHS19 (\VCC_net ),
      .\U1TXDHS18 (\VCC_net ),
      .\U1TXDHS17 (\VCC_net ),
      .\U1TXDHS16 (\VCC_net ),
      .\U1TXDHS15 (\VCC_net ),
      .\U1TXDHS14 (\VCC_net ),
      .\U1TXDHS13 (\VCC_net ),
      .\U1TXDHS12 (\VCC_net ),
      .\U1TXDHS11 (\VCC_net ),
      .\U1TXDHS10 (\VCC_net ),
      .\U1TXDHS9 (\VCC_net ),
      .\U1TXDHS8 (\VCC_net ),
      .\U1TXDHS7 (\VCC_net ),
      .\U1TXDHS6 (\VCC_net ),
      .\U1TXDHS5 (\VCC_net ),
      .\U1TXDHS4 (\VCC_net ),
      .\U1TXDHS3 (\VCC_net ),
      .\U1TXDHS2 (\VCC_net ),
      .\U1TXDHS1 (\VCC_net ),
      .\U1TXDHS0 (\VCC_net ),
      .\U1TXLPD (\GND_net ),
      .\U1TXREQ (\GND_net ),
      .\U1TXREQH (\GND_net ),
      .\U1TXSK (\GND_net ),
      .\U1TXTGE0 (\GND_net ),
      .\U1TXTGE1 (\GND_net ),
      .\U1TXTGE2 (\GND_net ),
      .\U1TXTGE3 (\GND_net ),
      .\U1TXUPSE (\GND_net ),
      .\U1TXUPSX (\GND_net ),
      .\U1TXVDE (\GND_net ),
      .\U1TXWVHS3 (\VCC_net ),
      .\U1TXWVHS2 (\VCC_net ),
      .\U1TXWVHS1 (\VCC_net ),
      .\U1TXWVHS0 (\VCC_net ),
      .\U2END2 (\VCC_net ),
      .\U2FRXMD (\GND_net ),
      .\U2FTXST (\GND_net ),
      .\U2TDIS (\GND_net ),
      .\U2TREQ (\GND_net ),
      .\U2TDE0D0 (\GND_net ),
      .\U2TDE1D1 (\GND_net ),
      .\U2TDE2D2 (\GND_net ),
      .\U2TDE3D3 (\GND_net ),
      .\U2TDE4CK (\GND_net ),
      .\U2TDE5D0 (\GND_net ),
      .\U2TDE6D1 (\GND_net ),
      .\U2TDE7D2 (\GND_net ),
      .\U2TXDHS31 (\VCC_net ),
      .\U2TXDHS30 (\VCC_net ),
      .\U2TXDHS29 (\VCC_net ),
      .\U2TXDHS28 (\VCC_net ),
      .\U2TXDHS27 (\VCC_net ),
      .\U2TXDHS26 (\VCC_net ),
      .\U2TXDHS25 (\VCC_net ),
      .\U2TXDHS24 (\VCC_net ),
      .\U2TXDHS23 (\VCC_net ),
      .\U2TXDHS22 (\VCC_net ),
      .\U2TXDHS21 (\VCC_net ),
      .\U2TXDHS20 (\VCC_net ),
      .\U2TXDHS19 (\VCC_net ),
      .\U2TXDHS18 (\VCC_net ),
      .\U2TXDHS17 (\VCC_net ),
      .\U2TXDHS16 (\VCC_net ),
      .\U2TXDHS15 (\VCC_net ),
      .\U2TXDHS14 (\VCC_net ),
      .\U2TXDHS13 (\VCC_net ),
      .\U2TXDHS12 (\VCC_net ),
      .\U2TXDHS11 (\VCC_net ),
      .\U2TXDHS10 (\VCC_net ),
      .\U2TXDHS9 (\VCC_net ),
      .\U2TXDHS8 (\VCC_net ),
      .\U2TXDHS7 (\VCC_net ),
      .\U2TXDHS6 (\VCC_net ),
      .\U2TXDHS5 (\VCC_net ),
      .\U2TXDHS4 (\VCC_net ),
      .\U2TXDHS3 (\VCC_net ),
      .\U2TXDHS2 (\VCC_net ),
      .\U2TXDHS1 (\VCC_net ),
      .\U2TXDHS0 (\VCC_net ),
      .\U2TPDTE (\GND_net ),
      .\U2TXREQ (\GND_net ),
      .\U2TXREQH (\GND_net ),
      .\U2TXSKC (\GND_net ),
      .\U2TXTGE0 (\GND_net ),
      .\U2TXTGE1 (\GND_net ),
      .\U2TXTGE2 (\GND_net ),
      .\U2TXTGE3 (\GND_net ),
      .\U2TXUPSE (\GND_net ),
      .\U2TXUPSX (\GND_net ),
      .\U2TXVDE (\GND_net ),
      .\U2TXWVHS3 (\VCC_net ),
      .\U2TXWVHS2 (\VCC_net ),
      .\U2TXWVHS1 (\VCC_net ),
      .\U2TXWVHS0 (\VCC_net ),
      .\U3END3 (\VCC_net ),
      .\U3FRXMD (\GND_net ),
      .\U3FTXST (\GND_net ),
      .\U3TDISD2 (\GND_net ),
      .\U3TREQD2 (\GND_net ),
      .\U3TDE0D3 (\GND_net ),
      .\U3TDE1D0 (\GND_net ),
      .\U3TDE2D1 (\GND_net ),
      .\U3TDE3D2 (\GND_net ),
      .\U3TDE4D3 (\GND_net ),
      .\U3TDE5CK (\GND_net ),
      .\U3TDE6 (\GND_net ),
      .\U3TDE7 (\GND_net ),
      .\U3TXDHS31 (\VCC_net ),
      .\U3TXDHS30 (\VCC_net ),
      .\U3TXDHS29 (\VCC_net ),
      .\U3TXDHS28 (\VCC_net ),
      .\U3TXDHS27 (\VCC_net ),
      .\U3TXDHS26 (\VCC_net ),
      .\U3TXDHS25 (\VCC_net ),
      .\U3TXDHS24 (\VCC_net ),
      .\U3TXDHS23 (\VCC_net ),
      .\U3TXDHS22 (\VCC_net ),
      .\U3TXDHS21 (\VCC_net ),
      .\U3TXDHS20 (\VCC_net ),
      .\U3TXDHS19 (\VCC_net ),
      .\U3TXDHS18 (\VCC_net ),
      .\U3TXDHS17 (\VCC_net ),
      .\U3TXDHS16 (\VCC_net ),
      .\U3TXDHS15 (\VCC_net ),
      .\U3TXDHS14 (\VCC_net ),
      .\U3TXDHS13 (\VCC_net ),
      .\U3TXDHS12 (\VCC_net ),
      .\U3TXDHS11 (\VCC_net ),
      .\U3TXDHS10 (\VCC_net ),
      .\U3TXDHS9 (\VCC_net ),
      .\U3TXDHS8 (\VCC_net ),
      .\U3TXDHS7 (\VCC_net ),
      .\U3TXDHS6 (\VCC_net ),
      .\U3TXDHS5 (\VCC_net ),
      .\U3TXDHS4 (\VCC_net ),
      .\U3TXDHS3 (\VCC_net ),
      .\U3TXDHS2 (\VCC_net ),
      .\U3TXDHS1 (\VCC_net ),
      .\U3TXDHS0 (\VCC_net ),
      .\U3TXLPDT (\GND_net ),
      .\U3TXREQ (\GND_net ),
      .\U3TXREQH (\GND_net ),
      .\U3TXSKC (\GND_net ),
      .\U3TXTGE0 (\GND_net ),
      .\U3TXTGE1 (\GND_net ),
      .\U3TXTGE2 (\GND_net ),
      .\U3TXTGE3 (\GND_net ),
      .\U3TXULPS (\GND_net ),
      .\U3TXUPSX (\GND_net ),
      .\U3TXVD3 (\GND_net ),
      .\U3TXWVHS3 (\VCC_net ),
      .\U3TXWVHS2 (\VCC_net ),
      .\U3TXWVHS1 (\VCC_net ),
      .\U3TXWVHS0 (\VCC_net ),
      .\UCENCK (\VCC_net ),
      .\UCTXREQH (\GND_net ),
      .\UCTXUPSC (\GND_net ),
      .\UCTXUPSX (\GND_net ),
      .\SCANCLK (\GND_net ),
      .\SCANRST (\GND_net ),
      .\LMMICLK (\PLL_1_clkop_o ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\VCC_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\LTSTEN (\GND_net ),
      .\LTSTLANE1 (\GND_net ),
      .\LTSTLANE0 (\GND_net ),
      .\UTRNREQ (\GND_net ),
      .\OPCGLDCK (\GND_net ));
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .GSR = "ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .AUTO_PD_EN = "POWERED_UP";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CFG_NUM_LANES = "FOUR_LANES";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CM = "0b00000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CN = "0b00000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CO = "0b000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CONT_CLK_MODE = "ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .DESKEW_EN = "DISABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .DSI_CSI = "CSI2_APP";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .EN_CIL = "CIL_ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .HSEL = "DISABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .LANE0_SEL = "LANE_0";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .LOCK_BYP = "GATE_TXBYTECLKHS";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .MASTER_SLAVE = "SLAVE";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .PLLCLKBYPASS = "BYPASSED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RSEL = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXCDRP = "0b01";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXLPRP = "0b001";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TEST_ENBL = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TEST_PATTERN = "0b10000000001000000000000000000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TST = "0b0000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_PREPARE = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_TRAIL = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_ZERO = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_RXHS_SETTLE = "0b000011";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_TRAIL = "0b00000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_ZERO = "0b0000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_RXHS_SETTLE = "0b000010";

endmodule

module \MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0  (
    input \PLL_1_clkop_o ,
    inout \MIPI_DPHY_1_clk_n_io ,
    inout \MIPI_DPHY_1_clk_p_io ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0  \RECEIVER.lscc_mipi_wrapper_rx (
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_1  (
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0  \lscc_mipi_dphy_inst (
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0  (
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    wire [4:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIOFFSET ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIWDATA ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIRDATA ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3VALID ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.DCTSTOUT ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.UTXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.UTXWVDHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1TXWVHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2TXWVHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3TXWVHS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LTSTLANE ;

    (* \GSR ="ENABLED" ,
       \AUTO_PD_EN ="POWERED_UP" ,
       \CFG_NUM_LANES ="FOUR_LANES" ,
       \CM ="0b11010101" ,
       \CN ="0b11111" ,
       \CO ="0b010" ,
       \CONT_CLK_MODE ="ENABLED" ,
       \DESKEW_EN ="DISABLED" ,
       \DSI_CSI ="DSI_APP" ,
       \EN_CIL ="CIL_ENABLED" ,
       \HSEL ="DISABLED" ,
       \LANE0_SEL ="LANE_0" ,
       \LOCK_BYP ="GATE_TXBYTECLKHS" ,
       \MASTER_SLAVE ="MASTER" ,
       \PLLCLKBYPASS ="REGISTERED" ,
       \RSEL ="0b01" ,
       \RXCDRP ="0b00" ,
       \RXDATAWIDTHHS ="0b01" ,
       \RXLPRP ="0b000" ,
       \TEST_ENBL ="0b000000" ,
       \TEST_PATTERN ="0b00000000000000000000000000000000" ,
       \TST ="0b1001" ,
       \TXDATAWIDTHHS ="0b00" ,
       \U_PRG_HS_PREPARE ="0b01" ,
       \U_PRG_HS_TRAIL ="0b000001" ,
       \U_PRG_HS_ZERO ="0b000001" ,
       \U_PRG_RXHS_SETTLE ="0b000001" ,
       \UC_PRG_HS_PREPARE ="1P0_TXCLKESC" ,
       \UC_PRG_HS_TRAIL ="0b00001" ,
       \UC_PRG_HS_ZERO ="0b0000001" ,
       \UC_PRG_RXHS_SETTLE ="0b000001" ,
       \dm:primitive ="DPHY_CORE" ,
       \dm:programming ="GSR:#ON AUTO_PD_EN:#ON CFG_NUM_LANES:::CFG_NUM_LANES=FOUR_LANES CM:::CM=0b11010101 CN:::CN=0b11111 CO:::CO=0b010 CONT_CLK_MODE:::CONT_CLK_MODE=ENABLED DESKEW_EN:#ON DSI_CSI:::DSI_CSI=DSI_APP EN_CIL:#ON HSEL:#ON LANE0_SEL:#ON LOCK_BYP:#ON MASTER_SLAVE:::MASTER_SLAVE=MASTER PLLCLKBYPASS:#ON RSEL:::RSEL=0b01 RXCDRP:#ON RXDATAWIDTHHS:::RXDATAWIDTHHS=0b01 RXLPRP:#ON TEST_ENBL:#ON TEST_PATTERN:#ON TST:#ON TXDATAWIDTHHS:#ON U_PRG_HS_PREPARE:::U_PRG_HS_PREPARE=0b01 U_PRG_HS_TRAIL:::U_PRG_HS_TRAIL=0b000001 U_PRG_HS_ZERO:::U_PRG_HS_ZERO=0b000001 U_PRG_RXHS_SETTLE:::U_PRG_RXHS_SETTLE=0b000001 UC_PRG_HS_PREPARE:#ON UC_PRG_HS_TRAIL:::UC_PRG_HS_TRAIL=0b00001 UC_PRG_HS_ZERO:::UC_PRG_HS_ZERO=0b0000001 UC_PRG_RXHS_SETTLE:::UC_PRG_RXHS_SETTLE=0b000001" ,
       \dm:user ="0" *)
    \DPHY_CORE  \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst (
      .\BITCKEXT (\VCC_net ),
      .\CKN (\MIPI_DPHY_2_clk_n_io ),
      .\CKP (\MIPI_DPHY_2_clk_p_io ),
      .\CLKREF (\GND_net ),
      .\DN0 (\MIPI_DPHY_2_data_n_io [0]),
      .\DN1 (\MIPI_DPHY_2_data_n_io [1]),
      .\DN2 (\MIPI_DPHY_2_data_n_io [2]),
      .\DN3 (\MIPI_DPHY_2_data_n_io [3]),
      .\DP0 (\MIPI_DPHY_2_data_p_io [0]),
      .\DP1 (\MIPI_DPHY_2_data_p_io [1]),
      .\DP2 (\MIPI_DPHY_2_data_p_io [2]),
      .\DP3 (\MIPI_DPHY_2_data_p_io [3]),
      .\PDDPHY (\GND_net ),
      .\PDPLL (\GND_net ),
      .\SCCLKIN (\VCC_net ),
      .\SCRSTNIN (\VCC_net ),
      .\UED0THEN (\VCC_net ),
      .\UFRXMODE (\GND_net ),
      .\UTXMDTX (\GND_net ),
      .\URXCKINE (\GND_net ),
      .\UTDIS (\GND_net ),
      .\UTXCKE (\GND_net ),
      .\UDE0D0TN (\GND_net ),
      .\UDE1D1TN (\GND_net ),
      .\UDE2D2TN (\GND_net ),
      .\UDE3D3TN (\GND_net ),
      .\UDE4CKTN (\GND_net ),
      .\UDE5D0RN (\GND_net ),
      .\UDE6D1RN (\GND_net ),
      .\UDE7D2RN (\GND_net ),
      .\UTXDHS31 (\GND_net ),
      .\UTXDHS30 (\GND_net ),
      .\UTXDHS29 (\GND_net ),
      .\UTXDHS28 (\GND_net ),
      .\UTXDHS27 (\GND_net ),
      .\UTXDHS26 (\GND_net ),
      .\UTXDHS25 (\GND_net ),
      .\UTXDHS24 (\GND_net ),
      .\UTXDHS23 (\GND_net ),
      .\UTXDHS22 (\GND_net ),
      .\UTXDHS21 (\GND_net ),
      .\UTXDHS20 (\GND_net ),
      .\UTXDHS19 (\GND_net ),
      .\UTXDHS18 (\GND_net ),
      .\UTXDHS17 (\GND_net ),
      .\UTXDHS16 (\GND_net ),
      .\UTXDHS15 (\GND_net ),
      .\UTXDHS14 (\GND_net ),
      .\UTXDHS13 (\GND_net ),
      .\UTXDHS12 (\GND_net ),
      .\UTXDHS11 (\GND_net ),
      .\UTXDHS10 (\GND_net ),
      .\UTXDHS9 (\GND_net ),
      .\UTXDHS8 (\GND_net ),
      .\UTXDHS7 (\GND_net ),
      .\UTXDHS6 (\GND_net ),
      .\UTXDHS5 (\GND_net ),
      .\UTXDHS4 (\GND_net ),
      .\UTXDHS3 (\GND_net ),
      .\UTXDHS2 (\GND_net ),
      .\UTXDHS1 (\GND_net ),
      .\UTXDHS0 (\GND_net ),
      .\UTXENER (\GND_net ),
      .\UTXRD0EN (\GND_net ),
      .\UTRD0SEN (\GND_net ),
      .\UTXSKD0N (\GND_net ),
      .\UTXTGE0 (\GND_net ),
      .\UTXTGE1 (\GND_net ),
      .\UTXTGE2 (\GND_net ),
      .\UTXTGE3 (\GND_net ),
      .\UTXULPSE (\GND_net ),
      .\UTXUPSEX (\GND_net ),
      .\UTXVDE (\GND_net ),
      .\UTXWVDHS3 (\GND_net ),
      .\UTXWVDHS2 (\GND_net ),
      .\UTXWVDHS1 (\GND_net ),
      .\UTXWVDHS0 (\VCC_net ),
      .\U1ENTHEN (\VCC_net ),
      .\U1FRXMD (\GND_net ),
      .\U1FTXST (\GND_net ),
      .\U1TDIS (\GND_net ),
      .\U1TREQ (\GND_net ),
      .\U1TDE0D3 (\GND_net ),
      .\U1TDE1CK (\GND_net ),
      .\U1TDE2D0 (\GND_net ),
      .\U1TDE3D1 (\GND_net ),
      .\U1TDE4D2 (\GND_net ),
      .\U1TDE5D3 (\GND_net ),
      .\U1TDE6 (\GND_net ),
      .\U1TDE7 (\GND_net ),
      .\U1TXDHS31 (\GND_net ),
      .\U1TXDHS30 (\GND_net ),
      .\U1TXDHS29 (\GND_net ),
      .\U1TXDHS28 (\GND_net ),
      .\U1TXDHS27 (\GND_net ),
      .\U1TXDHS26 (\GND_net ),
      .\U1TXDHS25 (\GND_net ),
      .\U1TXDHS24 (\GND_net ),
      .\U1TXDHS23 (\GND_net ),
      .\U1TXDHS22 (\GND_net ),
      .\U1TXDHS21 (\GND_net ),
      .\U1TXDHS20 (\GND_net ),
      .\U1TXDHS19 (\GND_net ),
      .\U1TXDHS18 (\GND_net ),
      .\U1TXDHS17 (\GND_net ),
      .\U1TXDHS16 (\GND_net ),
      .\U1TXDHS15 (\GND_net ),
      .\U1TXDHS14 (\GND_net ),
      .\U1TXDHS13 (\GND_net ),
      .\U1TXDHS12 (\GND_net ),
      .\U1TXDHS11 (\GND_net ),
      .\U1TXDHS10 (\GND_net ),
      .\U1TXDHS9 (\GND_net ),
      .\U1TXDHS8 (\GND_net ),
      .\U1TXDHS7 (\GND_net ),
      .\U1TXDHS6 (\GND_net ),
      .\U1TXDHS5 (\GND_net ),
      .\U1TXDHS4 (\GND_net ),
      .\U1TXDHS3 (\GND_net ),
      .\U1TXDHS2 (\GND_net ),
      .\U1TXDHS1 (\GND_net ),
      .\U1TXDHS0 (\GND_net ),
      .\U1TXLPD (\GND_net ),
      .\U1TXREQ (\GND_net ),
      .\U1TXREQH (\GND_net ),
      .\U1TXSK (\GND_net ),
      .\U1TXTGE0 (\GND_net ),
      .\U1TXTGE1 (\GND_net ),
      .\U1TXTGE2 (\GND_net ),
      .\U1TXTGE3 (\GND_net ),
      .\U1TXUPSE (\GND_net ),
      .\U1TXUPSX (\GND_net ),
      .\U1TXVDE (\GND_net ),
      .\U1TXWVHS3 (\GND_net ),
      .\U1TXWVHS2 (\GND_net ),
      .\U1TXWVHS1 (\GND_net ),
      .\U1TXWVHS0 (\VCC_net ),
      .\U2END2 (\VCC_net ),
      .\U2FRXMD (\GND_net ),
      .\U2FTXST (\GND_net ),
      .\U2TDIS (\GND_net ),
      .\U2TREQ (\GND_net ),
      .\U2TDE0D0 (\GND_net ),
      .\U2TDE1D1 (\GND_net ),
      .\U2TDE2D2 (\GND_net ),
      .\U2TDE3D3 (\GND_net ),
      .\U2TDE4CK (\GND_net ),
      .\U2TDE5D0 (\GND_net ),
      .\U2TDE6D1 (\GND_net ),
      .\U2TDE7D2 (\GND_net ),
      .\U2TXDHS31 (\GND_net ),
      .\U2TXDHS30 (\GND_net ),
      .\U2TXDHS29 (\GND_net ),
      .\U2TXDHS28 (\GND_net ),
      .\U2TXDHS27 (\GND_net ),
      .\U2TXDHS26 (\GND_net ),
      .\U2TXDHS25 (\GND_net ),
      .\U2TXDHS24 (\GND_net ),
      .\U2TXDHS23 (\GND_net ),
      .\U2TXDHS22 (\GND_net ),
      .\U2TXDHS21 (\GND_net ),
      .\U2TXDHS20 (\GND_net ),
      .\U2TXDHS19 (\GND_net ),
      .\U2TXDHS18 (\GND_net ),
      .\U2TXDHS17 (\GND_net ),
      .\U2TXDHS16 (\GND_net ),
      .\U2TXDHS15 (\GND_net ),
      .\U2TXDHS14 (\GND_net ),
      .\U2TXDHS13 (\GND_net ),
      .\U2TXDHS12 (\GND_net ),
      .\U2TXDHS11 (\GND_net ),
      .\U2TXDHS10 (\GND_net ),
      .\U2TXDHS9 (\GND_net ),
      .\U2TXDHS8 (\GND_net ),
      .\U2TXDHS7 (\GND_net ),
      .\U2TXDHS6 (\GND_net ),
      .\U2TXDHS5 (\GND_net ),
      .\U2TXDHS4 (\GND_net ),
      .\U2TXDHS3 (\GND_net ),
      .\U2TXDHS2 (\GND_net ),
      .\U2TXDHS1 (\GND_net ),
      .\U2TXDHS0 (\GND_net ),
      .\U2TPDTE (\GND_net ),
      .\U2TXREQ (\GND_net ),
      .\U2TXREQH (\GND_net ),
      .\U2TXSKC (\GND_net ),
      .\U2TXTGE0 (\GND_net ),
      .\U2TXTGE1 (\GND_net ),
      .\U2TXTGE2 (\GND_net ),
      .\U2TXTGE3 (\GND_net ),
      .\U2TXUPSE (\GND_net ),
      .\U2TXUPSX (\GND_net ),
      .\U2TXVDE (\GND_net ),
      .\U2TXWVHS3 (\GND_net ),
      .\U2TXWVHS2 (\GND_net ),
      .\U2TXWVHS1 (\GND_net ),
      .\U2TXWVHS0 (\VCC_net ),
      .\U3END3 (\VCC_net ),
      .\U3FRXMD (\GND_net ),
      .\U3FTXST (\GND_net ),
      .\U3TDISD2 (\GND_net ),
      .\U3TREQD2 (\GND_net ),
      .\U3TDE0D3 (\GND_net ),
      .\U3TDE1D0 (\GND_net ),
      .\U3TDE2D1 (\GND_net ),
      .\U3TDE3D2 (\GND_net ),
      .\U3TDE4D3 (\GND_net ),
      .\U3TDE5CK (\GND_net ),
      .\U3TDE6 (\GND_net ),
      .\U3TDE7 (\GND_net ),
      .\U3TXDHS31 (\GND_net ),
      .\U3TXDHS30 (\GND_net ),
      .\U3TXDHS29 (\GND_net ),
      .\U3TXDHS28 (\GND_net ),
      .\U3TXDHS27 (\GND_net ),
      .\U3TXDHS26 (\GND_net ),
      .\U3TXDHS25 (\GND_net ),
      .\U3TXDHS24 (\GND_net ),
      .\U3TXDHS23 (\GND_net ),
      .\U3TXDHS22 (\GND_net ),
      .\U3TXDHS21 (\GND_net ),
      .\U3TXDHS20 (\GND_net ),
      .\U3TXDHS19 (\GND_net ),
      .\U3TXDHS18 (\GND_net ),
      .\U3TXDHS17 (\GND_net ),
      .\U3TXDHS16 (\GND_net ),
      .\U3TXDHS15 (\GND_net ),
      .\U3TXDHS14 (\GND_net ),
      .\U3TXDHS13 (\GND_net ),
      .\U3TXDHS12 (\GND_net ),
      .\U3TXDHS11 (\GND_net ),
      .\U3TXDHS10 (\GND_net ),
      .\U3TXDHS9 (\GND_net ),
      .\U3TXDHS8 (\GND_net ),
      .\U3TXDHS7 (\GND_net ),
      .\U3TXDHS6 (\GND_net ),
      .\U3TXDHS5 (\GND_net ),
      .\U3TXDHS4 (\GND_net ),
      .\U3TXDHS3 (\GND_net ),
      .\U3TXDHS2 (\GND_net ),
      .\U3TXDHS1 (\GND_net ),
      .\U3TXDHS0 (\GND_net ),
      .\U3TXLPDT (\GND_net ),
      .\U3TXREQ (\GND_net ),
      .\U3TXREQH (\GND_net ),
      .\U3TXSKC (\GND_net ),
      .\U3TXTGE0 (\GND_net ),
      .\U3TXTGE1 (\GND_net ),
      .\U3TXTGE2 (\GND_net ),
      .\U3TXTGE3 (\GND_net ),
      .\U3TXULPS (\GND_net ),
      .\U3TXUPSX (\GND_net ),
      .\U3TXVD3 (\GND_net ),
      .\U3TXWVHS3 (\GND_net ),
      .\U3TXWVHS2 (\GND_net ),
      .\U3TXWVHS1 (\GND_net ),
      .\U3TXWVHS0 (\VCC_net ),
      .\UCENCK (\VCC_net ),
      .\UCTXREQH (\GND_net ),
      .\UCTXUPSC (\GND_net ),
      .\UCTXUPSX (\GND_net ),
      .\SCANCLK (\GND_net ),
      .\SCANRST (\GND_net ),
      .\LMMICLK (\PLL_1_clkop_o ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\GND_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\LTSTEN (\GND_net ),
      .\LTSTLANE1 (\GND_net ),
      .\LTSTLANE0 (\GND_net ),
      .\UTRNREQ (\GND_net ),
      .\OPCGLDCK (\GND_net ));
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .GSR = "ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .AUTO_PD_EN = "POWERED_UP";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CFG_NUM_LANES = "FOUR_LANES";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CM = "0b11010101";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CN = "0b11111";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CO = "0b010";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CONT_CLK_MODE = "ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .DESKEW_EN = "DISABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .DSI_CSI = "DSI_APP";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .EN_CIL = "CIL_ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .HSEL = "DISABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .LANE0_SEL = "LANE_0";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .LOCK_BYP = "GATE_TXBYTECLKHS";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .MASTER_SLAVE = "MASTER";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .PLLCLKBYPASS = "REGISTERED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RSEL = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXCDRP = "0b00";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXDATAWIDTHHS = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXLPRP = "0b000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TEST_ENBL = "0b000000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TEST_PATTERN = "0b00000000000000000000000000000000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TST = "0b1001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_PREPARE = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_TRAIL = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_ZERO = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_RXHS_SETTLE = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_TRAIL = "0b00001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_ZERO = "0b0000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_RXHS_SETTLE = "0b000001";

endmodule

module \MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0  (
    input \PLL_1_clkop_o ,
    inout \MIPI_DPHY_2_clk_n_io ,
    inout \MIPI_DPHY_2_clk_p_io ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0  \TRANSMITTER.lscc_mipi_wrapper_tx (
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_2  (
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0  \lscc_mipi_dphy_inst (
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
dd9yf5+vPNtQhstDo2IqOr7CDM0J05+o5L4OMBAqXuoxpXT36veJFK1lSAY7Y+E9
OvWGFwBuSE6EYKjAUHkp80XEnpL/7EtaHcqh/IyIPMpUb8G5YKBOIBcfFOGnIHBm
RN/O5d4AHhRcPJkVm0mHCd12/s4u61Nxzz7sV6QV+1vrGpGgrK800U4i4jOUiAyK
AsCQ4Z8kikptdjulvRRSku2jm12g4qPaYFurr1L0g90pStHPDVXOLsg6jk+o8hcV
pyXp6nEasDyG1DhmMGalFpNUGfJ7MDFCWmDlFc2PE3VBBYLpaVUDq00nGaB5MdTc
8PhCk5NO5VRsKF+07rMnRw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
HyBx3TcDQMYrNkSONJL1B0dKzgDA9VUhcbQg7BCw4RV8L0OHXH1oG0uSOKiT51h5
QqpSZRb37nc81gyimdT94l/OKCfZq7DUQR6/wYv61j2J+dMUwuDn9UwVl1Kzm3uU
Oodwz+eFO6s2zxf3QolpW8EJ5rFhEJZkX9zcs2UeNvo=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
UcACjn+BOdvtBVtNyay3TCYyBM/963A1kR3QwmazYXLwhvsjFl2G4EZ4uTggpnu9
0BD4c/NV9VY4lzNtr+WxS8TLCabMdDULPYcqPYuMXTiErFuJ2vqhVvrFQkXrPikb
K+tbjpF1mzcjyW7sfAxW3wFfL5PjgK3yMUrWTQ7EkdhwAe/cmxyfSUvM/94Bvesi
/iZmlpnIgGKSO1theTvdA51te8SH5+GElIm97avk19QtWIm9YILuZFSLBbzfK7bC
YY7K1DCOyWumrprIsXTozOoMj5zH21olu9ccoiXKpslq2IjPGgxgdMNhXwzsXt6A
8YiUukHfQYplBdpugIRarw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
iotRqTHYTCC4bzoU3AeEyMWdSNYf6BH9rnhkLY9vsXmaKQTsC3aalbbpM6KZBU2Z
dOwEE3NfeanKCV5qVvzgiI9x2MtEAFQ0NkjpOD5HU2G923MTeNcq9TBwP3KO+tff
0D7kdWm5iXLTb1IXugxGOR0hWMvs1gzrQBJAFdcfZoGCEOJH5HwPy0Y6yuGc/aD9
qpfl6PCEKg4T8D5GbpHiy4zCdSXoWG2uKMHVRrtABF5GlyZf1+3QtjfUVKlf25ZI
RnaJf+lt2Qp62KGa9BrPa06vat4ufLKQEwiSZZxPOO/29nIxz1x4cLLNc98+NmhE
fu9/ul/h3ruOiwbCrIz6xw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
g2f+cHHy5LM+H03UQPS/S2dOvUMJkeJYudg3RHVAc+iDX8bCtqTdSx4JN6d8qM1Z
CRd5tw+OCuohylJ9sdosla3I1FoTyIdukq9rdDgwcv7xihowuzqWghFv4OPgX88B
1c7w6VNz89OVbJW2px3BXMaT7kQuBq/uzNSornA/aSoJEtGfpDm1VfZG5en1U4dk
xZ/KlrFaqnUrm315Gay6LL6AN8T+ww141J8CNQSl9Rc/eEf+GM3TYF0DedlkUkxt
gbxKSwJY0nB2HkbyJURB8lnxKHUyW/atQBnXzFKBcQJqnTP+t8zKYyQ8Yc728/iV
gOeoJcXIkgwd21NajgIbgA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
aP/4l/pODWWFbA7T/OyawLNSj1UC2Egn1OAVSDINbeVWS9gT3F608AflUtoErSrA
/MfkJ3dnLRRNHVR+T2aaWCSw44XQbRVfGzxJXnCRmj/60wvbN9t4MeBvsqMvz1/q
5cCo+Jobq9wktLnAKRiLK7LbbqeUKXk3FSqekJ/WaQjxFqxtakRzKY1TbYCCzlDB
5Yv1rHJUvMprtLmFhpN03LMCAk/OUq6QYuz4mRJYKQmd9W1ECxy7gXw73HpWU0sT
v3PSCc2r3WTfDDskcsZorgv2P/khYXSGuSk5W/259vua7uLoG8aRQNyvhkpTKj4q
WebuZceP/sgGBtTjWGMsA6XGTLdgBEqc+tb/Wqd1prldHYSzunnmx+ZX6PmQBduH
IKMdybz9Qf9qH3sroTflhc+ffB5Z73TbfozU6KcmHFrHYMoxHCbfUq6/1O/rDqzK
uDBuAg62Wywd5YOunshWuruXbOiqWrx8Bksc+iM2NpVPrHzoclvPTm2qf51ZJKa2

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=608)
`pragma protect data_block
6rvxnsivf4iNthZRr/8LMpbe/AKNCp4hjBo0Bhh8M4n4947O70VNyAY6xqD6P3CL
Ajl4qn9QSPlMrTg2CuTYRWistzl5mQNOSZQUxcPFNz7nMNfXUT08wCw1lrRaMvHT
mmzM8UMUVdxpcKuHQ5am41GZgCgwlFD+sKw14GHRJW6gK3pFqBFBU0zj4TpuzEki
ppjQT7+NFl5z5dgyZ+PjuzFNpoPrvf8kM2tgINcwC4/IApVEqv8h3SJ6yhv429wI
SrdgNtP425p2GsAmVFZw4+krZAogXdx5dnGBUKEPes+UvV605tkpquT7UycJ2XHv
ihy6csi7/Dpyw7aa7JCpF0PtLe3KCvbsgi8+lPOsIxYDwk8miPnrp3y862k5DBvP
m4fTk8ATp2bUmfI4LU1PQXtuFG8gylMvtnMnegOTBHh+EXNOBEeHFlCOO5vw3Bee
w0huycFnIawAGuHf9z9BhFqxzHQpkqEJ9pfaDpVtizI5FVa+NXRa6WOR7LB5YnUL
ZddRALBI7iR+mfyna8wSctVeCvXByVQUvoeLC9z0bMNzBHJbgR4ZegTyQ305QKVB
xuyUkAOKx7nygm/apgUPETMkp3sa1sp85/YmQvmZmbjO+bq/YhLBQzBDccF9kOPI
WazVHbfhwS2IXUIO+jzGREFKBG1cmvC3cpezK3FpvU1HpIgdMiUMTGDpIy8hp1Cz
LIC82V0XrJQfoMt2IK3KJ7yMugL11s5nfVmLy9I3kkdQX0TdZoFQccVPUNtbt5Gc
Hz4Z5tp4Ww8+MWqTIByTH8dthNbLtsJMruEkzMVpe9c=

`pragma protect end_protected


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
ABoxz65wwjH5gPpSimW+Taw6P6eRViWgA9pu1B+5iHjy/71MEUgH/Y0roqP+kyVk
jV1eM19RyQLemMZC+hZpyU/54qcNCmPUnTyvkWA/Ba7FhksL1J3qD2tPYnhqQbxe
bJrIZ+5cNex8ufWTEwibe5cIQZTa3PiVTpHxBKEiO0bDCJdfBO0ZiaKoMqf9ECcH
3HjT1LzGQMfvm6apFTh/XHGLuwlbRgr2L7PkAzVbUWxgmsy205czRKqw6hBtzoMx
d3IPXlNJFIY2QprSIi9ILD6DbYiRJuTLBaylZDFP/R1Y/o8G5C0ww5PMA5hbB4ln
SjOdjBxC5uwcw/JBzPAP4g==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
x8G+P2/H4EBldPaB+O7q7EoY3saBuFZvPog26eJ4w5SrlwLQhnJBWVdK8nYrI7JD
qJdMiG8QixZsJMbekUXpam71Cks6Dloh40do1GNlcwSD1WGkEfkccaxSZiIiU7vE
xEZVFefEx3xUac/7Q+DlXoHYX/s3aQpcwP2jHxUj42k=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
gOVxGv8uf9FVg6llM3SitykAsZsvjoHL/dfr4gOmU+AFUR3um/R96SdNO9ltEA7/
eYCvUnnfzHcSmx3sMNeqhXH9jlEkLh/PfHtCmlqoc8+BuLInVeqLaxtFJKBGd5t6
fVan12BOvrZUSxaAEUtfFX2ob1/jQN11PDyzD7XU156zbqoIt5tQl6ThMkbKd/Bj
POhP5sEitlrAYrkfdtCDcHDnC4/gqw6Xl2EaEpLvsiWEunPAxEBgxIkUIiqyCqyB
7Uvg865GmjA2XPkWhX4dNBJb8Slts5xChNKZdbjqiB30LJ2teAMdL7k48+dOZ7Tn
/764FIWGIGmgwc+GjCe4Lg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
O28oVQO3yIIBFSA5LEZqSLZP+bIVhn+FKqpNCg+TD7SQfBoGiUQ52dUwEBG3G+1u
EFrjYbFLJXQ3aL34E/Hrxkvrq7olC2k3Zc1hNYYMNfpq2SAZq8fwn64XNfz5dQ8K
9jc2shFAV20d/8vpawxMylBko+GbJAUfqTs6/46z6ZxfEntvf3YYNrapiJVVKofd
c+HI3e5buSo95qMcnw56061zoMXguUU0u0W+DinWBuQ5xh34q6URZ9+7/fUtd9mA
xytt9cN2VSbx4YcS/QT1a/EAoFkUbVd6H8jdUk1ccQRV6pg3Mka17j8fYXqrZaBi
nCyyUoKnN8sVzj0K7BH2mw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
GTtwaK7cKt+S/qR3ZxJoeeEo9alA6CHF6WXqZEwxGVoQMJcnklTTj12LVI98iTpu
sHZDIfThb1hREgNntvhmOPYmY6xPi2iVUpWcBqzsbJqn9slldbC6UEhdy1rPdnkF
YoERKcJo93eVCiimxZRl1bSZ7LYbIKoVAAGdpcu8nD7uyL2rN802jQZqikFGBBts
15xjFGrJ2aTkgDVkePIKKdUwrmS0NAWlci+SrpJDuC0MKNvNvVfMs5UAOAydZaQ3
KyPVIKKyxFQWkHiXdFX1SGI1oQmZhXa9fc5838FLrgrxSCtqvRrKGTgVk1+rPnXK
R8v4rrt/cRwbKCPGiWUsxQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
WDGiGQZ6d7cA37umZnCo/gX08JfldriHOlnwC7LHOZXEUDhKEYGYHXVl4k8kZSz3
/g/m3qJpEgHr8/k+bG5cWx1xA1URAp2FW9C3v6Kn9MbSFNFoq2Uvo/8qvsfxm3YT
K8gxFgel5pfCgAvG6ai0SgPp2ZZsTng+GzF7kH1YQpJfHfE0GQqnmmq+A2rgVX6f
73wwyNE+lQuWry6povdDOJewYjX0XsFkkA0ev9E/1Vx66Zgfd7jCtNnP3kzi/2Dg
z0jVXdQzB7zqpLjtBuSkKPEEoLNecfpfu/toJ2rS94cwH/zPgzpulYxKBYfx+MU5
fP38sOuIYYGl4PuIkbivHWhfISG+kE02kEMK7WBL2NiPrQnWqz1AYlE1Z0A2ndgy
NQYYJ+aoaCLL/2Xz9N2F2hiZZZ0Qs3H9GXBTg6YLOHG2VG3CQYkhWYKPXyiqEYyj
EpoCbBUNF6TNH98HqOBimWcVdIqAH1DHICRzsfg5UDQNIUgseM3oKTBBdL9MtRtG

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=1056)
`pragma protect data_block
LcB6QtnWhSLqo/yxA7zVpWXw7YMdFpu82HqjbFtWhVmeHv174WUV8ZHmjw40orCC
owme2RFVJw0aHp2JCj4qO7aEPk5aUeUxAGl14qDzMHI6zTsSYJ7JzcjhWsW7xcei
N23dYbRVL2pvBdpDakoiIU/6XtOEchgL6lyNeDe/ScHkhizx2pYN2Bo/DpwhLvYg
D7CExG83x56u2WXtcuODd2JGaDe9NkpEZgYxdnmVqQqiOoyId2vF1r2r/tTPeY/F
zKcZGd9KTn88/B3+UdjF6HWS3qOAGY7RebWR3RTiMK1M5gft2wyIctGT7sqiMz3A
KiEQ+ZFN/r/thJTnLeoZu2dmn8HUgtQd5sAzef3vdO7V1h04CxCmO+5iNQUwAA5v
Kpogk70OpG0flYgZpDOkcD28mfWWcK7IfLnxtGOCgf4EbiECgypDIiBXiU9W5IZN
4MidjrZDl6YraMbdAuAr1ZV1KzI9JKvkE3Og8LsEDBYboh4Ui4rtzyPf+XBZ/TpW
uuGaTeLY3lT6AETL7Ebj35dI2Vo4VqZTADsVgec5Zocnx25EkS9UMsde93jFYn4B
ap/IPi+UzKBC6YJxlZiBJ4iKmZqyhEAUNgSgbNn1rNvTRPXrz42aPRazw7JEyQuN
fPvpR6F+ypXtb8xC3ceGOqmOVyWGisAlp1ZshchdqGQ+VHRneysgEAD7ITlE4cNM
Pyq0KNX112egEe/LSmHswJgToESDoNSRCNiezJ8EhX6geHca0M7uYgfjYIYt1tX1
uboUKuPfXBYLbhpqIA7G22n8TFRnWLDljcbUYvRkkGkmu8ZZO50pqPCVKZLIuQbx
qbwUxKA67iE1Wn8hB5VsxTDdfmIh9paMTC2uJ13EmxTTANOKt3EZSrBJ11GpA6eh
VvsmzTPkIphNnLxyHd9hHC+zK2fWulsyd0TXiNhxS2xpeA5lB+Dru55QEQU3tCtc
Pdl48uBq+NbWqjBA/WRDaDBObqpUQ7Shb6cDAJJ9+nlqGxSNiZVNR9Y1HxYpbbfm
7/UUTCHOtfFVH/zwRNqpdf5FYCFMPdFwyHIb+/+ZznFFTBmdKRBBtVEMHnmu9+U7
dSl9ZiUkFU2pcLx628951/+w83N0U79R0Ia5fK4TxcOER4JVQo0inAghvvGKcUep
eWsldmachgME8VZtzuf8SvEkJOOihqjmvxdwBmVToryK/MmzvATG2+VjaZYGPxx+
72wofd5DS8jFCDOUdpWTFe0HzX+PLb2mbNFkk1Recy+/KgkAp7RCKjow2vnFqgWD
Pbdzpa3BcFXERc+86mbqRwrY7pMzdHxMyfYsATyYc9tY9tbqMmq6jkBcEjun6phn
R4vWe1mefeCmaxr2CwOscxxl4L8fJZ5k4DPL/evwqicWR7OJXywNMV65v0iZgtIh

`pragma protect end_protected

module \I2C_DPHY_1  (
    inout \I2C_DPHY_1_sda_io ,
    inout \I2C_DPHY_1_scl_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0  \lscc_i2c_master_inst (
      .\clk_i (\PLL_1_clkop_o ),
      .\scl_io (\I2C_DPHY_1_scl_io ),
      .\sda_io (\I2C_DPHY_1_sda_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ),
      .\rst_n_i (1'b0),
      .\lmmi_wdata_i ({8'b0}),
      .\lmmi_wr_rdn_i (1'b0),
      .\lmmi_offset_i ({4'b0}),
      .\lmmi_request_i (1'b0),
      .\apb_penable_i (1'b0),
      .\apb_psel_i (1'b0),
      .\apb_pwrite_i (1'b0),
      .\apb_paddr_i ({6'b0}),
      .\apb_pwdata_i ({32'b0}));

endmodule


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
RamfhLrU6DrzX9Fcjypqi8/AAXXxwWLQ1xdWIXIrrrNoo2jt8VTgaIwnyWMC2wHq
hXao97Qfu0qumhUhFuT2aIoNKfaWxB5c4ys6xr3e1Et+3JpsQy8+Pi8E2jDWLcA4
Pvc58VnZRlgzTpo0jml39HSYtFEg8jWOC0p4cJwHY8IgzmApGbV8ec4R+007Xn9k
r8khTVLYwo0Gm7bWw2ikur6Rw2OnkhCeVFZMaREje0XvmWtuRDMM+ER4B6MwI3SO
AK7w4KO1xbhLEL9A1H5hgc8M4b9Mt0T9wTFU1OLTEVmtV8Ccsw4SxPjAiw6UN6jc
JQLmW/6wLBBpaOE7Qc7Czg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
3KWGspAKneNauJCv5+EW7EBSVULMr1KHNbKSughMMkHtwHvoPiek0rSRuj23NT7t
pDDbJhCS69oLY67PZZbF7TQybiHTlfFHA4qpbBKNwBTc0oTZlyU38BVOGb3RMeW5
D1ax+iH2zu8SxH/HdD+34oI87b/jeQGlI1CbJkkgQN4=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
hnsctcl0dxQPgM28B24Em41pCEaPWgzkFdXVVMPykhZPK280SjUlKiOYab6c07vu
WQMTwFVxEeffZcjdxLMpn4Cgxb8+R3BOsrBRb/Mz0ADMI0RjwfdS8jERi7xXufuh
bvvnERIf/olRnSgIPrVKiEKQp3nqXcVae69SKSEitVIDK4T2xQ1feL4G+/+B6lRs
ncFJuNwWAkUzerXOzqgFAoaw/B1aFWIg+c1aKuH84SfNm0S00IHjhvQ6xuumr8bn
2kfqC9VYhqBqF/efcm99uOpcrbo7UljWy3qgJ5Sy1Z0ovOR+W5uGMmLV/CwrEvd0
AerkKS9ZLF1ptdAiKLPXrw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
ISIJ99AKI0ma1tk9nAdxdY1wPkT5SfQynrQRqO7w+KwPWFrnYevuFmZ6BNvprX0u
FhDnJ1klbsaI76ZowT9Uy/1+CDLbzI9uk4RIFYsPsl5ifDdqTnKQjpvfQmDEbl1M
OEErVhdzLr/iXq7NgYOFWxEmFpXu7mXEuiARSqxEZv8rJKdB+s7V97tlYvcJI2O8
RXzhEDCj44Jlf/MGoGPiKOSFO3i10n21vE3hsaVmFpN9j6atUNpcWlrSHRfRodba
SUqJ663sNwUjV/ps1CcvnalbIntTSnWwNPmBaE5Cgy399ELWA3pb47aCM50Aor9u
HvPijc+GGnZKeNXt0j2Ueg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
uFZS3iw2Lryn82bB4Y1KzwVMb7CRSY1IE1e5eGIsKxHt0mm4YDr4OPHjQWYoHaG8
RWBtBg1hIHEcYn/b2K+BlNy7P+uTquFALBjMpi+czeAxVxgQO+gu6X4eHFv+LXxO
I49qBtEkSKkRCMdQNhbetiEtE+7xm9AGBDfoXiG+ZMpUwp+aaUNk8VDF5YxLYON5
fobeYkC1RnIrwkNIJDOXKEbzRSh8p2RDSdWCtoeP6gaJTs+QnRaimbPc6BcLenBU
ug3cR9oBpudcE7HKhX9f+9CDPTRchLnmUb+YPHwlUnNU2JCuEAoMPP37uurxKcy/
XmpypamJjW+1hM8GBs43XQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
lwsNGdcWYu756R6qco7awqKJeKXf1B5UztGAFWg6zR6shYk76pUI+nC/Fpu597KN
S8K/p/yPQBjrxroOGCNBrYz7z+0ydUsn3Ca85mJVPJ7V76eV9CrdLgY1XC4NxgWL
sQ/3xBUDI2x/wMjKyZaxKVMjdnWDmzw9RcOWzSY20dq52s1Qz1Cv8nzE4gWPGfer
yiQ3GXcc281q2cNkzgodkc6hkdQNKzyCLHx4B+OBRuIPKHzOl1k5Lo8CCU/aTFDO
zt4XAL71hgwwW0k0ui8JDo/yA8Tw16CcZVHdaIn7czEhh4EbIzw7SsS8bUM7Anff
2FJARjY4B66taaTIS9Jp4/doqD22TER8pYFNS3NWQyxb2xGdnwjftJAjAvdDUl4t
6cNX99JC+qsPlx9ID/oZhp7EsQR8dOw7qOXrTPTvgn+BstQRtb2o+3LCbFPv6LZD
9qf7BBRQejNi+2tpRcEAD0g4z/GJ4crotx4GCxEq+0MTbkTiMfCWtqVMvk/jMOva

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=576)
`pragma protect data_block
SMEND11zfoTD1DmLyYE7H7DJOrc1hOcj2ED2CDh6Imo8IQYQVnWW0/Er5L6Oaa8r
ubmcLh5yNLB56PKFarEtqTm1GA0cNy9R2cJWaj4qfoh88XCV8lg/HhfFlgg2dIuQ
26lti9BWRSocFnjXvfIBGj6cBHIZNUrgSS8nJslRDvspFasEs3fqhXUieG3rl3BZ
b4yFGU/UCvf2nPHfSynDbVZEc4gT6EMBigUPcthjm737rF4PGCxYQxQstBwM3W+O
5sXmLiFMU0V/+tsHk1wDMvCTm0URJXdwR2rPHTDGj5zK83suIzi0T3DI6iFFHfgN
PVEww9DUCaBoUiBeyttXZxuDA9lsTlrQ5jIrs4PUw4vQipl/csMSGxRY66HuoVVK
nRDJ8CVkvx9jkKh33vT/ZYdPf3Cm+09/sOM6PNcRMJwSt38lUxv9AxT7jd1TEesi
o6a+vanRU8VOmbVqVVWF/aJXEXPnyxnS59sRBboS+gA0uA70mkoZsd8pkxS6CEUc
bXlqFs4Y3StWdCT5/jsyDMNskXLnKqhZ4mDKaFn61ZJctXmz//3aWwaXxsRTtPWe
IvEc2sy2IdKhOz9oUrcjEVhrGzn/5HcelB51OqJfDtsSpgX69dB9SJz1C78v73W/
Bu1JnpF7Cd1muMIZsG2gEgl4XbUi2an/b/RWiz3zzKqmlRZLTlPPqJ4EvbS6XCtK
PrmFolACdz1Fr1lYW9py1R3giJJ4KrX2qELdf17UmsxdU1Wwjxf3XqP0ShjEqkmP

`pragma protect end_protected


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
V4jJ/d1UjoNvZnITcQQdtGJGlrF+oqBRXro5ykMe8MldNP72PiRg2bMOE1MuIMdd
sjcfc7aTezjwC09SW/TxkOPlARXiDYzLEohGik5ZsajjY9n7GebwSlN4ZRSehQKF
MwaBQoTkaD1HRMFco6gEBKRj9V6oOyokSUIa5FtZw0Oz2gtpJ3w7rmD5nEoz8In6
clj62yJxEY4wb7tV57irOG4IFbNFLZkKBdnqM2eYW/abMTll7FnFVjHcBkyU8vhY
J9JjQS8Vd1d15r5HnigbgZXPnKBMb7Igxil05mfGMAoSYv10mpl18g0jC1If2gY9
1mRMzU6qI0Uu/nVWw6bdEQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
1qymeZXaKyxkGbSngyKx8Gw48iaoOqdnn3HYzt1W2Busi0vm9KB9NEzr5tH8wiRA
+hpFk6siGyBrtS5UEFro8+1iZHJ1j5kq4G0xJ04jMQ2yZu/BwLOt2Toak8l9dHxg
XEbe1LoGcGppNcixukY6pIl+APptbf9+HN5Cfqd6Udg=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
sjSNHufb4TdPyCkN7eqoneToUEo3YHtb+osyUQZPyXYkcNRcZo6a5rUCnw2IrkNK
3MC1IlYnZUqeRPYgONlGZIctJhlTNZyybl+Q5Ks/qo0PieHLBDlYus1r2tXhrTCu
7vWHUJfY9N8UbEJTw3D6jnNuPwUS6lsgBORbdN18JrqtMMC+FNUF3xUKMavhqnu4
uyrgSHzJs1DzzWFmXAawY7U9y4FkH+mcKMczZyqzw/moSkaZ/c8eOZCeNrrvyV8a
PNwPvU+OYNho5WS+33C6b85FCtH1ILZysvDQoUx3xteclB15jCq4SXaCCsOT3TSM
NqQSbuYjfFbZEkDW5yQByw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
IbiK/YpIgO4TxdtJ7fiPrPArOoPjqgarc3PBDjQ+WjiqOn3bTgQA+KyWXJbIEgPw
obMkhdLURmuo0rnTOIBDY+3WQBKbbtwxRYL/Zq8qR2q21kKuPCHq6/NzMocZ7gGH
6M362DzLtCLkvuUh1RYzSfKvW6PhK8vOb+yxHadsf9iICmmMhMlKPcX9SJ4PfdwI
dWmHZOv+Gg/iU1glvNg7fXezlg6Yc26tcpA9aHBFG3bpdHRmyx7mg6D9ZFv/Z1QC
vJe4+N9vQxcujgslbY5qeDzWjYKkQvVEhsntZWMp7ieH7EfuulnkVm3kFADehwZi
8thtMDUN+Uu2u2TREuTiLA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
uP8VQf/WE1FVuqslLuYeY0ztNwkS7bJVLpPTVuR1zkF1ubAKcJptKmypaRDUzTcW
mLLnnaVi+M8qVxJSvu9LamCGj2HAYU4MeLcivE0wmGMzAhM31kAUJyVhOHfGe3eB
3LbtdvfaWK21OplWmXtAIoxBK/COuqNcbGu8YZ7N3SxCMWM2jJvRa2Abf5eWqyxp
BtHASSRhLnoxHZ/gOHGC1cLsdSkgCv0/70fVwpRZJsAkIiRyrbpUnxyIDOlYbr1u
W703LbdBBs2af/YNi42rTot7efOCEpQ3DfXKKD/D1R1Sc46zljDVgxigDj3ajMsQ
4yCqB0uYWfv1RYTzzvufrQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
X5NwmWaq1cILNOl7jcCKmK27O/p9/oq5iazA3AtftxZGOZC8VqAmQjvlCkLWRUwU
0NQcGDP6ALUqqTprQXszzBkEnZteVjUcKiRWeEB9G/966u4gh49PXfDyRlu5RT+h
r//Hc70VQxDNPdjGFCno9lwN9ig1YigcJBuudjXxaU+mXgFGJ7xDreSlUUKOsTHq
c3vx8S1EdwFlJ3I0RlbVOxC1Cqs3HWglnT7n+4HITZsjGtkMj4YT44jSSSRHyXYe
4fMl1pnM0fsMv+OWe+lNnHsBz8hECCGkTDk8tOEe+dLEOc7hxa6cB1iYul9IWxKD
mK5mDN+niTF1flybE0PHOIkd9smvfABxwH1qbdh4JlG7gFtDbSEY6qCF0jlFLzbk
ZbsCvTwJ+XwYCb7UD3l5RrJBXq23wugd7EkmBCf4l2pMC6Dd8o192qPSvEMEXXO+
T+C0KezyKMjCYQ7ng8tRNBtFj3Eaba/bVr+srkhAFWliLi3eCAL/NqzjeCz2lKlE

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=1056)
`pragma protect data_block
/vjNwGtLh1ZrYbuVtup1g7B8POqmsa1yvlodPDGoYQfomKy0/0lFlXnTQvAkybt+
eWh9p1p8huC9MuXeXlz76ljC2HhIrLaW7fPo6rdMe5JJctZbEozfFE1HPkluN6ma
T6vM7i7bDuWNGpS5FopVRg8T9XW5n2znlPrG9wH1pBDI5cmq+PIhNRDpAdazsaiD
IghcCZx+PS3kzYz4+uL2JAjXnw7LYSnr6FweS5SjUwDlBMTrmox5He8cT81fcPiR
3AAlTEcKpItrNN0vqlvKvyjxoLBWAwCsKR9CLAmh0ElSQoepmGcY8rJymuIxYU1E
aFdxRoYTSGwRSguXATB9fW1RpTFNG916hJ3Cp0DHkGWb580BP6+juPuLv4iRw0Jp
0y9T2gvsfZMVTJOgCJBvKWklKL/9plngRdnXOuw3TphJRCMEXs5AA9SbI2OCe0yV
+tzLkfP9Vi0q7K2dy3cYsduUsIhrKh671zyv8z9JiQOjrix0F9JGycOTCxSXtAcv
SyKpkLPliCSLe1NCYPIBSfe0EPRS5BOoHNsJVO7pxIDX+seQuXpurV6hYn0VNuqs
JeJ9vie9g64U9nbisSOqv2u7NhEJEMsq0dWHf0SbEeTKg4cx9Esj66wAKq7loiEt
yg7fuRfzNMM6gyoYRcrKapRKHvnx+PCmBuq+0dZ3Qe6RSQ1FsgyqF8sYs+nvrlPn
FeJ7X1fxx7vbnW/O/PbyvhUil4sR4LbfNz3Xw7el8qhPwqyuMsnC6KPkGL9v9Wdy
Aaa/QdHeJUF82zdxe+fcCtTbGEihHOg1Brv5a/fingdWBxR3S8uYs8if/sPFxn2E
meh4znLXB53CU3DsEiygByiV/Tck78hXCSgJVeyZsw8MeD0nFGfpxRqMgkMMu9RD
rDA9/6krObTRdafy7Q34s11A1UwS7/PGTF6C+EGtDg5CAz4EkCiWgT62YmUEoWa2
3uH84v8bRmPCIq9ZHc67SqYoe0nnxbdWC3Ky6JYj1Lx/xJ4xlaX4xrnWhph3OTwD
X5PHBeMcxKQR5IHYz41mF12epVou8GDz9jo8LG0fIxjXV2b1WRoELiA0rUuU4XS+
41k3IvfPGdKXWq3eWhvcNLYCfUQyw7QfBhyQGeTwtguExWPwuQ1TR8lb3iQTaZBr
drIdNkBRTt+SAZp6Hu0lOT54mVFZV9FgDKRiQM7FKxOAQbG/DO043KF1o3Y3hIdr
diWma/0d7akZbDpj0Ji8XRXCRmSoh16T3UUVdNa8DunMpRTkLwnk+2jG6WjkXEoJ
pnHEXnVzVOis2nt5/h9sDDqeQWuvKy8uvxYK5bho4Ix2KvKqNomivQ0rNd4iv8y2
0Ajgq49VSQ4rguKouQl618dnTp5A0l07oeo3MQI4vUvVFxjpfbF5E7xnltefXLXt

`pragma protect end_protected

module \I2C_DPHY_2  (
    inout \I2C_DPHY_2_sda_io ,
    inout \I2C_DPHY_2_scl_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0  \lscc_i2c_master_inst (
      .\clk_i (\PLL_1_clkop_o ),
      .\scl_io (\I2C_DPHY_2_scl_io ),
      .\sda_io (\I2C_DPHY_2_sda_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ),
      .\rst_n_i (1'b0),
      .\lmmi_wdata_i ({8'b0}),
      .\lmmi_wr_rdn_i (1'b0),
      .\lmmi_offset_i ({4'b0}),
      .\lmmi_request_i (1'b0),
      .\apb_penable_i (1'b0),
      .\apb_psel_i (1'b0),
      .\apb_pwrite_i (1'b0),
      .\apb_paddr_i ({6'b0}),
      .\apb_pwdata_i ({32'b0}));

endmodule

module \PLL_1_ipgen_lscc_pll_Z26_layer0  (
    output \PLL_1_clkos_o ,
    input \PLL_1_clki_i ,
    output \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    wire \clki_w ;

    wire \clkos2_o ;

    wire [2:0] \gen_no_refclk_mon.u_PLL.DIRSEL ;

    wire [6:0] \gen_no_refclk_mon.u_PLL.LMMIOFFSET ;

    wire [7:0] \gen_no_refclk_mon.u_PLL.LMMIWDATA ;

    wire [7:0] \gen_no_refclk_mon.u_PLL.LMMIRDATA ;

    wire [4:0] \gen_no_refclk_mon.u_PLL.GRAYTEST ;

    wire [1:0] \gen_no_refclk_mon.u_PLL.BINTEST ;

    wire [4:0] \gen_no_refclk_mon.u_PLL.GRAYACT ;

    wire [1:0] \gen_no_refclk_mon.u_PLL.BINACT ;

    (* \IO_TYPE ="LVDS" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \genblk1.u0_BB (
      .\T (\VCC_net ),
      .\I (\GND_net ),
      .\O (\clki_w ),
      .\B (\PLL_1_clki_i ));

    (* \BW_CTL_BIAS ="0b0101" ,
       \CLKOP_TRIM ="0b0000" ,
       \CLKOS_TRIM ="0b0000" ,
       \CLKOS2_TRIM ="0b0000" ,
       \CLKOS3_TRIM ="0b0000" ,
       \CLKOS4_TRIM ="0b0000" ,
       \CLKOS5_TRIM ="0b0000" ,
       \CRIPPLE ="1P" ,
       \CSET ="8P" ,
       \DELAY_CTRL ="200PS" ,
       \DELA ="8" ,
       \DELB ="2" ,
       \DELC ="8" ,
       \DELD ="7" ,
       \DELE ="7" ,
       \DELF ="7" ,
       \DIRECTION ="DISABLED" ,
       \DIVA ="8" ,
       \DIVB ="2" ,
       \DIVC ="8" ,
       \DIVD ="7" ,
       \DIVE ="7" ,
       \DIVF ="7" ,
       \DYN_SEL ="0b000" ,
       \DYN_SOURCE ="STATIC" ,
       \ENCLK_CLKOP ="ENABLED" ,
       \ENCLK_CLKOS ="ENABLED" ,
       \ENCLK_CLKOS2 ="ENABLED" ,
       \ENCLK_CLKOS3 ="DISABLED" ,
       \ENCLK_CLKOS4 ="DISABLED" ,
       \ENCLK_CLKOS5 ="DISABLED" ,
       \ENABLE_SYNC ="DISABLED" ,
       \FAST_LOCK_EN ="ENABLED" ,
       \V2I_1V_EN ="ENABLED" ,
       \FBK_CUR_BLE ="0b00000000" ,
       \FBK_EDGE_SEL ="POSITIVE" ,
       \FBK_IF_TIMING_CTL ="0b00" ,
       \FBK_INTEGER_MODE ="ENABLED" ,
       \FBK_MASK ="0b00000000" ,
       \FBK_MMD_DIG ="1" ,
       \FBK_MMD_PULS_CTL ="0b0000" ,
       \FBK_MODE ="0b00" ,
       \FBK_PI_BYPASS ="NOT_BYPASSED" ,
       \FBK_PI_RC ="0b1100" ,
       \FBK_PR_CC ="0b0000" ,
       \FBK_PR_IC ="0b1000" ,
       \FLOAT_CP ="DISABLED" ,
       \FLOCK_CTRL ="2X" ,
       \FLOCK_EN ="ENABLED" ,
       \FLOCK_SRC_SEL ="REFCLK" ,
       \FORCE_FILTER ="DISABLED" ,
       \I_CTRL ="10UA" ,
       \IPI_CMP ="0b0001" ,
       \IPI_CMPN ="0b0011" ,
       \IPI_COMP_EN ="DISABLED" ,
       \IPP_CTRL ="0b0100" ,
       \IPP_SEL ="0b0111" ,
       \KP_VCO ="0b00011" ,
       \LDT_INT_LOCK_STICKY ="DISABLED" ,
       \LDT_LOCK ="1536CYC" ,
       \LDT_LOCK_SEL ="UFREQ" ,
       \LEGACY_ATT ="DISABLED" ,
       \LOAD_REG ="DISABLED" ,
       \OPENLOOP_EN ="DISABLED" ,
       \PHIA ="0" ,
       \PHIB ="0" ,
       \PHIC ="0" ,
       \PHID ="0" ,
       \PHIE ="0" ,
       \PHIF ="0" ,
       \PLLPDN_EN ="DISABLED" ,
       \PLLPD_N ="USED" ,
       \PLLRESET_ENA ="ENABLED" ,
       \REF_INTEGER_MODE ="ENABLED" ,
       \REF_MASK ="0b00000000" ,
       \REF_MMD_DIG ="1" ,
       \REF_MMD_IN ="0b00001000" ,
       \REF_MMD_PULS_CTL ="0b0000" ,
       \REF_TIMING_CTL ="0b00" ,
       \REFIN_RESET ="SET" ,
       \RESET_LF ="DISABLED" ,
       \ROTATE ="DISABLED" ,
       \SEL_OUTA ="DISABLED" ,
       \SEL_OUTB ="DISABLED" ,
       \SEL_OUTC ="DISABLED" ,
       \SEL_OUTD ="DISABLED" ,
       \SEL_OUTE ="DISABLED" ,
       \SEL_OUTF ="DISABLED" ,
       \SLEEP ="DISABLED" ,
       \SSC_DITHER ="DISABLED" ,
       \SSC_EN_CENTER_IN ="DOWN_TRIANGLE" ,
       \SSC_EN_SDM ="DISABLED" ,
       \SSC_EN_SSC ="DISABLED" ,
       \SSC_F_CODE ="0b000000000000000" ,
       \SSC_N_CODE ="0b000000000" ,
       \SSC_ORDER ="SDM_ORDER1" ,
       \SSC_PI_BYPASS ="NOT_BYPASSED" ,
       \SSC_REG_WEIGHTING_SEL ="0b000" ,
       \SSC_SQUARE_MODE ="DISABLED" ,
       \SSC_STEP_IN ="0b0000000" ,
       \SSC_TBASE ="0b000000000000" ,
       \STDBY_ATT ="DISABLED" ,
       \TRIMOP_BYPASS_N ="BYPASSED" ,
       \TRIMOS_BYPASS_N ="BYPASSED" ,
       \TRIMOS2_BYPASS_N ="BYPASSED" ,
       \TRIMOS3_BYPASS_N ="BYPASSED" ,
       \TRIMOS4_BYPASS_N ="BYPASSED" ,
       \TRIMOS5_BYPASS_N ="BYPASSED" ,
       \V2I_KVCO_SEL ="60" ,
       \V2I_PP_ICTRL ="0b11111" ,
       \V2I_PP_RES ="9K" ,
       \CLKMUX_FB ="CMUX_CLKOS2" ,
       \SEL_FBK ="FBKCLK2" ,
       \DIV_DEL ="0b0001000" ,
       \PHASE_SEL_DEL ="0b000" ,
       \PHASE_SEL_DEL_P1 ="0b000" ,
       \EXTERNAL_DIVIDE_FACTOR ="0" ,
       \INTFBKDEL_SEL ="DISABLED" ,
       \PMU_WAITFORLOCK ="ENABLED" ,
       \REF_OSC_CTRL ="3P2" ,
       \SIM_FLOAT_PRECISION ="0.1" ,
       \dm:primitive ="PLL_CORE" ,
       \dm:programming ="BW_CTL_BIAS:#ON CLKOP_TRIM:#ON CLKOS_TRIM:#ON CLKOS2_TRIM:#ON CLKOS3_TRIM:#ON CLKOS4_TRIM:#ON CLKOS5_TRIM:#ON CRIPPLE:::CRIPPLE=1P CSET:::CSET=8P DELAY_CTRL:#ON DELA:::DELA=+8 DELB:::DELB=+2 DELC:::DELC=+8 DELD:::DELD=+7 DELE:::DELE=+7 DELF:::DELF=+7 DIRECTION:#ON DIVA:::DIVA=+8 DIVB:::DIVB=+2 DIVC:::DIVC=+8 DIVD:::DIVD=+7 DIVE:::DIVE=+7 DIVF:::DIVF=+7 DYN_SEL:#ON DYN_SOURCE:#ON ENCLK_CLKOP:::ENCLK_CLKOP=ENABLED ENCLK_CLKOS:::ENCLK_CLKOS=ENABLED ENCLK_CLKOS2:::ENCLK_CLKOS2=ENABLED ENCLK_CLKOS3:#ON ENCLK_CLKOS4:#ON ENCLK_CLKOS5:#ON ENABLE_SYNC:#ON FAST_LOCK_EN:#ON V2I_1V_EN:::V2I_1V_EN=ENABLED FBK_CUR_BLE:#ON FBK_EDGE_SEL:#ON FBK_IF_TIMING_CTL:#ON FBK_INTEGER_MODE:::FBK_INTEGER_MODE=ENABLED FBK_MASK:::FBK_MASK=0b00000000 FBK_MMD_DIG:::FBK_MMD_DIG=+1 FBK_MMD_PULS_CTL:#ON FBK_MODE:#ON FBK_PI_BYPASS:#ON FBK_PI_RC:#ON FBK_PR_CC:#ON FBK_PR_IC:#ON FLOAT_CP:#ON FLOCK_CTRL:#ON FLOCK_EN:#ON FLOCK_SRC_SEL:#ON FORCE_FILTER:#ON I_CTRL:#ON IPI_CMP:::IPI_CMP=0b0001 IPI_CMPN:#ON IPI_COMP_EN:#ON IPP_CTRL:::IPP_CTRL=0b0100 IPP_SEL:::IPP_SEL=0b0111 KP_VCO:::KP_VCO=0b00011 LDT_INT_LOCK_STICKY:#ON LDT_LOCK:#ON LDT_LOCK_SEL:::LDT_LOCK_SEL=UFREQ LEGACY_ATT:#ON LOAD_REG:#ON OPENLOOP_EN:#ON PHIA:#ON PHIB:#ON PHIC:#ON PHID:#ON PHIE:#ON PHIF:#ON PLLPDN_EN:#ON PLLPD_N:::PLLPD_N=USED PLLRESET_ENA:::PLLRESET_ENA=ENABLED REF_INTEGER_MODE:::REF_INTEGER_MODE=ENABLED REF_MASK:#ON REF_MMD_DIG:::REF_MMD_DIG=+1 REF_MMD_IN:#ON REF_MMD_PULS_CTL:#ON REF_TIMING_CTL:#ON REFIN_RESET:#ON RESET_LF:#ON ROTATE:#ON SEL_OUTA:#ON SEL_OUTB:#ON SEL_OUTC:#ON SEL_OUTD:#ON SEL_OUTE:#ON SEL_OUTF:#ON SLEEP:#ON SSC_DITHER:#ON SSC_EN_CENTER_IN:#ON SSC_EN_SDM:#ON SSC_EN_SSC:#ON SSC_F_CODE:#ON SSC_N_CODE:::SSC_N_CODE=0b000000000 SSC_ORDER:::SSC_ORDER=SDM_ORDER1 SSC_PI_BYPASS:#ON SSC_REG_WEIGHTING_SEL:#ON SSC_SQUARE_MODE:#ON SSC_STEP_IN:#ON SSC_TBASE:#ON STDBY_ATT:#ON TRIMOP_BYPASS_N:#ON TRIMOS_BYPASS_N:#ON TRIMOS2_BYPASS_N:#ON TRIMOS3_BYPASS_N:#ON TRIMOS4_BYPASS_N:#ON TRIMOS5_BYPASS_N:#ON V2I_KVCO_SEL:::V2I_KVCO_SEL=60 V2I_PP_ICTRL:::V2I_PP_ICTRL=0b11111 V2I_PP_RES:::V2I_PP_RES=9K CLKMUX_FB:::CLKMUX_FB=CMUX_CLKOS2 SEL_FBK:::SEL_FBK=FBKCLK2 DIV_DEL:::DIV_DEL=0b0001000 PHASE_SEL_DEL:#ON PHASE_SEL_DEL_P1:#ON EXTERNAL_DIVIDE_FACTOR:#ON INTFBKDEL_SEL:#ON PMU_WAITFORLOCK:#ON REF_OSC_CTRL:#ON SIM_FLOAT_PRECISION:::SIM_FLOAT_PRECISION=0.1" ,
       \dm:user ="0" *)
    \PLL_CORE  \gen_no_refclk_mon.u_PLL.PLL_inst (
      .\CIBDIR (\GND_net ),
      .\CIBDSEL2 (\GND_net ),
      .\CIBDSEL1 (\GND_net ),
      .\CIBDSEL0 (\GND_net ),
      .\CIBLDREG (\GND_net ),
      .\CIBROT (\GND_net ),
      .\CLKOP (\PLL_1_clkop_o ),
      .\CLKOS (\PLL_1_clkos_o ),
      .\CLKOS2 (\clkos2_o ),
      .\ENEXT (\VCC_net ),
      .\ENCLKOP (\VCC_net ),
      .\ENCLKOS (\VCC_net ),
      .\ENCLKOS2 (\VCC_net ),
      .\ENCLKOS3 (\VCC_net ),
      .\ENCLKOS4 (\VCC_net ),
      .\ENCLKOS5 (\VCC_net ),
      .\FBKCK (\clkos2_o ),
      .\LEGACY (\VCC_net ),
      .\LMMICLK (\GND_net ),
      .\LMMIOFFSET6 (\GND_net ),
      .\LMMIOFFSET5 (\GND_net ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\VCC_net ),
      .\LMMIWDATA7 (\GND_net ),
      .\LMMIWDATA6 (\GND_net ),
      .\LMMIWDATA5 (\GND_net ),
      .\LMMIWDATA4 (\GND_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\PLLRESET (\VCC_net ),
      .\REFCK (\clki_w ),
      .\STDBY (\GND_net ),
      .\PLLPDN (\VCC_net ),
      .\ROTDEL (\GND_net ),
      .\DIRDEL (\GND_net ),
      .\ROTDELP1 (\GND_net ),
      .\GRAYTEST4 (\GND_net ),
      .\GRAYTEST3 (\GND_net ),
      .\GRAYTEST2 (\GND_net ),
      .\GRAYTEST1 (\GND_net ),
      .\GRAYTEST0 (\GND_net ),
      .\BINTEST1 (\GND_net ),
      .\BINTEST0 (\GND_net ),
      .\DIRDELP1 (\GND_net ),
      .\GRAYACT4 (\GND_net ),
      .\GRAYACT3 (\GND_net ),
      .\GRAYACT2 (\GND_net ),
      .\GRAYACT1 (\GND_net ),
      .\GRAYACT0 (\GND_net ),
      .\BINACT1 (\GND_net ),
      .\BINACT0 (\GND_net ),
      .\OPCGLDCK (\VCC_net ),
      .\SCANRST (\VCC_net ),
      .\SCANCLK (\VCC_net ),
      .\ZRSEL3 (1'b0),
      .\REFDETRESET (1'b0));
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .BW_CTL_BIAS = "0b0101";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOP_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS2_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS3_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS4_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS5_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CRIPPLE = "1P";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CSET = "8P";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELAY_CTRL = "200PS";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELA = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELB = "2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELC = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELD = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELE = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELF = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIRECTION = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVA = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVB = "2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVC = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVD = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVE = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVF = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DYN_SEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DYN_SOURCE = "STATIC";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOP = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS2 = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS3 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS4 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS5 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENABLE_SYNC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FAST_LOCK_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_1V_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_CUR_BLE = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_EDGE_SEL = "POSITIVE";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_IF_TIMING_CTL = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_INTEGER_MODE = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MASK = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MMD_DIG = "1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MMD_PULS_CTL = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MODE = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PI_BYPASS = "NOT_BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PI_RC = "0b1100";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PR_CC = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PR_IC = "0b1000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOAT_CP = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_CTRL = "2X";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_SRC_SEL = "REFCLK";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FORCE_FILTER = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .I_CTRL = "10UA";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_CMP = "0b0001";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_CMPN = "0b0011";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_COMP_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPP_CTRL = "0b0100";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPP_SEL = "0b0111";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .KP_VCO = "0b00011";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_INT_LOCK_STICKY = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_LOCK = "1536CYC";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_LOCK_SEL = "UFREQ";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LEGACY_ATT = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LOAD_REG = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .OPENLOOP_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIA = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIB = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIC = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHID = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIE = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIF = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLPDN_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLPD_N = "USED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLRESET_ENA = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_INTEGER_MODE = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MASK = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_DIG = "1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_IN = "0b00001000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_PULS_CTL = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_TIMING_CTL = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REFIN_RESET = "SET";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .RESET_LF = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ROTATE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTA = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTB = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTD = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTF = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SLEEP = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_DITHER = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_CENTER_IN = "DOWN_TRIANGLE";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_SDM = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_SSC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_F_CODE = "0b000000000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_N_CODE = "0b000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_ORDER = "SDM_ORDER1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_PI_BYPASS = "NOT_BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_REG_WEIGHTING_SEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_SQUARE_MODE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_STEP_IN = "0b0000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_TBASE = "0b000000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .STDBY_ATT = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOP_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS2_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS3_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS4_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS5_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_KVCO_SEL = "60";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_PP_ICTRL = "0b11111";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_PP_RES = "9K";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKMUX_FB = "CMUX_CLKOS2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_FBK = "FBKCLK2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIV_DEL = "0b0001000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHASE_SEL_DEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHASE_SEL_DEL_P1 = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .EXTERNAL_DIVIDE_FACTOR = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .INTFBKDEL_SEL = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PMU_WAITFORLOCK = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_OSC_CTRL = "3P2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SIM_FLOAT_PRECISION = "0.1";

endmodule

module \PLL_1  (
    output \PLL_1_clkop_o ,
    input \PLL_1_clki_i ,
    output \PLL_1_clkos_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \PLL_1_ipgen_lscc_pll_Z26_layer0  \lscc_pll_inst (
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\PLL_1_clki_i (\PLL_1_clki_i ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

(* \db:architecture ="LIFCL" ,
   \db:device ="LIFCL-40" ,
   \db:package ="CABGA256" ,
   \db:speed ="7_High-Performance_1.0V" ,
   \db:timestamp ="1696554379" *)
module \main  (
    inout \dqs0_io ,
    inout \dqs1_io ,
    output \DDR_MEM_1_casn_o ,
    output \DDR_MEM_1_rasn_o ,
    output \DDR_MEM_1_wen_o ,
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    inout \I2C_DPHY_1_scl_io ,
    inout \I2C_DPHY_1_sda_io ,
    inout \I2C_DPHY_2_scl_io ,
    inout \I2C_DPHY_2_sda_io ,
    input \PLL_1_clki_i ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io ,
    output [0:0] \DDR_MEM_1_ck_o ,
    output [0:0] \DDR_MEM_1_csn_o ,
    output [13:0] \DDR_MEM_1_addr_o ,
    output [2:0] \DDR_MEM_1_ba_o ,
    output [0:0] \DDR_MEM_1_odt_o ,
    output [0:0] \DDR_MEM_1_cke_o ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    wire \PLL_1_clkos_o ;

    wire \PLL_1_clkop_o ;

    wire \VCC ;

    wire \DDR_MEM_1_casn_o_c ;

    wire \DDR_MEM_1_rasn_o_c ;

    wire \DDR_MEM_1_wen_o_c ;

    wire \DDR_MEM_1_cke_o_pad[0].gnd ;

    wire [0:0] \DDR_MEM_1_ck_o_c ;

    wire [0:0] \DDR_MEM_1_csn_o_c ;

    wire [13:0] \DDR_MEM_1_addr_o_c ;

    wire [2:0] \DDR_MEM_1_ba_o_c ;

    wire [0:0] \DDR_MEM_1_odt_o_c ;

    wire [0:0] \DDR_MEM_1_cke_o_c ;

    (* \dm:primitive ="VHI" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \VHI  \VCC_cZ (
      .\Z (\VCC ));

    (* \dm:user ="0" *)
    \DDR_MEM_1  \DDR_MEM_1_inst (
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c [0]),
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [13], \DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c [0]),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c [0]),
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c [0]),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\dqs1_io (\dqs1_io ),
      .\dqs0_io (\dqs0_io ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \MIPI_DPHY_1  \MIPI_DPHY_1_inst (
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \MIPI_DPHY_2  \MIPI_DPHY_2_inst (
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \I2C_DPHY_1  \I2C_DPHY_1_inst (
      .\I2C_DPHY_1_sda_io (\I2C_DPHY_1_sda_io ),
      .\I2C_DPHY_1_scl_io (\I2C_DPHY_1_scl_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \I2C_DPHY_2  \I2C_DPHY_2_inst (
      .\I2C_DPHY_2_sda_io (\I2C_DPHY_2_sda_io ),
      .\I2C_DPHY_2_scl_io (\I2C_DPHY_2_scl_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \PLL_1  \PLL_1_inst (
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\PLL_1_clki_i (\PLL_1_clki_i ),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \GSR_SYNC ="ASYNC" ,
       \dm:primitive ="GSR_CORE" ,
       \dm:programming ="GSR_SYNC:#ON" ,
       \dm:user ="0" *)
    \GSR_CORE  \GSR_INST (
      .\GSR_N (\VCC ),
      .\CLK (1'b0));
    defparam \GSR_INST .GSR_SYNC = "ASYNC";

    (* \dm:primitive ="VLO" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \VLO  \DDR_MEM_1_cke_o_pad[0].vlo_inst (
      .\Z (\DDR_MEM_1_cke_o_pad[0].gnd ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_cke_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_cke_o_c [0]),
      .\B (\DDR_MEM_1_cke_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_odt_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_odt_o_c [0]),
      .\B (\DDR_MEM_1_odt_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_wen_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_wen_o_c ),
      .\B (\DDR_MEM_1_wen_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_rasn_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_rasn_o_c ),
      .\B (\DDR_MEM_1_rasn_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_casn_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_casn_o_c ),
      .\B (\DDR_MEM_1_casn_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[2].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [2]),
      .\B (\DDR_MEM_1_ba_o [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[1].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [1]),
      .\B (\DDR_MEM_1_ba_o [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [0]),
      .\B (\DDR_MEM_1_ba_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[13].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [13]),
      .\B (\DDR_MEM_1_addr_o [13]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[12].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [12]),
      .\B (\DDR_MEM_1_addr_o [12]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[11].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [11]),
      .\B (\DDR_MEM_1_addr_o [11]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[10].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [10]),
      .\B (\DDR_MEM_1_addr_o [10]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[9].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [9]),
      .\B (\DDR_MEM_1_addr_o [9]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[8].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [8]),
      .\B (\DDR_MEM_1_addr_o [8]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[7].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [7]),
      .\B (\DDR_MEM_1_addr_o [7]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[6].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [6]),
      .\B (\DDR_MEM_1_addr_o [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[5].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [5]),
      .\B (\DDR_MEM_1_addr_o [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[4].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [4]),
      .\B (\DDR_MEM_1_addr_o [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[3].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [3]),
      .\B (\DDR_MEM_1_addr_o [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[2].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [2]),
      .\B (\DDR_MEM_1_addr_o [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[1].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [1]),
      .\B (\DDR_MEM_1_addr_o [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [0]),
      .\B (\DDR_MEM_1_addr_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_csn_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_csn_o_c [0]),
      .\B (\DDR_MEM_1_csn_o [0]));

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ck_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ck_o_c [0]),
      .\B (\DDR_MEM_1_ck_o [0]));

endmodule

