Configuration: opt_design directive  ExploreSequentialArea  place_design directive  ExtraTimingOpt  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0374388694763 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0322070121765 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0338180065155 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  Explore  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0315701961517 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  Default  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0326130390167 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0348689556122 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraPostPlacementOpt  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0454130172729 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0365459918976 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraTimingOpt  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0298941135406 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraTimingOpt  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0300991535187 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0321428775787 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraPostPlacementOpt  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0367109775543 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.137382984161 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0350580215454 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.034010887146 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0323829650879 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  Default  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0332911014557 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0357971191406 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  Explore  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0344359874725 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraPostPlacementOpt  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0371489524841 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  Explore  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0328989028931 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0300450325012 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  Explore  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0322279930115 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  Explore  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0376148223877 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  Default  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0493211746216 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  Default  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.036828994751 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  Default  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0356040000916 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.148718118668 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0340249538422 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0343091487885 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 13.5453867912 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
