
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+153 (git sha1 6155c59d0, x86_64-apple-darwin21.4-clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `colorlite.ys' --

1. Executing Verilog-2005 frontend: /Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v
Parsing Verilog input from `/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v' to AST representation.
Storing AST representation for module `$abstract\colorlite'.
Successfully finished Verilog frontend.

2. Executing ATTRMAP pass (move or copy attributes).

3. Executing SYNTH_ECP5 pass.

3.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

3.3. Executing HIERARCHY pass (managing design hierarchy).

3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlite'.
Generating RTLIL representation for module `\colorlite'.

3.4.1. Analyzing design hierarchy..
Top module:  \colorlite

3.4.2. Analyzing design hierarchy..
Top module:  \colorlite
Removing unused module `$abstract\colorlite'.
Removed 1 unused modules.

3.5. Executing PROC pass (convert processes to netlists).

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$117'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11860$5676'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11800$5645'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11782$5636'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4370$2441'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Cleaned up 18 empty switches.

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608 in module colorlite.
Marked 34 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9861$5372 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9333$5247 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242 in module colorlite.
Marked 3 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223 in module colorlite.
Removed 1 dead cases from process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9054$5215 in module colorlite.
Marked 5 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8929$5202 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8863$5191 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168 in module colorlite.
Marked 3 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8664$5146 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8434$5105 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8274$5081 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8034$5048 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042 in module colorlite.
Marked 5 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7835$5029 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7725$5019 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7381$4988 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984 in module colorlite.
Marked 5 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7191$4971 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7115$4961 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6831$4908 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903 in module colorlite.
Marked 5 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6658$4890 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6300$4817 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806 in module colorlite.
Marked 5 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6061$4793 in module colorlite.
Marked 7 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5577$4728 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723 in module colorlite.
Marked 5 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5381$4710 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704 in module colorlite.
Marked 4 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5151$4678 in module colorlite.
Marked 6 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5003$4659 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639 in module colorlite.
Marked 2 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4720$4613 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420 in module colorlite.
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417 in module colorlite.
Marked 3 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402 in module colorlite.
Marked 2 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391 in module colorlite.
Marked 3 switch rules as full_case in process $proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249 in module colorlite.
Removed a total of 1 dead cases.

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 108 redundant assignments.
Promoted 1819 assignments to connections.

3.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3633$7062'.
  Set init value: \spiflash_status_status = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3632$7061'.
  Set init value: \spiflash_status_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3631$7060'.
  Set init value: \spiflash_start1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3628$7059'.
  Set init value: \spiflash_pads_mosi = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3626$7058'.
  Set init value: \spiflash_pads_cs_n = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3625$7057'.
  Set init value: \spiflash_pads_clk = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3624$7056'.
  Set init value: \spiflash_mosi_storage = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3623$7055'.
  Set init value: \spiflash_mosi_sel = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3622$7054'.
  Set init value: \spiflash_mosi_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3621$7053'.
  Set init value: \spiflash_mosi_latch = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3620$7052'.
  Set init value: \spiflash_mosi_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3613$7051'.
  Set init value: \spiflash_miso_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3612$7050'.
  Set init value: \spiflash_miso_latch = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3611$7049'.
  Set init value: \spiflash_miso_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3610$7048'.
  Set init value: \spiflash_miso_1 = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3609$7047'.
  Set init value: \spiflash_loopback_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3608$7046'.
  Set init value: \spiflash_loopback_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3604$7045'.
  Set init value: \spiflash_irq = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3602$7044'.
  Set init value: \spiflash_done0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3601$7043'.
  Set init value: \spiflash_cs_storage = 17'00000000000000001
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3600$7042'.
  Set init value: \spiflash_cs_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3597$7041'.
  Set init value: \spiflash_count_ecp5spiflash_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3596$7040'.
  Set init value: \spiflash_count_ecp5spiflash_next_value = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3595$7039'.
  Set init value: \spiflash_count = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3594$7038'.
  Set init value: \spiflash_control_storage = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3593$7037'.
  Set init value: \spiflash_control_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3590$7036'.
  Set init value: \spiflash_clk_enable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3589$7035'.
  Set init value: \spiflash_clk_divider1 = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3587$7033'.
  Set init value: \self = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3489$7032'.
  Set init value: \pwm3_width_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3488$7031'.
  Set init value: \pwm3_width_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3485$7029'.
  Set init value: \pwm3_period_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3484$7028'.
  Set init value: \pwm3_period_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3482$7027'.
  Set init value: \pwm3_enable_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3481$7026'.
  Set init value: \pwm3_enable_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3479$7025'.
  Set init value: \pwm3_counter = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3478$7024'.
  Set init value: \pwm2_width_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3477$7023'.
  Set init value: \pwm2_width_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3474$7021'.
  Set init value: \pwm2_period_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3473$7020'.
  Set init value: \pwm2_period_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3471$7019'.
  Set init value: \pwm2_enable_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3470$7018'.
  Set init value: \pwm2_enable_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3468$7017'.
  Set init value: \pwm2_counter = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3467$7016'.
  Set init value: \pwm1_width_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3466$7015'.
  Set init value: \pwm1_width_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3463$7013'.
  Set init value: \pwm1_period_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3462$7012'.
  Set init value: \pwm1_period_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3460$7011'.
  Set init value: \pwm1_enable_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3459$7010'.
  Set init value: \pwm1_enable_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3457$7009'.
  Set init value: \pwm1_counter = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3456$7008'.
  Set init value: \pwm0_width_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3455$7007'.
  Set init value: \pwm0_width_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3452$7005'.
  Set init value: \pwm0_period_storage = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3451$7004'.
  Set init value: \pwm0_period_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3449$7003'.
  Set init value: \pwm0_enable_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3448$7002'.
  Set init value: \pwm0_enable_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3446$7001'.
  Set init value: \pwm0_counter = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3443$7000'.
  Set init value: \power_sw_timer_count = 27'100110001001011010000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3441$6999'.
  Set init value: \multiregimpl61 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3440$6998'.
  Set init value: \multiregimpl60 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3439$6997'.
  Set init value: \multiregimpl51 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3438$6996'.
  Set init value: \multiregimpl50 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3437$6995'.
  Set init value: \multiregimpl41 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3436$6994'.
  Set init value: \multiregimpl40 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3435$6993'.
  Set init value: \multiregimpl31 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3434$6992'.
  Set init value: \multiregimpl30 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3433$6991'.
  Set init value: \multiregimpl21 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3432$6990'.
  Set init value: \multiregimpl20 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3431$6989'.
  Set init value: \multiregimpl11 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3430$6988'.
  Set init value: \multiregimpl10 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3429$6987'.
  Set init value: \multiregimpl01 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3428$6986'.
  Set init value: \multiregimpl00 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3426$6985'.
  Set init value: \liteethudp_sel_ongoing = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3425$6984'.
  Set init value: \liteethudp_sel1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3424$6983'.
  Set init value: \liteethudp_sel0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3423$6982'.
  Set init value: \liteethudp_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3421$6981'.
  Set init value: \liteethudp_liteethudptx_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3420$6980'.
  Set init value: \liteethudp_liteethudptx_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3419$6979'.
  Set init value: \liteethudp_liteethudptx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3418$6978'.
  Set init value: \liteethudp_liteethudptx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3417$6977'.
  Set init value: \liteethudp_liteethudptx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3416$6976'.
  Set init value: \liteethudp_liteethudptx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3415$6975'.
  Set init value: \liteethudp_liteethudprx_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3414$6974'.
  Set init value: \liteethudp_liteethudprx_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3413$6973'.
  Set init value: \liteethudp_liteethudprx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3412$6972'.
  Set init value: \liteethudp_liteethudprx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3411$6971'.
  Set init value: \liteethudp_liteethudprx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3410$6970'.
  Set init value: \liteethudp_liteethudprx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3408$6969'.
  Set init value: \liteethudp_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3407$6968'.
  Set init value: \liteethmac_txdatapath_liteethmactxlastbe_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3406$6967'.
  Set init value: \liteethmac_txdatapath_liteethmactxlastbe_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3405$6966'.
  Set init value: \liteethmac_txdatapath_liteethmacpreambleinserter_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3404$6965'.
  Set init value: \liteethmac_txdatapath_liteethmacpreambleinserter_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3403$6964'.
  Set init value: \liteethmac_txdatapath_liteethmacpaddinginserter_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3402$6963'.
  Set init value: \liteethmac_txdatapath_liteethmacpaddinginserter_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3401$6962'.
  Set init value: \liteethmac_txdatapath_liteethmacgap_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3400$6961'.
  Set init value: \liteethmac_txdatapath_liteethmacgap_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3399$6960'.
  Set init value: \liteethmac_txdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3398$6959'.
  Set init value: \liteethmac_txdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3397$6958'.
  Set init value: \liteethmac_status1_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3394$6957'.
  Set init value: \liteethmac_status1_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3393$6956'.
  Set init value: \liteethmac_status0_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3390$6955'.
  Set init value: \liteethmac_status0_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3389$6954'.
  Set init value: \liteethmac_sel_ongoing = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3388$6953'.
  Set init value: \liteethmac_sel1 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3387$6952'.
  Set init value: \liteethmac_sel0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3386$6951'.
  Set init value: \liteethmac_rxdatapath_liteethmacpreamblechecker_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3385$6950'.
  Set init value: \liteethmac_rxdatapath_liteethmacpreamblechecker_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3384$6949'.
  Set init value: \liteethmac_rxdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3383$6948'.
  Set init value: \liteethmac_rxdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3382$6947'.
  Set init value: \liteethmac_request = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3381$6946'.
  Set init value: \liteethmac_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3378$6945'.
  Set init value: \liteethmac_grant = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3377$6944'.
  Set init value: \liteethmac_fsm1_state1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3376$6943'.
  Set init value: \liteethmac_fsm1_state0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3375$6942'.
  Set init value: \liteethmac_fsm1_next_state1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3374$6941'.
  Set init value: \liteethmac_fsm1_next_state0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3373$6940'.
  Set init value: \liteethmac_fsm0_state1 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3372$6939'.
  Set init value: \liteethmac_fsm0_state0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3371$6938'.
  Set init value: \liteethmac_fsm0_next_state1 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3370$6937'.
  Set init value: \liteethmac_fsm0_next_state0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3369$6936'.
  Set init value: \liteethmac_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3368$6935'.
  Set init value: \liteethip_status1_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3365$6934'.
  Set init value: \liteethip_status1_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3364$6933'.
  Set init value: \liteethip_status0_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3361$6932'.
  Set init value: \liteethip_status0_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3360$6931'.
  Set init value: \liteethip_sel_ongoing = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3359$6930'.
  Set init value: \liteethip_sel1 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3358$6929'.
  Set init value: \liteethip_sel0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3357$6928'.
  Set init value: \liteethip_request = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3356$6927'.
  Set init value: \liteethip_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3354$6926'.
  Set init value: \liteethip_liteethiptx_state = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3353$6925'.
  Set init value: \liteethip_liteethiptx_next_state = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3352$6924'.
  Set init value: \liteethip_liteethiptx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3351$6923'.
  Set init value: \liteethip_liteethiptx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3350$6922'.
  Set init value: \liteethip_liteethiptx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3349$6921'.
  Set init value: \liteethip_liteethiptx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3348$6920'.
  Set init value: \liteethip_liteethiprx_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3347$6919'.
  Set init value: \liteethip_liteethiprx_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3346$6918'.
  Set init value: \liteethip_liteethiprx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3345$6917'.
  Set init value: \liteethip_liteethiprx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3344$6916'.
  Set init value: \liteethip_liteethiprx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3343$6915'.
  Set init value: \liteethip_liteethiprx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3341$6914'.
  Set init value: \liteethip_grant = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3340$6913'.
  Set init value: \liteethip_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3339$6912'.
  Set init value: \liteethicmptx_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3338$6911'.
  Set init value: \liteethicmptx_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3337$6910'.
  Set init value: \liteethicmptx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3336$6909'.
  Set init value: \liteethicmptx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3335$6908'.
  Set init value: \liteethicmptx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3334$6907'.
  Set init value: \liteethicmptx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3333$6906'.
  Set init value: \liteethicmprx_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3332$6905'.
  Set init value: \liteethicmprx_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3331$6904'.
  Set init value: \liteethicmprx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3330$6903'.
  Set init value: \liteethicmprx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3329$6902'.
  Set init value: \liteethicmprx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3328$6901'.
  Set init value: \liteethicmprx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3327$6900'.
  Set init value: \liteethetherbonewishbonemaster_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3326$6899'.
  Set init value: \liteethetherbonewishbonemaster_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3325$6898'.
  Set init value: \liteethetherbonerecordsender_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3324$6897'.
  Set init value: \liteethetherbonerecordsender_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3323$6896'.
  Set init value: \liteethetherbonerecordreceiver_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3322$6895'.
  Set init value: \liteethetherbonerecordreceiver_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3321$6894'.
  Set init value: \liteethetherboneprobe_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3320$6893'.
  Set init value: \liteethetherboneprobe_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3319$6892'.
  Set init value: \liteethetherbonepackettx_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3318$6891'.
  Set init value: \liteethetherbonepackettx_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3317$6890'.
  Set init value: \liteethetherbonepackettx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3316$6889'.
  Set init value: \liteethetherbonepackettx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3315$6888'.
  Set init value: \liteethetherbonepackettx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3314$6887'.
  Set init value: \liteethetherbonepackettx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3313$6886'.
  Set init value: \liteethetherbonepacketrx_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3312$6885'.
  Set init value: \liteethetherbonepacketrx_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3311$6884'.
  Set init value: \liteethetherbonepacketrx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3310$6883'.
  Set init value: \liteethetherbonepacketrx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3309$6882'.
  Set init value: \liteethetherbonepacketrx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3308$6881'.
  Set init value: \liteethetherbonepacketrx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3307$6880'.
  Set init value: \liteetharptx_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3306$6879'.
  Set init value: \liteetharptx_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3305$6878'.
  Set init value: \liteetharptx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3304$6877'.
  Set init value: \liteetharptx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3303$6876'.
  Set init value: \liteetharptx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3302$6875'.
  Set init value: \liteetharptx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3301$6874'.
  Set init value: \liteetharprx_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3300$6873'.
  Set init value: \liteetharprx_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3299$6872'.
  Set init value: \liteetharprx_fsm1_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3298$6871'.
  Set init value: \liteetharprx_fsm1_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3297$6870'.
  Set init value: \liteetharprx_fsm0_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3296$6869'.
  Set init value: \liteetharprx_fsm0_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3295$6868'.
  Set init value: \liteetharpcache_state = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3294$6867'.
  Set init value: \liteetharpcache_next_state = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3292$6866'.
  Set init value: \leds_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3291$6865'.
  Set init value: \leds_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3290$6864'.
  Set init value: \leds_mode = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3289$6863'.
  Set init value: \leds_leds = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3287$6862'.
  Set init value: \leds_count = 25'1001100010010110100000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3286$6861'.
  Set init value: \leds_chaser = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3282$6860'.
  Set init value: \interface9_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3277$6859'.
  Set init value: \interface8_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3272$6858'.
  Set init value: \interface7_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3267$6857'.
  Set init value: \interface6_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3262$6856'.
  Set init value: \interface5_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3257$6855'.
  Set init value: \interface4_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3252$6854'.
  Set init value: \interface3_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3247$6853'.
  Set init value: \interface2_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3245$6852'.
  Set init value: \interface1_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3244$6851'.
  Set init value: \interface1_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3243$6850'.
  Set init value: \interface1_dat_w = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3238$6849'.
  Set init value: \interface1_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3236$6848'.
  Set init value: \interface1_adr = 14'00000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3230$6846'.
  Set init value: \interface0_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3223$6845'.
  Set init value: \interface0_bank_bus_dat_r = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3220$6844'.
  Set init value: \interface0_ack = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3219$6843'.
  Set init value: \gpio1_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3218$6842'.
  Set init value: \gpio1_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3217$6841'.
  Set init value: \gpio0_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3216$6840'.
  Set init value: \gpio0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3215$6839'.
  Set init value: \fsm_state = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3214$6838'.
  Set init value: \fsm_next_state = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3213$6837'.
  Set init value: \fsm1_state1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3212$6836'.
  Set init value: \fsm1_state0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3211$6835'.
  Set init value: \fsm1_next_state1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3210$6834'.
  Set init value: \fsm1_next_state0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3209$6833'.
  Set init value: \fsm0_state1 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3208$6832'.
  Set init value: \fsm0_state0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3207$6831'.
  Set init value: \fsm0_next_state1 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3206$6830'.
  Set init value: \fsm0_next_state0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3201$6829'.
  Set init value: \ethphy_status = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3200$6828'.
  Set init value: \ethphy_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3196$6825'.
  Set init value: \ethphy_source_payload_data = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3186$6823'.
  Set init value: \ethphy_rx_data_reg = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3183$6822'.
  Set init value: \ethphy_rx_ctl_reg_d = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3182$6821'.
  Set init value: \ethphy_rx_ctl_reg = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3179$6820'.
  Set init value: \ethphy_reset_storage = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3178$6819'.
  Set init value: \ethphy_reset_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3175$6818'.
  Set init value: \ethphy_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3171$6816'.
  Set init value: \ethphy_link_status = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3168$6815'.
  Set init value: \ethphy_duplex_status = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3162$6814'.
  Set init value: \ethphy_counter = 9'000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3161$6813'.
  Set init value: \ethphy_clock_speed = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3160$6812'.
  Set init value: \ethphy__w_storage = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3159$6811'.
  Set init value: \ethphy__w_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3157$6810'.
  Set init value: \ethphy__r_status = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3156$6809'.
  Set init value: \ethphy__r_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3149$6808'.
  Set init value: \ecp5spiflash_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3148$6807'.
  Set init value: \ecp5spiflash_next_state = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3144$6806'.
  Set init value: \csrbank9_spi_status_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3142$6805'.
  Set init value: \csrbank9_spi_status_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3140$6804'.
  Set init value: \csrbank9_spi_mosi1_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3138$6803'.
  Set init value: \csrbank9_spi_mosi1_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3136$6802'.
  Set init value: \csrbank9_spi_mosi0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3134$6801'.
  Set init value: \csrbank9_spi_mosi0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3132$6800'.
  Set init value: \csrbank9_spi_miso1_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3130$6799'.
  Set init value: \csrbank9_spi_miso1_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3128$6798'.
  Set init value: \csrbank9_spi_miso0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3126$6797'.
  Set init value: \csrbank9_spi_miso0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3124$6796'.
  Set init value: \csrbank9_spi_loopback0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3122$6795'.
  Set init value: \csrbank9_spi_loopback0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3120$6794'.
  Set init value: \csrbank9_spi_cs0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3118$6793'.
  Set init value: \csrbank9_spi_cs0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3116$6792'.
  Set init value: \csrbank9_spi_control0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3114$6791'.
  Set init value: \csrbank9_spi_control0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3111$6790'.
  Set init value: \csrbank8_width0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3109$6789'.
  Set init value: \csrbank8_width0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3106$6788'.
  Set init value: \csrbank8_period0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3104$6787'.
  Set init value: \csrbank8_period0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3102$6786'.
  Set init value: \csrbank8_enable0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3100$6785'.
  Set init value: \csrbank8_enable0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3098$6784'.
  Set init value: \csrbank7_width0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3096$6783'.
  Set init value: \csrbank7_width0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3093$6782'.
  Set init value: \csrbank7_period0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3091$6781'.
  Set init value: \csrbank7_period0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3089$6780'.
  Set init value: \csrbank7_enable0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3087$6779'.
  Set init value: \csrbank7_enable0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3085$6778'.
  Set init value: \csrbank6_width0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3083$6777'.
  Set init value: \csrbank6_width0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3080$6776'.
  Set init value: \csrbank6_period0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3078$6775'.
  Set init value: \csrbank6_period0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3076$6774'.
  Set init value: \csrbank6_enable0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3074$6773'.
  Set init value: \csrbank6_enable0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3072$6772'.
  Set init value: \csrbank5_width0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3070$6771'.
  Set init value: \csrbank5_width0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3067$6770'.
  Set init value: \csrbank5_period0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3065$6769'.
  Set init value: \csrbank5_period0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3063$6768'.
  Set init value: \csrbank5_enable0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3061$6767'.
  Set init value: \csrbank5_enable0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3058$6766'.
  Set init value: \csrbank4_out0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3056$6765'.
  Set init value: \csrbank4_out0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3053$6764'.
  Set init value: \csrbank3_out0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3051$6763'.
  Set init value: \csrbank3_out0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3048$6762'.
  Set init value: \csrbank2_out0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3046$6761'.
  Set init value: \csrbank2_out0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3043$6760'.
  Set init value: \csrbank1_rx_inband_status_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3041$6759'.
  Set init value: \csrbank1_rx_inband_status_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3039$6758'.
  Set init value: \csrbank1_mdio_w0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3037$6757'.
  Set init value: \csrbank1_mdio_w0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3035$6756'.
  Set init value: \csrbank1_mdio_r_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3033$6755'.
  Set init value: \csrbank1_mdio_r_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3031$6754'.
  Set init value: \csrbank1_crg_reset0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3029$6753'.
  Set init value: \csrbank1_crg_reset0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3026$6752'.
  Set init value: \csrbank0_scratch0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3024$6751'.
  Set init value: \csrbank0_scratch0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3022$6750'.
  Set init value: \csrbank0_reset0_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3020$6749'.
  Set init value: \csrbank0_reset0_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3018$6748'.
  Set init value: \csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3016$6747'.
  Set init value: \csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3005$6745'.
  Set init value: \colorlite_soc_rst = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3004$6744'.
  Set init value: \colorlite_scratch_storage = 305419896
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3003$6743'.
  Set init value: \colorlite_scratch_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3002$6742'.
  Set init value: \colorlite_reset_storage = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3001$6741'.
  Set init value: \colorlite_reset_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2978$6740'.
  Set init value: \colorlite_etherbone_tx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2976$6739'.
  Set init value: \colorlite_etherbone_tx_source_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2975$6738'.
  Set init value: \colorlite_etherbone_tx_source_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2974$6737'.
  Set init value: \colorlite_etherbone_tx_source_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2973$6736'.
  Set init value: \colorlite_etherbone_tx_source_source_param_src_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2972$6735'.
  Set init value: \colorlite_etherbone_tx_source_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2971$6734'.
  Set init value: \colorlite_etherbone_tx_source_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2970$6733'.
  Set init value: \colorlite_etherbone_tx_source_source_param_dst_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2969$6732'.
  Set init value: \colorlite_etherbone_tx_source_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2968$6731'.
  Set init value: \colorlite_etherbone_tx_source_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2967$6730'.
  Set init value: \colorlite_etherbone_tx_sink_sink_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2965$6729'.
  Set init value: \colorlite_etherbone_tx_sink_sink_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2964$6728'.
  Set init value: \colorlite_etherbone_tx_sink_sink_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2963$6727'.
  Set init value: \colorlite_etherbone_tx_sink_sink_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2962$6726'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_src_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2961$6725'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_pr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2960$6724'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_port_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2959$6723'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_pf = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2958$6722'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_nr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2957$6721'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2956$6720'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2955$6719'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_dst_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2954$6718'.
  Set init value: \colorlite_etherbone_tx_sink_sink_param_addr_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2953$6717'.
  Set init value: \colorlite_etherbone_tx_sink_sink_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2952$6716'.
  Set init value: \colorlite_etherbone_tx_sink_sink_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2951$6715'.
  Set init value: \colorlite_etherbone_tx_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2950$6714'.
  Set init value: \colorlite_etherbone_tx_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2949$6713'.
  Set init value: \colorlite_etherbone_tx_packetizer_sr = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2948$6712'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2947$6711'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2946$6710'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2944$6709'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2939$6704'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2938$6703'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2937$6702'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2936$6701'.
  Set init value: \colorlite_etherbone_tx_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2933$6699'.
  Set init value: \colorlite_etherbone_tx_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2920$6697'.
  Set init value: \colorlite_etherbone_tx_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2919$6696'.
  Set init value: \colorlite_etherbone_tx_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2918$6695'.
  Set init value: \colorlite_etherbone_tx_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2916$6694'.
  Set init value: \colorlite_etherbone_tx_packetizer_header = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2915$6693'.
  Set init value: \colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2914$6692'.
  Set init value: \colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2913$6691'.
  Set init value: \colorlite_etherbone_tx_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2912$6690'.
  Set init value: \colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2911$6689'.
  Set init value: \colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2910$6688'.
  Set init value: \colorlite_etherbone_tx_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2909$6687'.
  Set init value: \colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2908$6686'.
  Set init value: \colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2907$6685'.
  Set init value: \colorlite_etherbone_tx_packetizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2846$6684'.
  Set init value: \colorlite_etherbone_status1_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2843$6683'.
  Set init value: \colorlite_etherbone_status1_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2842$6682'.
  Set init value: \colorlite_etherbone_status0_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2839$6681'.
  Set init value: \colorlite_etherbone_status0_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2838$6680'.
  Set init value: \colorlite_etherbone_rx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2837$6679'.
  Set init value: \colorlite_etherbone_rx_source_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2811$6674'.
  Set init value: \colorlite_etherbone_rx_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2809$6672'.
  Set init value: \colorlite_etherbone_rx_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2808$6671'.
  Set init value: \colorlite_etherbone_rx_depacketizer_sr = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2807$6670'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2806$6669'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2805$6668'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2803$6667'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2795$6666'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2794$6665'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2793$6664'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2792$6663'.
  Set init value: \colorlite_etherbone_rx_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2790$6662'.
  Set init value: \colorlite_etherbone_rx_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2778$6660'.
  Set init value: \colorlite_etherbone_rx_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2777$6659'.
  Set init value: \colorlite_etherbone_rx_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2776$6658'.
  Set init value: \colorlite_etherbone_rx_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2775$6657'.
  Set init value: \colorlite_etherbone_rx_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2772$6656'.
  Set init value: \colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2771$6655'.
  Set init value: \colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2770$6654'.
  Set init value: \colorlite_etherbone_rx_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2769$6653'.
  Set init value: \colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2768$6652'.
  Set init value: \colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2767$6651'.
  Set init value: \colorlite_etherbone_rx_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2766$6650'.
  Set init value: \colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2765$6649'.
  Set init value: \colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2764$6648'.
  Set init value: \colorlite_etherbone_rx_depacketizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2703$6647'.
  Set init value: \colorlite_etherbone_request = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2701$6646'.
  Set init value: \colorlite_etherbone_record_source_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2692$6645'.
  Set init value: \colorlite_etherbone_record_source_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2691$6644'.
  Set init value: \colorlite_etherbone_record_source_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2686$6643'.
  Set init value: \colorlite_etherbone_record_sink_sink_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2684$6642'.
  Set init value: \colorlite_etherbone_record_sink_sink_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2683$6641'.
  Set init value: \colorlite_etherbone_record_sink_sink_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2682$6640'.
  Set init value: \colorlite_etherbone_record_sink_sink_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2681$6639'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_src_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2680$6638'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_pr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2679$6637'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_port_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2678$6636'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_pf = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2677$6635'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_nr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2676$6634'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2675$6633'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2674$6632'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_dst_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2673$6631'.
  Set init value: \colorlite_etherbone_record_sink_sink_param_addr_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2672$6630'.
  Set init value: \colorlite_etherbone_record_sink_sink_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2671$6629'.
  Set init value: \colorlite_etherbone_record_sink_sink_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2670$6628'.
  Set init value: \colorlite_etherbone_record_sender_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2668$6627'.
  Set init value: \colorlite_etherbone_record_sender_source_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2659$6626'.
  Set init value: \colorlite_etherbone_record_sender_source_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2657$6625'.
  Set init value: \colorlite_etherbone_record_sender_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2655$6623'.
  Set init value: \colorlite_etherbone_record_sender_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2653$6621'.
  Set init value: \colorlite_etherbone_record_sender_source_param_wcount = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2650$6618'.
  Set init value: \colorlite_etherbone_record_sender_source_param_rcount = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2645$6614'.
  Set init value: \colorlite_etherbone_record_sender_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2618$6612'.
  Set init value: \colorlite_etherbone_record_sender_payload_fifo_wrport_adr = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2596$6609'.
  Set init value: \colorlite_etherbone_record_sender_payload_fifo_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2591$6608'.
  Set init value: \colorlite_etherbone_record_sender_payload_fifo_produce = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2589$6607'.
  Set init value: \colorlite_etherbone_record_sender_payload_fifo_level0 = 5'00000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2577$6606'.
  Set init value: \colorlite_etherbone_record_sender_payload_fifo_consume = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2573$6605'.
  Set init value: \colorlite_etherbone_record_sender_param_fifo_wrport_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2549$6601'.
  Set init value: \colorlite_etherbone_record_sender_param_fifo_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2544$6600'.
  Set init value: \colorlite_etherbone_record_sender_param_fifo_produce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2542$6599'.
  Set init value: \colorlite_etherbone_record_sender_param_fifo_level0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2528$6598'.
  Set init value: \colorlite_etherbone_record_sender_param_fifo_consume = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2527$6597'.
  Set init value: \colorlite_etherbone_record_receiver_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2525$6596'.
  Set init value: \colorlite_etherbone_record_receiver_source_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2511$6595'.
  Set init value: \colorlite_etherbone_record_receiver_source_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2509$6594'.
  Set init value: \colorlite_etherbone_record_receiver_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2508$6593'.
  Set init value: \colorlite_etherbone_record_receiver_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2507$6592'.
  Set init value: \colorlite_etherbone_record_receiver_source_payload_addr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2506$6591'.
  Set init value: \colorlite_etherbone_record_receiver_source_param_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2505$6590'.
  Set init value: \colorlite_etherbone_record_receiver_source_param_count = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2504$6589'.
  Set init value: \colorlite_etherbone_record_receiver_source_param_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2503$6588'.
  Set init value: \colorlite_etherbone_record_receiver_source_param_base_addr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2502$6587'.
  Set init value: \colorlite_etherbone_record_receiver_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2480$6585'.
  Set init value: \colorlite_etherbone_record_receiver_sink_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2465$6584'.
  Set init value: \colorlite_etherbone_record_receiver_payload_fifo_wrport_adr = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2443$6581'.
  Set init value: \colorlite_etherbone_record_receiver_payload_fifo_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2438$6580'.
  Set init value: \colorlite_etherbone_record_receiver_payload_fifo_produce = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2436$6579'.
  Set init value: \colorlite_etherbone_record_receiver_payload_fifo_level0 = 5'00000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2424$6578'.
  Set init value: \colorlite_etherbone_record_receiver_payload_fifo_consume = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2420$6577'.
  Set init value: \colorlite_etherbone_record_receiver_param_fifo_wrport_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2386$6573'.
  Set init value: \colorlite_etherbone_record_receiver_param_fifo_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2381$6572'.
  Set init value: \colorlite_etherbone_record_receiver_param_fifo_produce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2379$6571'.
  Set init value: \colorlite_etherbone_record_receiver_param_fifo_level0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2355$6570'.
  Set init value: \colorlite_etherbone_record_receiver_param_fifo_consume = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2354$6569'.
  Set init value: \colorlite_etherbone_record_receiver_count_liteethetherbone_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2353$6568'.
  Set init value: \colorlite_etherbone_record_receiver_count_liteethetherbone_next_value = 9'000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2352$6567'.
  Set init value: \colorlite_etherbone_record_receiver_count = 9'000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2351$6566'.
  Set init value: \colorlite_etherbone_record_receiver_base_addr_update = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2350$6565'.
  Set init value: \colorlite_etherbone_record_receiver_base_addr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2349$6564'.
  Set init value: \colorlite_etherbone_record_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2348$6563'.
  Set init value: \colorlite_etherbone_record_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2347$6562'.
  Set init value: \colorlite_etherbone_record_packetizer_sr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2346$6561'.
  Set init value: \colorlite_etherbone_record_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2344$6560'.
  Set init value: \colorlite_etherbone_record_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2342$6559'.
  Set init value: \colorlite_etherbone_record_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2332$6549'.
  Set init value: \colorlite_etherbone_record_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2331$6548'.
  Set init value: \colorlite_etherbone_record_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2330$6547'.
  Set init value: \colorlite_etherbone_record_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2329$6546'.
  Set init value: \colorlite_etherbone_record_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2326$6544'.
  Set init value: \colorlite_etherbone_record_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2323$6543'.
  Set init value: \colorlite_etherbone_record_packetizer_sink_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2310$6542'.
  Set init value: \colorlite_etherbone_record_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2309$6541'.
  Set init value: \colorlite_etherbone_record_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2308$6540'.
  Set init value: \colorlite_etherbone_record_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2306$6539'.
  Set init value: \colorlite_etherbone_record_packetizer_header = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2305$6538'.
  Set init value: \colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce7 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2304$6537'.
  Set init value: \colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value7 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2303$6536'.
  Set init value: \colorlite_etherbone_record_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2302$6535'.
  Set init value: \colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2301$6534'.
  Set init value: \colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2300$6533'.
  Set init value: \colorlite_etherbone_record_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2299$6532'.
  Set init value: \colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value_ce6 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2298$6531'.
  Set init value: \colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value6 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2297$6530'.
  Set init value: \colorlite_etherbone_record_packetizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2296$6529'.
  Set init value: \colorlite_etherbone_record_last_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2295$6528'.
  Set init value: \colorlite_etherbone_record_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2294$6527'.
  Set init value: \colorlite_etherbone_record_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2293$6526'.
  Set init value: \colorlite_etherbone_record_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2292$6525'.
  Set init value: \colorlite_etherbone_record_depacketizer_sr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2291$6524'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2289$6523'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2287$6522'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2277$6521'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2276$6520'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2275$6519'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2274$6518'.
  Set init value: \colorlite_etherbone_record_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2271$6516'.
  Set init value: \colorlite_etherbone_record_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2254$6514'.
  Set init value: \colorlite_etherbone_record_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2253$6513'.
  Set init value: \colorlite_etherbone_record_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2252$6512'.
  Set init value: \colorlite_etherbone_record_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2251$6511'.
  Set init value: \colorlite_etherbone_record_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2248$6510'.
  Set init value: \colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce5 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2247$6509'.
  Set init value: \colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value5 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2246$6508'.
  Set init value: \colorlite_etherbone_record_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2245$6507'.
  Set init value: \colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2244$6506'.
  Set init value: \colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2243$6505'.
  Set init value: \colorlite_etherbone_record_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2242$6504'.
  Set init value: \colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value_ce4 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2241$6503'.
  Set init value: \colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value4 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2240$6502'.
  Set init value: \colorlite_etherbone_record_depacketizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2239$6501'.
  Set init value: \colorlite_etherbone_probe_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2235$6500'.
  Set init value: \colorlite_etherbone_probe_source_source_ready0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2216$6499'.
  Set init value: \colorlite_etherbone_probe_source_source_first0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2215$6498'.
  Set init value: \colorlite_etherbone_probe_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2214$6497'.
  Set init value: \colorlite_etherbone_probe_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2213$6496'.
  Set init value: \colorlite_etherbone_probe_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2212$6495'.
  Set init value: \colorlite_etherbone_probe_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2211$6494'.
  Set init value: \colorlite_etherbone_probe_source_param_src_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2210$6493'.
  Set init value: \colorlite_etherbone_probe_source_param_pr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2209$6492'.
  Set init value: \colorlite_etherbone_probe_source_param_port_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2208$6491'.
  Set init value: \colorlite_etherbone_probe_source_param_pf = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2207$6490'.
  Set init value: \colorlite_etherbone_probe_source_param_nr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2206$6489'.
  Set init value: \colorlite_etherbone_probe_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2205$6488'.
  Set init value: \colorlite_etherbone_probe_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2204$6487'.
  Set init value: \colorlite_etherbone_probe_source_param_dst_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2203$6486'.
  Set init value: \colorlite_etherbone_probe_source_param_addr_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2202$6485'.
  Set init value: \colorlite_etherbone_probe_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2201$6484'.
  Set init value: \colorlite_etherbone_probe_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2200$6483'.
  Set init value: \colorlite_etherbone_probe_sink_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2175$6481'.
  Set init value: \colorlite_etherbone_probe_sink_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2174$6480'.
  Set init value: \colorlite_etherbone_probe_sink_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2173$6479'.
  Set init value: \colorlite_etherbone_probe_sink_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2172$6478'.
  Set init value: \colorlite_etherbone_probe_sink_param_src_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2171$6477'.
  Set init value: \colorlite_etherbone_probe_sink_param_pr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2170$6476'.
  Set init value: \colorlite_etherbone_probe_sink_param_port_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2169$6475'.
  Set init value: \colorlite_etherbone_probe_sink_param_pf = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2168$6474'.
  Set init value: \colorlite_etherbone_probe_sink_param_nr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2167$6473'.
  Set init value: \colorlite_etherbone_probe_sink_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2166$6472'.
  Set init value: \colorlite_etherbone_probe_sink_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2165$6471'.
  Set init value: \colorlite_etherbone_probe_sink_param_dst_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2164$6470'.
  Set init value: \colorlite_etherbone_probe_sink_param_addr_size = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2163$6469'.
  Set init value: \colorlite_etherbone_probe_sink_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2162$6468'.
  Set init value: \colorlite_etherbone_probe_sink_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2161$6467'.
  Set init value: \colorlite_etherbone_probe_pipe_valid_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2159$6466'.
  Set init value: \colorlite_etherbone_probe_pipe_valid_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2158$6465'.
  Set init value: \colorlite_etherbone_probe_pipe_valid_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2157$6464'.
  Set init value: \colorlite_etherbone_probe_pipe_valid_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2156$6463'.
  Set init value: \colorlite_etherbone_probe_pipe_valid_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2155$6462'.
  Set init value: \colorlite_etherbone_probe_pipe_valid_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2144$6461'.
  Set init value: \colorlite_etherbone_probe_param_fifo_wrport_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2108$6457'.
  Set init value: \colorlite_etherbone_probe_param_fifo_produce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2107$6456'.
  Set init value: \colorlite_etherbone_probe_param_fifo_level = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2083$6455'.
  Set init value: \colorlite_etherbone_probe_param_fifo_consume = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2082$6454'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2080$6453'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2079$6452'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2078$6451'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_addr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2077$6450'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2076$6449'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2075$6448'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2074$6447'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_base_addr = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2073$6446'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2070$6444'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2060$6443'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_data_update = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2059$6442'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_bus_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2058$6441'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_bus_stb = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2057$6440'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2055$6439'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2053$6438'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_bus_cyc = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2050$6435'.
  Set init value: \colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2048$6434'.
  Set init value: \colorlite_etherbone_internal_port_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2046$6433'.
  Set init value: \colorlite_etherbone_internal_port_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2045$6432'.
  Set init value: \colorlite_etherbone_internal_port_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2044$6431'.
  Set init value: \colorlite_etherbone_internal_port_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2043$6430'.
  Set init value: \colorlite_etherbone_internal_port_source_param_src_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2042$6429'.
  Set init value: \colorlite_etherbone_internal_port_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2041$6428'.
  Set init value: \colorlite_etherbone_internal_port_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2040$6427'.
  Set init value: \colorlite_etherbone_internal_port_source_param_dst_port = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2039$6426'.
  Set init value: \colorlite_etherbone_internal_port_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2038$6425'.
  Set init value: \colorlite_etherbone_internal_port_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2026$6424'.
  Set init value: \colorlite_etherbone_grant = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2025$6423'.
  Set init value: \colorlite_etherbone_dispatcher_sel_ongoing = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2024$6422'.
  Set init value: \colorlite_etherbone_dispatcher_sel1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2022$6421'.
  Set init value: \colorlite_etherbone_dispatcher_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2019$6420'.
  Set init value: \colorlite_etherbone_dispatcher_first = 1'1
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2018$6419'.
  Set init value: \colorlite_ethcore_tx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2016$6418'.
  Set init value: \colorlite_ethcore_tx_source_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2015$6417'.
  Set init value: \colorlite_ethcore_tx_source_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2014$6416'.
  Set init value: \colorlite_ethcore_tx_source_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2013$6415'.
  Set init value: \colorlite_ethcore_tx_source_source_param_protocol = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2012$6414'.
  Set init value: \colorlite_ethcore_tx_source_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2011$6413'.
  Set init value: \colorlite_ethcore_tx_source_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2010$6412'.
  Set init value: \colorlite_ethcore_tx_source_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2009$6411'.
  Set init value: \colorlite_ethcore_tx_source_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1997$6410'.
  Set init value: \colorlite_ethcore_tx_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1996$6409'.
  Set init value: \colorlite_ethcore_tx_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1995$6408'.
  Set init value: \colorlite_ethcore_tx_packetizer_sr = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1994$6407'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1993$6406'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1992$6405'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1990$6404'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1986$6400'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1985$6399'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1984$6398'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1983$6397'.
  Set init value: \colorlite_ethcore_tx_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1980$6395'.
  Set init value: \colorlite_ethcore_tx_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1970$6393'.
  Set init value: \colorlite_ethcore_tx_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1969$6392'.
  Set init value: \colorlite_ethcore_tx_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1968$6391'.
  Set init value: \colorlite_ethcore_tx_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1966$6390'.
  Set init value: \colorlite_ethcore_tx_packetizer_header = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1965$6389'.
  Set init value: \colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1964$6388'.
  Set init value: \colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1963$6387'.
  Set init value: \colorlite_ethcore_tx_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1962$6386'.
  Set init value: \colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1961$6385'.
  Set init value: \colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1960$6384'.
  Set init value: \colorlite_ethcore_tx_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1959$6383'.
  Set init value: \colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1958$6382'.
  Set init value: \colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1957$6381'.
  Set init value: \colorlite_ethcore_tx_packetizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1956$6380'.
  Set init value: \colorlite_ethcore_rx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1954$6379'.
  Set init value: \colorlite_ethcore_rx_source_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1947$6378'.
  Set init value: \colorlite_ethcore_rx_source_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1935$6376'.
  Set init value: \colorlite_ethcore_rx_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1933$6374'.
  Set init value: \colorlite_ethcore_rx_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1932$6373'.
  Set init value: \colorlite_ethcore_rx_depacketizer_sr = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1931$6372'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1930$6371'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1929$6370'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1927$6369'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1922$6368'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1921$6367'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1920$6366'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1919$6365'.
  Set init value: \colorlite_ethcore_rx_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1917$6364'.
  Set init value: \colorlite_ethcore_rx_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1906$6362'.
  Set init value: \colorlite_ethcore_rx_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1905$6361'.
  Set init value: \colorlite_ethcore_rx_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1904$6360'.
  Set init value: \colorlite_ethcore_rx_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1903$6359'.
  Set init value: \colorlite_ethcore_rx_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1900$6358'.
  Set init value: \colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1899$6357'.
  Set init value: \colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1898$6356'.
  Set init value: \colorlite_ethcore_rx_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1897$6355'.
  Set init value: \colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1896$6354'.
  Set init value: \colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1895$6353'.
  Set init value: \colorlite_ethcore_rx_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1894$6352'.
  Set init value: \colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1893$6351'.
  Set init value: \colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1892$6350'.
  Set init value: \colorlite_ethcore_rx_depacketizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1891$6349'.
  Set init value: \colorlite_ethcore_rx_count_liteethudp_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1890$6348'.
  Set init value: \colorlite_ethcore_rx_count_liteethudp_next_value = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1889$6347'.
  Set init value: \colorlite_ethcore_rx_count = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1888$6346'.
  Set init value: \colorlite_ethcore_mac_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1887$6345'.
  Set init value: \colorlite_ethcore_mac_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1886$6344'.
  Set init value: \colorlite_ethcore_mac_packetizer_sr = 112'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1885$6343'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1883$6342'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1881$6341'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1880$6340'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1879$6339'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1878$6338'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1877$6337'.
  Set init value: \colorlite_ethcore_mac_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1874$6335'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1865$6334'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1864$6333'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1863$6332'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_payload_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1862$6331'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_payload_sender_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1861$6330'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1860$6329'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_payload_ethernet_type = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1859$6328'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1858$6327'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1857$6326'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1856$6325'.
  Set init value: \colorlite_ethcore_mac_packetizer_sink_d_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1854$6324'.
  Set init value: \colorlite_ethcore_mac_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1853$6323'.
  Set init value: \colorlite_ethcore_mac_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1852$6322'.
  Set init value: \colorlite_ethcore_mac_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1850$6321'.
  Set init value: \colorlite_ethcore_mac_packetizer_header = 112'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1849$6320'.
  Set init value: \colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1848$6319'.
  Set init value: \colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1847$6318'.
  Set init value: \colorlite_ethcore_mac_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1846$6317'.
  Set init value: \colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1845$6316'.
  Set init value: \colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1844$6315'.
  Set init value: \colorlite_ethcore_mac_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1843$6314'.
  Set init value: \colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1842$6313'.
  Set init value: \colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1841$6312'.
  Set init value: \colorlite_ethcore_mac_packetizer_count = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1840$6311'.
  Set init value: \colorlite_ethcore_mac_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1839$6310'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sr_shift_leftover = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1838$6309'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1837$6308'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sr = 112'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1836$6307'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1832$6306'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1829$6305'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1828$6304'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1827$6303'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1826$6302'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1825$6301'.
  Set init value: \colorlite_ethcore_mac_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1822$6299'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1816$6298'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1815$6297'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1814$6296'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1813$6295'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1812$6294'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1811$6293'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1810$6292'.
  Set init value: \colorlite_ethcore_mac_depacketizer_sink_d_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1808$6291'.
  Set init value: \colorlite_ethcore_mac_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1807$6290'.
  Set init value: \colorlite_ethcore_mac_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1806$6289'.
  Set init value: \colorlite_ethcore_mac_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1805$6288'.
  Set init value: \colorlite_ethcore_mac_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1802$6287'.
  Set init value: \colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1801$6286'.
  Set init value: \colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1800$6285'.
  Set init value: \colorlite_ethcore_mac_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1799$6284'.
  Set init value: \colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1798$6283'.
  Set init value: \colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1797$6282'.
  Set init value: \colorlite_ethcore_mac_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1796$6281'.
  Set init value: \colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1795$6280'.
  Set init value: \colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1794$6279'.
  Set init value: \colorlite_ethcore_mac_depacketizer_count = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1793$6278'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1791$6277'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_payload_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1790$6276'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_payload_sender_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1789$6275'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1788$6274'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1787$6273'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1786$6272'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1785$6271'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1784$6270'.
  Set init value: \colorlite_ethcore_mac_crossbar_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1782$6269'.
  Set init value: \colorlite_ethcore_mac_crossbar_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1773$6268'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1770$6267'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1769$6266'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1768$6265'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1767$6264'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1765$6263'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1758$6261'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1757$6260'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1756$6259'.
  Set init value: \colorlite_ethcore_mac_core_tx_preamble_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1755$6258'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1753$6257'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1752$6256'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1751$6255'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1750$6254'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1749$6253'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1747$6252'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1741$6251'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1740$6250'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1738$6249'.
  Set init value: \colorlite_ethcore_mac_core_tx_padding_counter = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1723$6248'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1721$6247'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1720$6246'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1719$6245'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1718$6244'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1717$6243'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1715$6242'.
  Set init value: \colorlite_ethcore_mac_core_tx_last_be_last_handler_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1709$6241'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1707$6240'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_source_payload_last_be = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1706$6239'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_source_payload_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1705$6238'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_source_payload_data = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1704$6237'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1703$6236'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1701$6235'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1695$6234'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1694$6233'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1693$6232'.
  Set init value: \colorlite_ethcore_mac_core_tx_gap_counter = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1692$6231'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_value = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1691$6230'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1682$6229'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1681$6228'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1680$6227'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1679$6226'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1678$6225'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1669$6224'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1663$6223'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_reset = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1662$6222'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1661$6221'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1659$6220'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1658$6219'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1657$6218'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1656$6217'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1655$6216'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1645$6215'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1642$6214'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1639$6213'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1636$6212'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1635$6211'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1634$6210'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1633$6209'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1632$6208'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1630$6207'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1629$6206'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1628$6205'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_crc_packet = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1627$6204'.
  Set init value: \colorlite_ethcore_mac_core_tx_crc_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1603$6203'.
  Set init value: \colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data = 10'0000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1598$6202'.
  Set init value: \colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1595$6201'.
  Set init value: \colorlite_ethcore_mac_core_tx_converter_converter_mux = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1560$6200'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1555$6199'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1553$6198'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1552$6197'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1550$6196'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1548$6195'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1547$6194'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1535$6193'.
  Set init value: \colorlite_ethcore_mac_core_tx_cdc_cdc_dout = 42'000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1513$6192'.
  Set init value: \colorlite_ethcore_mac_core_rx_preamble_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1510$6191'.
  Set init value: \colorlite_ethcore_mac_core_rx_preamble_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1508$6190'.
  Set init value: \colorlite_ethcore_mac_core_rx_preamble_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1507$6189'.
  Set init value: \colorlite_ethcore_mac_core_rx_preamble_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1505$6188'.
  Set init value: \colorlite_ethcore_mac_core_rx_preamble_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1498$6186'.
  Set init value: \colorlite_ethcore_mac_core_rx_preamble_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1481$6185'.
  Set init value: \colorlite_ethcore_mac_core_rx_last_be_source_payload_last_be = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1462$6184'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1461$6183'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1460$6182'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1450$6181'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_converter_strobe_all = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1447$6180'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1446$6179'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1445$6178'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_converter_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1444$6177'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_converter_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1437$6176'.
  Set init value: \colorlite_ethcore_mac_core_rx_converter_converter_demux = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1404$6175'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1399$6174'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1397$6173'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1396$6172'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1394$6171'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1392$6170'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1391$6169'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1379$6168'.
  Set init value: \colorlite_ethcore_mac_core_rx_cdc_cdc_dout = 42'000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1371$6167'.
  Set init value: \colorlite_ethcore_mac_core_pulsesynchronizer1_toggle_o_r = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1369$6166'.
  Set init value: \colorlite_ethcore_mac_core_pulsesynchronizer1_toggle_i = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1366$6165'.
  Set init value: \colorlite_ethcore_mac_core_pulsesynchronizer0_toggle_o_r = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1364$6164'.
  Set init value: \colorlite_ethcore_mac_core_pulsesynchronizer0_toggle_i = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1361$6163'.
  Set init value: \colorlite_ethcore_mac_core_preamble_errors_status = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1357$6162'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1349$6161'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1343$6160'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1333$6158'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1332$6157'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_level = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1320$6156'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1319$6155'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1317$6154'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1316$6153'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1314$6152'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1311$6151'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1305$6150'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1304$6149'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1303$6148'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1302$6147'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_fifo_reset = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1298$6146'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1297$6145'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1296$6144'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reset = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1295$6143'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1292$6142'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1289$6141'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1286$6140'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1283$6139'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1282$6138'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1281$6137'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1280$6136'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1279$6135'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1277$6134'.
  Set init value: \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1275$6133'.
  Set init value: \colorlite_ethcore_mac_core_crc_errors_status = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1260$6132'.
  Set init value: \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1258$6131'.
  Set init value: \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1257$6130'.
  Set init value: \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1256$6129'.
  Set init value: \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1255$6128'.
  Set init value: \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1254$6127'.
  Set init value: \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1246$6126'.
  Set init value: \colorlite_ethcore_ip_tx_target_unreachable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1245$6125'.
  Set init value: \colorlite_ethcore_ip_tx_target_mac_liteethip_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1244$6124'.
  Set init value: \colorlite_ethcore_ip_tx_target_mac_liteethip_next_value = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1243$6123'.
  Set init value: \colorlite_ethcore_ip_tx_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1241$6122'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_valid0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1238$6121'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_payload_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1237$6120'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_payload_sender_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1235$6119'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_payload_last_be0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1234$6118'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_payload_ethernet_type = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1232$6117'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_payload_error0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1230$6116'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_payload_data0 = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1225$6115'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_last0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1223$6114'.
  Set init value: \colorlite_ethcore_ip_tx_source_source_first0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1201$6113'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1199$6112'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1198$6111'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1197$6110'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1196$6109'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_param_protocol = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1195$6108'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1194$6107'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1193$6106'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1192$6105'.
  Set init value: \colorlite_ethcore_ip_tx_pipe_valid_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1181$6104'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1180$6103'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1179$6102'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_sr = 160'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1178$6101'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1177$6100'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1174$6097'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1171$6095'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1170$6094'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1169$6093'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1168$6092'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1167$6091'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1164$6089'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1149$6087'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1148$6086'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1147$6085'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1145$6084'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_header = 160'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1144$6083'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1143$6082'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1142$6081'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1141$6080'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1140$6079'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1139$6078'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1138$6077'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1137$6076'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1136$6075'.
  Set init value: \colorlite_ethcore_ip_tx_packetizer_count = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1125$6074'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next8 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1124$6073'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next7 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1123$6072'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next6 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1122$6071'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next5 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1121$6070'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next4 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1120$6069'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next3 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1119$6068'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next2 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1118$6067'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next1 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1117$6066'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next0 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1112$6064'.
  Set init value: \colorlite_ethcore_ip_tx_liteethipv4checksum_counter = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1101$6054'.
  Set init value: \colorlite_ethcore_ip_rx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1069$6052'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next9 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1068$6051'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next8 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1067$6050'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next7 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1066$6049'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next6 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1065$6048'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next5 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1064$6047'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next4 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1063$6046'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next3 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1062$6045'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next2 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1061$6044'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next1 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1060$6043'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next0 = 17'00000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1055$6041'.
  Set init value: \colorlite_ethcore_ip_rx_liteethipv4checksum_counter = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1044$6030'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1042$6028'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1041$6027'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_sr = 160'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1040$6026'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1039$6025'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1038$6024'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1036$6023'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1026$6022'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1025$6021'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1024$6020'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1023$6019'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1021$6018'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1010$6016'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1009$6015'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1008$6014'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1007$6013'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1004$6012'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1003$6011'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1002$6010'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1001$6009'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1000$6008'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:999$6007'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:998$6006'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:997$6005'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:996$6004'.
  Set init value: \colorlite_ethcore_ip_rx_depacketizer_count = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:994$6003'.
  Set init value: \colorlite_ethcore_ip_port_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:992$6002'.
  Set init value: \colorlite_ethcore_ip_port_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:991$6001'.
  Set init value: \colorlite_ethcore_ip_port_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:990$6000'.
  Set init value: \colorlite_ethcore_ip_port_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:989$5999'.
  Set init value: \colorlite_ethcore_ip_port_source_param_protocol = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:988$5998'.
  Set init value: \colorlite_ethcore_ip_port_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:987$5997'.
  Set init value: \colorlite_ethcore_ip_port_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:986$5996'.
  Set init value: \colorlite_ethcore_ip_port_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:985$5995'.
  Set init value: \colorlite_ethcore_ip_port_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:983$5994'.
  Set init value: \colorlite_ethcore_ip_port_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:974$5993'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:972$5992'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_payload_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:971$5991'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_payload_sender_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:970$5990'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:969$5989'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_payload_ethernet_type = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:968$5988'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:967$5987'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:966$5986'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:965$5985'.
  Set init value: \colorlite_ethcore_ip_mac_port_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:963$5984'.
  Set init value: \colorlite_ethcore_ip_mac_port_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:954$5983'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:952$5982'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:951$5981'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:950$5980'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:949$5979'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_param_protocol = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:948$5978'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:947$5977'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:946$5976'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:945$5975'.
  Set init value: \colorlite_ethcore_ip_crossbar_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:943$5974'.
  Set init value: \colorlite_ethcore_ip_crossbar_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:934$5973'.
  Set init value: \colorlite_ethcore_icmp_tx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:929$5972'.
  Set init value: \colorlite_ethcore_icmp_tx_source_source_param_protocol = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:928$5971'.
  Set init value: \colorlite_ethcore_icmp_tx_source_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:927$5970'.
  Set init value: \colorlite_ethcore_icmp_tx_source_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:911$5969'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:910$5968'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:909$5967'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_sr = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:908$5966'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:907$5965'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:906$5964'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:904$5963'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:900$5959'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:899$5958'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:898$5957'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:897$5956'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:894$5954'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:884$5952'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:883$5951'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:882$5950'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:880$5949'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_header = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:879$5948'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:878$5947'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:877$5946'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:876$5945'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:875$5944'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:874$5943'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:873$5942'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:872$5941'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:871$5940'.
  Set init value: \colorlite_ethcore_icmp_tx_packetizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:870$5939'.
  Set init value: \colorlite_ethcore_icmp_rx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:847$5937'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:845$5935'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:844$5934'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_sr = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:843$5933'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:842$5932'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:841$5931'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:839$5930'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:834$5929'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:833$5928'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:832$5927'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:831$5926'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:829$5925'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:818$5923'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:817$5922'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:816$5921'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:815$5920'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:812$5919'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:811$5918'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:810$5917'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:809$5916'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:808$5915'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:807$5914'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:806$5913'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:805$5912'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:804$5911'.
  Set init value: \colorlite_ethcore_icmp_rx_depacketizer_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:803$5910'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:801$5909'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:800$5908'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:799$5907'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:798$5906'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_param_protocol = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:797$5905'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:796$5904'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:795$5903'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:794$5902'.
  Set init value: \colorlite_ethcore_icmp_ip_port_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:792$5901'.
  Set init value: \colorlite_ethcore_icmp_ip_port_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:770$5900'.
  Set init value: \colorlite_ethcore_icmp_echo_source_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:764$5899'.
  Set init value: \colorlite_ethcore_icmp_echo_source_param_msgtype = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:756$5898'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:754$5897'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:753$5896'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:752$5895'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:751$5894'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_param_quench = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:750$5893'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_param_msgtype = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:749$5892'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_param_length = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:748$5891'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_param_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:747$5890'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_param_code = 8'00000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:746$5889'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_param_checksum = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:745$5888'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:744$5887'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_sink_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:743$5886'.
  Set init value: \colorlite_ethcore_icmp_echo_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:728$5885'.
  Set init value: \colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr = 5'00000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:706$5882'.
  Set init value: \colorlite_ethcore_icmp_echo_payload_fifo_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:701$5881'.
  Set init value: \colorlite_ethcore_icmp_echo_payload_fifo_produce = 5'00000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:699$5880'.
  Set init value: \colorlite_ethcore_icmp_echo_payload_fifo_level0 = 6'000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:687$5879'.
  Set init value: \colorlite_ethcore_icmp_echo_payload_fifo_consume = 5'00000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:683$5878'.
  Set init value: \colorlite_ethcore_icmp_echo_param_fifo_wrport_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:655$5874'.
  Set init value: \colorlite_ethcore_icmp_echo_param_fifo_readable = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:650$5873'.
  Set init value: \colorlite_ethcore_icmp_echo_param_fifo_produce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:648$5872'.
  Set init value: \colorlite_ethcore_icmp_echo_param_fifo_level0 = 2'00
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:630$5871'.
  Set init value: \colorlite_ethcore_icmp_echo_param_fifo_consume = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:617$5870'.
  Set init value: \colorlite_ethcore_crossbar_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:607$5869'.
  Set init value: \colorlite_ethcore_arp_tx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:605$5868'.
  Set init value: \colorlite_ethcore_arp_tx_source_source_payload_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:604$5867'.
  Set init value: \colorlite_ethcore_arp_tx_source_source_payload_sender_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:602$5866'.
  Set init value: \colorlite_ethcore_arp_tx_source_source_payload_ethernet_type = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:596$5865'.
  Set init value: \colorlite_ethcore_arp_tx_sink_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:589$5864'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:588$5863'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sr_load = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:587$5862'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sr = 224'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:586$5861'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:585$5860'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:582$5857'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:579$5855'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:578$5854'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:577$5853'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:576$5852'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:575$5851'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:573$5849'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sink_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:572$5848'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:571$5847'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:568$5844'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:562$5843'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_sink_param_opcode = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:557$5842'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:556$5841'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:555$5840'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:553$5839'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_header = 224'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:552$5838'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:551$5837'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:550$5836'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:549$5835'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:548$5834'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:547$5833'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:546$5832'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:545$5831'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:544$5830'.
  Set init value: \colorlite_ethcore_arp_tx_packetizer_count = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:543$5829'.
  Set init value: \colorlite_ethcore_arp_tx_counter_liteetharp_next_value_ce = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:542$5828'.
  Set init value: \colorlite_ethcore_arp_tx_counter_liteetharp_next_value = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:541$5827'.
  Set init value: \colorlite_ethcore_arp_tx_counter = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:540$5826'.
  Set init value: \colorlite_ethcore_arp_table_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:538$5825'.
  Set init value: \colorlite_ethcore_arp_table_source_payload_request = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:537$5824'.
  Set init value: \colorlite_ethcore_arp_table_source_payload_reply = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:536$5823'.
  Set init value: \colorlite_ethcore_arp_table_source_payload_mac_address = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:535$5822'.
  Set init value: \colorlite_ethcore_arp_table_source_payload_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:524$5818'.
  Set init value: \colorlite_ethcore_arp_table_response_response_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:523$5817'.
  Set init value: \colorlite_ethcore_arp_table_response_response_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:522$5816'.
  Set init value: \colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:521$5815'.
  Set init value: \colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:520$5814'.
  Set init value: \colorlite_ethcore_arp_table_response_response_payload_mac_address = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:519$5813'.
  Set init value: \colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:518$5812'.
  Set init value: \colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:517$5811'.
  Set init value: \colorlite_ethcore_arp_table_response_response_payload_failed = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:514$5810'.
  Set init value: \colorlite_ethcore_arp_table_request_timer_count = 22'1111010000100100000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:513$5809'.
  Set init value: \colorlite_ethcore_arp_table_request_request_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:512$5808'.
  Set init value: \colorlite_ethcore_arp_table_request_request_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:510$5807'.
  Set init value: \colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:509$5806'.
  Set init value: \colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:508$5805'.
  Set init value: \colorlite_ethcore_arp_table_request_pending = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:507$5804'.
  Set init value: \colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:506$5803'.
  Set init value: \colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:505$5802'.
  Set init value: \colorlite_ethcore_arp_table_request_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:504$5801'.
  Set init value: \colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:503$5800'.
  Set init value: \colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:502$5799'.
  Set init value: \colorlite_ethcore_arp_table_request_counter = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:501$5798'.
  Set init value: \colorlite_ethcore_arp_table_cache_wait = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:500$5797'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:499$5796'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:498$5795'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_payload_mac_address = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:497$5794'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_payload_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:496$5793'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:495$5792'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:494$5791'.
  Set init value: \colorlite_ethcore_arp_table_cache_update_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:493$5790'.
  Set init value: \colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:492$5789'.
  Set init value: \colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:491$5788'.
  Set init value: \colorlite_ethcore_arp_table_cache_search_count = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:490$5787'.
  Set init value: \colorlite_ethcore_arp_table_cache_response_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:489$5786'.
  Set init value: \colorlite_ethcore_arp_table_cache_response_payload_mac_address = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:488$5785'.
  Set init value: \colorlite_ethcore_arp_table_cache_response_payload_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:487$5784'.
  Set init value: \colorlite_ethcore_arp_table_cache_request_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:486$5783'.
  Set init value: \colorlite_ethcore_arp_table_cache_request_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:485$5782'.
  Set init value: \colorlite_ethcore_arp_table_cache_request_payload_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:484$5781'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_wr_port_we = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:483$5780'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_wr_port_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:482$5779'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:481$5778'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:480$5777'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w = 81'000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:478$5776'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_wr_port_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:473$5775'.
  Set init value: \colorlite_ethcore_arp_table_cache_mem_rd_port_adr = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:472$5774'.
  Set init value: \colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:471$5773'.
  Set init value: \colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:470$5772'.
  Set init value: \colorlite_ethcore_arp_table_cache_error = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:467$5770'.
  Set init value: \colorlite_ethcore_arp_table_cache_count = 26'10011000100101101000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:465$5768'.
  Set init value: \colorlite_ethcore_arp_rx_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:464$5767'.
  Set init value: \colorlite_ethcore_arp_rx_source_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:462$5766'.
  Set init value: \colorlite_ethcore_arp_rx_source_source_payload_request = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:461$5765'.
  Set init value: \colorlite_ethcore_arp_rx_source_source_payload_reply = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:446$5762'.
  Set init value: \colorlite_ethcore_arp_rx_request = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:445$5761'.
  Set init value: \colorlite_ethcore_arp_rx_reply = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:444$5760'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_was_in_copy = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:442$5758'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_sr_shift = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:441$5757'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_sr = 224'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:440$5756'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:439$5755'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:438$5754'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:436$5753'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:426$5752'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_last_s = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:425$5751'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_last_b = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:424$5750'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_last_a = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:423$5749'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:421$5748'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:410$5746'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_is_ongoing3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:409$5745'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_is_ongoing2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:408$5744'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_is_ongoing1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:407$5743'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_is_ongoing0 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:404$5742'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:403$5741'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:402$5740'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:401$5739'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:400$5738'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:399$5737'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_delayed_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:398$5736'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:397$5735'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:396$5734'.
  Set init value: \colorlite_ethcore_arp_rx_depacketizer_count = 3'000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:395$5733'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_valid = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:393$5732'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_payload_target_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:392$5731'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_payload_sender_mac = 48'000000000000000000000000000000000000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:391$5730'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_payload_last_be = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:390$5729'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_payload_ethernet_type = 16'0000000000000000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:389$5728'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_payload_error = 4'0000
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:388$5727'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_payload_data = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:387$5726'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_last = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:386$5725'.
  Set init value: \colorlite_ethcore_arp_mac_port_source_first = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:384$5724'.
  Set init value: \colorlite_ethcore_arp_mac_port_sink_ready = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:372$5723'.
  Set init value: \colorlite_bus_errors_re = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:371$5722'.
  Set init value: \colorlite_bus_errors = 0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3641$7065'.
  Set init value: \wishbone2csr_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3640$7064'.
  Set init value: \wishbone2csr_next_state = 1'0
Found init rule in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3635$7063'.
  Set init value: \spiflash_xfer_enable = 1'0

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~772 debug messages>

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3633$7062'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3632$7061'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3631$7060'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3628$7059'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3626$7058'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3625$7057'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3624$7056'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3623$7055'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3622$7054'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3621$7053'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3620$7052'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3613$7051'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3612$7050'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3611$7049'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3610$7048'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3609$7047'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3608$7046'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3604$7045'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3602$7044'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3601$7043'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3600$7042'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3597$7041'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3596$7040'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3595$7039'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3594$7038'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3593$7037'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3590$7036'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3589$7035'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3588$7034'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3587$7033'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3489$7032'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3488$7031'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3486$7030'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3485$7029'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3484$7028'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3482$7027'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3481$7026'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3479$7025'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3478$7024'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3477$7023'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3475$7022'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3474$7021'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3473$7020'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3471$7019'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3470$7018'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3468$7017'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3467$7016'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3466$7015'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3464$7014'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3463$7013'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3462$7012'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3460$7011'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3459$7010'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3457$7009'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3456$7008'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3455$7007'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3453$7006'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3452$7005'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3451$7004'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3449$7003'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3448$7002'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3446$7001'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3443$7000'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3441$6999'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3440$6998'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3439$6997'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3438$6996'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3437$6995'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3436$6994'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3435$6993'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3434$6992'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3433$6991'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3432$6990'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3431$6989'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3430$6988'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3429$6987'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3428$6986'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3426$6985'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3425$6984'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3424$6983'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3423$6982'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3421$6981'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3420$6980'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3419$6979'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3418$6978'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3417$6977'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3416$6976'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3415$6975'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3414$6974'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3413$6973'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3412$6972'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3411$6971'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3410$6970'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3408$6969'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3407$6968'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3406$6967'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3405$6966'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3404$6965'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3403$6964'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3402$6963'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3401$6962'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3400$6961'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3399$6960'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3398$6959'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3397$6958'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3394$6957'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3393$6956'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3390$6955'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3389$6954'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3388$6953'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3387$6952'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3386$6951'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3385$6950'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3384$6949'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3383$6948'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3382$6947'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3381$6946'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3378$6945'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3377$6944'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3376$6943'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3375$6942'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3374$6941'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3373$6940'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3372$6939'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3371$6938'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3370$6937'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3369$6936'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3368$6935'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3365$6934'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3364$6933'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3361$6932'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3360$6931'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3359$6930'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3358$6929'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3357$6928'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3356$6927'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3354$6926'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3353$6925'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3352$6924'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3351$6923'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3350$6922'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3349$6921'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3348$6920'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3347$6919'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3346$6918'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3345$6917'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3344$6916'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3343$6915'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3341$6914'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3340$6913'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3339$6912'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3338$6911'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3337$6910'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3336$6909'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3335$6908'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3334$6907'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3333$6906'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3332$6905'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3331$6904'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3330$6903'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3329$6902'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3328$6901'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3327$6900'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3326$6899'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3325$6898'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3324$6897'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3323$6896'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3322$6895'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3321$6894'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3320$6893'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3319$6892'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3318$6891'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3317$6890'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3316$6889'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3315$6888'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3314$6887'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3313$6886'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3312$6885'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3311$6884'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3310$6883'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3309$6882'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3308$6881'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3307$6880'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3306$6879'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3305$6878'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3304$6877'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3303$6876'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3302$6875'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3301$6874'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3300$6873'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3299$6872'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3298$6871'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3297$6870'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3296$6869'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3295$6868'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3294$6867'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3292$6866'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3291$6865'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3290$6864'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3289$6863'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3287$6862'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3286$6861'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3282$6860'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3277$6859'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3272$6858'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3267$6857'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3262$6856'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3257$6855'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3252$6854'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3247$6853'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3245$6852'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3244$6851'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3243$6850'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3238$6849'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3236$6848'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3232$6847'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3230$6846'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3223$6845'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3220$6844'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3219$6843'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3218$6842'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3217$6841'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3216$6840'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3215$6839'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3214$6838'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3213$6837'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3212$6836'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3211$6835'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3210$6834'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3209$6833'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3208$6832'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3207$6831'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3206$6830'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3201$6829'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3200$6828'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3198$6827'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3197$6826'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3196$6825'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3194$6824'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3186$6823'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3183$6822'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3182$6821'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3179$6820'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3178$6819'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3175$6818'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3174$6817'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3171$6816'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3168$6815'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3162$6814'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3161$6813'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3160$6812'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3159$6811'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3157$6810'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3156$6809'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3149$6808'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3148$6807'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3144$6806'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3142$6805'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3140$6804'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3138$6803'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3136$6802'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3134$6801'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3132$6800'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3130$6799'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3128$6798'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3126$6797'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3124$6796'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3122$6795'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3120$6794'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3118$6793'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3116$6792'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3114$6791'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3111$6790'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3109$6789'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3106$6788'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3104$6787'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3102$6786'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3100$6785'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3098$6784'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3096$6783'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3093$6782'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3091$6781'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3089$6780'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3087$6779'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3085$6778'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3083$6777'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3080$6776'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3078$6775'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3076$6774'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3074$6773'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3072$6772'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3070$6771'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3067$6770'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3065$6769'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3063$6768'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3061$6767'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3058$6766'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3056$6765'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3053$6764'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3051$6763'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3048$6762'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3046$6761'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3043$6760'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3041$6759'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3039$6758'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3037$6757'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3035$6756'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3033$6755'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3031$6754'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3029$6753'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3026$6752'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3024$6751'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3022$6750'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3020$6749'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3018$6748'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3016$6747'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3014$6746'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3005$6745'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3004$6744'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3003$6743'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3002$6742'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3001$6741'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2978$6740'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2976$6739'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2975$6738'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2974$6737'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2973$6736'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2972$6735'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2971$6734'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2970$6733'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2969$6732'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2968$6731'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2967$6730'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2965$6729'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2964$6728'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2963$6727'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2962$6726'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2961$6725'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2960$6724'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2959$6723'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2958$6722'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2957$6721'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2956$6720'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2955$6719'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2954$6718'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2953$6717'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2952$6716'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2951$6715'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2950$6714'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2949$6713'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2948$6712'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2947$6711'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2946$6710'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2944$6709'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2943$6708'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2942$6707'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2941$6706'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2940$6705'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2939$6704'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2938$6703'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2937$6702'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2936$6701'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2935$6700'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2933$6699'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2931$6698'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2920$6697'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2919$6696'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2918$6695'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2916$6694'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2915$6693'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2914$6692'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2913$6691'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2912$6690'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2911$6689'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2910$6688'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2909$6687'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2908$6686'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2907$6685'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2846$6684'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2843$6683'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2842$6682'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2839$6681'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2838$6680'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2837$6679'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2835$6678'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2831$6677'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2825$6676'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2823$6675'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2811$6674'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2810$6673'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2809$6672'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2808$6671'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2807$6670'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2806$6669'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2805$6668'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2803$6667'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2795$6666'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2794$6665'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2793$6664'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2792$6663'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2790$6662'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2780$6661'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2778$6660'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2777$6659'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2776$6658'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2775$6657'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2772$6656'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2771$6655'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2770$6654'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2769$6653'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2768$6652'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2767$6651'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2766$6650'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2765$6649'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2764$6648'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2703$6647'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2701$6646'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2692$6645'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2691$6644'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2686$6643'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2684$6642'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2683$6641'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2682$6640'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2681$6639'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2680$6638'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2679$6637'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2678$6636'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2677$6635'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2676$6634'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2675$6633'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2674$6632'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2673$6631'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2672$6630'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2671$6629'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2670$6628'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2668$6627'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2659$6626'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2657$6625'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2656$6624'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2655$6623'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2654$6622'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2653$6621'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2652$6620'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2651$6619'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2650$6618'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2649$6617'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2648$6616'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2646$6615'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2645$6614'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2644$6613'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2618$6612'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2598$6611'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2597$6610'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2596$6609'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2591$6608'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2589$6607'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2577$6606'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2573$6605'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2552$6604'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2551$6603'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2550$6602'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2549$6601'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2544$6600'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2542$6599'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2528$6598'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2527$6597'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2525$6596'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2511$6595'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2509$6594'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2508$6593'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2507$6592'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2506$6591'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2505$6590'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2504$6589'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2503$6588'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2502$6587'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2501$6586'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2480$6585'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2465$6584'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2445$6583'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2444$6582'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2443$6581'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2438$6580'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2436$6579'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2424$6578'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2420$6577'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2389$6576'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2388$6575'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2387$6574'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2386$6573'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2381$6572'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2379$6571'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2355$6570'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2354$6569'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2353$6568'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2352$6567'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2351$6566'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2350$6565'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2349$6564'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2348$6563'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2347$6562'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2346$6561'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2344$6560'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2342$6559'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2341$6558'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2340$6557'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2339$6556'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2338$6555'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2337$6554'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2336$6553'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2335$6552'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2334$6551'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2333$6550'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2332$6549'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2331$6548'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2330$6547'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2329$6546'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2328$6545'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2326$6544'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2323$6543'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2310$6542'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2309$6541'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2308$6540'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2306$6539'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2305$6538'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2304$6537'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2303$6536'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2302$6535'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2301$6534'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2300$6533'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2299$6532'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2298$6531'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2297$6530'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2296$6529'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2295$6528'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2294$6527'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2293$6526'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2292$6525'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2291$6524'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2289$6523'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2287$6522'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2277$6521'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2276$6520'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2275$6519'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2274$6518'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2273$6517'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2271$6516'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2256$6515'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2254$6514'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2253$6513'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2252$6512'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2251$6511'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2248$6510'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2247$6509'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2246$6508'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2245$6507'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2244$6506'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2243$6505'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2242$6504'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2241$6503'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2240$6502'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2239$6501'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2235$6500'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2216$6499'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2215$6498'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2214$6497'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2213$6496'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2212$6495'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2211$6494'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2210$6493'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2209$6492'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2208$6491'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2207$6490'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2206$6489'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2205$6488'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2204$6487'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2203$6486'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2202$6485'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2201$6484'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2200$6483'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2178$6482'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2175$6481'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2174$6480'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2173$6479'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2172$6478'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2171$6477'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2170$6476'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2169$6475'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2168$6474'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2167$6473'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2166$6472'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2165$6471'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2164$6470'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2163$6469'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2162$6468'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2161$6467'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2159$6466'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2158$6465'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2157$6464'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2156$6463'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2155$6462'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2144$6461'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2113$6460'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2112$6459'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2111$6458'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2108$6457'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2107$6456'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2083$6455'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2082$6454'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2080$6453'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2079$6452'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2078$6451'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2077$6450'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2076$6449'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2075$6448'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2074$6447'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2073$6446'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2072$6445'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2070$6444'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2060$6443'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2059$6442'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2058$6441'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2057$6440'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2055$6439'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2053$6438'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2052$6437'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2051$6436'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2050$6435'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2048$6434'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2046$6433'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2045$6432'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2044$6431'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2043$6430'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2042$6429'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2041$6428'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2040$6427'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2039$6426'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2038$6425'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2026$6424'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2025$6423'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2024$6422'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2022$6421'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2019$6420'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2018$6419'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2016$6418'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2015$6417'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2014$6416'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2013$6415'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2012$6414'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2011$6413'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2010$6412'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2009$6411'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1997$6410'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1996$6409'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1995$6408'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1994$6407'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1993$6406'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1992$6405'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1990$6404'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1989$6403'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1988$6402'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1987$6401'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1986$6400'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1985$6399'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1984$6398'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1983$6397'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1982$6396'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1980$6395'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1978$6394'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1970$6393'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1969$6392'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1968$6391'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1966$6390'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1965$6389'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1964$6388'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1963$6387'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1962$6386'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1961$6385'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1960$6384'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1959$6383'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1958$6382'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1957$6381'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1956$6380'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1954$6379'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1947$6378'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1946$6377'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1935$6376'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1934$6375'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1933$6374'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1932$6373'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1931$6372'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1930$6371'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1929$6370'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1927$6369'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1922$6368'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1921$6367'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1920$6366'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1919$6365'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1917$6364'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1908$6363'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1906$6362'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1905$6361'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1904$6360'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1903$6359'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1900$6358'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1899$6357'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1898$6356'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1897$6355'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1896$6354'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1895$6353'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1894$6352'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1893$6351'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1892$6350'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1891$6349'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1890$6348'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1889$6347'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1888$6346'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1887$6345'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1886$6344'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1885$6343'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1883$6342'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1881$6341'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1880$6340'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1879$6339'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1878$6338'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1877$6337'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1876$6336'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1874$6335'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1865$6334'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1864$6333'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1863$6332'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1862$6331'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1861$6330'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1860$6329'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1859$6328'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1858$6327'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1857$6326'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1856$6325'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1854$6324'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1853$6323'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1852$6322'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1850$6321'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1849$6320'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1848$6319'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1847$6318'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1846$6317'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1845$6316'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1844$6315'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1843$6314'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1842$6313'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1841$6312'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1840$6311'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1839$6310'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1838$6309'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1837$6308'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1836$6307'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1832$6306'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1829$6305'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1828$6304'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1827$6303'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1826$6302'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1825$6301'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1824$6300'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1822$6299'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1816$6298'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1815$6297'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1814$6296'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1813$6295'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1812$6294'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1811$6293'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1810$6292'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1808$6291'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1807$6290'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1806$6289'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1805$6288'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1802$6287'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1801$6286'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1800$6285'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1799$6284'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1798$6283'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1797$6282'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1796$6281'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1795$6280'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1794$6279'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1793$6278'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1791$6277'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1790$6276'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1789$6275'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1788$6274'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1787$6273'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1786$6272'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1785$6271'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1784$6270'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1782$6269'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1773$6268'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1770$6267'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1769$6266'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1768$6265'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1767$6264'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1765$6263'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1759$6262'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1758$6261'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1757$6260'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1756$6259'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1755$6258'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1753$6257'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1752$6256'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1751$6255'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1750$6254'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1749$6253'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1747$6252'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1741$6251'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1740$6250'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1738$6249'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1723$6248'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1721$6247'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1720$6246'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1719$6245'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1718$6244'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1717$6243'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1715$6242'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1709$6241'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1707$6240'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1706$6239'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1705$6238'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1704$6237'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1703$6236'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1701$6235'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1695$6234'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1694$6233'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1693$6232'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1692$6231'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1691$6230'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1682$6229'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1681$6228'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1680$6227'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1679$6226'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1678$6225'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1669$6224'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1663$6223'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1662$6222'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1661$6221'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1659$6220'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1658$6219'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1657$6218'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1656$6217'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1655$6216'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1645$6215'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1642$6214'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1639$6213'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1636$6212'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1635$6211'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1634$6210'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1633$6209'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1632$6208'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1630$6207'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1629$6206'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1628$6205'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1627$6204'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1603$6203'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1598$6202'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1595$6201'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1560$6200'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1555$6199'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1553$6198'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1552$6197'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1550$6196'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1548$6195'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1547$6194'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1535$6193'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1513$6192'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1510$6191'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1508$6190'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1507$6189'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1505$6188'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1499$6187'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1498$6186'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1481$6185'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1462$6184'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1461$6183'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1460$6182'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1450$6181'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1447$6180'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1446$6179'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1445$6178'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1444$6177'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1437$6176'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1404$6175'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1399$6174'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1397$6173'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1396$6172'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1394$6171'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1392$6170'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1391$6169'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1379$6168'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1371$6167'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1369$6166'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1366$6165'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1364$6164'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1361$6163'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1357$6162'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1349$6161'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1343$6160'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1336$6159'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1333$6158'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1332$6157'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1320$6156'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1319$6155'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1317$6154'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1316$6153'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1314$6152'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1311$6151'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1305$6150'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1304$6149'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1303$6148'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1302$6147'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1298$6146'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1297$6145'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1296$6144'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1295$6143'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1292$6142'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1289$6141'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1286$6140'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1283$6139'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1282$6138'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1281$6137'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1280$6136'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1279$6135'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1277$6134'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1275$6133'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1260$6132'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1258$6131'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1257$6130'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1256$6129'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1255$6128'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1254$6127'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1246$6126'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1245$6125'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1244$6124'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1243$6123'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1241$6122'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1238$6121'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1237$6120'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1235$6119'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1234$6118'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1232$6117'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1230$6116'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1225$6115'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1223$6114'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1201$6113'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1199$6112'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1198$6111'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1197$6110'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1196$6109'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1195$6108'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1194$6107'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1193$6106'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1192$6105'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1181$6104'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1180$6103'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1179$6102'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1178$6101'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1177$6100'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1176$6099'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1175$6098'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1174$6097'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1173$6096'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1171$6095'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1170$6094'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1169$6093'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1168$6092'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1167$6091'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1166$6090'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1164$6089'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1162$6088'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1149$6087'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1148$6086'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1147$6085'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1145$6084'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1144$6083'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1143$6082'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1142$6081'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1141$6080'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1140$6079'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1139$6078'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1138$6077'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1137$6076'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1136$6075'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1125$6074'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1124$6073'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1123$6072'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1122$6071'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1121$6070'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1120$6069'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1119$6068'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1118$6067'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1117$6066'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1116$6065'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1112$6064'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1111$6063'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1110$6062'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1109$6061'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1108$6060'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1107$6059'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1106$6058'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1105$6057'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1104$6056'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1103$6055'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1101$6054'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1092$6053'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1069$6052'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1068$6051'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1067$6050'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1066$6049'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1065$6048'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1064$6047'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1063$6046'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1062$6045'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1061$6044'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1060$6043'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1059$6042'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1055$6041'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1054$6040'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1053$6039'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1052$6038'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1051$6037'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1050$6036'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1049$6035'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1048$6034'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1047$6033'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1046$6032'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1045$6031'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1044$6030'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1043$6029'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1042$6028'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1041$6027'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1040$6026'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1039$6025'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1038$6024'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1036$6023'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1026$6022'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1025$6021'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1024$6020'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1023$6019'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1021$6018'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1012$6017'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1010$6016'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1009$6015'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1008$6014'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1007$6013'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1004$6012'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1003$6011'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1002$6010'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1001$6009'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1000$6008'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:999$6007'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:998$6006'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:997$6005'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:996$6004'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:994$6003'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:992$6002'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:991$6001'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:990$6000'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:989$5999'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:988$5998'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:987$5997'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:986$5996'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:985$5995'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:983$5994'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:974$5993'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:972$5992'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:971$5991'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:970$5990'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:969$5989'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:968$5988'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:967$5987'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:966$5986'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:965$5985'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:963$5984'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:954$5983'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:952$5982'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:951$5981'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:950$5980'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:949$5979'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:948$5978'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:947$5977'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:946$5976'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:945$5975'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:943$5974'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:934$5973'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:929$5972'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:928$5971'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:927$5970'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:911$5969'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:910$5968'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:909$5967'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:908$5966'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:907$5965'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:906$5964'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:904$5963'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:903$5962'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:902$5961'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:901$5960'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:900$5959'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:899$5958'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:898$5957'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:897$5956'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:896$5955'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:894$5954'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:892$5953'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:884$5952'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:883$5951'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:882$5950'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:880$5949'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:879$5948'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:878$5947'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:877$5946'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:876$5945'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:875$5944'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:874$5943'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:873$5942'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:872$5941'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:871$5940'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:870$5939'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:858$5938'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:847$5937'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:846$5936'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:845$5935'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:844$5934'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:843$5933'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:842$5932'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:841$5931'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:839$5930'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:834$5929'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:833$5928'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:832$5927'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:831$5926'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:829$5925'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:820$5924'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:818$5923'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:817$5922'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:816$5921'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:815$5920'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:812$5919'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:811$5918'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:810$5917'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:809$5916'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:808$5915'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:807$5914'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:806$5913'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:805$5912'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:804$5911'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:803$5910'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:801$5909'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:800$5908'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:799$5907'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:798$5906'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:797$5905'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:796$5904'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:795$5903'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:794$5902'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:792$5901'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:770$5900'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:764$5899'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:756$5898'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:754$5897'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:753$5896'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:752$5895'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:751$5894'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:750$5893'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:749$5892'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:748$5891'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:747$5890'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:746$5889'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:745$5888'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:744$5887'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:743$5886'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:728$5885'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:708$5884'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:707$5883'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:706$5882'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:701$5881'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:699$5880'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:687$5879'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:683$5878'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:658$5877'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:657$5876'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:656$5875'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:655$5874'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:650$5873'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:648$5872'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:630$5871'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:617$5870'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:607$5869'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:605$5868'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:604$5867'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:602$5866'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:596$5865'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:589$5864'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:588$5863'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:587$5862'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:586$5861'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:585$5860'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:584$5859'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:583$5858'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:582$5857'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:581$5856'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:579$5855'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:578$5854'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:577$5853'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:576$5852'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:575$5851'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:574$5850'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:573$5849'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:572$5848'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:571$5847'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:570$5846'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:569$5845'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:568$5844'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:562$5843'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:557$5842'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:556$5841'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:555$5840'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:553$5839'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:552$5838'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:551$5837'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:550$5836'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:549$5835'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:548$5834'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:547$5833'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:546$5832'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:545$5831'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:544$5830'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:543$5829'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:542$5828'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:541$5827'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:540$5826'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:538$5825'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:537$5824'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:536$5823'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:535$5822'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:534$5821'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:533$5820'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:531$5819'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:524$5818'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:523$5817'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:522$5816'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:521$5815'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:520$5814'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:519$5813'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:518$5812'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:517$5811'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:514$5810'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:513$5809'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:512$5808'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:510$5807'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:509$5806'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:508$5805'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:507$5804'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:506$5803'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:505$5802'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:504$5801'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:503$5800'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:502$5799'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:501$5798'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:500$5797'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:499$5796'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:498$5795'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:497$5794'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:496$5793'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:495$5792'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:494$5791'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:493$5790'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:492$5789'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:491$5788'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:490$5787'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:489$5786'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:488$5785'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:487$5784'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:486$5783'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:485$5782'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:484$5781'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:483$5780'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:482$5779'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:481$5778'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:480$5777'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:478$5776'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:473$5775'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:472$5774'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:471$5773'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:470$5772'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:469$5771'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:467$5770'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:466$5769'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:465$5768'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:464$5767'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:462$5766'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:461$5765'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:458$5764'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:457$5763'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:446$5762'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:445$5761'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:444$5760'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:443$5759'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:442$5758'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:441$5757'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:440$5756'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:439$5755'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:438$5754'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:436$5753'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:426$5752'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:425$5751'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:424$5750'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:423$5749'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:421$5748'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:412$5747'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:410$5746'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:409$5745'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:408$5744'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:407$5743'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:404$5742'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:403$5741'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:402$5740'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:401$5739'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:400$5738'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:399$5737'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:398$5736'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:397$5735'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:396$5734'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:395$5733'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:393$5732'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:392$5731'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:391$5730'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:390$5729'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:389$5728'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:388$5727'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:387$5726'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:386$5725'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:384$5724'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:372$5723'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:371$5722'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:370$5721'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11942$5716'.
     1/1: $0\storage_9_dat1[46:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
     1/3: $1$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5714
     2/3: $1$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_DATA[46:0]$5713
     3/3: $1$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_ADDR[0:0]$5712
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11921$5706'.
     1/1: $0\storage_8_dat1[69:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
     1/3: $1$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5704
     2/3: $1$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_DATA[69:0]$5703
     3/3: $1$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_ADDR[3:0]$5702
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11900$5696'.
     1/1: $0\storage_7_dat1[31:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
     1/3: $1$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5694
     2/3: $1$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_DATA[31:0]$5693
     3/3: $1$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_ADDR[0:0]$5692
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11879$5686'.
     1/1: $0\storage_6_dat1[41:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
     1/3: $1$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5684
     2/3: $1$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_DATA[41:0]$5683
     3/3: $1$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_ADDR[3:0]$5682
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3641$7065'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
     1/3: $1$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5674
     2/3: $1$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_DATA[92:0]$5673
     3/3: $1$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_ADDR[0:0]$5672
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11840$5666'.
     1/1: $0\storage_4_dat1[113:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
     1/3: $1$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5664
     2/3: $1$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_DATA[113:0]$5663
     3/3: $1$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_ADDR[0:0]$5662
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11819$5656'.
     1/1: $0\storage_3_dat1[41:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
     1/3: $1$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5654
     2/3: $1$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_DATA[41:0]$5653
     3/3: $1$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_ADDR[4:0]$5652
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3640$7064'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
     1/3: $1$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5644
     2/3: $1$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_DATA[80:0]$5643
     3/3: $1$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_ADDR[0:0]$5642
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3635$7063'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
     1/3: $1$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5634
     2/3: $1$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_DATA[41:0]$5633
     3/3: $1$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_ADDR[0:0]$5632
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11763$5626'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
     1/3: $1$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5624
     2/3: $1$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_DATA[41:0]$5623
     3/3: $1$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_ADDR[4:0]$5622
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11743$5616'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
     1/3: $1$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5614
     2/3: $1$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_DATA[41:0]$5613
     3/3: $1$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_ADDR[4:0]$5612
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
     1/358: $0\spiflash_mosi_storage[39:0] [39:32]
     2/358: $0\spiflash_mosi_storage[39:0] [31:0]
     3/358: $0\spiflash_cs_re[0:0]
     4/358: $0\spiflash_miso_re[0:0]
     5/358: $0\spiflash_mosi_re[0:0]
     6/358: $0\spiflash_status_re[0:0]
     7/358: $0\spiflash_control_re[0:0]
     8/358: $0\interface9_bank_bus_dat_r[31:0]
     9/358: $0\pwm3_period_re[0:0]
    10/358: $0\pwm3_width_re[0:0]
    11/358: $0\pwm3_enable_re[0:0]
    12/358: $0\interface8_bank_bus_dat_r[31:0]
    13/358: $0\pwm2_period_re[0:0]
    14/358: $0\pwm2_width_re[0:0]
    15/358: $0\pwm2_enable_re[0:0]
    16/358: $0\interface7_bank_bus_dat_r[31:0]
    17/358: $0\pwm1_period_re[0:0]
    18/358: $0\pwm1_width_re[0:0]
    19/358: $0\pwm1_enable_re[0:0]
    20/358: $0\interface6_bank_bus_dat_r[31:0]
    21/358: $0\pwm0_period_re[0:0]
    22/358: $0\pwm0_width_re[0:0]
    23/358: $0\pwm0_enable_re[0:0]
    24/358: $0\interface5_bank_bus_dat_r[31:0]
    25/358: $0\leds_re[0:0]
    26/358: $0\interface4_bank_bus_dat_r[31:0]
    27/358: $0\gpio1_re[0:0]
    28/358: $0\interface3_bank_bus_dat_r[31:0]
    29/358: $0\gpio0_re[0:0]
    30/358: $0\interface2_bank_bus_dat_r[31:0]
    31/358: $0\ethphy__r_re[0:0]
    32/358: $0\ethphy__w_re[0:0]
    33/358: $0\ethphy_re[0:0]
    34/358: $0\ethphy_reset_re[0:0]
    35/358: $0\interface1_bank_bus_dat_r[31:0]
    36/358: $0\colorlite_bus_errors_re[0:0]
    37/358: $0\colorlite_scratch_re[0:0]
    38/358: $0\colorlite_reset_re[0:0]
    39/358: $0\interface0_bank_bus_dat_r[31:0]
    40/358: $0\wishbone2csr_state[0:0]
    41/358: $0\servo3[0:0]
    42/358: $0\pwm3_counter[31:0]
    43/358: $0\servo2[0:0]
    44/358: $0\pwm2_counter[31:0]
    45/358: $0\servo1[0:0]
    46/358: $0\pwm1_counter[31:0]
    47/358: $0\servo0[0:0]
    48/358: $0\pwm0_counter[31:0]
    49/358: $0\ecp5spiflash_state[1:0]
    50/358: $0\spiflash_pads_cs_n[0:0]
    51/358: $0\spiflash_clk_divider1[15:0]
    52/358: $0\liteethetherbonewishbonemaster_state[1:0]
    53/358: $0\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_addr[31:0]
    54/358: $0\colorlite_etherbone_status1_ongoing1[0:0]
    55/358: $0\colorlite_etherbone_status0_ongoing1[0:0]
    56/358: $0\colorlite_etherbone_dispatcher_ongoing1[0:0]
    57/358: $0\fsm1_state1[0:0]
    58/358: $0\fsm0_state1[1:0]
    59/358: $0\liteethetherbonerecordsender_state[1:0]
    60/358: $0\liteethetherbonerecordreceiver_state[1:0]
    61/358: $0\fsm1_state0[0:0]
    62/358: $0\fsm0_state0[1:0]
    63/358: $0\colorlite_etherbone_record_depacketizer_was_in_copy[0:0]
    64/358: $0\liteethetherboneprobe_state[0:0]
    65/358: $0\liteethetherbonepacketrx_state[1:0]
    66/358: $0\liteethetherbonepacketrx_fsm1_state[0:0]
    67/358: $0\liteethetherbonepacketrx_fsm0_state[1:0]
    68/358: $0\colorlite_etherbone_rx_depacketizer_was_in_copy[0:0]
    69/358: $0\liteethetherbonepackettx_state[0:0]
    70/358: $0\liteethetherbonepackettx_fsm1_state[0:0]
    71/358: $0\liteethetherbonepackettx_fsm0_state[1:0]
    72/358: $0\liteethudp_ongoing1[0:0]
    73/358: $0\liteethudp_liteethudprx_state[1:0]
    74/358: $0\liteethudp_liteethudprx_fsm1_state[0:0]
    75/358: $0\liteethudp_liteethudprx_fsm0_state[1:0]
    76/358: $0\colorlite_ethcore_rx_depacketizer_was_in_copy[0:0]
    77/358: $0\liteethudp_liteethudptx_state[0:0]
    78/358: $0\liteethudp_liteethudptx_fsm1_state[0:0]
    79/358: $0\liteethudp_liteethudptx_fsm0_state[1:0]
    80/358: $0\liteethicmprx_state[1:0]
    81/358: $0\liteethicmprx_fsm1_state[0:0]
    82/358: $0\liteethicmprx_fsm0_state[1:0]
    83/358: $0\colorlite_ethcore_icmp_rx_depacketizer_was_in_copy[0:0]
    84/358: $0\liteethicmptx_state[0:0]
    85/358: $0\liteethicmptx_fsm1_state[0:0]
    86/358: $0\liteethicmptx_fsm0_state[1:0]
    87/358: $0\liteethip_ongoing1[0:0]
    88/358: $0\liteethip_status1_ongoing1[0:0]
    89/358: $0\liteethip_status0_ongoing1[0:0]
    90/358: $0\liteethip_liteethiprx_state[1:0]
    91/358: $0\liteethip_liteethiprx_fsm1_state[0:0]
    92/358: $0\liteethip_liteethiprx_fsm0_state[1:0]
    93/358: $0\colorlite_ethcore_ip_rx_depacketizer_was_in_copy[0:0]
    94/358: $0\liteethip_liteethiptx_state[2:0]
    95/358: $0\liteethip_liteethiptx_fsm1_state[0:0]
    96/358: $0\liteethip_liteethiptx_fsm0_state[1:0]
    97/358: $0\fsm_state[2:0]
    98/358: $0\liteetharpcache_state[2:0]
    99/358: $0\liteetharprx_state[1:0]
   100/358: $0\liteetharprx_fsm1_state[0:0]
   101/358: $0\liteetharprx_fsm0_state[1:0]
   102/358: $0\colorlite_ethcore_arp_rx_depacketizer_was_in_copy[0:0]
   103/358: $0\liteetharptx_state[0:0]
   104/358: $0\liteetharptx_fsm1_state[0:0]
   105/358: $0\liteetharptx_fsm0_state[1:0]
   106/358: $0\liteethmac_fsm1_state1[0:0]
   107/358: $0\liteethmac_fsm0_state1[1:0]
   108/358: $0\colorlite_ethcore_mac_depacketizer_was_in_copy[0:0]
   109/358: $0\liteethmac_fsm1_state0[0:0]
   110/358: $0\liteethmac_fsm0_state0[1:0]
   111/358: $0\liteethmac_ongoing1[0:0]
   112/358: $0\liteethmac_status1_ongoing1[0:0]
   113/358: $0\liteethmac_status0_ongoing1[0:0]
   114/358: $0\liteethmac_rxdatapath_bufferizeendpoints_state[1:0]
   115/358: $0\liteethmac_rxdatapath_liteethmacpreamblechecker_state[0:0]
   116/358: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q[5:0]
   117/358: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary[5:0]
   118/358: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q[5:0]
   119/358: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary[5:0]
   120/358: $0\liteethmac_txdatapath_liteethmacpreambleinserter_state[1:0]
   121/358: $0\liteethmac_txdatapath_bufferizeendpoints_state[1:0]
   122/358: $0\liteethmac_txdatapath_liteethmacpaddinginserter_state[0:0]
   123/358: $0\spiflash_pads_mosi[0:0]
   124/358: $0\spiflash_pads_clk[0:0]
   125/358: $0\spiflash_loopback_re[0:0]
   126/358: $0\spiflash_mosi_sel[5:0]
   127/358: $0\spiflash_mosi_data[39:0]
   128/358: $0\spiflash_miso_data[39:0]
   129/358: $0\spiflash_miso_1[39:0]
   130/358: $0\spiflash_loopback_storage[0:0]
   131/358: $0\spiflash_cs_storage[16:0]
   132/358: $0\spiflash_count[5:0]
   133/358: $0\spiflash_control_storage[15:0]
   134/358: $0\pwm3_width_storage[31:0]
   135/358: $0\pwm3_period_storage[31:0]
   136/358: $0\pwm3_enable_storage[0:0]
   137/358: $0\pwm2_width_storage[31:0]
   138/358: $0\pwm2_period_storage[31:0]
   139/358: $0\pwm2_enable_storage[0:0]
   140/358: $0\pwm1_width_storage[31:0]
   141/358: $0\pwm1_period_storage[31:0]
   142/358: $0\pwm1_enable_storage[0:0]
   143/358: $0\pwm0_width_storage[31:0]
   144/358: $0\pwm0_period_storage[31:0]
   145/358: $0\pwm0_enable_storage[0:0]
   146/358: $0\power_sw_timer_count[26:0]
   147/358: $0\liteethudp_sel_ongoing[0:0]
   148/358: $0\liteethudp_first[0:0]
   149/358: $0\liteethmac_status1_first[0:0]
   150/358: $0\liteethmac_status0_first[0:0]
   151/358: $0\liteethmac_sel_ongoing[1:0]
   152/358: $0\liteethmac_grant[0:0]
   153/358: $0\liteethmac_first[0:0]
   154/358: $0\liteethip_status1_first[0:0]
   155/358: $0\liteethip_status0_first[0:0]
   156/358: $0\liteethip_sel_ongoing[1:0]
   157/358: $0\liteethip_grant[0:0]
   158/358: $0\liteethip_first[0:0]
   159/358: $0\leds_storage[0:0]
   160/358: $0\leds_mode[0:0]
   161/358: $0\leds_count[24:0]
   162/358: $0\leds_chaser[0:0]
   163/358: $0\gpio1_storage[0:0]
   164/358: $0\gpio0_storage[0:0]
   165/358: $0\ethphy_reset_storage[0:0]
   166/358: $0\ethphy_counter[8:0]
   167/358: $0\ethphy__w_storage[2:0]
   168/358: $0\colorlite_scratch_storage[31:0]
   169/358: $0\colorlite_reset_storage[1:0]
   170/358: $0\colorlite_etherbone_tx_packetizer_sr[63:0]
   171/358: $0\colorlite_etherbone_tx_packetizer_fsm_from_idle[0:0]
   172/358: $0\colorlite_etherbone_tx_packetizer_delayed_last_be[3:0]
   173/358: $0\colorlite_etherbone_tx_packetizer_count[0:0]
   174/358: $0\colorlite_etherbone_status1_first[0:0]
   175/358: $0\colorlite_etherbone_status0_first[0:0]
   176/358: $0\colorlite_etherbone_rx_depacketizer_sr[63:0]
   177/358: $0\colorlite_etherbone_rx_depacketizer_fsm_from_idle[0:0]
   178/358: $0\colorlite_etherbone_rx_depacketizer_delayed_last_be[3:0]
   179/358: $0\colorlite_etherbone_rx_depacketizer_count[0:0]
   180/358: $0\colorlite_etherbone_record_sender_payload_fifo_readable[0:0]
   181/358: $0\colorlite_etherbone_record_sender_payload_fifo_produce[3:0]
   182/358: $0\colorlite_etherbone_record_sender_payload_fifo_level0[4:0]
   183/358: $0\colorlite_etherbone_record_sender_payload_fifo_consume[3:0]
   184/358: $0\colorlite_etherbone_record_sender_param_fifo_readable[0:0]
   185/358: $0\colorlite_etherbone_record_sender_param_fifo_produce[0:0]
   186/358: $0\colorlite_etherbone_record_sender_param_fifo_level0[1:0]
   187/358: $0\colorlite_etherbone_record_sender_param_fifo_consume[0:0]
   188/358: $0\colorlite_etherbone_record_receiver_payload_fifo_readable[0:0]
   189/358: $0\colorlite_etherbone_record_receiver_payload_fifo_produce[3:0]
   190/358: $0\colorlite_etherbone_record_receiver_payload_fifo_level0[4:0]
   191/358: $0\colorlite_etherbone_record_receiver_payload_fifo_consume[3:0]
   192/358: $0\colorlite_etherbone_record_receiver_param_fifo_readable[0:0]
   193/358: $0\colorlite_etherbone_record_receiver_param_fifo_produce[0:0]
   194/358: $0\colorlite_etherbone_record_receiver_param_fifo_level0[1:0]
   195/358: $0\colorlite_etherbone_record_receiver_param_fifo_consume[0:0]
   196/358: $0\colorlite_etherbone_record_receiver_count[8:0]
   197/358: $0\colorlite_etherbone_record_receiver_base_addr[31:0]
   198/358: $0\colorlite_etherbone_record_packetizer_sr[31:0]
   199/358: $0\colorlite_etherbone_record_packetizer_fsm_from_idle[0:0]
   200/358: $0\colorlite_etherbone_record_packetizer_delayed_last_be[3:0]
   201/358: $0\colorlite_etherbone_record_packetizer_count[0:0]
   202/358: $0\colorlite_etherbone_record_last_ip_address[31:0]
   203/358: $0\colorlite_etherbone_record_first[0:0]
   204/358: $0\colorlite_etherbone_record_depacketizer_sr[31:0]
   205/358: $0\colorlite_etherbone_record_depacketizer_fsm_from_idle[0:0]
   206/358: $0\colorlite_etherbone_record_depacketizer_delayed_last_be[3:0]
   207/358: $0\colorlite_etherbone_record_depacketizer_count[0:0]
   208/358: $0\colorlite_etherbone_probe_pipe_valid_source_valid[0:0]
   209/358: $0\colorlite_etherbone_probe_pipe_valid_source_payload_last_be[3:0]
   210/358: $0\colorlite_etherbone_probe_pipe_valid_source_payload_error[3:0]
   211/358: $0\colorlite_etherbone_probe_pipe_valid_source_payload_data[31:0]
   212/358: $0\colorlite_etherbone_probe_pipe_valid_source_last[0:0]
   213/358: $0\colorlite_etherbone_probe_pipe_valid_source_first[0:0]
   214/358: $0\colorlite_etherbone_probe_param_fifo_produce[0:0]
   215/358: $0\colorlite_etherbone_probe_param_fifo_level[1:0]
   216/358: $0\colorlite_etherbone_probe_param_fifo_consume[0:0]
   217/358: $0\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_data[31:0]
   218/358: $0\colorlite_etherbone_grant[0:0]
   219/358: $0\colorlite_etherbone_dispatcher_sel_ongoing[0:0]
   220/358: $0\colorlite_etherbone_dispatcher_first[0:0]
   221/358: $0\colorlite_ethcore_tx_packetizer_sr[63:0]
   222/358: $0\colorlite_ethcore_tx_packetizer_fsm_from_idle[0:0]
   223/358: $0\colorlite_ethcore_tx_packetizer_delayed_last_be[3:0]
   224/358: $0\colorlite_ethcore_tx_packetizer_count[0:0]
   225/358: $0\colorlite_ethcore_rx_depacketizer_sr[63:0]
   226/358: $0\colorlite_ethcore_rx_depacketizer_fsm_from_idle[0:0]
   227/358: $0\colorlite_ethcore_rx_depacketizer_delayed_last_be[3:0]
   228/358: $0\colorlite_ethcore_rx_depacketizer_count[0:0]
   229/358: $0\colorlite_ethcore_rx_count[15:0]
   230/358: $0\colorlite_ethcore_mac_packetizer_sr[111:0]
   231/358: $0\colorlite_ethcore_mac_packetizer_sink_d_valid[0:0]
   232/358: $0\colorlite_ethcore_mac_packetizer_sink_d_ready[0:0]
   233/358: $0\colorlite_ethcore_mac_packetizer_sink_d_payload_target_mac[47:0]
   234/358: $0\colorlite_ethcore_mac_packetizer_sink_d_payload_sender_mac[47:0]
   235/358: $0\colorlite_ethcore_mac_packetizer_sink_d_payload_last_be[3:0]
   236/358: $0\colorlite_ethcore_mac_packetizer_sink_d_payload_ethernet_type[15:0]
   237/358: $0\colorlite_ethcore_mac_packetizer_sink_d_payload_error[3:0]
   238/358: $0\colorlite_ethcore_mac_packetizer_sink_d_payload_data[31:0]
   239/358: $0\colorlite_ethcore_mac_packetizer_sink_d_last[0:0]
   240/358: $0\colorlite_ethcore_mac_packetizer_sink_d_first[0:0]
   241/358: $0\colorlite_ethcore_mac_packetizer_fsm_from_idle[0:0]
   242/358: $0\colorlite_ethcore_mac_packetizer_delayed_last_be[3:0]
   243/358: $0\colorlite_ethcore_mac_packetizer_count[1:0]
   244/358: $0\colorlite_ethcore_mac_depacketizer_sr[111:0]
   245/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_valid[0:0]
   246/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_ready[0:0]
   247/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_payload_last_be[3:0]
   248/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_payload_error[3:0]
   249/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_payload_data[31:0]
   250/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_last[0:0]
   251/358: $0\colorlite_ethcore_mac_depacketizer_sink_d_first[0:0]
   252/358: $0\colorlite_ethcore_mac_depacketizer_fsm_from_idle[0:0]
   253/358: $0\colorlite_ethcore_mac_depacketizer_delayed_last_be[3:0]
   254/358: $0\colorlite_ethcore_mac_depacketizer_count[1:0]
   255/358: $0\colorlite_ethcore_mac_core_tx_preamble_count[0:0]
   256/358: $0\colorlite_ethcore_mac_core_tx_padding_counter[15:0]
   257/358: $0\colorlite_ethcore_mac_core_tx_crc_reg[31:0]
   258/358: $0\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_valid[0:0]
   259/358: $0\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be[3:0]
   260/358: $0\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error[3:0]
   261/358: $0\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[31:0]
   262/358: $0\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_last[0:0]
   263/358: $0\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_first[0:0]
   264/358: $0\colorlite_ethcore_mac_core_tx_crc_last_be[3:0]
   265/358: $0\colorlite_ethcore_mac_core_tx_crc_crc_packet[31:0]
   266/358: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_readable[0:0]
   267/358: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_dout[41:0]
   268/358: $0\colorlite_ethcore_mac_core_pulsesynchronizer1_toggle_i[0:0]
   269/358: $0\colorlite_ethcore_mac_core_pulsesynchronizer0_toggle_i[0:0]
   270/358: $0\colorlite_ethcore_mac_core_preamble_errors_status[31:0]
   271/358: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce[0:0]
   272/358: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_level[1:0]
   273/358: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume[0:0]
   274/358: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be[3:0]
   275/358: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reg[31:0]
   276/358: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1[0:0]
   277/358: $0\colorlite_ethcore_mac_core_crc_errors_status[31:0]
   278/358: $0\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid[0:0]
   279/358: $0\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be[3:0]
   280/358: $0\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error[3:0]
   281/358: $0\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data[31:0]
   282/358: $0\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last[0:0]
   283/358: $0\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first[0:0]
   284/358: $0\colorlite_ethcore_ip_tx_target_mac[47:0]
   285/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_valid[0:0]
   286/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_payload_last_be[3:0]
   287/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_payload_error[3:0]
   288/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_payload_data[31:0]
   289/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_param_protocol[7:0]
   290/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_param_length[15:0]
   291/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address[31:0]
   292/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_last[0:0]
   293/358: $0\colorlite_ethcore_ip_tx_pipe_valid_source_first[0:0]
   294/358: $0\colorlite_ethcore_ip_tx_packetizer_sr[159:0]
   295/358: $0\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle[0:0]
   296/358: $0\colorlite_ethcore_ip_tx_packetizer_delayed_last_be[3:0]
   297/358: $0\colorlite_ethcore_ip_tx_packetizer_count[2:0]
   298/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next8[16:0]
   299/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next7[16:0]
   300/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next6[16:0]
   301/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next5[16:0]
   302/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next4[16:0]
   303/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next3[16:0]
   304/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next2[16:0]
   305/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next1[16:0]
   306/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next0[16:0]
   307/358: $0\colorlite_ethcore_ip_tx_liteethipv4checksum_counter[3:0]
   308/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next9[16:0]
   309/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next8[16:0]
   310/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next7[16:0]
   311/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next6[16:0]
   312/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next5[16:0]
   313/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next4[16:0]
   314/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next3[16:0]
   315/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next2[16:0]
   316/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next1[16:0]
   317/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next0[16:0]
   318/358: $0\colorlite_ethcore_ip_rx_liteethipv4checksum_counter[3:0]
   319/358: $0\colorlite_ethcore_ip_rx_depacketizer_sr[159:0]
   320/358: $0\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle[0:0]
   321/358: $0\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be[3:0]
   322/358: $0\colorlite_ethcore_ip_rx_depacketizer_count[2:0]
   323/358: $0\colorlite_ethcore_icmp_tx_packetizer_sr[63:0]
   324/358: $0\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle[0:0]
   325/358: $0\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be[3:0]
   326/358: $0\colorlite_ethcore_icmp_tx_packetizer_count[0:0]
   327/358: $0\colorlite_ethcore_icmp_rx_depacketizer_sr[63:0]
   328/358: $0\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle[0:0]
   329/358: $0\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be[3:0]
   330/358: $0\colorlite_ethcore_icmp_rx_depacketizer_count[0:0]
   331/358: $0\colorlite_ethcore_icmp_echo_payload_fifo_readable[0:0]
   332/358: $0\colorlite_ethcore_icmp_echo_payload_fifo_produce[4:0]
   333/358: $0\colorlite_ethcore_icmp_echo_payload_fifo_level0[5:0]
   334/358: $0\colorlite_ethcore_icmp_echo_payload_fifo_consume[4:0]
   335/358: $0\colorlite_ethcore_icmp_echo_param_fifo_readable[0:0]
   336/358: $0\colorlite_ethcore_icmp_echo_param_fifo_produce[0:0]
   337/358: $0\colorlite_ethcore_icmp_echo_param_fifo_level0[1:0]
   338/358: $0\colorlite_ethcore_icmp_echo_param_fifo_consume[0:0]
   339/358: $0\colorlite_ethcore_arp_tx_packetizer_sr[223:0]
   340/358: $0\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle[0:0]
   341/358: $0\colorlite_ethcore_arp_tx_packetizer_delayed_last_be[3:0]
   342/358: $0\colorlite_ethcore_arp_tx_packetizer_count[2:0]
   343/358: $0\colorlite_ethcore_arp_tx_counter[3:0]
   344/358: $0\colorlite_ethcore_arp_table_response_response_payload_mac_address[47:0]
   345/358: $0\colorlite_ethcore_arp_table_response_response_payload_failed[0:0]
   346/358: $0\colorlite_ethcore_arp_table_request_timer_count[21:0]
   347/358: $0\colorlite_ethcore_arp_table_request_pending[0:0]
   348/358: $0\colorlite_ethcore_arp_table_request_ip_address[31:0]
   349/358: $0\colorlite_ethcore_arp_table_request_counter[2:0]
   350/358: $0\colorlite_ethcore_arp_table_cache_update_count[0:0]
   351/358: $0\colorlite_ethcore_arp_table_cache_search_count[0:0]
   352/358: $0\colorlite_ethcore_arp_table_cache_error[0:0]
   353/358: $0\colorlite_ethcore_arp_table_cache_count[25:0]
   354/358: $0\colorlite_ethcore_arp_rx_depacketizer_sr[223:0]
   355/358: $0\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle[0:0]
   356/358: $0\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be[3:0]
   357/358: $0\colorlite_ethcore_arp_rx_depacketizer_count[2:0]
   358/358: $0\colorlite_bus_errors[31:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
     1/8: $0\liteethmac_txdatapath_liteethmacgap_state[0:0]
     2/8: $0\liteethmac_txdatapath_liteethmactxlastbe_state[0:0]
     3/8: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q[5:0]
     4/8: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary[5:0]
     5/8: $0\colorlite_ethcore_mac_core_tx_gap_counter[3:0]
     6/8: $0\colorlite_ethcore_mac_core_tx_converter_converter_mux[1:0]
     7/8: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_readable[0:0]
     8/8: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_dout[41:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
     1/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data[39:0] [39:30]
     2/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data[39:0] [19:10]
     3/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data[39:0] [9:0]
     4/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data[39:0] [29:20]
     5/19: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary[5:0]
     6/19: $0\ethphy_source_payload_data[7:0]
     7/19: $0\ethphy_source_valid[0:0]
     8/19: $0\ethphy_rx_ctl_reg_d[1:0]
     9/19: $0\ethphy_rx_data_reg[7:0]
    10/19: $0\ethphy_rx_ctl_reg[1:0]
    11/19: $0\ethphy_link_status[0:0]
    12/19: $0\ethphy_duplex_status[0:0]
    13/19: $0\ethphy_clock_speed[1:0]
    14/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_strobe_all[0:0]
    15/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_valid_token_count[2:0]
    16/19: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q[5:0]
    17/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_last[0:0]
    18/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_source_first[0:0]
    19/19: $0\colorlite_ethcore_mac_core_rx_converter_converter_demux[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9986$5373'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9861$5372'.
     1/1: $0\self[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9701$5362'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9693$5361'.
     1/1: $0\spiflash_start1[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358'.
     1/2: $0\csrbank9_spi_loopback0_we[0:0]
     2/2: $0\csrbank9_spi_loopback0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355'.
     1/2: $0\csrbank9_spi_cs0_we[0:0]
     2/2: $0\csrbank9_spi_cs0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352'.
     1/2: $0\csrbank9_spi_miso0_we[0:0]
     2/2: $0\csrbank9_spi_miso0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349'.
     1/2: $0\csrbank9_spi_miso1_we[0:0]
     2/2: $0\csrbank9_spi_miso1_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346'.
     1/2: $0\csrbank9_spi_mosi0_we[0:0]
     2/2: $0\csrbank9_spi_mosi0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343'.
     1/2: $0\csrbank9_spi_mosi1_we[0:0]
     2/2: $0\csrbank9_spi_mosi1_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340'.
     1/2: $0\csrbank9_spi_status_we[0:0]
     2/2: $0\csrbank9_spi_status_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337'.
     1/2: $0\csrbank9_spi_control0_we[0:0]
     2/2: $0\csrbank9_spi_control0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333'.
     1/2: $0\csrbank8_period0_we[0:0]
     2/2: $0\csrbank8_period0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330'.
     1/2: $0\csrbank8_width0_we[0:0]
     2/2: $0\csrbank8_width0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327'.
     1/2: $0\csrbank8_enable0_we[0:0]
     2/2: $0\csrbank8_enable0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323'.
     1/2: $0\csrbank7_period0_we[0:0]
     2/2: $0\csrbank7_period0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320'.
     1/2: $0\csrbank7_width0_we[0:0]
     2/2: $0\csrbank7_width0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317'.
     1/2: $0\csrbank7_enable0_we[0:0]
     2/2: $0\csrbank7_enable0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313'.
     1/2: $0\csrbank6_period0_we[0:0]
     2/2: $0\csrbank6_period0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310'.
     1/2: $0\csrbank6_width0_we[0:0]
     2/2: $0\csrbank6_width0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307'.
     1/2: $0\csrbank6_enable0_we[0:0]
     2/2: $0\csrbank6_enable0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303'.
     1/2: $0\csrbank5_period0_we[0:0]
     2/2: $0\csrbank5_period0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300'.
     1/2: $0\csrbank5_width0_we[0:0]
     2/2: $0\csrbank5_width0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297'.
     1/2: $0\csrbank5_enable0_we[0:0]
     2/2: $0\csrbank5_enable0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293'.
     1/2: $0\csrbank4_out0_we[0:0]
     2/2: $0\csrbank4_out0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289'.
     1/2: $0\csrbank3_out0_we[0:0]
     2/2: $0\csrbank3_out0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285'.
     1/2: $0\csrbank2_out0_we[0:0]
     2/2: $0\csrbank2_out0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280'.
     1/2: $0\csrbank1_mdio_r_we[0:0]
     2/2: $0\csrbank1_mdio_r_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277'.
     1/2: $0\csrbank1_mdio_w0_we[0:0]
     2/2: $0\csrbank1_mdio_w0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274'.
     1/2: $0\csrbank1_rx_inband_status_we[0:0]
     2/2: $0\csrbank1_rx_inband_status_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271'.
     1/2: $0\csrbank1_crg_reset0_we[0:0]
     2/2: $0\csrbank1_crg_reset0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9400$5269'.
     1/1: $0\colorlite_soc_rst[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266'.
     1/2: $0\csrbank0_bus_errors_we[0:0]
     2/2: $0\csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263'.
     1/2: $0\csrbank0_scratch0_we[0:0]
     2/2: $0\csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260'.
     1/2: $0\csrbank0_reset0_we[0:0]
     2/2: $0\csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
     1/7: $0\wishbone2csr_next_state[0:0]
     2/7: $0\interface1_we[0:0]
     3/7: $0\interface1_re[0:0]
     4/7: $0\interface1_dat_w[31:0]
     5/7: $0\interface1_adr[13:0]
     6/7: $0\interface0_dat_r[31:0]
     7/7: $0\interface0_ack[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9333$5247'.
     1/1: $0\leds_leds[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
     1/9: $0\ecp5spiflash_next_state[1:0]
     2/9: $0\spiflash_xfer_enable[0:0]
     3/9: $0\spiflash_mosi_latch[0:0]
     4/9: $0\spiflash_miso_latch[0:0]
     5/9: $0\spiflash_irq[0:0]
     6/9: $0\spiflash_done0[0:0]
     7/9: $0\spiflash_count_ecp5spiflash_next_value_ce[0:0]
     8/9: $0\spiflash_count_ecp5spiflash_next_value[5:0]
     9/9: $0\spiflash_clk_enable[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
     1/12: $0\liteethetherbonewishbonemaster_next_state[1:0]
     2/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_source_valid[0:0]
     3/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be[3:0]
     4/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_source_last[0:0]
     5/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_sink_ready[0:0]
     6/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_data_update[0:0]
     7/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_bus_we[0:0]
     8/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_bus_stb[0:0]
     9/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel[3:0]
    10/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w[31:0]
    11/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_bus_cyc[0:0]
    12/12: $0\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr[29:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
     1/17: $0\colorlite_etherbone_tx_sink_sink_param_length[15:0]
     2/17: $0\colorlite_etherbone_tx_sink_sink_param_ip_address[31:0]
     3/17: $0\colorlite_etherbone_tx_sink_sink_param_dst_port[15:0]
     4/17: $0\colorlite_etherbone_tx_sink_sink_param_src_port[15:0]
     5/17: $0\colorlite_etherbone_tx_sink_sink_param_pr[0:0]
     6/17: $0\colorlite_etherbone_tx_sink_sink_param_port_size[3:0]
     7/17: $0\colorlite_etherbone_tx_sink_sink_param_pf[0:0]
     8/17: $0\colorlite_etherbone_tx_sink_sink_param_nr[0:0]
     9/17: $0\colorlite_etherbone_tx_sink_sink_param_addr_size[3:0]
    10/17: $0\colorlite_etherbone_tx_sink_sink_payload_error[3:0]
    11/17: $0\colorlite_etherbone_tx_sink_sink_payload_last_be[3:0]
    12/17: $0\colorlite_etherbone_tx_sink_sink_payload_data[31:0]
    13/17: $0\colorlite_etherbone_tx_sink_sink_last[0:0]
    14/17: $0\colorlite_etherbone_tx_sink_sink_first[0:0]
    15/17: $0\colorlite_etherbone_tx_sink_sink_valid[0:0]
    16/17: $0\colorlite_etherbone_record_source_source_ready[0:0]
    17/17: $0\colorlite_etherbone_probe_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9138$5222'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
     1/31: $0\colorlite_etherbone_rx_source_source_ready[0:0]
     2/31: $0\colorlite_etherbone_record_sink_sink_valid[0:0]
     3/31: $0\colorlite_etherbone_record_sink_sink_payload_last_be[3:0]
     4/31: $0\colorlite_etherbone_record_sink_sink_payload_error[3:0]
     5/31: $0\colorlite_etherbone_record_sink_sink_payload_data[31:0]
     6/31: $0\colorlite_etherbone_record_sink_sink_param_src_port[15:0]
     7/31: $0\colorlite_etherbone_record_sink_sink_param_pr[0:0]
     8/31: $0\colorlite_etherbone_record_sink_sink_param_port_size[3:0]
     9/31: $0\colorlite_etherbone_record_sink_sink_param_pf[0:0]
    10/31: $0\colorlite_etherbone_record_sink_sink_param_nr[0:0]
    11/31: $0\colorlite_etherbone_record_sink_sink_param_length[15:0]
    12/31: $0\colorlite_etherbone_record_sink_sink_param_ip_address[31:0]
    13/31: $0\colorlite_etherbone_record_sink_sink_param_dst_port[15:0]
    14/31: $0\colorlite_etherbone_record_sink_sink_param_addr_size[3:0]
    15/31: $0\colorlite_etherbone_record_sink_sink_last[0:0]
    16/31: $0\colorlite_etherbone_record_sink_sink_first[0:0]
    17/31: $0\colorlite_etherbone_probe_sink_valid[0:0]
    18/31: $0\colorlite_etherbone_probe_sink_payload_last_be[3:0]
    19/31: $0\colorlite_etherbone_probe_sink_payload_error[3:0]
    20/31: $0\colorlite_etherbone_probe_sink_payload_data[31:0]
    21/31: $0\colorlite_etherbone_probe_sink_param_src_port[15:0]
    22/31: $0\colorlite_etherbone_probe_sink_param_pr[0:0]
    23/31: $0\colorlite_etherbone_probe_sink_param_port_size[3:0]
    24/31: $0\colorlite_etherbone_probe_sink_param_pf[0:0]
    25/31: $0\colorlite_etherbone_probe_sink_param_nr[0:0]
    26/31: $0\colorlite_etherbone_probe_sink_param_length[15:0]
    27/31: $0\colorlite_etherbone_probe_sink_param_ip_address[31:0]
    28/31: $0\colorlite_etherbone_probe_sink_param_dst_port[15:0]
    29/31: $0\colorlite_etherbone_probe_sink_param_addr_size[3:0]
    30/31: $0\colorlite_etherbone_probe_sink_last[0:0]
    31/31: $0\colorlite_etherbone_probe_sink_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9054$5215'.
     1/1: $0\colorlite_etherbone_dispatcher_sel1[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
     1/20: $0\fsm1_next_state1[0:0]
     2/20: $0\fsm0_next_state1[1:0]
     3/20: $0\colorlite_etherbone_record_packetizer_sr_shift[0:0]
     4/20: $0\colorlite_etherbone_record_packetizer_sr_load[0:0]
     5/20: $0\colorlite_etherbone_record_packetizer_source_valid[0:0]
     6/20: $0\colorlite_etherbone_record_packetizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_etherbone_record_packetizer_source_payload_data[31:0]
     8/20: $0\colorlite_etherbone_record_packetizer_source_last_s[0:0]
     9/20: $0\colorlite_etherbone_record_packetizer_source_last_b[0:0]
    10/20: $0\colorlite_etherbone_record_packetizer_source_last_a[0:0]
    11/20: $0\colorlite_etherbone_record_packetizer_sink_ready[0:0]
    12/20: $0\colorlite_etherbone_record_packetizer_is_ongoing2[0:0]
    13/20: $0\colorlite_etherbone_record_packetizer_is_ongoing1[0:0]
    14/20: $0\colorlite_etherbone_record_packetizer_is_ongoing0[0:0]
    15/20: $0\colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce7[0:0]
    16/20: $0\colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value7[0:0]
    17/20: $0\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce3[0:0]
    18/20: $0\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3[3:0]
    19/20: $0\colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value_ce6[0:0]
    20/20: $0\colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value6[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8929$5202'.
     1/1: $0\colorlite_etherbone_record_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
     1/6: $0\liteethetherbonerecordsender_next_state[1:0]
     2/6: $0\colorlite_etherbone_record_sender_source_valid[0:0]
     3/6: $0\colorlite_etherbone_record_sender_source_source_ready[0:0]
     4/6: $0\colorlite_etherbone_record_sender_source_payload_last_be[3:0]
     5/6: $0\colorlite_etherbone_record_sender_source_payload_data[31:0]
     6/6: $0\colorlite_etherbone_record_sender_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8863$5191'.
     1/1: $0\colorlite_etherbone_record_sender_param_fifo_wrport_adr[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180'.
     1/1: $0\colorlite_etherbone_record_sender_payload_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8798$5172'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168'.
     1/2: $0\colorlite_etherbone_record_sender_source_param_wcount[7:0]
     2/2: $0\colorlite_etherbone_record_sender_source_param_rcount[7:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
     1/14: $0\liteethetherbonerecordreceiver_next_state[1:0]
     2/14: $0\colorlite_etherbone_record_receiver_source_valid[0:0]
     3/14: $0\colorlite_etherbone_record_receiver_source_source_ready[0:0]
     4/14: $0\colorlite_etherbone_record_receiver_source_payload_last_be[3:0]
     5/14: $0\colorlite_etherbone_record_receiver_source_payload_data[31:0]
     6/14: $0\colorlite_etherbone_record_receiver_source_payload_addr[31:0]
     7/14: $0\colorlite_etherbone_record_receiver_source_param_we[0:0]
     8/14: $0\colorlite_etherbone_record_receiver_source_param_count[7:0]
     9/14: $0\colorlite_etherbone_record_receiver_source_param_be[3:0]
    10/14: $0\colorlite_etherbone_record_receiver_source_param_base_addr[31:0]
    11/14: $0\colorlite_etherbone_record_receiver_source_last[0:0]
    12/14: $0\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value_ce[0:0]
    13/14: $0\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value[8:0]
    14/14: $0\colorlite_etherbone_record_receiver_base_addr_update[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8664$5146'.
     1/1: $0\colorlite_etherbone_record_receiver_param_fifo_wrport_adr[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135'.
     1/1: $0\colorlite_etherbone_record_receiver_payload_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8589$5127'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
     1/20: $0\colorlite_etherbone_record_depacketizer_sink_ready[0:0]
     2/20: $0\fsm1_next_state0[0:0]
     3/20: $0\fsm0_next_state0[1:0]
     4/20: $0\colorlite_etherbone_record_depacketizer_sr_shift[0:0]
     5/20: $0\colorlite_etherbone_record_depacketizer_source_valid[0:0]
     6/20: $0\colorlite_etherbone_record_depacketizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_etherbone_record_depacketizer_source_payload_data[31:0]
     8/20: $0\colorlite_etherbone_record_depacketizer_source_last_s[0:0]
     9/20: $0\colorlite_etherbone_record_depacketizer_source_last_b[0:0]
    10/20: $0\colorlite_etherbone_record_depacketizer_source_last_a[0:0]
    11/20: $0\colorlite_etherbone_record_depacketizer_is_ongoing3[0:0]
    12/20: $0\colorlite_etherbone_record_depacketizer_is_ongoing2[0:0]
    13/20: $0\colorlite_etherbone_record_depacketizer_is_ongoing1[0:0]
    14/20: $0\colorlite_etherbone_record_depacketizer_is_ongoing0[0:0]
    15/20: $0\colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce5[0:0]
    16/20: $0\colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value5[0:0]
    17/20: $0\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce2[0:0]
    18/20: $0\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2[3:0]
    19/20: $0\colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value_ce4[0:0]
    20/20: $0\colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value4[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8434$5105'.
     1/1: $0\colorlite_etherbone_record_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
     1/17: $0\liteethetherboneprobe_next_state[0:0]
     2/17: $0\colorlite_etherbone_probe_source_valid[0:0]
     3/17: $0\colorlite_etherbone_probe_source_source_ready0[0:0]
     4/17: $0\colorlite_etherbone_probe_source_payload_last_be[3:0]
     5/17: $0\colorlite_etherbone_probe_source_payload_error[3:0]
     6/17: $0\colorlite_etherbone_probe_source_payload_data[31:0]
     7/17: $0\colorlite_etherbone_probe_source_param_src_port[15:0]
     8/17: $0\colorlite_etherbone_probe_source_param_pr[0:0]
     9/17: $0\colorlite_etherbone_probe_source_param_port_size[3:0]
    10/17: $0\colorlite_etherbone_probe_source_param_pf[0:0]
    11/17: $0\colorlite_etherbone_probe_source_param_nr[0:0]
    12/17: $0\colorlite_etherbone_probe_source_param_length[15:0]
    13/17: $0\colorlite_etherbone_probe_source_param_ip_address[31:0]
    14/17: $0\colorlite_etherbone_probe_source_param_dst_port[15:0]
    15/17: $0\colorlite_etherbone_probe_source_param_addr_size[3:0]
    16/17: $0\colorlite_etherbone_probe_source_last[0:0]
    17/17: $0\colorlite_etherbone_probe_source_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8274$5081'.
     1/1: $0\colorlite_etherbone_probe_param_fifo_wrport_adr[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8220$5075'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067'.
     1/3: $0\liteethetherbonepacketrx_next_state[1:0]
     2/3: $0\colorlite_etherbone_rx_source_source_valid[0:0]
     3/3: $0\colorlite_etherbone_rx_depacketizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
     1/20: $0\colorlite_etherbone_rx_depacketizer_sink_ready[0:0]
     2/20: $0\liteethetherbonepacketrx_fsm1_next_state[0:0]
     3/20: $0\liteethetherbonepacketrx_fsm0_next_state[1:0]
     4/20: $0\colorlite_etherbone_rx_depacketizer_sr_shift[0:0]
     5/20: $0\colorlite_etherbone_rx_depacketizer_source_valid[0:0]
     6/20: $0\colorlite_etherbone_rx_depacketizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_etherbone_rx_depacketizer_source_payload_data[31:0]
     8/20: $0\colorlite_etherbone_rx_depacketizer_source_last_s[0:0]
     9/20: $0\colorlite_etherbone_rx_depacketizer_source_last_b[0:0]
    10/20: $0\colorlite_etherbone_rx_depacketizer_source_last_a[0:0]
    11/20: $0\colorlite_etherbone_rx_depacketizer_is_ongoing3[0:0]
    12/20: $0\colorlite_etherbone_rx_depacketizer_is_ongoing2[0:0]
    13/20: $0\colorlite_etherbone_rx_depacketizer_is_ongoing1[0:0]
    14/20: $0\colorlite_etherbone_rx_depacketizer_is_ongoing0[0:0]
    15/20: $0\colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce3[0:0]
    16/20: $0\colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value3[0:0]
    17/20: $0\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce1[0:0]
    18/20: $0\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1[3:0]
    19/20: $0\colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value_ce2[0:0]
    20/20: $0\colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value2[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8034$5048'.
     1/1: $0\colorlite_etherbone_rx_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
     1/12: $0\liteethetherbonepackettx_next_state[0:0]
     2/12: $0\colorlite_etherbone_tx_source_source_valid[0:0]
     3/12: $0\colorlite_etherbone_tx_source_source_payload_last_be[3:0]
     4/12: $0\colorlite_etherbone_tx_source_source_payload_error[3:0]
     5/12: $0\colorlite_etherbone_tx_source_source_payload_data[31:0]
     6/12: $0\colorlite_etherbone_tx_source_source_param_src_port[15:0]
     7/12: $0\colorlite_etherbone_tx_source_source_param_length[15:0]
     8/12: $0\colorlite_etherbone_tx_source_source_param_ip_address[31:0]
     9/12: $0\colorlite_etherbone_tx_source_source_param_dst_port[15:0]
    10/12: $0\colorlite_etherbone_tx_source_source_last[0:0]
    11/12: $0\colorlite_etherbone_tx_source_source_first[0:0]
    12/12: $0\colorlite_etherbone_tx_packetizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
     1/20: $0\liteethetherbonepackettx_fsm1_next_state[0:0]
     2/20: $0\liteethetherbonepackettx_fsm0_next_state[1:0]
     3/20: $0\colorlite_etherbone_tx_packetizer_sr_shift[0:0]
     4/20: $0\colorlite_etherbone_tx_packetizer_sr_load[0:0]
     5/20: $0\colorlite_etherbone_tx_packetizer_source_valid[0:0]
     6/20: $0\colorlite_etherbone_tx_packetizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_etherbone_tx_packetizer_source_payload_data[31:0]
     8/20: $0\colorlite_etherbone_tx_packetizer_source_last_s[0:0]
     9/20: $0\colorlite_etherbone_tx_packetizer_source_last_b[0:0]
    10/20: $0\colorlite_etherbone_tx_packetizer_source_last_a[0:0]
    11/20: $0\colorlite_etherbone_tx_packetizer_sink_ready[0:0]
    12/20: $0\colorlite_etherbone_tx_packetizer_is_ongoing2[0:0]
    13/20: $0\colorlite_etherbone_tx_packetizer_is_ongoing1[0:0]
    14/20: $0\colorlite_etherbone_tx_packetizer_is_ongoing0[0:0]
    15/20: $0\colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce1[0:0]
    16/20: $0\colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value1[0:0]
    17/20: $0\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce0[0:0]
    18/20: $0\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0[3:0]
    19/20: $0\colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value_ce0[0:0]
    20/20: $0\colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value0[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7835$5029'.
     1/1: $0\colorlite_etherbone_tx_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
     1/11: $0\colorlite_ethcore_crossbar_sink_ready[0:0]
     2/11: $0\colorlite_etherbone_internal_port_source_valid[0:0]
     3/11: $0\colorlite_etherbone_internal_port_source_payload_last_be[3:0]
     4/11: $0\colorlite_etherbone_internal_port_source_payload_error[3:0]
     5/11: $0\colorlite_etherbone_internal_port_source_payload_data[31:0]
     6/11: $0\colorlite_etherbone_internal_port_source_param_src_port[15:0]
     7/11: $0\colorlite_etherbone_internal_port_source_param_length[15:0]
     8/11: $0\colorlite_etherbone_internal_port_source_param_ip_address[31:0]
     9/11: $0\colorlite_etherbone_internal_port_source_param_dst_port[15:0]
    10/11: $0\colorlite_etherbone_internal_port_source_last[0:0]
    11/11: $0\colorlite_etherbone_internal_port_source_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7725$5019'.
     1/1: $0\liteethudp_sel1[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7636$5017'.
     1/1: $0\liteethudp_sel0[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
     1/7: $0\liteethudp_liteethudprx_next_state[1:0]
     2/7: $0\colorlite_ethcore_rx_source_source_valid[0:0]
     3/7: $0\colorlite_ethcore_rx_source_source_payload_last_be[3:0]
     4/7: $0\colorlite_ethcore_rx_source_source_last[0:0]
     5/7: $0\colorlite_ethcore_rx_depacketizer_source_ready[0:0]
     6/7: $0\colorlite_ethcore_rx_count_liteethudp_next_value_ce[0:0]
     7/7: $0\colorlite_ethcore_rx_count_liteethudp_next_value[15:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
     1/20: $0\colorlite_ethcore_rx_depacketizer_sink_ready[0:0]
     2/20: $0\liteethudp_liteethudprx_fsm1_next_state[0:0]
     3/20: $0\liteethudp_liteethudprx_fsm0_next_state[1:0]
     4/20: $0\colorlite_ethcore_rx_depacketizer_sr_shift[0:0]
     5/20: $0\colorlite_ethcore_rx_depacketizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_rx_depacketizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_rx_depacketizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_rx_depacketizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_rx_depacketizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_rx_depacketizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_rx_depacketizer_is_ongoing3[0:0]
    12/20: $0\colorlite_ethcore_rx_depacketizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_rx_depacketizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_rx_depacketizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3[0:0]
    16/20: $0\colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3[0:0]
    17/20: $0\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1[0:0]
    18/20: $0\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1[3:0]
    19/20: $0\colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2[0:0]
    20/20: $0\colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7381$4988'.
     1/1: $0\colorlite_ethcore_rx_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
     1/11: $0\liteethudp_liteethudptx_next_state[0:0]
     2/11: $0\colorlite_ethcore_tx_source_source_valid[0:0]
     3/11: $0\colorlite_ethcore_tx_source_source_payload_last_be[3:0]
     4/11: $0\colorlite_ethcore_tx_source_source_payload_error[3:0]
     5/11: $0\colorlite_ethcore_tx_source_source_payload_data[31:0]
     6/11: $0\colorlite_ethcore_tx_source_source_param_protocol[7:0]
     7/11: $0\colorlite_ethcore_tx_source_source_param_length[15:0]
     8/11: $0\colorlite_ethcore_tx_source_source_param_ip_address[31:0]
     9/11: $0\colorlite_ethcore_tx_source_source_last[0:0]
    10/11: $0\colorlite_ethcore_tx_source_source_first[0:0]
    11/11: $0\colorlite_ethcore_tx_packetizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
     1/20: $0\liteethudp_liteethudptx_fsm1_next_state[0:0]
     2/20: $0\liteethudp_liteethudptx_fsm0_next_state[1:0]
     3/20: $0\colorlite_ethcore_tx_packetizer_sr_shift[0:0]
     4/20: $0\colorlite_ethcore_tx_packetizer_sr_load[0:0]
     5/20: $0\colorlite_ethcore_tx_packetizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_tx_packetizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_tx_packetizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_tx_packetizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_tx_packetizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_tx_packetizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_tx_packetizer_sink_ready[0:0]
    12/20: $0\colorlite_ethcore_tx_packetizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_tx_packetizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_tx_packetizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1[0:0]
    16/20: $0\colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1[0:0]
    17/20: $0\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0[0:0]
    18/20: $0\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0[3:0]
    19/20: $0\colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0[0:0]
    20/20: $0\colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7191$4971'.
     1/1: $0\colorlite_ethcore_tx_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7115$4961'.
     1/1: $0\colorlite_ethcore_icmp_echo_param_fifo_wrport_adr[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950'.
     1/1: $0\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr[4:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7046$4942'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
     1/13: $0\colorlite_ethcore_icmp_echo_sink_ready[0:0]
     2/13: $0\colorlite_ethcore_icmp_echo_sink_sink_valid[0:0]
     3/13: $0\colorlite_ethcore_icmp_echo_sink_sink_payload_last_be[3:0]
     4/13: $0\colorlite_ethcore_icmp_echo_sink_sink_payload_error[3:0]
     5/13: $0\colorlite_ethcore_icmp_echo_sink_sink_payload_data[31:0]
     6/13: $0\colorlite_ethcore_icmp_echo_sink_sink_param_quench[31:0]
     7/13: $0\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype[7:0]
     8/13: $0\colorlite_ethcore_icmp_echo_sink_sink_param_length[15:0]
     9/13: $0\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address[31:0]
    10/13: $0\colorlite_ethcore_icmp_echo_sink_sink_param_code[7:0]
    11/13: $0\colorlite_ethcore_icmp_echo_sink_sink_param_checksum[15:0]
    12/13: $0\colorlite_ethcore_icmp_echo_sink_sink_last[0:0]
    13/13: $0\colorlite_ethcore_icmp_echo_sink_sink_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927'.
     1/3: $0\liteethicmprx_next_state[1:0]
     2/3: $0\colorlite_ethcore_icmp_rx_source_source_valid[0:0]
     3/3: $0\colorlite_ethcore_icmp_rx_depacketizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
     1/20: $0\colorlite_ethcore_icmp_rx_depacketizer_sink_ready[0:0]
     2/20: $0\liteethicmprx_fsm1_next_state[0:0]
     3/20: $0\liteethicmprx_fsm0_next_state[1:0]
     4/20: $0\colorlite_ethcore_icmp_rx_depacketizer_sr_shift[0:0]
     5/20: $0\colorlite_ethcore_icmp_rx_depacketizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_icmp_rx_depacketizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_icmp_rx_depacketizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_icmp_rx_depacketizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing3[0:0]
    12/20: $0\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3[0:0]
    16/20: $0\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3[0:0]
    17/20: $0\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1[0:0]
    18/20: $0\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1[3:0]
    19/20: $0\colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2[0:0]
    20/20: $0\colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value2[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6831$4908'.
     1/1: $0\colorlite_ethcore_icmp_rx_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903'.
     1/3: $0\liteethicmptx_next_state[0:0]
     2/3: $0\colorlite_ethcore_icmp_tx_source_source_valid[0:0]
     3/3: $0\colorlite_ethcore_icmp_tx_packetizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
     1/20: $0\liteethicmptx_fsm1_next_state[0:0]
     2/20: $0\liteethicmptx_fsm0_next_state[1:0]
     3/20: $0\colorlite_ethcore_icmp_tx_packetizer_sr_shift[0:0]
     4/20: $0\colorlite_ethcore_icmp_tx_packetizer_sr_load[0:0]
     5/20: $0\colorlite_ethcore_icmp_tx_packetizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_icmp_tx_packetizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_icmp_tx_packetizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_icmp_tx_packetizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_icmp_tx_packetizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_icmp_tx_packetizer_sink_ready[0:0]
    12/20: $0\colorlite_ethcore_icmp_tx_packetizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_icmp_tx_packetizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_icmp_tx_packetizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1[0:0]
    16/20: $0\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1[0:0]
    17/20: $0\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0[0:0]
    18/20: $0\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0[3:0]
    19/20: $0\colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0[0:0]
    20/20: $0\colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value0[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6658$4890'.
     1/1: $0\colorlite_ethcore_icmp_tx_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
     1/19: $0\colorlite_ethcore_ip_crossbar_sink_ready[0:0]
     2/19: $0\colorlite_ethcore_ip_port_source_valid[0:0]
     3/19: $0\colorlite_ethcore_ip_port_source_payload_last_be[3:0]
     4/19: $0\colorlite_ethcore_ip_port_source_payload_error[3:0]
     5/19: $0\colorlite_ethcore_ip_port_source_payload_data[31:0]
     6/19: $0\colorlite_ethcore_ip_port_source_param_protocol[7:0]
     7/19: $0\colorlite_ethcore_ip_port_source_param_length[15:0]
     8/19: $0\colorlite_ethcore_ip_port_source_param_ip_address[31:0]
     9/19: $0\colorlite_ethcore_ip_port_source_last[0:0]
    10/19: $0\colorlite_ethcore_ip_port_source_first[0:0]
    11/19: $0\colorlite_ethcore_icmp_ip_port_source_valid[0:0]
    12/19: $0\colorlite_ethcore_icmp_ip_port_source_payload_last_be[3:0]
    13/19: $0\colorlite_ethcore_icmp_ip_port_source_payload_error[3:0]
    14/19: $0\colorlite_ethcore_icmp_ip_port_source_payload_data[31:0]
    15/19: $0\colorlite_ethcore_icmp_ip_port_source_param_protocol[7:0]
    16/19: $0\colorlite_ethcore_icmp_ip_port_source_param_length[15:0]
    17/19: $0\colorlite_ethcore_icmp_ip_port_source_param_ip_address[31:0]
    18/19: $0\colorlite_ethcore_icmp_ip_port_source_last[0:0]
    19/19: $0\colorlite_ethcore_icmp_ip_port_source_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877'.
     1/1: $0\liteethip_sel1[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
     1/11: $0\colorlite_ethcore_ip_crossbar_source_param_ip_address[31:0]
     2/11: $0\colorlite_ethcore_ip_crossbar_source_param_protocol[7:0]
     3/11: $0\colorlite_ethcore_ip_crossbar_source_param_length[15:0]
     4/11: $0\colorlite_ethcore_ip_crossbar_source_payload_error[3:0]
     5/11: $0\colorlite_ethcore_ip_crossbar_source_payload_last_be[3:0]
     6/11: $0\colorlite_ethcore_ip_crossbar_source_payload_data[31:0]
     7/11: $0\colorlite_ethcore_ip_crossbar_source_last[0:0]
     8/11: $0\colorlite_ethcore_ip_crossbar_source_first[0:0]
     9/11: $0\colorlite_ethcore_ip_crossbar_source_valid[0:0]
    10/11: $0\colorlite_ethcore_ip_port_sink_ready[0:0]
    11/11: $0\colorlite_ethcore_icmp_ip_port_sink_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6466$4865'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6457$4862'.
     1/1: $0\liteethip_sel0[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849'.
     1/3: $0\liteethip_liteethiprx_next_state[1:0]
     2/3: $0\colorlite_ethcore_ip_rx_source_source_valid[0:0]
     3/3: $0\colorlite_ethcore_ip_rx_depacketizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
     1/20: $0\colorlite_ethcore_ip_rx_depacketizer_sink_ready[0:0]
     2/20: $0\liteethip_liteethiprx_fsm1_next_state[0:0]
     3/20: $0\liteethip_liteethiprx_fsm0_next_state[1:0]
     4/20: $0\colorlite_ethcore_ip_rx_depacketizer_sr_shift[0:0]
     5/20: $0\colorlite_ethcore_ip_rx_depacketizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_ip_rx_depacketizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_ip_rx_depacketizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_ip_rx_depacketizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_ip_rx_depacketizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_ip_rx_depacketizer_is_ongoing3[0:0]
    12/20: $0\colorlite_ethcore_ip_rx_depacketizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_ip_rx_depacketizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_ip_rx_depacketizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3[0:0]
    16/20: $0\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3[0:0]
    17/20: $0\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1[0:0]
    18/20: $0\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1[3:0]
    19/20: $0\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2[0:0]
    20/20: $0\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2[2:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6300$4817'.
     1/1: $0\colorlite_ethcore_ip_rx_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
     1/16: $0\liteethip_liteethiptx_next_state[2:0]
     2/16: $0\colorlite_ethcore_ip_tx_target_unreachable[0:0]
     3/16: $0\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value_ce[0:0]
     4/16: $0\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value[47:0]
     5/16: $0\colorlite_ethcore_ip_tx_source_source_valid0[0:0]
     6/16: $0\colorlite_ethcore_ip_tx_source_source_payload_target_mac[47:0]
     7/16: $0\colorlite_ethcore_ip_tx_source_source_payload_sender_mac[47:0]
     8/16: $0\colorlite_ethcore_ip_tx_source_source_payload_last_be0[3:0]
     9/16: $0\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type[15:0]
    10/16: $0\colorlite_ethcore_ip_tx_source_source_payload_error0[3:0]
    11/16: $0\colorlite_ethcore_ip_tx_source_source_payload_data0[31:0]
    12/16: $0\colorlite_ethcore_ip_tx_source_source_last0[0:0]
    13/16: $0\colorlite_ethcore_ip_tx_source_source_first0[0:0]
    14/16: $0\colorlite_ethcore_ip_tx_packetizer_source_ready[0:0]
    15/16: $0\colorlite_ethcore_arp_table_response_response_ready[0:0]
    16/16: $0\colorlite_ethcore_arp_table_request_request_valid[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
     1/20: $0\liteethip_liteethiptx_fsm1_next_state[0:0]
     2/20: $0\liteethip_liteethiptx_fsm0_next_state[1:0]
     3/20: $0\colorlite_ethcore_ip_tx_packetizer_sr_shift[0:0]
     4/20: $0\colorlite_ethcore_ip_tx_packetizer_sr_load[0:0]
     5/20: $0\colorlite_ethcore_ip_tx_packetizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_ip_tx_packetizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_ip_tx_packetizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_ip_tx_packetizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_ip_tx_packetizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_ip_tx_packetizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_ip_tx_packetizer_sink_ready[0:0]
    12/20: $0\colorlite_ethcore_ip_tx_packetizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_ip_tx_packetizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_ip_tx_packetizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1[0:0]
    16/20: $0\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1[0:0]
    17/20: $0\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0[0:0]
    18/20: $0\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0[3:0]
    19/20: $0\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0[0:0]
    20/20: $0\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0[2:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6061$4793'.
     1/1: $0\colorlite_ethcore_ip_tx_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
     1/23: $0\fsm_next_state[2:0]
     2/23: $0\colorlite_ethcore_arp_table_source_valid[0:0]
     3/23: $0\colorlite_ethcore_arp_table_source_payload_request[0:0]
     4/23: $0\colorlite_ethcore_arp_table_source_payload_reply[0:0]
     5/23: $0\colorlite_ethcore_arp_table_source_payload_mac_address[47:0]
     6/23: $0\colorlite_ethcore_arp_table_source_payload_ip_address[31:0]
     7/23: $0\colorlite_ethcore_arp_table_response_response_valid[0:0]
     8/23: $0\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1[0:0]
     9/23: $0\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1[47:0]
    10/23: $0\colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2[0:0]
    11/23: $0\colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2[0:0]
    12/23: $0\colorlite_ethcore_arp_table_request_request_ready[0:0]
    13/23: $0\colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0[0:0]
    14/23: $0\colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value0[0:0]
    15/23: $0\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4[0:0]
    16/23: $0\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4[31:0]
    17/23: $0\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3[0:0]
    18/23: $0\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3[2:0]
    19/23: $0\colorlite_ethcore_arp_table_cache_update_valid[0:0]
    20/23: $0\colorlite_ethcore_arp_table_cache_update_payload_mac_address[47:0]
    21/23: $0\colorlite_ethcore_arp_table_cache_update_payload_ip_address[31:0]
    22/23: $0\colorlite_ethcore_arp_table_cache_request_valid[0:0]
    23/23: $0\colorlite_ethcore_arp_table_cache_request_payload_ip_address[31:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
     1/19: $0\liteetharpcache_next_state[2:0]
     2/19: $0\colorlite_ethcore_arp_table_cache_wait[0:0]
     3/19: $0\colorlite_ethcore_arp_table_cache_update_ready[0:0]
     4/19: $0\colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0[0:0]
     5/19: $0\colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0[0:0]
     6/19: $0\colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1[0:0]
     7/19: $0\colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1[0:0]
     8/19: $0\colorlite_ethcore_arp_table_cache_response_valid[0:0]
     9/19: $0\colorlite_ethcore_arp_table_cache_response_payload_mac_address[47:0]
    10/19: $0\colorlite_ethcore_arp_table_cache_response_payload_error[0:0]
    11/19: $0\colorlite_ethcore_arp_table_cache_request_ready[0:0]
    12/19: $0\colorlite_ethcore_arp_table_cache_mem_wr_port_we[0:0]
    13/19: $0\colorlite_ethcore_arp_table_cache_mem_wr_port_valid[0:0]
    14/19: $0\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address[47:0]
    15/19: $0\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address[31:0]
    16/19: $0\colorlite_ethcore_arp_table_cache_mem_wr_port_adr[0:0]
    17/19: $0\colorlite_ethcore_arp_table_cache_mem_rd_port_adr[0:0]
    18/19: $0\colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2[0:0]
    19/19: $0\colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
     1/5: $0\liteetharprx_next_state[1:0]
     2/5: $0\colorlite_ethcore_arp_rx_source_source_valid[0:0]
     3/5: $0\colorlite_ethcore_arp_rx_source_source_payload_request[0:0]
     4/5: $0\colorlite_ethcore_arp_rx_source_source_payload_reply[0:0]
     5/5: $0\colorlite_ethcore_arp_rx_depacketizer_source_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
     1/20: $0\colorlite_ethcore_arp_rx_depacketizer_sink_ready[0:0]
     2/20: $0\liteetharprx_fsm1_next_state[0:0]
     3/20: $0\liteetharprx_fsm0_next_state[1:0]
     4/20: $0\colorlite_ethcore_arp_rx_depacketizer_sr_shift[0:0]
     5/20: $0\colorlite_ethcore_arp_rx_depacketizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_arp_rx_depacketizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_arp_rx_depacketizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_arp_rx_depacketizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_arp_rx_depacketizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_arp_rx_depacketizer_is_ongoing3[0:0]
    12/20: $0\colorlite_ethcore_arp_rx_depacketizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_arp_rx_depacketizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_arp_rx_depacketizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3[0:0]
    16/20: $0\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3[0:0]
    17/20: $0\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1[0:0]
    18/20: $0\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1[3:0]
    19/20: $0\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2[0:0]
    20/20: $0\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2[2:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5577$4728'.
     1/1: $0\colorlite_ethcore_arp_rx_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726'.
     1/2: $0\colorlite_ethcore_arp_rx_request[0:0]
     2/2: $0\colorlite_ethcore_arp_rx_reply[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
     1/7: $0\liteetharptx_next_state[0:0]
     2/7: $0\colorlite_ethcore_arp_tx_source_source_valid[0:0]
     3/7: $0\colorlite_ethcore_arp_tx_sink_sink_ready[0:0]
     4/7: $0\colorlite_ethcore_arp_tx_packetizer_source_ready[0:0]
     5/7: $0\colorlite_ethcore_arp_tx_packetizer_sink_valid[0:0]
     6/7: $0\colorlite_ethcore_arp_tx_counter_liteetharp_next_value_ce[0:0]
     7/7: $0\colorlite_ethcore_arp_tx_counter_liteetharp_next_value[3:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
     1/20: $0\liteetharptx_fsm1_next_state[0:0]
     2/20: $0\liteetharptx_fsm0_next_state[1:0]
     3/20: $0\colorlite_ethcore_arp_tx_packetizer_sr_shift[0:0]
     4/20: $0\colorlite_ethcore_arp_tx_packetizer_sr_load[0:0]
     5/20: $0\colorlite_ethcore_arp_tx_packetizer_source_valid[0:0]
     6/20: $0\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be[3:0]
     7/20: $0\colorlite_ethcore_arp_tx_packetizer_source_payload_data[31:0]
     8/20: $0\colorlite_ethcore_arp_tx_packetizer_source_last_s[0:0]
     9/20: $0\colorlite_ethcore_arp_tx_packetizer_source_last_b[0:0]
    10/20: $0\colorlite_ethcore_arp_tx_packetizer_source_last_a[0:0]
    11/20: $0\colorlite_ethcore_arp_tx_packetizer_sink_ready[0:0]
    12/20: $0\colorlite_ethcore_arp_tx_packetizer_is_ongoing2[0:0]
    13/20: $0\colorlite_ethcore_arp_tx_packetizer_is_ongoing1[0:0]
    14/20: $0\colorlite_ethcore_arp_tx_packetizer_is_ongoing0[0:0]
    15/20: $0\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1[0:0]
    16/20: $0\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1[0:0]
    17/20: $0\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0[0:0]
    18/20: $0\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0[3:0]
    19/20: $0\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0[0:0]
    20/20: $0\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0[2:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5381$4710'.
     1/1: $0\colorlite_ethcore_arp_tx_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704'.
     1/2: $0\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac[47:0]
     2/2: $0\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode[15:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703'.
     1/1: $0\colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be[3:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
     1/22: $0\colorlite_ethcore_mac_depacketizer_sink_ready[0:0]
     2/22: $0\colorlite_ethcore_mac_depacketizer_source_payload_data[31:0] [31:16]
     3/22: $0\colorlite_ethcore_mac_depacketizer_source_payload_data[31:0] [15:0]
     4/22: $0\liteethmac_fsm0_next_state1[1:0]
     5/22: $0\colorlite_ethcore_mac_depacketizer_sr_shift_leftover[0:0]
     6/22: $0\colorlite_ethcore_mac_depacketizer_sr_shift[0:0]
     7/22: $0\colorlite_ethcore_mac_depacketizer_source_valid[0:0]
     8/22: $0\colorlite_ethcore_mac_depacketizer_source_payload_last_be[3:0]
     9/22: $0\liteethmac_fsm1_next_state1[0:0]
    10/22: $0\colorlite_ethcore_mac_depacketizer_source_last_s[0:0]
    11/22: $0\colorlite_ethcore_mac_depacketizer_source_last_b[0:0]
    12/22: $0\colorlite_ethcore_mac_depacketizer_source_last_a[0:0]
    13/22: $0\colorlite_ethcore_mac_depacketizer_is_ongoing3[0:0]
    14/22: $0\colorlite_ethcore_mac_depacketizer_is_ongoing2[0:0]
    15/22: $0\colorlite_ethcore_mac_depacketizer_is_ongoing1[0:0]
    16/22: $0\colorlite_ethcore_mac_depacketizer_is_ongoing0[0:0]
    17/22: $0\colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3[0:0]
    18/22: $0\colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3[0:0]
    19/22: $0\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1[0:0]
    20/22: $0\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1[3:0]
    21/22: $0\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2[0:0]
    22/22: $0\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5151$4678'.
     1/1: $0\colorlite_ethcore_mac_depacketizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
     1/21: $0\colorlite_ethcore_mac_packetizer_source_payload_data[31:0] [31:16]
     2/21: $0\colorlite_ethcore_mac_packetizer_source_payload_data[31:0] [15:0]
     3/21: $0\liteethmac_fsm0_next_state0[1:0]
     4/21: $0\colorlite_ethcore_mac_packetizer_sr_shift[0:0]
     5/21: $0\colorlite_ethcore_mac_packetizer_sr_load[0:0]
     6/21: $0\colorlite_ethcore_mac_packetizer_source_valid[0:0]
     7/21: $0\colorlite_ethcore_mac_packetizer_source_payload_last_be[3:0]
     8/21: $0\liteethmac_fsm1_next_state0[0:0]
     9/21: $0\colorlite_ethcore_mac_packetizer_source_last_s[0:0]
    10/21: $0\colorlite_ethcore_mac_packetizer_source_last_b[0:0]
    11/21: $0\colorlite_ethcore_mac_packetizer_source_last_a[0:0]
    12/21: $0\colorlite_ethcore_mac_packetizer_sink_ready[0:0]
    13/21: $0\colorlite_ethcore_mac_packetizer_is_ongoing2[0:0]
    14/21: $0\colorlite_ethcore_mac_packetizer_is_ongoing1[0:0]
    15/21: $0\colorlite_ethcore_mac_packetizer_is_ongoing0[0:0]
    16/21: $0\colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1[0:0]
    17/21: $0\colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1[0:0]
    18/21: $0\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0[0:0]
    19/21: $0\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0[3:0]
    20/21: $0\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0[0:0]
    21/21: $0\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5003$4659'.
     1/1: $0\colorlite_ethcore_mac_packetizer_source_last[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
     1/19: $0\colorlite_ethcore_mac_crossbar_sink_ready[0:0]
     2/19: $0\colorlite_ethcore_ip_mac_port_source_valid[0:0]
     3/19: $0\colorlite_ethcore_ip_mac_port_source_payload_target_mac[47:0]
     4/19: $0\colorlite_ethcore_ip_mac_port_source_payload_sender_mac[47:0]
     5/19: $0\colorlite_ethcore_ip_mac_port_source_payload_last_be[3:0]
     6/19: $0\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type[15:0]
     7/19: $0\colorlite_ethcore_ip_mac_port_source_payload_error[3:0]
     8/19: $0\colorlite_ethcore_ip_mac_port_source_payload_data[31:0]
     9/19: $0\colorlite_ethcore_ip_mac_port_source_last[0:0]
    10/19: $0\colorlite_ethcore_ip_mac_port_source_first[0:0]
    11/19: $0\colorlite_ethcore_arp_mac_port_source_valid[0:0]
    12/19: $0\colorlite_ethcore_arp_mac_port_source_payload_target_mac[47:0]
    13/19: $0\colorlite_ethcore_arp_mac_port_source_payload_sender_mac[47:0]
    14/19: $0\colorlite_ethcore_arp_mac_port_source_payload_last_be[3:0]
    15/19: $0\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type[15:0]
    16/19: $0\colorlite_ethcore_arp_mac_port_source_payload_error[3:0]
    17/19: $0\colorlite_ethcore_arp_mac_port_source_payload_data[31:0]
    18/19: $0\colorlite_ethcore_arp_mac_port_source_last[0:0]
    19/19: $0\colorlite_ethcore_arp_mac_port_source_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650'.
     1/1: $0\liteethmac_sel1[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
     1/11: $0\colorlite_ethcore_mac_crossbar_source_payload_error[3:0]
     2/11: $0\colorlite_ethcore_mac_crossbar_source_payload_last_be[3:0]
     3/11: $0\colorlite_ethcore_mac_crossbar_source_payload_data[31:0]
     4/11: $0\colorlite_ethcore_mac_crossbar_source_payload_target_mac[47:0]
     5/11: $0\colorlite_ethcore_mac_crossbar_source_payload_sender_mac[47:0]
     6/11: $0\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type[15:0]
     7/11: $0\colorlite_ethcore_mac_crossbar_source_last[0:0]
     8/11: $0\colorlite_ethcore_mac_crossbar_source_first[0:0]
     9/11: $0\colorlite_ethcore_mac_crossbar_source_valid[0:0]
    10/11: $0\colorlite_ethcore_ip_mac_port_sink_ready[0:0]
    11/11: $0\colorlite_ethcore_arp_mac_port_sink_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4887$4638'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4878$4635'.
     1/1: $0\liteethmac_sel0[1:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
     1/10: $0\liteethmac_rxdatapath_bufferizeendpoints_next_state[1:0]
     2/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error[3:0]
     3/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready[0:0]
     4/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_valid[0:0]
     5/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be[3:0]
     6/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_last[0:0]
     7/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_fifo_reset[0:0]
     8/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_error[0:0]
     9/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reset[0:0]
    10/10: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_ce[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4720$4613'.
     1/1: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480'.
     1/2: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value[31:0]
     2/2: $0\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error0[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4520$2479'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4515$2478'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
     1/7: $0\colorlite_ethcore_mac_core_rx_preamble_sink_ready[0:0]
     2/7: $0\liteethmac_rxdatapath_liteethmacpreamblechecker_next_state[0:0]
     3/7: $0\colorlite_ethcore_mac_core_rx_preamble_source_valid[0:0]
     4/7: $0\colorlite_ethcore_mac_core_rx_preamble_source_payload_error[3:0]
     5/7: $0\colorlite_ethcore_mac_core_rx_preamble_source_last[0:0]
     6/7: $0\colorlite_ethcore_mac_core_rx_preamble_source_first[0:0]
     7/7: $0\colorlite_ethcore_mac_core_rx_preamble_error[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461'.
     1/1: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458'.
     1/1: $0\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4370$2441'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
     1/10: $0\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce[0:0]
     2/10: $0\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value[3:0]
     3/10: $0\liteethmac_txdatapath_liteethmacgap_next_state[0:0]
     4/10: $0\colorlite_ethcore_mac_core_tx_gap_source_valid[0:0]
     5/10: $0\colorlite_ethcore_mac_core_tx_gap_source_payload_last_be[0:0]
     6/10: $0\colorlite_ethcore_mac_core_tx_gap_source_payload_error[0:0]
     7/10: $0\colorlite_ethcore_mac_core_tx_gap_source_payload_data[7:0]
     8/10: $0\colorlite_ethcore_mac_core_tx_gap_source_last[0:0]
     9/10: $0\colorlite_ethcore_mac_core_tx_gap_source_first[0:0]
    10/10: $0\colorlite_ethcore_mac_core_tx_gap_sink_ready[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
     1/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_sink_ready[0:0]
     2/8: $0\liteethmac_txdatapath_liteethmactxlastbe_next_state[0:0]
     3/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_valid[0:0]
     4/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be[0:0]
     5/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_error[0:0]
     6/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data[7:0]
     7/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_last[0:0]
     8/8: $0\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_first[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429'.
     1/1: $0\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data[9:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420'.
     1/1: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417'.
     1/1: $0\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
     1/9: $0\liteethmac_txdatapath_liteethmacpreambleinserter_next_state[1:0]
     2/9: $0\colorlite_ethcore_mac_core_tx_preamble_source_payload_data[31:0]
     3/9: $0\colorlite_ethcore_mac_core_tx_preamble_source_valid[0:0]
     4/9: $0\colorlite_ethcore_mac_core_tx_preamble_source_payload_error[3:0]
     5/9: $0\colorlite_ethcore_mac_core_tx_preamble_source_last[0:0]
     6/9: $0\colorlite_ethcore_mac_core_tx_preamble_source_first[0:0]
     7/9: $0\colorlite_ethcore_mac_core_tx_preamble_sink_ready[0:0]
     8/9: $0\colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce[0:0]
     9/9: $0\colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
     1/14: $0\liteethmac_txdatapath_bufferizeendpoints_next_state[1:0]
     2/14: $0\colorlite_ethcore_mac_core_tx_crc_source_valid[0:0]
     3/14: $0\colorlite_ethcore_mac_core_tx_crc_source_payload_last_be[3:0]
     4/14: $0\colorlite_ethcore_mac_core_tx_crc_source_payload_error[3:0]
     5/14: $0\colorlite_ethcore_mac_core_tx_crc_source_payload_data[31:0]
     6/14: $0\colorlite_ethcore_mac_core_tx_crc_source_last[0:0]
     7/14: $0\colorlite_ethcore_mac_core_tx_crc_source_first[0:0]
     8/14: $0\colorlite_ethcore_mac_core_tx_crc_sink_ready[0:0]
     9/14: $0\colorlite_ethcore_mac_core_tx_crc_reset[0:0]
    10/14: $0\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1[0:0]
    11/14: $0\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1[3:0]
    12/14: $0\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0[0:0]
    13/14: $0\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0[31:0]
    14/14: $0\colorlite_ethcore_mac_core_tx_crc_ce[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267'.
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258'.
     1/2: $0\colorlite_ethcore_mac_core_tx_crc_value[31:0]
     2/2: $0\colorlite_ethcore_mac_core_tx_crc_error[0:0]
Creating decoders for process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
     1/10: $0\colorlite_ethcore_mac_core_tx_padding_source_payload_data[31:0]
     2/10: $0\colorlite_ethcore_mac_core_tx_padding_source_valid[0:0]
     3/10: $0\liteethmac_txdatapath_liteethmacpaddinginserter_next_state[0:0]
     4/10: $0\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be[3:0]
     5/10: $0\colorlite_ethcore_mac_core_tx_padding_source_payload_error[3:0]
     6/10: $0\colorlite_ethcore_mac_core_tx_padding_source_last[0:0]
     7/10: $0\colorlite_ethcore_mac_core_tx_padding_source_first[0:0]
     8/10: $0\colorlite_ethcore_mac_core_tx_padding_sink_ready[0:0]
     9/10: $0\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce[0:0]
    10/10: $0\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value[15:0]

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\colorlite.\spiflash_clk_divider0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3588$7034'.
No latch inferred for signal `\colorlite.\pwm3_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3486$7030'.
No latch inferred for signal `\colorlite.\pwm2_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3475$7022'.
No latch inferred for signal `\colorlite.\pwm1_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3464$7014'.
No latch inferred for signal `\colorlite.\pwm0_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3453$7006'.
No latch inferred for signal `\colorlite.\interface0_err' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3232$6847'.
No latch inferred for signal `\colorlite.\ethphy_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3198$6827'.
No latch inferred for signal `\colorlite.\ethphy_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3197$6826'.
No latch inferred for signal `\colorlite.\ethphy_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3194$6824'.
No latch inferred for signal `\colorlite.\ethphy_r' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3174$6817'.
No latch inferred for signal `\colorlite.\crg_stdby' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3014$6746'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2943$6708'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2942$6707'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2941$6706'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2940$6705'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2935$6700'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2931$6698'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_source_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2835$6678'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_source_source_param_port_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2831$6677'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_source_source_param_addr_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2825$6676'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2823$6675'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_sr_shift_leftover' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2810$6673'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_sink_d_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2780$6661'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2656$6624'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_wff' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2654$6622'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_wca' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2652$6620'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_rff' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2651$6619'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_rca' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2649$6617'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_cyc' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2648$6616'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_bca' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2646$6615'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2644$6613'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2598$6611'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2597$6610'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2552$6604'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2551$6603'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2550$6602'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2501$6586'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2445$6583'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2444$6582'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2389$6576'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2388$6575'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2387$6574'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2341$6558'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_pr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2340$6557'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_port_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2339$6556'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_pf' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2338$6555'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_nr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2337$6554'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2336$6553'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2335$6552'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2334$6551'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_param_addr_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2333$6550'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2328$6545'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2273$6517'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_sink_d_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2256$6515'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_sink_first1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2178$6482'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2113$6460'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2112$6459'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2111$6458'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2072$6445'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_cti' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2052$6437'.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_bte' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2051$6436'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1989$6403'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1988$6402'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1987$6401'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1982$6396'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1978$6394'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1946$6377'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_sr_shift_leftover' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1934$6375'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_sink_d_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1908$6363'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1876$6336'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1824$6300'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_preamble' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1759$6262'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_preamble' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1499$6187'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1336$6159'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1176$6099'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1175$6098'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1173$6096'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1166$6090'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1162$6088'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1116$6065'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum8' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1111$6063'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum7' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1110$6062'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum6' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1109$6061'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum5' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1108$6060'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum4' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1107$6059'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1106$6058'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1105$6057'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1104$6056'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1103$6055'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1092$6053'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1059$6042'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum9' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1054$6040'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum8' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1053$6039'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum7' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1052$6038'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum6' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1051$6037'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum5' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1050$6036'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum4' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1049$6035'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1048$6034'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1047$6033'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1046$6032'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1045$6031'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sr_shift_leftover' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1043$6029'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sink_d_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1012$6017'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:903$5962'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:902$5961'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:901$5960'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:896$5955'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:892$5953'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:858$5938'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sr_shift_leftover' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:846$5936'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sink_d_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:820$5924'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:708$5884'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:707$5883'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:658$5877'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:657$5876'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_replace' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:656$5875'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:584$5859'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:583$5858'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:581$5856'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:574$5850'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:570$5846'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:569$5845'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:534$5821'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:533$5820'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:531$5819'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_enable' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:469$5771'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_clear_enable' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:466$5769'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_source_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:458$5764'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:457$5763'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sr_shift_leftover' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:443$5759'.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sink_d_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:412$5747'.
No latch inferred for signal `\colorlite.\colorlite_bus_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:370$5721'.
No latch inferred for signal `\colorlite.\ethphy__r_status' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9986$5373'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ethphy__r_status` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9986$5373`.
No latch inferred for signal `\colorlite.\self' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9861$5372'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\self` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9861$5372`.
No latch inferred for signal `\colorlite.\spiflash_status_status' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9701$5362'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_status_status [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9701$5362`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_status_status [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9701$5362`.
No latch inferred for signal `\colorlite.\spiflash_start1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9693$5361'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_start1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9693$5361`.
No latch inferred for signal `\colorlite.\csrbank9_spi_loopback0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_loopback0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358`.
No latch inferred for signal `\colorlite.\csrbank9_spi_loopback0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_loopback0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358`.
No latch inferred for signal `\colorlite.\csrbank9_spi_cs0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_cs0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355`.
No latch inferred for signal `\colorlite.\csrbank9_spi_cs0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_cs0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355`.
No latch inferred for signal `\colorlite.\csrbank9_spi_miso0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_miso0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352`.
No latch inferred for signal `\colorlite.\csrbank9_spi_miso0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_miso0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352`.
No latch inferred for signal `\colorlite.\csrbank9_spi_miso1_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_miso1_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349`.
No latch inferred for signal `\colorlite.\csrbank9_spi_miso1_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_miso1_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349`.
No latch inferred for signal `\colorlite.\csrbank9_spi_mosi0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_mosi0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346`.
No latch inferred for signal `\colorlite.\csrbank9_spi_mosi0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_mosi0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346`.
No latch inferred for signal `\colorlite.\csrbank9_spi_mosi1_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_mosi1_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343`.
No latch inferred for signal `\colorlite.\csrbank9_spi_mosi1_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_mosi1_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343`.
No latch inferred for signal `\colorlite.\csrbank9_spi_status_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_status_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340`.
No latch inferred for signal `\colorlite.\csrbank9_spi_status_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_status_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340`.
No latch inferred for signal `\colorlite.\csrbank9_spi_control0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_control0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337`.
No latch inferred for signal `\colorlite.\csrbank9_spi_control0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank9_spi_control0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337`.
No latch inferred for signal `\colorlite.\csrbank8_period0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank8_period0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333`.
No latch inferred for signal `\colorlite.\csrbank8_period0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank8_period0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333`.
No latch inferred for signal `\colorlite.\csrbank8_width0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank8_width0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330`.
No latch inferred for signal `\colorlite.\csrbank8_width0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank8_width0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330`.
No latch inferred for signal `\colorlite.\csrbank8_enable0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank8_enable0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327`.
No latch inferred for signal `\colorlite.\csrbank8_enable0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank8_enable0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327`.
No latch inferred for signal `\colorlite.\csrbank7_period0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank7_period0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323`.
No latch inferred for signal `\colorlite.\csrbank7_period0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank7_period0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323`.
No latch inferred for signal `\colorlite.\csrbank7_width0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank7_width0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320`.
No latch inferred for signal `\colorlite.\csrbank7_width0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank7_width0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320`.
No latch inferred for signal `\colorlite.\csrbank7_enable0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank7_enable0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317`.
No latch inferred for signal `\colorlite.\csrbank7_enable0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank7_enable0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317`.
No latch inferred for signal `\colorlite.\csrbank6_period0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank6_period0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313`.
No latch inferred for signal `\colorlite.\csrbank6_period0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank6_period0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313`.
No latch inferred for signal `\colorlite.\csrbank6_width0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank6_width0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310`.
No latch inferred for signal `\colorlite.\csrbank6_width0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank6_width0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310`.
No latch inferred for signal `\colorlite.\csrbank6_enable0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank6_enable0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307`.
No latch inferred for signal `\colorlite.\csrbank6_enable0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank6_enable0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307`.
No latch inferred for signal `\colorlite.\csrbank5_period0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank5_period0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303`.
No latch inferred for signal `\colorlite.\csrbank5_period0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank5_period0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303`.
No latch inferred for signal `\colorlite.\csrbank5_width0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank5_width0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300`.
No latch inferred for signal `\colorlite.\csrbank5_width0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank5_width0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300`.
No latch inferred for signal `\colorlite.\csrbank5_enable0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank5_enable0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297`.
No latch inferred for signal `\colorlite.\csrbank5_enable0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank5_enable0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297`.
No latch inferred for signal `\colorlite.\csrbank4_out0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank4_out0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293`.
No latch inferred for signal `\colorlite.\csrbank4_out0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank4_out0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293`.
No latch inferred for signal `\colorlite.\csrbank3_out0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank3_out0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289`.
No latch inferred for signal `\colorlite.\csrbank3_out0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank3_out0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289`.
No latch inferred for signal `\colorlite.\csrbank2_out0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank2_out0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285`.
No latch inferred for signal `\colorlite.\csrbank2_out0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank2_out0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285`.
No latch inferred for signal `\colorlite.\ethphy_status' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ethphy_status [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ethphy_status [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ethphy_status [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ethphy_status [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283`.
No latch inferred for signal `\colorlite.\csrbank1_mdio_r_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_mdio_r_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280`.
No latch inferred for signal `\colorlite.\csrbank1_mdio_r_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_mdio_r_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280`.
No latch inferred for signal `\colorlite.\csrbank1_mdio_w0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_mdio_w0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277`.
No latch inferred for signal `\colorlite.\csrbank1_mdio_w0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_mdio_w0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277`.
No latch inferred for signal `\colorlite.\csrbank1_rx_inband_status_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_rx_inband_status_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274`.
No latch inferred for signal `\colorlite.\csrbank1_rx_inband_status_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_rx_inband_status_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274`.
No latch inferred for signal `\colorlite.\csrbank1_crg_reset0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_crg_reset0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271`.
No latch inferred for signal `\colorlite.\csrbank1_crg_reset0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank1_crg_reset0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271`.
No latch inferred for signal `\colorlite.\colorlite_soc_rst' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9400$5269'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_soc_rst` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9400$5269`.
No latch inferred for signal `\colorlite.\csrbank0_bus_errors_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank0_bus_errors_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266`.
No latch inferred for signal `\colorlite.\csrbank0_bus_errors_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank0_bus_errors_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266`.
No latch inferred for signal `\colorlite.\csrbank0_scratch0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank0_scratch0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263`.
No latch inferred for signal `\colorlite.\csrbank0_scratch0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank0_scratch0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263`.
No latch inferred for signal `\colorlite.\csrbank0_reset0_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank0_reset0_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260`.
No latch inferred for signal `\colorlite.\csrbank0_reset0_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\csrbank0_reset0_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260`.
No latch inferred for signal `\colorlite.\interface0_ack' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_ack` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\interface0_dat_r' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface0_dat_r [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\interface1_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_adr [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\interface1_dat_w' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_dat_w [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\interface1_re' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_re` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\interface1_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\interface1_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\wishbone2csr_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\wishbone2csr_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252`.
No latch inferred for signal `\colorlite.\leds_leds' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9333$5247'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\leds_leds` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9333$5247`.
No latch inferred for signal `\colorlite.\ecp5spiflash_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ecp5spiflash_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\ecp5spiflash_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_clk_enable' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_clk_enable` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_count_ecp5spiflash_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_count_ecp5spiflash_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_count_ecp5spiflash_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_done0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_done0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_irq' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_irq` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_miso_latch' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_miso_latch` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_mosi_latch' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_mosi_latch` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\spiflash_xfer_enable' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\spiflash_xfer_enable` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_cyc' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_cyc` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_dat_w [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_sel [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_stb' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_stb` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_bus_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_data_update' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_data_update` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\liteethetherbonewishbonemaster_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonewishbonemaster_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonewishbonemaster_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_source_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_addr_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_addr_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_addr_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_addr_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_addr_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_dst_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_nr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_nr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_pf' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_pf` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_port_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_port_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_port_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_port_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_port_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_pr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_pr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_param_src_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_sink_sink_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_sink_sink_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_request' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9138$5222'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_request [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9138$5222`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_request [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9138$5222`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_addr_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_addr_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_addr_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_addr_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_addr_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_dst_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_nr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_nr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_pf' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_pf` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_port_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_port_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_port_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_port_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_port_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_pr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_pr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_param_src_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_sink_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_sink_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_addr_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_addr_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_addr_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_addr_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_addr_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_dst_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_nr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_nr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_pf' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_pf` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_port_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_port_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_port_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_port_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_port_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_pr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_pr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_param_src_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sink_sink_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sink_sink_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_source_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_source_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_dispatcher_sel1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9054$5215'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_dispatcher_sel1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9054$5215`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value6' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value6` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value_ce6' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value_ce6` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value7' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value7` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce7' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce7` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\fsm0_next_state1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm0_next_state1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm0_next_state1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\fsm1_next_state1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm1_next_state1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8929$5202'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8929$5202`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
No latch inferred for signal `\colorlite.\liteethetherbonerecordsender_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonerecordsender_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonerecordsender_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8863$5191'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_wrport_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8863$5191`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_wrport_adr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_wrport_adr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_wrport_adr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_wrport_adr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8798$5172'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8798$5172`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_rcount [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_sender_source_param_wcount [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_base_addr_update' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_base_addr_update` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_count_liteethetherbone_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_base_addr [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_param_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_count [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_param_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_param_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_addr [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\liteethetherbonerecordreceiver_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonerecordreceiver_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonerecordreceiver_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8664$5146'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_wrport_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8664$5146`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_wrport_adr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_wrport_adr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_wrport_adr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_wrport_adr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8589$5127'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_source_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8589$5127`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value4' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value4` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value_ce4' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value_ce4` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value5' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value5` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce5' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce5` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\fsm0_next_state0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm0_next_state0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm0_next_state0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\fsm1_next_state0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm1_next_state0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8434$5105'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8434$5105`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_packetizer_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_source_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_source_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_record_receiver_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_addr_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_addr_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_addr_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_addr_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_addr_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_dst_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_nr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_nr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_pf' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_pf` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_port_size' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_port_size [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_port_size [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_port_size [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_port_size [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_pr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_pr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_param_src_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_source_ready0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_source_ready0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\liteethetherboneprobe_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherboneprobe_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8274$5081'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_param_fifo_wrport_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8274$5081`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_probe_source_source_first0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8220$5075'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_probe_source_source_first0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8220$5075`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067`.
No latch inferred for signal `\colorlite.\liteethetherbonepacketrx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepacketrx_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepacketrx_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\liteethetherbonepacketrx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepacketrx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepacketrx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\liteethetherbonepacketrx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepacketrx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8034$5048'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_rx_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8034$5048`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_dst_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_param_src_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\liteethetherbonepackettx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepackettx_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_fsm_from_idle_liteethetherbone_fsm0_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\liteethetherbonepackettx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepackettx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepackettx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\liteethetherbonepackettx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethetherbonepackettx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7835$5029'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7835$5029`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_tx_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_tx_packetizer_header [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_crossbar_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_crossbar_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_dst_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_param_src_port [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\colorlite_etherbone_internal_port_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_etherbone_internal_port_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020`.
No latch inferred for signal `\colorlite.\liteethudp_sel1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7725$5019'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_sel1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7725$5019`.
No latch inferred for signal `\colorlite.\liteethudp_sel0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7636$5017'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_sel0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7636$5017`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_count_liteethudp_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_source_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_source_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_source_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_source_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_source_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_source_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_source_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\liteethudp_liteethudprx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudprx_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudprx_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\liteethudp_liteethudprx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudprx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudprx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\liteethudp_liteethudprx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudprx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7381$4988'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_rx_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7381$4988`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_param_protocol [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\liteethudp_liteethudptx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudptx_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\liteethudp_liteethudptx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudptx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudptx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\liteethudp_liteethudptx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethudp_liteethudptx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7191$4971'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7191$4971`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_tx_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_tx_packetizer_header [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7115$4961'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_wrport_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7115$4961`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_wrport_adr [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_source_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7046$4942'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7046$4942`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_source_param_msgtype [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_checksum [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_code [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_msgtype [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_param_quench [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_echo_sink_sink_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927`.
No latch inferred for signal `\colorlite.\liteethicmprx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmprx_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmprx_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\liteethicmprx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmprx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmprx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\liteethicmprx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmprx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6831$4908'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6831$4908`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903`.
No latch inferred for signal `\colorlite.\liteethicmptx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmptx_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\liteethicmptx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmptx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmptx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\liteethicmptx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethicmptx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6658$4890'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6658$4890`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_header [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_protocol [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_tx_source_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_param_protocol [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_param_protocol [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878`.
No latch inferred for signal `\colorlite.\liteethip_sel1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_sel1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_sel1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_icmp_ip_port_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_icmp_ip_port_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_length [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_param_protocol [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_crossbar_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_crossbar_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_port_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_port_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866`.
No latch inferred for signal `\colorlite.\liteethip_request' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6466$4865'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_request [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6466$4865`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_request [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6466$4865`.
No latch inferred for signal `\colorlite.\liteethip_sel0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6457$4862'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_sel0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6457$4862`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_sel0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6457$4862`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849`.
No latch inferred for signal `\colorlite.\liteethip_liteethiprx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiprx_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiprx_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\liteethip_liteethiprx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiprx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiprx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\liteethip_liteethiprx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiprx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6300$4817'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6300$4817`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_request_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_request_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_first0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_first0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_last0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_last0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_data0 [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_error0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_error0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_error0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_error0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_error0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_ethernet_type [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_last_be0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_last_be0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_last_be0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_last_be0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_last_be0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_sender_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_payload_target_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_source_source_valid0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_source_source_valid0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_mac_liteethip_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_target_unreachable' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_target_unreachable` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\liteethip_liteethiptx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiptx_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiptx_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiptx_next_state [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\liteethip_liteethiptx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiptx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiptx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\liteethip_liteethiptx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethip_liteethiptx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6061$4793'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6061$4793`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [64]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [65]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [66]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [67]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [68]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [69]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [70]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [71]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [72]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [73]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [74]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [75]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [76]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [77]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [78]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [79]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [80]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [81]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [82]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [83]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [84]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [85]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [86]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [87]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [88]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [89]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [90]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [91]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [92]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [93]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [94]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [95]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [96]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [97]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [98]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [99]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [100]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [101]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [102]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [103]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [104]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [105]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [106]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [107]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [108]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [109]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [110]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [111]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [112]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [113]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [114]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [115]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [116]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [117]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [118]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [119]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [120]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [121]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [122]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [123]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [124]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [125]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [126]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [127]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [128]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [129]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [130]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [131]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [132]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [133]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [134]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [135]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [136]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [137]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [138]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [139]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [140]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [141]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [142]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [143]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [144]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [145]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [146]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [147]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [148]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [149]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [150]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [151]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [152]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [153]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [154]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [155]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [156]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [157]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [158]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_header [159]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_payload_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_request_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_payload_mac_address [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_request_request_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_request_request_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_response_response_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_mac_address [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_payload_reply' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_reply` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_payload_request' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_payload_request` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\fsm_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\fsm_next_state [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_rd_port_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_rd_port_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_ip_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_mac_address [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_we' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_we` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_request_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_request_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_error` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_payload_mac_address [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_response_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_response_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_update_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_wait' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_wait` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\liteetharpcache_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharpcache_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharpcache_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharpcache_next_state [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [64]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [65]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [66]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [67]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [68]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [69]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [70]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [71]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [72]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [73]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [74]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [75]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [76]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [77]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [78]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [79]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_table_cache_mem_wr_port_dat_w [80]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_source_source_payload_reply' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_source_source_payload_reply` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_source_source_payload_request' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_source_source_payload_request` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747`.
No latch inferred for signal `\colorlite.\liteetharprx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharprx_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharprx_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\liteetharprx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharprx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharprx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\liteetharprx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharprx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5577$4728'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5577$4728`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_reply' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_reply` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_rx_request' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_rx_request` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_counter_liteetharp_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_sink_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_sink_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\liteetharptx_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharptx_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\liteetharptx_fsm0_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharptx_fsm0_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharptx_fsm0_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\liteetharptx_fsm1_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteetharptx_fsm1_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5381$4710'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5381$4710`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [64]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [65]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [66]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [67]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [68]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [69]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [70]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [71]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [72]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [73]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [74]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [75]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [76]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [77]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [78]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [79]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [80]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [81]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [82]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [83]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [84]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [85]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [86]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [87]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [88]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [89]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [90]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [91]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [92]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [93]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [94]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [95]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [96]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [97]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [98]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [99]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [100]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [101]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [102]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [103]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [104]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [105]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [106]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [107]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [108]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [109]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [110]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [111]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [112]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [113]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [114]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [115]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [116]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [117]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [118]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [119]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [120]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [121]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [122]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [123]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [124]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [125]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [126]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [127]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [128]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [129]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [130]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [131]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [132]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [133]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [134]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [135]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [136]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [137]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [138]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [139]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [140]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [141]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [142]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [143]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [144]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [145]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [146]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [147]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [148]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [149]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [150]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [151]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [152]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [153]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [154]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [155]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [156]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [157]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [158]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [159]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [160]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [161]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [162]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [163]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [164]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [165]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [166]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [167]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [168]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [169]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [170]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [171]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [172]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [173]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [174]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [175]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [176]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [177]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [178]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [179]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [180]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [181]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [182]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [183]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [184]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [185]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [186]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [187]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [188]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [189]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [190]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [191]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [192]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [193]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [194]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [195]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [196]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [197]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [198]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [199]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [200]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [201]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [202]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [203]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [204]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [205]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [206]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [207]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [208]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [209]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [210]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [211]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [212]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [213]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [214]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [215]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [216]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [217]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [218]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [219]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [220]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [221]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [222]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_header [223]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_ethernet_type [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_sender_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_source_source_payload_target_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_opcode [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_param_target_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sink_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing3' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_is_ongoing3` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sr_shift_leftover' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_sr_shift_leftover` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\liteethmac_fsm0_next_state1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_fsm0_next_state1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_fsm0_next_state1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\liteethmac_fsm1_next_state1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_fsm1_next_state1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5151$4678'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_depacketizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5151$4678`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_is_ongoing0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_is_ongoing0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_is_ongoing1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_is_ongoing1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_is_ongoing2' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_is_ongoing2` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last_a' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last_a` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last_b' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last_b` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last_s' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last_s` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sr_load' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_sr_load` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sr_shift' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_sr_shift` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\liteethmac_fsm0_next_state0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_fsm0_next_state0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_fsm0_next_state0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\liteethmac_fsm1_next_state0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_fsm1_next_state0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5003$4659'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5003$4659`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_packetizer_header' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [48]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [49]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [50]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [51]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [52]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [53]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [54]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [55]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [56]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [57]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [58]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [59]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [60]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [61]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [62]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [63]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [64]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [65]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [66]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [67]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [68]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [69]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [70]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [71]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [72]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [73]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [74]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [75]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [76]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [77]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [78]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [79]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [80]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [81]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [82]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [83]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [84]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [85]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [86]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [87]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [88]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [89]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [90]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [91]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [92]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [93]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [94]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [95]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [96]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [97]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [98]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [99]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [100]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [101]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [102]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [103]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [104]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [105]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [106]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [107]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [108]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [109]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [110]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_packetizer_header [111]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_ethernet_type [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_sender_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_payload_target_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_ethernet_type [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_sender_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_payload_target_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651`.
No latch inferred for signal `\colorlite.\liteethmac_sel1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_sel1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_sel1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_arp_mac_port_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_arp_mac_port_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_ip_mac_port_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_ip_mac_port_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [40]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [41]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [42]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [43]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [44]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [45]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [46]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_payload_target_mac [47]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_crossbar_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_crossbar_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639`.
No latch inferred for signal `\colorlite.\liteethmac_request' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4887$4638'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_request [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4887$4638`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_request [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4887$4638`.
No latch inferred for signal `\colorlite.\liteethmac_sel0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4878$4635'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_sel0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4878$4635`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_sel0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4878$4635`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reset` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_error` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_fifo_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_fifo_reset` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\liteethmac_rxdatapath_bufferizeendpoints_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_rxdatapath_bufferizeendpoints_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_rxdatapath_bufferizeendpoints_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4720$4613'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4720$4613`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_value [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4520$2479'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4520$2479`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4515$2478'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4515$2478`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_error` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_preamble_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\liteethmac_rxdatapath_liteethmacpreamblechecker_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_rxdatapath_liteethmacpreamblechecker_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_rx_last_be_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4370$2441'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_rx_last_be_source_payload_last_be` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4370$2441`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_error` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_payload_last_be` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\liteethmac_txdatapath_liteethmacgap_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_liteethmacgap_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_error` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_last_be_last_handler_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\liteethmac_txdatapath_liteethmactxlastbe_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_liteethmactxlastbe_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [32]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [33]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [34]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [35]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [36]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [37]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [38]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_sink_payload_data [39]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\liteethmac_txdatapath_liteethmacpreambleinserter_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_liteethmacpreambleinserter_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_liteethmacpreambleinserter_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_reset' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_reset` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\liteethmac_txdatapath_bufferizeendpoints_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_bufferizeendpoints_next_state [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_bufferizeendpoints_next_state [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_error` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_value [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_sink_ready' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_sink_ready` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_first' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_first` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_last' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_last` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [4]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [5]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [6]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [7]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [8]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [9]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [10]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [11]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [12]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [13]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [14]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [15]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [16]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [17]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [18]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [19]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [20]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [21]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [22]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [23]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [24]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [25]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [26]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [27]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [28]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [29]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [30]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_data [31]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_error' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_error [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_error [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_error [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_error [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be [0]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be [1]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be [2]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be [3]` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_valid' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_source_valid` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.
No latch inferred for signal `\colorlite.\liteethmac_txdatapath_liteethmacpaddinginserter_next_state' from process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing init bit 1'0 for non-memory siginal `\colorlite.\liteethmac_txdatapath_liteethmacpaddinginserter_next_state` in process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249`.

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$13120' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$13121' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$13122' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$13123' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$13124' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$13125' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$13126' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\colorlite.\storage_9_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11942$5716'.
  created $dff cell `$procdff$13127' with positive edge clock.
Creating register for signal `\colorlite.\storage_9_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
  created $dff cell `$procdff$13128' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
  created $dff cell `$procdff$13129' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
  created $dff cell `$procdff$13130' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
  created $dff cell `$procdff$13131' with positive edge clock.
Creating register for signal `\colorlite.\storage_8_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11921$5706'.
  created $dff cell `$procdff$13132' with positive edge clock.
Creating register for signal `\colorlite.\storage_8_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
  created $dff cell `$procdff$13133' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
  created $dff cell `$procdff$13134' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
  created $dff cell `$procdff$13135' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
  created $dff cell `$procdff$13136' with positive edge clock.
Creating register for signal `\colorlite.\storage_7_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11900$5696'.
  created $dff cell `$procdff$13137' with positive edge clock.
Creating register for signal `\colorlite.\storage_7_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
  created $dff cell `$procdff$13138' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
  created $dff cell `$procdff$13139' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
  created $dff cell `$procdff$13140' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
  created $dff cell `$procdff$13141' with positive edge clock.
Creating register for signal `\colorlite.\storage_6_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11879$5686'.
  created $dff cell `$procdff$13142' with positive edge clock.
Creating register for signal `\colorlite.\storage_6_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
  created $dff cell `$procdff$13143' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
  created $dff cell `$procdff$13144' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
  created $dff cell `$procdff$13145' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
  created $dff cell `$procdff$13146' with positive edge clock.
Creating register for signal `\colorlite.\storage_5_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
  created $dff cell `$procdff$13147' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
  created $dff cell `$procdff$13148' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
  created $dff cell `$procdff$13149' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
  created $dff cell `$procdff$13150' with positive edge clock.
Creating register for signal `\colorlite.\storage_4_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11840$5666'.
  created $dff cell `$procdff$13151' with positive edge clock.
Creating register for signal `\colorlite.\storage_4_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
  created $dff cell `$procdff$13152' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
  created $dff cell `$procdff$13153' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
  created $dff cell `$procdff$13154' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
  created $dff cell `$procdff$13155' with positive edge clock.
Creating register for signal `\colorlite.\storage_3_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11819$5656'.
  created $dff cell `$procdff$13156' with positive edge clock.
Creating register for signal `\colorlite.\storage_3_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
  created $dff cell `$procdff$13157' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
  created $dff cell `$procdff$13158' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
  created $dff cell `$procdff$13159' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
  created $dff cell `$procdff$13160' with positive edge clock.
Creating register for signal `\colorlite.\mem_adr0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
  created $dff cell `$procdff$13161' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
  created $dff cell `$procdff$13162' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
  created $dff cell `$procdff$13163' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
  created $dff cell `$procdff$13164' with positive edge clock.
Creating register for signal `\colorlite.\storage_2_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
  created $dff cell `$procdff$13165' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
  created $dff cell `$procdff$13166' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
  created $dff cell `$procdff$13167' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
  created $dff cell `$procdff$13168' with positive edge clock.
Creating register for signal `\colorlite.\storage_1_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11763$5626'.
  created $dff cell `$procdff$13169' with positive edge clock.
Creating register for signal `\colorlite.\storage_1_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
  created $dff cell `$procdff$13170' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
  created $dff cell `$procdff$13171' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
  created $dff cell `$procdff$13172' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
  created $dff cell `$procdff$13173' with positive edge clock.
Creating register for signal `\colorlite.\storage_dat1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11743$5616'.
  created $dff cell `$procdff$13174' with positive edge clock.
Creating register for signal `\colorlite.\storage_dat0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
  created $dff cell `$procdff$13175' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_ADDR' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
  created $dff cell `$procdff$13176' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_DATA' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
  created $dff cell `$procdff$13177' with positive edge clock.
Creating register for signal `\colorlite.$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
  created $dff cell `$procdff$13178' with positive edge clock.
Creating register for signal `\colorlite.\servo0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13179' with positive edge clock.
Creating register for signal `\colorlite.\servo1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13180' with positive edge clock.
Creating register for signal `\colorlite.\servo2' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13181' with positive edge clock.
Creating register for signal `\colorlite.\servo3' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13182' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_bus_errors' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13183' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_bus_errors_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13184' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13185' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13186' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13187' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13188' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_rx_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13189' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_rx_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13190' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_cache_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13191' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_cache_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13192' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_cache_search_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13193' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_cache_update_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13194' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_request_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13195' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_request_ip_address' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13196' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_request_pending' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13197' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_request_timer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13198' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_failed' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13199' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_table_response_response_payload_mac_address' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13200' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_tx_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13201' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13202' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13203' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13204' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_arp_tx_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13205' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13206' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_level0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13207' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13208' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_param_fifo_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13209' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13210' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_level0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13211' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13212' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_echo_payload_fifo_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13213' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13214' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13215' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13216' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13217' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_rx_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13218' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13219' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13220' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13221' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_icmp_tx_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13222' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13223' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13224' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13225' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13226' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13227' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13228' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13229' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13230' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next2' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13231' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next3' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13232' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next4' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13233' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next5' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13234' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next6' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13235' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next7' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13236' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next8' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13237' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_rx_liteethipv4checksum_r_next9' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13238' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13239' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13240' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13241' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next2' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13242' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next3' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13243' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next4' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13244' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next5' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13245' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next6' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13246' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next7' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13247' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_liteethipv4checksum_r_next8' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13248' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13249' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13250' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13251' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13252' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13253' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13254' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13255' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_param_length' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13256' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_param_protocol' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13257' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13258' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_payload_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13259' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_payload_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13260' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_pipe_valid_source_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13261' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_ip_tx_target_mac' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13262' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13263' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13264' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13265' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13266' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13267' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13268' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_crc_errors_status' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13269' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13270' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reg' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13271' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13272' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13273' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_level' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13274' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13275' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_preamble_errors_status' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13276' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_pulsesynchronizer0_toggle_i' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13277' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_pulsesynchronizer0_toggle_o_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13278' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_pulsesynchronizer1_toggle_i' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13279' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_pulsesynchronizer1_toggle_o_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13280' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_dout' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13281' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13282' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13283' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13284' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13285' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13286' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_crc_packet' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13287' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13288' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13289' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13290' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13291' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13292' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13293' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13294' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_crc_reg' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13295' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_padding_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13296' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_preamble_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13297' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13298' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13299' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13300' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13301' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13302' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13303' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_payload_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13304' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_payload_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13305' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_ready' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13306' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sink_d_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13307' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13308' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13309' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13310' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13311' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13312' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13313' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13314' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13315' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_payload_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13316' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_payload_ethernet_type' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13317' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_payload_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13318' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_payload_sender_mac' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13319' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_payload_target_mac' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13320' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_ready' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13321' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sink_d_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13322' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13323' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_rx_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13324' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13325' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13326' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13327' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13328' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_rx_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13329' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_tx_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13330' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_tx_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13331' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_tx_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13332' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_tx_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13333' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_dispatcher_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13334' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_dispatcher_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13335' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_dispatcher_sel_ongoing' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13336' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_grant' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13337' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_param_base_addr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13338' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_param_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13339' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13340' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_param_we' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13341' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_addr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13342' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13343' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13344' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_level' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13345' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_param_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13346' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_pipe_valid_source_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13347' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_pipe_valid_source_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13348' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_pipe_valid_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13349' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_pipe_valid_source_payload_error' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13350' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_pipe_valid_source_payload_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13351' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_probe_pipe_valid_source_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13352' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13353' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13354' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13355' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13356' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13357' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13358' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_last_ip_address' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13359' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13360' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13361' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13362' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13363' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_base_addr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13364' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13365' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13366' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_level0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13367' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13368' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_param_fifo_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13369' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13370' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_level0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13371' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13372' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_receiver_payload_fifo_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13373' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13374' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_level0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13375' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13376' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_param_fifo_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13377' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_consume' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13378' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_level0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13379' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_produce' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13380' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_record_sender_payload_fifo_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13381' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13382' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13383' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13384' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13385' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_rx_depacketizer_was_in_copy' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13386' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_status0_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13387' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_status0_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13388' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_status1_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13389' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_status1_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13390' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_tx_packetizer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13391' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_tx_packetizer_delayed_last_be' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13392' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_tx_packetizer_fsm_from_idle' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13393' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_etherbone_tx_packetizer_sr' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13394' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_reset_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13395' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_reset_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13396' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_scratch_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13397' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_scratch_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13398' with positive edge clock.
Creating register for signal `\colorlite.\ecp5spiflash_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13399' with positive edge clock.
Creating register for signal `\colorlite.\ethphy__r_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13400' with positive edge clock.
Creating register for signal `\colorlite.\ethphy__w_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13401' with positive edge clock.
Creating register for signal `\colorlite.\ethphy__w_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13402' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13403' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13404' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_reset_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13405' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_reset_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13406' with positive edge clock.
Creating register for signal `\colorlite.\fsm0_state0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13407' with positive edge clock.
Creating register for signal `\colorlite.\fsm0_state1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13408' with positive edge clock.
Creating register for signal `\colorlite.\fsm1_state0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13409' with positive edge clock.
Creating register for signal `\colorlite.\fsm1_state1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13410' with positive edge clock.
Creating register for signal `\colorlite.\fsm_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13411' with positive edge clock.
Creating register for signal `\colorlite.\gpio0_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13412' with positive edge clock.
Creating register for signal `\colorlite.\gpio0_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13413' with positive edge clock.
Creating register for signal `\colorlite.\gpio1_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13414' with positive edge clock.
Creating register for signal `\colorlite.\gpio1_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13415' with positive edge clock.
Creating register for signal `\colorlite.\interface0_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13416' with positive edge clock.
Creating register for signal `\colorlite.\interface1_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13417' with positive edge clock.
Creating register for signal `\colorlite.\interface2_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13418' with positive edge clock.
Creating register for signal `\colorlite.\interface3_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13419' with positive edge clock.
Creating register for signal `\colorlite.\interface4_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13420' with positive edge clock.
Creating register for signal `\colorlite.\interface5_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13421' with positive edge clock.
Creating register for signal `\colorlite.\interface6_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13422' with positive edge clock.
Creating register for signal `\colorlite.\interface7_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13423' with positive edge clock.
Creating register for signal `\colorlite.\interface8_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13424' with positive edge clock.
Creating register for signal `\colorlite.\interface9_bank_bus_dat_r' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13425' with positive edge clock.
Creating register for signal `\colorlite.\leds_chaser' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13426' with positive edge clock.
Creating register for signal `\colorlite.\leds_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13427' with positive edge clock.
Creating register for signal `\colorlite.\leds_mode' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13428' with positive edge clock.
Creating register for signal `\colorlite.\leds_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13429' with positive edge clock.
Creating register for signal `\colorlite.\leds_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13430' with positive edge clock.
Creating register for signal `\colorlite.\liteetharpcache_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13431' with positive edge clock.
Creating register for signal `\colorlite.\liteetharprx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13432' with positive edge clock.
Creating register for signal `\colorlite.\liteetharprx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13433' with positive edge clock.
Creating register for signal `\colorlite.\liteetharprx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13434' with positive edge clock.
Creating register for signal `\colorlite.\liteetharptx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13435' with positive edge clock.
Creating register for signal `\colorlite.\liteetharptx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13436' with positive edge clock.
Creating register for signal `\colorlite.\liteetharptx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13437' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonepacketrx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13438' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonepacketrx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13439' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonepacketrx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13440' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonepackettx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13441' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonepackettx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13442' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonepackettx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13443' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherboneprobe_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13444' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonerecordreceiver_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13445' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonerecordsender_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13446' with positive edge clock.
Creating register for signal `\colorlite.\liteethetherbonewishbonemaster_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13447' with positive edge clock.
Creating register for signal `\colorlite.\liteethicmprx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13448' with positive edge clock.
Creating register for signal `\colorlite.\liteethicmprx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13449' with positive edge clock.
Creating register for signal `\colorlite.\liteethicmprx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13450' with positive edge clock.
Creating register for signal `\colorlite.\liteethicmptx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13451' with positive edge clock.
Creating register for signal `\colorlite.\liteethicmptx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13452' with positive edge clock.
Creating register for signal `\colorlite.\liteethicmptx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13453' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13454' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_grant' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13455' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_liteethiprx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13456' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_liteethiprx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13457' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_liteethiprx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13458' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_liteethiptx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13459' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_liteethiptx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13460' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_liteethiptx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13461' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13462' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_sel_ongoing' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13463' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_status0_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13464' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_status0_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13465' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_status1_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13466' with positive edge clock.
Creating register for signal `\colorlite.\liteethip_status1_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13467' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13468' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_fsm0_state0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13469' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_fsm0_state1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13470' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_fsm1_state0' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13471' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_fsm1_state1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13472' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_grant' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13473' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13474' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_rxdatapath_bufferizeendpoints_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13475' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_rxdatapath_liteethmacpreamblechecker_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13476' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_sel_ongoing' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13477' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_status0_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13478' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_status0_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13479' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_status1_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13480' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_status1_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13481' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_txdatapath_bufferizeendpoints_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13482' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_txdatapath_liteethmacpaddinginserter_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13483' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_txdatapath_liteethmacpreambleinserter_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13484' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13485' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_liteethudprx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13486' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_liteethudprx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13487' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_liteethudprx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13488' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_liteethudptx_fsm0_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13489' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_liteethudptx_fsm1_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13490' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_liteethudptx_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13491' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_ongoing1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13492' with positive edge clock.
Creating register for signal `\colorlite.\liteethudp_sel_ongoing' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13493' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl00' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13494' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl01' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13495' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl20' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13496' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl21' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13497' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl30' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13498' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl31' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13499' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl50' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13500' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl51' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13501' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl60' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13502' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl61' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13503' with positive edge clock.
Creating register for signal `\colorlite.\power_sw_timer_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13504' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13505' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_enable_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13506' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_enable_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13507' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_period_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13508' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_period_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13509' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_width_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13510' with positive edge clock.
Creating register for signal `\colorlite.\pwm0_width_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13511' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13512' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_enable_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13513' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_enable_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13514' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_period_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13515' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_period_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13516' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_width_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13517' with positive edge clock.
Creating register for signal `\colorlite.\pwm1_width_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13518' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13519' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_enable_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13520' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_enable_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13521' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_period_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13522' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_period_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13523' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_width_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13524' with positive edge clock.
Creating register for signal `\colorlite.\pwm2_width_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13525' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13526' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_enable_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13527' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_enable_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13528' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_period_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13529' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_period_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13530' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_width_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13531' with positive edge clock.
Creating register for signal `\colorlite.\pwm3_width_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13532' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_clk_divider1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13533' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_control_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13534' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_control_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13535' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13536' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_cs_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13537' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_cs_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13538' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_loopback_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13539' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_loopback_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13540' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_miso_1' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13541' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_miso_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13542' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_miso_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13543' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_mosi_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13544' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_mosi_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13545' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_mosi_sel' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13546' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_mosi_storage' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13547' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_pads_clk' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13548' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_pads_cs_n' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13549' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_pads_mosi' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13550' with positive edge clock.
Creating register for signal `\colorlite.\spiflash_status_re' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13551' with positive edge clock.
Creating register for signal `\colorlite.\wishbone2csr_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
  created $dff cell `$procdff$13552' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_dout' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13553' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13554' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13555' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_cdc_cdc_readable' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13556' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_converter_converter_mux' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13557' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_tx_gap_counter' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13558' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_txdatapath_liteethmacgap_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13559' with positive edge clock.
Creating register for signal `\colorlite.\liteethmac_txdatapath_liteethmactxlastbe_state' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13560' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl10' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13561' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl11' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
  created $dff cell `$procdff$13562' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13563' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13564' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_converter_demux' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13565' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_converter_source_first' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13566' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_converter_source_last' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13567' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13568' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_converter_source_payload_valid_token_count' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13569' with positive edge clock.
Creating register for signal `\colorlite.\colorlite_ethcore_mac_core_rx_converter_converter_strobe_all' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13570' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_clock_speed' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13571' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_duplex_status' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13572' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_link_status' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13573' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_rx_ctl_reg' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13574' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_rx_ctl_reg_d' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13575' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_rx_data_reg' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13576' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_source_payload_data' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13577' with positive edge clock.
Creating register for signal `\colorlite.\ethphy_source_valid' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13578' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl40' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13579' with positive edge clock.
Creating register for signal `\colorlite.\multiregimpl41' using process `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
  created $dff cell `$procdff$13580' with positive edge clock.

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$117'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3633$7062'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3632$7061'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3631$7060'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3628$7059'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3626$7058'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3625$7057'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3624$7056'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3623$7055'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3622$7054'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3621$7053'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3620$7052'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3613$7051'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3612$7050'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3611$7049'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3610$7048'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3609$7047'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3608$7046'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3604$7045'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3602$7044'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3601$7043'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3600$7042'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3597$7041'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3596$7040'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3595$7039'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3594$7038'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3593$7037'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3590$7036'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3589$7035'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3588$7034'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3587$7033'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3489$7032'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3488$7031'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3486$7030'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3485$7029'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3484$7028'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3482$7027'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3481$7026'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3479$7025'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3478$7024'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3477$7023'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3475$7022'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3474$7021'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3473$7020'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3471$7019'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3470$7018'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3468$7017'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3467$7016'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3466$7015'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3464$7014'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3463$7013'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3462$7012'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3460$7011'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3459$7010'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3457$7009'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3456$7008'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3455$7007'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3453$7006'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3452$7005'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3451$7004'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3449$7003'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3448$7002'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3446$7001'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3443$7000'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3441$6999'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3440$6998'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3439$6997'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3438$6996'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3437$6995'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3436$6994'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3435$6993'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3434$6992'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3433$6991'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3432$6990'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3431$6989'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3430$6988'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3429$6987'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3428$6986'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3426$6985'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3425$6984'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3424$6983'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3423$6982'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3421$6981'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3420$6980'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3419$6979'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3418$6978'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3417$6977'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3416$6976'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3415$6975'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3414$6974'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3413$6973'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3412$6972'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3411$6971'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3410$6970'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3408$6969'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3407$6968'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3406$6967'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3405$6966'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3404$6965'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3403$6964'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3402$6963'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3401$6962'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3400$6961'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3399$6960'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3398$6959'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3397$6958'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3394$6957'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3393$6956'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3390$6955'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3389$6954'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3388$6953'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3387$6952'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3386$6951'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3385$6950'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3384$6949'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3383$6948'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3382$6947'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3381$6946'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3378$6945'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3377$6944'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3376$6943'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3375$6942'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3374$6941'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3373$6940'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3372$6939'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3371$6938'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3370$6937'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3369$6936'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3368$6935'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3365$6934'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3364$6933'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3361$6932'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3360$6931'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3359$6930'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3358$6929'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3357$6928'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3356$6927'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3354$6926'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3353$6925'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3352$6924'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3351$6923'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3350$6922'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3349$6921'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3348$6920'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3347$6919'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3346$6918'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3345$6917'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3344$6916'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3343$6915'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3341$6914'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3340$6913'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3339$6912'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3338$6911'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3337$6910'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3336$6909'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3335$6908'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3334$6907'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3333$6906'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3332$6905'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3331$6904'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3330$6903'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3329$6902'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3328$6901'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3327$6900'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3326$6899'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3325$6898'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3324$6897'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3323$6896'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3322$6895'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3321$6894'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3320$6893'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3319$6892'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3318$6891'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3317$6890'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3316$6889'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3315$6888'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3314$6887'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3313$6886'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3312$6885'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3311$6884'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3310$6883'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3309$6882'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3308$6881'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3307$6880'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3306$6879'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3305$6878'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3304$6877'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3303$6876'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3302$6875'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3301$6874'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3300$6873'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3299$6872'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3298$6871'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3297$6870'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3296$6869'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3295$6868'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3294$6867'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3292$6866'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3291$6865'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3290$6864'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3289$6863'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3287$6862'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3286$6861'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3282$6860'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3277$6859'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3272$6858'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3267$6857'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3262$6856'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3257$6855'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3252$6854'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3247$6853'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3245$6852'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3244$6851'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3243$6850'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3238$6849'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3236$6848'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3232$6847'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3230$6846'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3223$6845'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3220$6844'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3219$6843'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3218$6842'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3217$6841'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3216$6840'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3215$6839'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3214$6838'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3213$6837'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3212$6836'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3211$6835'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3210$6834'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3209$6833'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3208$6832'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3207$6831'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3206$6830'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3201$6829'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3200$6828'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3198$6827'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3197$6826'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3196$6825'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3194$6824'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3186$6823'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3183$6822'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3182$6821'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3179$6820'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3178$6819'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3175$6818'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3174$6817'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3171$6816'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3168$6815'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3162$6814'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3161$6813'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3160$6812'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3159$6811'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3157$6810'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3156$6809'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3149$6808'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3148$6807'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3144$6806'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3142$6805'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3140$6804'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3138$6803'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3136$6802'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3134$6801'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3132$6800'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3130$6799'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3128$6798'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3126$6797'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3124$6796'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3122$6795'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3120$6794'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3118$6793'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3116$6792'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3114$6791'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3111$6790'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3109$6789'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3106$6788'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3104$6787'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3102$6786'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3100$6785'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3098$6784'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3096$6783'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3093$6782'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3091$6781'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3089$6780'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3087$6779'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3085$6778'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3083$6777'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3080$6776'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3078$6775'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3076$6774'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3074$6773'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3072$6772'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3070$6771'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3067$6770'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3065$6769'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3063$6768'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3061$6767'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3058$6766'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3056$6765'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3053$6764'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3051$6763'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3048$6762'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3046$6761'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3043$6760'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3041$6759'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3039$6758'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3037$6757'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3035$6756'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3033$6755'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3031$6754'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3029$6753'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3026$6752'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3024$6751'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3022$6750'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3020$6749'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3018$6748'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3016$6747'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3014$6746'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3005$6745'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3004$6744'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3003$6743'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3002$6742'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3001$6741'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2978$6740'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2976$6739'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2975$6738'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2974$6737'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2973$6736'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2972$6735'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2971$6734'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2970$6733'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2969$6732'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2968$6731'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2967$6730'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2965$6729'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2964$6728'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2963$6727'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2962$6726'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2961$6725'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2960$6724'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2959$6723'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2958$6722'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2957$6721'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2956$6720'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2955$6719'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2954$6718'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2953$6717'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2952$6716'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2951$6715'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2950$6714'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2949$6713'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2948$6712'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2947$6711'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2946$6710'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2944$6709'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2943$6708'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2942$6707'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2941$6706'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2940$6705'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2939$6704'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2938$6703'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2937$6702'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2936$6701'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2935$6700'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2933$6699'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2931$6698'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2920$6697'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2919$6696'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2918$6695'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2916$6694'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2915$6693'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2914$6692'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2913$6691'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2912$6690'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2911$6689'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2910$6688'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2909$6687'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2908$6686'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2907$6685'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2846$6684'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2843$6683'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2842$6682'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2839$6681'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2838$6680'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2837$6679'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2835$6678'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2831$6677'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2825$6676'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2823$6675'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2811$6674'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2810$6673'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2809$6672'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2808$6671'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2807$6670'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2806$6669'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2805$6668'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2803$6667'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2795$6666'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2794$6665'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2793$6664'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2792$6663'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2790$6662'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2780$6661'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2778$6660'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2777$6659'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2776$6658'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2775$6657'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2772$6656'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2771$6655'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2770$6654'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2769$6653'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2768$6652'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2767$6651'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2766$6650'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2765$6649'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2764$6648'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2703$6647'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2701$6646'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2692$6645'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2691$6644'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2686$6643'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2684$6642'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2683$6641'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2682$6640'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2681$6639'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2680$6638'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2679$6637'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2678$6636'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2677$6635'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2676$6634'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2675$6633'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2674$6632'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2673$6631'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2672$6630'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2671$6629'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2670$6628'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2668$6627'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2659$6626'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2657$6625'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2656$6624'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2655$6623'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2654$6622'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2653$6621'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2652$6620'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2651$6619'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2650$6618'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2649$6617'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2648$6616'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2646$6615'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2645$6614'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2644$6613'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2618$6612'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2598$6611'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2597$6610'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2596$6609'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2591$6608'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2589$6607'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2577$6606'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2573$6605'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2552$6604'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2551$6603'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2550$6602'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2549$6601'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2544$6600'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2542$6599'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2528$6598'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2527$6597'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2525$6596'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2511$6595'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2509$6594'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2508$6593'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2507$6592'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2506$6591'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2505$6590'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2504$6589'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2503$6588'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2502$6587'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2501$6586'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2480$6585'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2465$6584'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2445$6583'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2444$6582'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2443$6581'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2438$6580'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2436$6579'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2424$6578'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2420$6577'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2389$6576'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2388$6575'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2387$6574'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2386$6573'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2381$6572'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2379$6571'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2355$6570'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2354$6569'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2353$6568'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2352$6567'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2351$6566'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2350$6565'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2349$6564'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2348$6563'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2347$6562'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2346$6561'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2344$6560'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2342$6559'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2341$6558'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2340$6557'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2339$6556'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2338$6555'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2337$6554'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2336$6553'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2335$6552'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2334$6551'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2333$6550'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2332$6549'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2331$6548'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2330$6547'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2329$6546'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2328$6545'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2326$6544'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2323$6543'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2310$6542'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2309$6541'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2308$6540'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2306$6539'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2305$6538'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2304$6537'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2303$6536'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2302$6535'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2301$6534'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2300$6533'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2299$6532'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2298$6531'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2297$6530'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2296$6529'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2295$6528'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2294$6527'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2293$6526'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2292$6525'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2291$6524'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2289$6523'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2287$6522'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2277$6521'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2276$6520'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2275$6519'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2274$6518'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2273$6517'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2271$6516'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2256$6515'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2254$6514'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2253$6513'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2252$6512'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2251$6511'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2248$6510'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2247$6509'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2246$6508'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2245$6507'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2244$6506'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2243$6505'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2242$6504'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2241$6503'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2240$6502'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2239$6501'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2235$6500'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2216$6499'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2215$6498'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2214$6497'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2213$6496'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2212$6495'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2211$6494'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2210$6493'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2209$6492'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2208$6491'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2207$6490'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2206$6489'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2205$6488'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2204$6487'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2203$6486'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2202$6485'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2201$6484'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2200$6483'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2178$6482'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2175$6481'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2174$6480'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2173$6479'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2172$6478'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2171$6477'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2170$6476'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2169$6475'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2168$6474'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2167$6473'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2166$6472'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2165$6471'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2164$6470'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2163$6469'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2162$6468'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2161$6467'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2159$6466'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2158$6465'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2157$6464'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2156$6463'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2155$6462'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2144$6461'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2113$6460'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2112$6459'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2111$6458'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2108$6457'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2107$6456'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2083$6455'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2082$6454'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2080$6453'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2079$6452'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2078$6451'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2077$6450'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2076$6449'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2075$6448'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2074$6447'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2073$6446'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2072$6445'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2070$6444'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2060$6443'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2059$6442'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2058$6441'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2057$6440'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2055$6439'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2053$6438'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2052$6437'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2051$6436'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2050$6435'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2048$6434'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2046$6433'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2045$6432'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2044$6431'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2043$6430'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2042$6429'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2041$6428'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2040$6427'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2039$6426'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2038$6425'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2026$6424'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2025$6423'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2024$6422'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2022$6421'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2019$6420'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2018$6419'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2016$6418'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2015$6417'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2014$6416'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2013$6415'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2012$6414'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2011$6413'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2010$6412'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:2009$6411'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1997$6410'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1996$6409'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1995$6408'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1994$6407'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1993$6406'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1992$6405'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1990$6404'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1989$6403'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1988$6402'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1987$6401'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1986$6400'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1985$6399'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1984$6398'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1983$6397'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1982$6396'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1980$6395'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1978$6394'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1970$6393'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1969$6392'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1968$6391'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1966$6390'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1965$6389'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1964$6388'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1963$6387'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1962$6386'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1961$6385'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1960$6384'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1959$6383'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1958$6382'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1957$6381'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1956$6380'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1954$6379'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1947$6378'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1946$6377'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1935$6376'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1934$6375'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1933$6374'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1932$6373'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1931$6372'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1930$6371'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1929$6370'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1927$6369'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1922$6368'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1921$6367'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1920$6366'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1919$6365'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1917$6364'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1908$6363'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1906$6362'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1905$6361'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1904$6360'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1903$6359'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1900$6358'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1899$6357'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1898$6356'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1897$6355'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1896$6354'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1895$6353'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1894$6352'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1893$6351'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1892$6350'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1891$6349'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1890$6348'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1889$6347'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1888$6346'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1887$6345'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1886$6344'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1885$6343'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1883$6342'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1881$6341'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1880$6340'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1879$6339'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1878$6338'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1877$6337'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1876$6336'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1874$6335'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1865$6334'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1864$6333'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1863$6332'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1862$6331'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1861$6330'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1860$6329'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1859$6328'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1858$6327'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1857$6326'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1856$6325'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1854$6324'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1853$6323'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1852$6322'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1850$6321'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1849$6320'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1848$6319'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1847$6318'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1846$6317'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1845$6316'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1844$6315'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1843$6314'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1842$6313'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1841$6312'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1840$6311'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1839$6310'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1838$6309'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1837$6308'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1836$6307'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1832$6306'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1829$6305'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1828$6304'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1827$6303'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1826$6302'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1825$6301'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1824$6300'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1822$6299'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1816$6298'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1815$6297'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1814$6296'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1813$6295'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1812$6294'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1811$6293'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1810$6292'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1808$6291'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1807$6290'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1806$6289'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1805$6288'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1802$6287'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1801$6286'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1800$6285'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1799$6284'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1798$6283'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1797$6282'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1796$6281'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1795$6280'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1794$6279'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1793$6278'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1791$6277'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1790$6276'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1789$6275'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1788$6274'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1787$6273'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1786$6272'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1785$6271'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1784$6270'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1782$6269'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1773$6268'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1770$6267'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1769$6266'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1768$6265'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1767$6264'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1765$6263'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1759$6262'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1758$6261'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1757$6260'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1756$6259'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1755$6258'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1753$6257'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1752$6256'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1751$6255'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1750$6254'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1749$6253'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1747$6252'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1741$6251'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1740$6250'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1738$6249'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1723$6248'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1721$6247'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1720$6246'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1719$6245'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1718$6244'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1717$6243'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1715$6242'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1709$6241'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1707$6240'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1706$6239'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1705$6238'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1704$6237'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1703$6236'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1701$6235'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1695$6234'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1694$6233'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1693$6232'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1692$6231'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1691$6230'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1682$6229'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1681$6228'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1680$6227'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1679$6226'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1678$6225'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1669$6224'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1663$6223'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1662$6222'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1661$6221'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1659$6220'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1658$6219'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1657$6218'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1656$6217'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1655$6216'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1645$6215'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1642$6214'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1639$6213'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1636$6212'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1635$6211'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1634$6210'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1633$6209'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1632$6208'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1630$6207'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1629$6206'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1628$6205'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1627$6204'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1603$6203'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1598$6202'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1595$6201'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1560$6200'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1555$6199'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1553$6198'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1552$6197'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1550$6196'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1548$6195'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1547$6194'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1535$6193'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1513$6192'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1510$6191'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1508$6190'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1507$6189'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1505$6188'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1499$6187'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1498$6186'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1481$6185'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1462$6184'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1461$6183'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1460$6182'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1450$6181'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1447$6180'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1446$6179'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1445$6178'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1444$6177'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1437$6176'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1404$6175'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1399$6174'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1397$6173'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1396$6172'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1394$6171'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1392$6170'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1391$6169'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1379$6168'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1371$6167'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1369$6166'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1366$6165'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1364$6164'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1361$6163'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1357$6162'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1349$6161'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1343$6160'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1336$6159'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1333$6158'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1332$6157'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1320$6156'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1319$6155'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1317$6154'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1316$6153'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1314$6152'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1311$6151'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1305$6150'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1304$6149'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1303$6148'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1302$6147'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1298$6146'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1297$6145'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1296$6144'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1295$6143'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1292$6142'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1289$6141'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1286$6140'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1283$6139'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1282$6138'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1281$6137'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1280$6136'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1279$6135'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1277$6134'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1275$6133'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1260$6132'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1258$6131'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1257$6130'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1256$6129'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1255$6128'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1254$6127'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1246$6126'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1245$6125'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1244$6124'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1243$6123'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1241$6122'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1238$6121'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1237$6120'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1235$6119'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1234$6118'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1232$6117'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1230$6116'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1225$6115'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1223$6114'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1201$6113'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1199$6112'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1198$6111'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1197$6110'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1196$6109'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1195$6108'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1194$6107'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1193$6106'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1192$6105'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1181$6104'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1180$6103'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1179$6102'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1178$6101'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1177$6100'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1176$6099'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1175$6098'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1174$6097'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1173$6096'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1171$6095'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1170$6094'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1169$6093'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1168$6092'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1167$6091'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1166$6090'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1164$6089'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1162$6088'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1149$6087'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1148$6086'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1147$6085'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1145$6084'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1144$6083'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1143$6082'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1142$6081'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1141$6080'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1140$6079'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1139$6078'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1138$6077'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1137$6076'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1136$6075'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1125$6074'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1124$6073'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1123$6072'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1122$6071'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1121$6070'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1120$6069'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1119$6068'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1118$6067'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1117$6066'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1116$6065'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1112$6064'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1111$6063'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1110$6062'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1109$6061'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1108$6060'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1107$6059'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1106$6058'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1105$6057'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1104$6056'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1103$6055'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1101$6054'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1092$6053'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1069$6052'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1068$6051'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1067$6050'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1066$6049'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1065$6048'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1064$6047'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1063$6046'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1062$6045'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1061$6044'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1060$6043'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1059$6042'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1055$6041'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1054$6040'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1053$6039'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1052$6038'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1051$6037'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1050$6036'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1049$6035'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1048$6034'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1047$6033'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1046$6032'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1045$6031'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1044$6030'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1043$6029'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1042$6028'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1041$6027'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1040$6026'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1039$6025'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1038$6024'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1036$6023'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1026$6022'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1025$6021'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1024$6020'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1023$6019'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1021$6018'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1012$6017'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1010$6016'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1009$6015'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1008$6014'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1007$6013'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1004$6012'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1003$6011'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1002$6010'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1001$6009'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:1000$6008'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:999$6007'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:998$6006'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:997$6005'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:996$6004'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:994$6003'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:992$6002'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:991$6001'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:990$6000'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:989$5999'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:988$5998'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:987$5997'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:986$5996'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:985$5995'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:983$5994'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:974$5993'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:972$5992'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:971$5991'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:970$5990'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:969$5989'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:968$5988'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:967$5987'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:966$5986'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:965$5985'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:963$5984'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:954$5983'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:952$5982'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:951$5981'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:950$5980'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:949$5979'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:948$5978'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:947$5977'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:946$5976'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:945$5975'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:943$5974'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:934$5973'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:929$5972'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:928$5971'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:927$5970'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:911$5969'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:910$5968'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:909$5967'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:908$5966'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:907$5965'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:906$5964'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:904$5963'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:903$5962'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:902$5961'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:901$5960'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:900$5959'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:899$5958'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:898$5957'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:897$5956'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:896$5955'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:894$5954'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:892$5953'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:884$5952'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:883$5951'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:882$5950'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:880$5949'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:879$5948'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:878$5947'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:877$5946'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:876$5945'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:875$5944'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:874$5943'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:873$5942'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:872$5941'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:871$5940'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:870$5939'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:858$5938'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:847$5937'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:846$5936'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:845$5935'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:844$5934'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:843$5933'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:842$5932'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:841$5931'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:839$5930'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:834$5929'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:833$5928'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:832$5927'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:831$5926'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:829$5925'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:820$5924'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:818$5923'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:817$5922'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:816$5921'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:815$5920'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:812$5919'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:811$5918'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:810$5917'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:809$5916'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:808$5915'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:807$5914'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:806$5913'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:805$5912'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:804$5911'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:803$5910'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:801$5909'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:800$5908'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:799$5907'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:798$5906'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:797$5905'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:796$5904'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:795$5903'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:794$5902'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:792$5901'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:770$5900'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:764$5899'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:756$5898'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:754$5897'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:753$5896'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:752$5895'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:751$5894'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:750$5893'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:749$5892'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:748$5891'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:747$5890'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:746$5889'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:745$5888'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:744$5887'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:743$5886'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:728$5885'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:708$5884'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:707$5883'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:706$5882'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:701$5881'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:699$5880'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:687$5879'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:683$5878'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:658$5877'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:657$5876'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:656$5875'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:655$5874'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:650$5873'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:648$5872'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:630$5871'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:617$5870'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:607$5869'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:605$5868'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:604$5867'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:602$5866'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:596$5865'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:589$5864'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:588$5863'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:587$5862'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:586$5861'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:585$5860'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:584$5859'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:583$5858'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:582$5857'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:581$5856'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:579$5855'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:578$5854'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:577$5853'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:576$5852'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:575$5851'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:574$5850'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:573$5849'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:572$5848'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:571$5847'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:570$5846'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:569$5845'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:568$5844'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:562$5843'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:557$5842'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:556$5841'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:555$5840'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:553$5839'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:552$5838'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:551$5837'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:550$5836'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:549$5835'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:548$5834'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:547$5833'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:546$5832'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:545$5831'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:544$5830'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:543$5829'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:542$5828'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:541$5827'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:540$5826'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:538$5825'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:537$5824'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:536$5823'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:535$5822'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:534$5821'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:533$5820'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:531$5819'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:524$5818'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:523$5817'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:522$5816'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:521$5815'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:520$5814'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:519$5813'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:518$5812'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:517$5811'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:514$5810'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:513$5809'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:512$5808'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:510$5807'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:509$5806'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:508$5805'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:507$5804'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:506$5803'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:505$5802'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:504$5801'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:503$5800'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:502$5799'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:501$5798'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:500$5797'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:499$5796'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:498$5795'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:497$5794'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:496$5793'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:495$5792'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:494$5791'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:493$5790'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:492$5789'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:491$5788'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:490$5787'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:489$5786'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:488$5785'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:487$5784'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:486$5783'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:485$5782'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:484$5781'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:483$5780'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:482$5779'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:481$5778'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:480$5777'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:478$5776'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:473$5775'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:472$5774'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:471$5773'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:470$5772'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:469$5771'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:467$5770'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:466$5769'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:465$5768'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:464$5767'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:462$5766'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:461$5765'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:458$5764'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:457$5763'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:446$5762'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:445$5761'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:444$5760'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:443$5759'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:442$5758'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:441$5757'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:440$5756'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:439$5755'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:438$5754'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:436$5753'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:426$5752'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:425$5751'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:424$5750'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:423$5749'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:421$5748'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:412$5747'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:410$5746'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:409$5745'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:408$5744'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:407$5743'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:404$5742'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:403$5741'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:402$5740'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:401$5739'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:400$5738'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:399$5737'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:398$5736'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:397$5735'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:396$5734'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:395$5733'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:393$5732'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:392$5731'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:391$5730'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:390$5729'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:389$5728'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:388$5727'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:387$5726'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:386$5725'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:384$5724'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:372$5723'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:371$5722'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:370$5721'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11942$5716'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11942$5716'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11937$5708'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11921$5706'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11921$5706'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11916$5698'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11900$5696'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11900$5696'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11895$5688'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11879$5686'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11879$5686'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11874$5678'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3641$7065'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11855$5668'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11840$5666'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11840$5666'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11835$5658'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11819$5656'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11819$5656'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11814$5648'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3640$7064'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11795$5638'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3635$7063'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11777$5628'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11763$5626'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11758$5618'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11743$5616'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11738$5608'.
Found and cleaned up 297 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10123$5390'.
Found and cleaned up 5 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10092$5385'.
Found and cleaned up 11 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10015$5374'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9986$5373'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9861$5372'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9861$5372'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9701$5362'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9693$5361'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9693$5361'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9685$5358'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9676$5355'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9667$5352'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9658$5349'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9649$5346'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9640$5343'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9631$5340'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9622$5337'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9609$5333'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9600$5330'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9591$5327'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9578$5323'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9569$5320'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9560$5317'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9547$5313'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9538$5310'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9529$5307'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9516$5303'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9507$5300'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9498$5297'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9487$5293'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9476$5289'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9465$5285'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9449$5283'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9440$5280'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9431$5277'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9422$5274'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9413$5271'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9400$5269'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9400$5269'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9392$5266'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9383$5263'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9374$5260'.
Found and cleaned up 2 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9346$5252'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9333$5247'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9333$5247'.
Found and cleaned up 6 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9283$5242'.
Found and cleaned up 8 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9204$5234'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9143$5223'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9138$5222'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9062$5216'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9054$5215'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9054$5215'.
Found and cleaned up 14 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8938$5203'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8929$5202'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8929$5202'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8915$5200'.
Found and cleaned up 5 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8879$5198'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8863$5191'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8863$5191'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8827$5180'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8798$5172'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8773$5168'.
Found and cleaned up 10 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8680$5153'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8664$5146'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8664$5146'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8618$5135'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8589$5127'.
Found and cleaned up 12 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8442$5106'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8434$5105'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8434$5105'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8416$5103'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8411$5102'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8406$5091'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8372$5090'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8289$5088'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8274$5081'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8274$5081'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8220$5075'.
Found and cleaned up 6 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8147$5067'.
Found and cleaned up 12 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8042$5049'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8034$5048'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8034$5048'.
Found and cleaned up 3 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7960$5042'.
Found and cleaned up 14 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7844$5030'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7835$5029'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7835$5029'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7823$5027'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7733$5020'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7725$5019'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7725$5019'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7636$5017'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7636$5017'.
Found and cleaned up 10 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7494$5007'.
Found and cleaned up 12 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7389$4989'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7381$4988'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7381$4988'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7316$4984'.
Found and cleaned up 14 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7200$4972'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7191$4971'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7191$4971'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7182$4969'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7115$4961'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7115$4961'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7075$4950'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7046$4942'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7020$4935'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6977$4933'.
Found and cleaned up 7 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6944$4927'.
Found and cleaned up 12 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6839$4909'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6831$4908'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6831$4908'.
Found and cleaned up 3 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6783$4903'.
Found and cleaned up 14 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6667$4891'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6658$4890'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6658$4890'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6649$4888'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6644$4887'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6639$4886'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6634$4884'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6522$4878'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6514$4877'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6471$4866'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6466$4865'.
Found and cleaned up 2 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6457$4862'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6457$4862'.
Found and cleaned up 6 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6426$4849'.
Found and cleaned up 12 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6308$4818'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6300$4817'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6300$4817'.
Found and cleaned up 9 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6186$4806'.
Found and cleaned up 14 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6070$4794'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6061$4793'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6061$4793'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6047$4791'.
Found and cleaned up 13 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5825$4765'.
Found and cleaned up 8 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5733$4754'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5723$4752'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5690$4747'.
Found and cleaned up 12 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5585$4729'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5577$4728'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5577$4728'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5548$4726'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5506$4723'.
Found and cleaned up 14 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5390$4711'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5381$4710'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5381$4710'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5367$4708'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5362$4707'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5357$4706'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5352$4705'.
Found and cleaned up 2 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5334$4704'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5321$4703'.
Found and cleaned up 16 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5159$4679'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5151$4678'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5151$4678'.
Found and cleaned up 17 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5012$4660'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5003$4659'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5003$4659'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4995$4657'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4943$4651'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4935$4650'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4892$4639'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4887$4638'.
Found and cleaned up 2 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4878$4635'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4878$4635'.
Found and cleaned up 6 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4735$4620'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4720$4613'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4720$4613'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4669$3740'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4634$3125'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4599$2710'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4564$2489'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4544$2480'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4520$2479'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4515$2478'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4475$2464'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4464$2461'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4455$2458'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4400$2444'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4393$2443'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4386$2442'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4370$2441'.
Found and cleaned up 3 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4270$2436'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4236$2430'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4204$2429'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4173$2423'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4160$2420'.
Found and cleaned up 1 empty switch in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4151$2417'.
Found and cleaned up 6 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4058$2402'.
Found and cleaned up 15 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3948$2391'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3913$1518'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3878$903'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3843$488'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3808$267'.
Found and cleaned up 4 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3788$258'.
Found and cleaned up 8 empty switches in `\colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Removing empty process `colorlite.$proc$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3712$249'.
Cleaned up 772 empty switches.

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~327 debug messages>

3.6. Executing FLATTEN pass (flatten design).

3.7. Executing TRIBUF pass.

3.8. Executing DEMINOUT pass (demote inout ports to input or output).

3.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~11 debug messages>

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 588 unused cells and 6334 unused wires.
<suppressed ~745 debug messages>

3.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlite...
Found and reported 0 problems.

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~4 debug messages>

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~2790 debug messages>
Removed a total of 930 cells.

3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$8809: \wishbone2csr_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9116: \fsm1_state1 -> 1'1
      Replacing known input bits on port A of cell $procmux$9113: \fsm1_state1 -> 1'0
      Replacing known input bits on port A of cell $procmux$9111: \fsm1_state1 -> 1'0
      Replacing known input bits on port A of cell $procmux$9438: \fsm1_state0 -> 1'1
      Replacing known input bits on port A of cell $procmux$9435: \fsm1_state0 -> 1'0
      Replacing known input bits on port A of cell $procmux$9433: \fsm1_state0 -> 1'0
      Replacing known input bits on port A of cell $procmux$9571: \liteethetherboneprobe_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9569: \liteethetherboneprobe_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9566: \liteethetherboneprobe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9659: \liteethetherbonepacketrx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9656: \liteethetherbonepacketrx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9654: \liteethetherbonepacketrx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9790: \liteethetherbonepackettx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9787: \liteethetherbonepackettx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9833: \liteethetherbonepackettx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9830: \liteethetherbonepackettx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9828: \liteethetherbonepackettx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10110: \liteethudp_liteethudprx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10107: \liteethudp_liteethudprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10105: \liteethudp_liteethudprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10243: \liteethudp_liteethudptx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10241: \liteethudp_liteethudptx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10238: \liteethudp_liteethudptx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10283: \liteethudp_liteethudptx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10280: \liteethudp_liteethudptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10278: \liteethudp_liteethudptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10533: \liteethicmprx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10530: \liteethicmprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10528: \liteethicmprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10664: \liteethicmptx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10661: \liteethicmptx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10680: \liteethicmptx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10677: \liteethicmptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10675: \liteethicmptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10989: \liteethip_liteethiprx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10986: \liteethip_liteethiprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10984: \liteethip_liteethiprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11243: \liteethip_liteethiptx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11240: \liteethip_liteethiptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11238: \liteethip_liteethiptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11845: \liteetharprx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11842: \liteetharprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11840: \liteetharprx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11983: \liteetharptx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11981: \liteetharptx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11978: \liteetharptx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12019: \liteetharptx_fsm1_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12016: \liteetharptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12014: \liteetharptx_fsm1_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12269: \liteethmac_fsm1_state1 -> 1'1
      Replacing known input bits on port A of cell $procmux$12266: \liteethmac_fsm1_state1 -> 1'0
      Replacing known input bits on port A of cell $procmux$12264: \liteethmac_fsm1_state1 -> 1'0
      Replacing known input bits on port A of cell $procmux$12442: \liteethmac_fsm1_state0 -> 1'1
      Replacing known input bits on port A of cell $procmux$12439: \liteethmac_fsm1_state0 -> 1'0
      Replacing known input bits on port A of cell $procmux$12437: \liteethmac_fsm1_state0 -> 1'0
      Replacing known input bits on port A of cell $procmux$12747: \liteethmac_rxdatapath_liteethmacpreamblechecker_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12744: \liteethmac_rxdatapath_liteethmacpreamblechecker_state -> 1'0
      Replacing known input bits on port A of cell $procmux$13050: \liteethmac_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$13048: \liteethmac_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$13045: \liteethmac_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$13043: \liteethmac_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port B of cell $procmux$13041: \liteethmac_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$7626: \liteethmac_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7624: \liteethmac_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7622: \liteethmac_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7630: \liteethmac_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7628: \liteethmac_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7664: \liteethip_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7662: \liteethip_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7660: \liteethip_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7668: \liteethip_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7666: \liteethip_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7954: \colorlite_etherbone_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7952: \colorlite_etherbone_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7950: \colorlite_etherbone_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7958: \colorlite_etherbone_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7956: \colorlite_etherbone_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$13075: \colorlite_ethcore_mac_packetizer_source_last -> 1'0
      Replacing known input bits on port B of cell $procmux$13073: \colorlite_ethcore_mac_packetizer_source_last -> 1'1
      Replacing known input bits on port A of cell $procmux$12782: \liteethmac_txdatapath_liteethmacgap_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12779: \liteethmac_txdatapath_liteethmacgap_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12815: \liteethmac_txdatapath_liteethmactxlastbe_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12812: \liteethmac_txdatapath_liteethmactxlastbe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12810: \liteethmac_txdatapath_liteethmactxlastbe_state -> 1'0
  Analyzing evaluation results.
    dead port 1/7 on $pmux $procmux$10064.
    dead port 2/7 on $pmux $procmux$10064.
    dead port 3/7 on $pmux $procmux$10064.
    dead port 1/2 on $mux $procmux$7689.
Removed 4 multiplexer ports.
<suppressed ~747 debug messages>

3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
    New ctrl vector for $pmux cell $procmux$10132: { $procmux$10128_CMP $auto$opt_reduce.cc:134:opt_pmux$13609 }
    New ctrl vector for $pmux cell $procmux$10191: $auto$opt_reduce.cc:134:opt_pmux$13611
    New ctrl vector for $pmux cell $procmux$10198: $auto$opt_reduce.cc:134:opt_pmux$13613
    New ctrl vector for $pmux cell $procmux$10219: { $procmux$10128_CMP $auto$opt_reduce.cc:134:opt_pmux$13615 }
    New ctrl vector for $pmux cell $procmux$10227: { $procmux$10128_CMP $auto$opt_reduce.cc:134:opt_pmux$13617 }
    New ctrl vector for $pmux cell $procmux$10320: $auto$opt_reduce.cc:134:opt_pmux$13619
    New ctrl vector for $pmux cell $procmux$10370: { $procmux$10298_CMP $auto$opt_reduce.cc:134:opt_pmux$13621 }
    New ctrl vector for $pmux cell $procmux$10385: $auto$opt_reduce.cc:134:opt_pmux$13623
    New ctrl vector for $pmux cell $procmux$10431: { $procmux$10304_CMP $auto$opt_reduce.cc:134:opt_pmux$13625 }
    New ctrl vector for $pmux cell $procmux$10440: { $procmux$10304_CMP $auto$opt_reduce.cc:134:opt_pmux$13627 }
    New ctrl vector for $pmux cell $procmux$10555: { $procmux$10551_CMP $auto$opt_reduce.cc:134:opt_pmux$13629 }
    New ctrl vector for $pmux cell $procmux$10614: $auto$opt_reduce.cc:134:opt_pmux$13631
    New ctrl vector for $pmux cell $procmux$10621: $auto$opt_reduce.cc:134:opt_pmux$13633
    New ctrl vector for $pmux cell $procmux$10642: { $procmux$10551_CMP $auto$opt_reduce.cc:134:opt_pmux$13635 }
    New ctrl vector for $pmux cell $procmux$10650: { $procmux$10551_CMP $auto$opt_reduce.cc:134:opt_pmux$13637 }
    New ctrl vector for $pmux cell $procmux$10717: $auto$opt_reduce.cc:134:opt_pmux$13639
    New ctrl vector for $pmux cell $procmux$10767: { $procmux$10695_CMP $auto$opt_reduce.cc:134:opt_pmux$13641 }
    New ctrl vector for $pmux cell $procmux$10782: $auto$opt_reduce.cc:134:opt_pmux$13643
    New ctrl vector for $pmux cell $procmux$10828: { $procmux$10701_CMP $auto$opt_reduce.cc:134:opt_pmux$13645 }
    New ctrl vector for $pmux cell $procmux$10837: { $procmux$10701_CMP $auto$opt_reduce.cc:134:opt_pmux$13647 }
    New ctrl vector for $pmux cell $procmux$11011: { $procmux$11007_CMP $auto$opt_reduce.cc:134:opt_pmux$13649 }
    New ctrl vector for $pmux cell $procmux$11070: $auto$opt_reduce.cc:134:opt_pmux$13651
    New ctrl vector for $pmux cell $procmux$11077: $auto$opt_reduce.cc:134:opt_pmux$13653
    New ctrl vector for $pmux cell $procmux$11098: { $procmux$11007_CMP $auto$opt_reduce.cc:134:opt_pmux$13655 }
    New ctrl vector for $pmux cell $procmux$11106: { $procmux$11007_CMP $auto$opt_reduce.cc:134:opt_pmux$13657 }
    New ctrl vector for $pmux cell $procmux$11161: { $procmux$11138_CMP $auto$opt_reduce.cc:134:opt_pmux$13659 }
    New ctrl vector for $pmux cell $procmux$11177: { $procmux$11138_CMP $auto$opt_reduce.cc:134:opt_pmux$13661 }
    New ctrl vector for $pmux cell $procmux$11280: $auto$opt_reduce.cc:134:opt_pmux$13663
    New ctrl vector for $pmux cell $procmux$11330: { $procmux$11258_CMP $auto$opt_reduce.cc:134:opt_pmux$13665 }
    New ctrl vector for $pmux cell $procmux$11345: $auto$opt_reduce.cc:134:opt_pmux$13667
    New ctrl vector for $pmux cell $procmux$11391: { $procmux$11264_CMP $auto$opt_reduce.cc:134:opt_pmux$13669 }
    New ctrl vector for $pmux cell $procmux$11400: { $procmux$11264_CMP $auto$opt_reduce.cc:134:opt_pmux$13671 }
    New ctrl vector for $pmux cell $procmux$11452: $auto$opt_reduce.cc:134:opt_pmux$13673
    New ctrl vector for $pmux cell $procmux$11666: { $procmux$11682_CMP $procmux$11674_CMP $auto$opt_reduce.cc:134:opt_pmux$13675 }
    New ctrl vector for $pmux cell $procmux$11696: { $procmux$11682_CMP $auto$opt_reduce.cc:134:opt_pmux$13677 }
    New ctrl vector for $pmux cell $procmux$11707: { $procmux$11675_CMP $auto$opt_reduce.cc:134:opt_pmux$13679 }
    New ctrl vector for $pmux cell $procmux$11753: $auto$opt_reduce.cc:134:opt_pmux$13681
    New ctrl vector for $pmux cell $procmux$11773: $auto$opt_reduce.cc:134:opt_pmux$13683
    New ctrl vector for $pmux cell $procmux$11867: { $procmux$11863_CMP $auto$opt_reduce.cc:134:opt_pmux$13685 }
    New ctrl vector for $pmux cell $procmux$11926: $auto$opt_reduce.cc:134:opt_pmux$13687
    New ctrl vector for $pmux cell $procmux$11933: $auto$opt_reduce.cc:134:opt_pmux$13689
    New ctrl vector for $pmux cell $procmux$11954: { $procmux$11863_CMP $auto$opt_reduce.cc:134:opt_pmux$13691 }
    New ctrl vector for $pmux cell $procmux$11962: { $procmux$11863_CMP $auto$opt_reduce.cc:134:opt_pmux$13693 }
    New ctrl vector for $pmux cell $procmux$12056: $auto$opt_reduce.cc:134:opt_pmux$13695
    New ctrl vector for $pmux cell $procmux$12078: { $procmux$12040_CMP $auto$opt_reduce.cc:134:opt_pmux$13697 }
    New ctrl vector for $pmux cell $procmux$12167: { $procmux$12040_CMP $auto$opt_reduce.cc:134:opt_pmux$13699 }
    New ctrl vector for $pmux cell $procmux$12176: { $procmux$12040_CMP $auto$opt_reduce.cc:134:opt_pmux$13701 }
    New ctrl vector for $pmux cell $procmux$12243: { $procmux$12232_CMP $auto$opt_reduce.cc:134:opt_pmux$13703 }
    New ctrl vector for $pmux cell $procmux$12314: { $auto$opt_reduce.cc:134:opt_pmux$13705 $procmux$12208_CMP }
    New ctrl vector for $pmux cell $procmux$12323: $auto$opt_reduce.cc:134:opt_pmux$13707
    New ctrl vector for $pmux cell $procmux$12344: { $procmux$12232_CMP $auto$opt_reduce.cc:134:opt_pmux$13709 }
    New ctrl vector for $pmux cell $procmux$12352: { $procmux$12232_CMP $auto$opt_reduce.cc:134:opt_pmux$13711 }
    New ctrl vector for $pmux cell $procmux$12417: $auto$opt_reduce.cc:134:opt_pmux$13713
    New ctrl vector for $pmux cell $procmux$12487: $auto$opt_reduce.cc:134:opt_pmux$13715
    New ctrl vector for $pmux cell $procmux$12505: { $auto$opt_reduce.cc:134:opt_pmux$13717 $procmux$12367_CMP }
    New ctrl vector for $pmux cell $procmux$12515: $auto$opt_reduce.cc:134:opt_pmux$13719
    New ctrl vector for $pmux cell $procmux$12536: { $procmux$12369_CMP $auto$opt_reduce.cc:134:opt_pmux$13721 }
    New ctrl vector for $pmux cell $procmux$12545: { $procmux$12369_CMP $auto$opt_reduce.cc:134:opt_pmux$13723 }
    New ctrl vector for $pmux cell $procmux$12627: $auto$opt_reduce.cc:134:opt_pmux$13725
    New ctrl vector for $pmux cell $procmux$12700: $auto$opt_reduce.cc:134:opt_pmux$13727
    New ctrl vector for $pmux cell $procmux$12709: $auto$opt_reduce.cc:134:opt_pmux$13729
    New ctrl vector for $pmux cell $procmux$12923: $procmux$12911_CMP
    New ctrl vector for $pmux cell $procmux$12957: $procmux$12911_CMP
    New ctrl vector for $pmux cell $procmux$12975: $auto$opt_reduce.cc:134:opt_pmux$13731
    Consolidated identical input bits for $mux cell $procmux$7092:
      Old ports: A=47'00000000000000000000000000000000000000000000000, B=47'11111111111111111111111111111111111111111111111, Y=$0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0]
      New connections: $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [46:1] = { $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] $0$memwr$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11939$236_EN[46:0]$5711 [0] }
    Consolidated identical input bits for $mux cell $procmux$7103:
      Old ports: A=70'0000000000000000000000000000000000000000000000000000000000000000000000, B=70'1111111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0]
      New connections: $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [69:1] = { $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] $0$memwr$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11918$235_EN[69:0]$5701 [0] }
    Consolidated identical input bits for $mux cell $procmux$7114:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0]
      New connections: $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [31:1] = { $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] $0$memwr$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11897$234_EN[31:0]$5691 [0] }
    Consolidated identical input bits for $mux cell $procmux$7125:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0]
      New connections: $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [41:1] = { $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] $0$memwr$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11876$233_EN[41:0]$5681 [0] }
    Consolidated identical input bits for $mux cell $procmux$7134:
      Old ports: A=93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=93'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0]
      New connections: $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [92:1] = { $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] $0$memwr$\storage_5$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11857$232_EN[92:0]$5671 [0] }
    Consolidated identical input bits for $mux cell $procmux$7145:
      Old ports: A=114'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=114'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0]
      New connections: $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [113:1] = { $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] $0$memwr$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11837$231_EN[113:0]$5661 [0] }
    Consolidated identical input bits for $mux cell $procmux$7156:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0]
      New connections: $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [41:1] = { $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] $0$memwr$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11816$230_EN[41:0]$5651 [0] }
    Consolidated identical input bits for $mux cell $procmux$7165:
      Old ports: A=81'000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=81'111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0]
      New connections: $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [80:1] = { $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] $0$memwr$\mem$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11797$229_EN[80:0]$5641 [0] }
    Consolidated identical input bits for $mux cell $procmux$7174:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0]
      New connections: $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [41:1] = { $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] $0$memwr$\storage_2$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11779$228_EN[41:0]$5631 [0] }
    Consolidated identical input bits for $mux cell $procmux$7183:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0]
      New connections: $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [41:1] = { $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] $0$memwr$\storage_1$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11760$227_EN[41:0]$5621 [0] }
    Consolidated identical input bits for $mux cell $procmux$7192:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0]
      New connections: $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [41:1] = { $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] $0$memwr$\storage$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11740$226_EN[41:0]$5611 [0] }
    New ctrl vector for $pmux cell $procmux$8857: { $procmux$8855_CMP $auto$opt_reduce.cc:134:opt_pmux$13733 }
    New ctrl vector for $pmux cell $procmux$8866: $auto$opt_reduce.cc:134:opt_pmux$13735
    New ctrl vector for $pmux cell $procmux$8883: $auto$opt_reduce.cc:134:opt_pmux$13737
    New ctrl vector for $pmux cell $procmux$8956: $auto$opt_reduce.cc:134:opt_pmux$13739
    New ctrl vector for $pmux cell $procmux$8961: $auto$opt_reduce.cc:134:opt_pmux$13741
    New ctrl vector for $pmux cell $procmux$8971: $auto$opt_reduce.cc:134:opt_pmux$13743
    New ctrl vector for $pmux cell $procmux$8976: $auto$opt_reduce.cc:134:opt_pmux$13745
    New ctrl vector for $pmux cell $procmux$8997: $auto$opt_reduce.cc:134:opt_pmux$13747
    New ctrl vector for $pmux cell $procmux$9153: $auto$opt_reduce.cc:134:opt_pmux$13749
    New ctrl vector for $pmux cell $procmux$9203: { $procmux$9131_CMP $auto$opt_reduce.cc:134:opt_pmux$13751 }
    New ctrl vector for $pmux cell $procmux$9218: $auto$opt_reduce.cc:134:opt_pmux$13753
    New ctrl vector for $pmux cell $procmux$9264: { $procmux$9137_CMP $auto$opt_reduce.cc:134:opt_pmux$13755 }
    New ctrl vector for $pmux cell $procmux$9273: { $procmux$9137_CMP $auto$opt_reduce.cc:134:opt_pmux$13757 }
    New ctrl vector for $pmux cell $procmux$9298: $auto$opt_reduce.cc:134:opt_pmux$13759
    New ctrl vector for $pmux cell $procmux$9354: $auto$opt_reduce.cc:134:opt_pmux$13761
    New ctrl vector for $pmux cell $procmux$9358: { $procmux$9344_CMP $auto$opt_reduce.cc:134:opt_pmux$13763 }
    New ctrl vector for $pmux cell $procmux$9363: $auto$opt_reduce.cc:134:opt_pmux$13765
    New ctrl vector for $pmux cell $procmux$9385: $auto$opt_reduce.cc:134:opt_pmux$13767
    New ctrl vector for $pmux cell $procmux$9414: { $procmux$9344_CMP $auto$opt_reduce.cc:134:opt_pmux$13769 }
    New ctrl vector for $pmux cell $procmux$9460: { $procmux$9456_CMP $auto$opt_reduce.cc:134:opt_pmux$13771 }
    New ctrl vector for $pmux cell $procmux$9519: $auto$opt_reduce.cc:134:opt_pmux$13773
    New ctrl vector for $pmux cell $procmux$9526: $auto$opt_reduce.cc:134:opt_pmux$13775
    New ctrl vector for $pmux cell $procmux$9547: { $procmux$9456_CMP $auto$opt_reduce.cc:134:opt_pmux$13777 }
    New ctrl vector for $pmux cell $procmux$9555: { $procmux$9456_CMP $auto$opt_reduce.cc:134:opt_pmux$13779 }
    New ctrl vector for $pmux cell $procmux$9681: { $procmux$9677_CMP $auto$opt_reduce.cc:134:opt_pmux$13781 }
    New ctrl vector for $pmux cell $procmux$9740: $auto$opt_reduce.cc:134:opt_pmux$13783
    New ctrl vector for $pmux cell $procmux$9747: $auto$opt_reduce.cc:134:opt_pmux$13785
    New ctrl vector for $pmux cell $procmux$9768: { $procmux$9677_CMP $auto$opt_reduce.cc:134:opt_pmux$13787 }
    New ctrl vector for $pmux cell $procmux$9776: { $procmux$9677_CMP $auto$opt_reduce.cc:134:opt_pmux$13789 }
    New ctrl vector for $pmux cell $procmux$9870: $auto$opt_reduce.cc:134:opt_pmux$13791
    New ctrl vector for $pmux cell $procmux$9920: { $procmux$9848_CMP $auto$opt_reduce.cc:134:opt_pmux$13793 }
    New ctrl vector for $pmux cell $procmux$9935: $auto$opt_reduce.cc:134:opt_pmux$13795
    New ctrl vector for $pmux cell $procmux$9981: { $procmux$9854_CMP $auto$opt_reduce.cc:134:opt_pmux$13797 }
    New ctrl vector for $pmux cell $procmux$9990: { $procmux$9854_CMP $auto$opt_reduce.cc:134:opt_pmux$13799 }
  Optimizing cells in module \colorlite.
Performed a total of 123 changes.

3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~585 debug messages>
Removed a total of 195 cells.

3.12.6. Executing OPT_DFF pass (perform DFF optimizations).

3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 1261 unused wires.
<suppressed ~146 debug messages>

3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~20 debug messages>

3.12.9. Rerunning OPT passes. (Maybe there is more to do..)

3.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$7761: \colorlite_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value3 -> 1'1
      Replacing known input bits on port B of cell $procmux$7897: \colorlite_etherbone_record_depacketizer_fsm_from_idle_liteethetherbone_fsm0_next_value5 -> 1'1
      Replacing known input bits on port B of cell $procmux$7994: \colorlite_ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 -> 1'1
      Replacing known input bits on port B of cell $procmux$8353: \colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 -> 1'1
      Replacing known input bits on port B of cell $procmux$8385: \colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 -> 1'1
      Replacing known input bits on port B of cell $procmux$8511: \colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10385.
    dead port 2/2 on $mux $procmux$10385.
    dead port 1/2 on $mux $procmux$10782.
    dead port 2/2 on $mux $procmux$10782.
    dead port 1/2 on $mux $procmux$11345.
    dead port 2/2 on $mux $procmux$11345.
    dead port 1/2 on $mux $procmux$11753.
    dead port 2/2 on $mux $procmux$11753.
    dead port 1/2 on $mux $procmux$11773.
    dead port 1/2 on $mux $procmux$12487.
    dead port 2/2 on $mux $procmux$12487.
    dead port 1/2 on $mux $procmux$12700.
    dead port 2/2 on $mux $procmux$12700.
    dead port 1/2 on $mux $procmux$12975.
    dead port 2/2 on $mux $procmux$12975.
    dead port 1/2 on $mux $procmux$9218.
    dead port 2/2 on $mux $procmux$9218.
    dead port 1/2 on $mux $procmux$9935.
    dead port 2/2 on $mux $procmux$9935.
Removed 19 multiplexer ports.
<suppressed ~762 debug messages>

3.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
    New ctrl vector for $pmux cell $procmux$10132: $auto$opt_reduce.cc:134:opt_pmux$13609
    New ctrl vector for $pmux cell $procmux$10555: $auto$opt_reduce.cc:134:opt_pmux$13629
    New ctrl vector for $pmux cell $procmux$11011: $auto$opt_reduce.cc:134:opt_pmux$13649
    New ctrl vector for $pmux cell $procmux$11426: { $procmux$11446_CMP $procmux$11440_CMP $procmux$11436_CMP $auto$opt_reduce.cc:134:opt_pmux$13801 $procmux$11427_CMP }
    New ctrl vector for $pmux cell $procmux$11707: $auto$opt_reduce.cc:134:opt_pmux$13679
    New ctrl vector for $pmux cell $procmux$11867: $auto$opt_reduce.cc:134:opt_pmux$13685
    New ctrl vector for $pmux cell $procmux$12221: { $procmux$12232_CMP $auto$opt_reduce.cc:134:opt_pmux$13803 }
    New ctrl vector for $pmux cell $procmux$12243: $auto$opt_reduce.cc:134:opt_pmux$13703
    New ctrl vector for $pmux cell $procmux$12389: { $procmux$12369_CMP $auto$opt_reduce.cc:134:opt_pmux$13805 }
    New ctrl vector for $pmux cell $procmux$12717: $auto$opt_reduce.cc:134:opt_pmux$13807
    New ctrl vector for $pmux cell $procmux$9398: $auto$opt_reduce.cc:134:opt_pmux$13809
    New ctrl vector for $pmux cell $procmux$9406: $auto$opt_reduce.cc:134:opt_pmux$13811
    New ctrl vector for $pmux cell $procmux$9414: $auto$opt_reduce.cc:134:opt_pmux$13761
    New ctrl vector for $pmux cell $procmux$9460: $auto$opt_reduce.cc:134:opt_pmux$13771
    New ctrl vector for $pmux cell $procmux$9681: $auto$opt_reduce.cc:134:opt_pmux$13781
  Optimizing cells in module \colorlite.
Performed a total of 15 changes.

3.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

3.12.13. Executing OPT_DFF pass (perform DFF optimizations).

3.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 18 unused wires.
<suppressed ~11 debug messages>

3.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.12.16. Rerunning OPT passes. (Maybe there is more to do..)

3.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~762 debug messages>

3.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.12.20. Executing OPT_DFF pass (perform DFF optimizations).

3.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.12.23. Finished OPT passes. (There is nothing left to do.)

3.13. Executing FSM pass (extract and optimize FSM).

3.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlite.colorlite_bus_errors as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlite.colorlite_ethcore_arp_tx_packetizer_delayed_last_be as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlite.colorlite_ethcore_ip_tx_liteethipv4checksum_r_next0 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlite.colorlite_ethcore_ip_tx_pipe_valid_source_param_protocol as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlite.colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlite.colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlite.ecp5spiflash_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.fsm0_state0 as FSM state register:
    Register has an initialization value.
Not marking colorlite.fsm0_state1 as FSM state register:
    Register has an initialization value.
Not marking colorlite.fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteetharpcache_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteetharprx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteetharprx_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteetharptx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethetherbonepacketrx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethetherbonepacketrx_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethetherbonepackettx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethetherbonerecordreceiver_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethetherbonerecordsender_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethetherbonewishbonemaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethicmprx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethicmprx_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethicmptx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethip_liteethiprx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethip_liteethiprx_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethip_liteethiptx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethip_liteethiptx_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethip_sel_ongoing as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethmac_fsm0_state0 as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethmac_fsm0_state1 as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethmac_rxdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethmac_sel_ongoing as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethmac_txdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethmac_txdatapath_liteethmacpreambleinserter_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethudp_liteethudprx_fsm0_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethudp_liteethudprx_state as FSM state register:
    Register has an initialization value.
Not marking colorlite.liteethudp_liteethudptx_fsm0_state as FSM state register:
    Register has an initialization value.

3.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~762 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$13578 ($dff) from module colorlite (D = \ethphy_rx_ctl_reg [0], Q = \ethphy_source_valid, rval = 1'0).
Adding SRST signal on $procdff$13577 ($dff) from module colorlite (D = \ethphy_rx_data_reg, Q = \ethphy_source_payload_data, rval = 8'00000000).
Adding SRST signal on $procdff$13576 ($dff) from module colorlite (D = \ethphy_rx_data, Q = \ethphy_rx_data_reg, rval = 8'00000000).
Adding SRST signal on $procdff$13575 ($dff) from module colorlite (D = \ethphy_rx_ctl_reg, Q = \ethphy_rx_ctl_reg_d, rval = 2'00).
Adding SRST signal on $procdff$13574 ($dff) from module colorlite (D = \ethphy_rx_ctl, Q = \ethphy_rx_ctl_reg, rval = 2'00).
Adding SRST signal on $procdff$13573 ($dff) from module colorlite (D = $procmux$8594_Y, Q = \ethphy_link_status, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13817 ($sdff) from module colorlite (D = \ethphy_rx_data [0], Q = \ethphy_link_status).
Adding SRST signal on $procdff$13572 ($dff) from module colorlite (D = $procmux$8598_Y, Q = \ethphy_duplex_status, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13819 ($sdff) from module colorlite (D = \ethphy_rx_data [3], Q = \ethphy_duplex_status).
Adding SRST signal on $procdff$13571 ($dff) from module colorlite (D = $procmux$8602_Y, Q = \ethphy_clock_speed, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13821 ($sdff) from module colorlite (D = \ethphy_rx_data [2:1], Q = \ethphy_clock_speed).
Adding SRST signal on $procdff$13570 ($dff) from module colorlite (D = $procmux$8611_Y, Q = \colorlite_ethcore_mac_core_rx_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$13568 ($dff) from module colorlite (D = { $procmux$8554_Y $procmux$8578_Y $procmux$8562_Y $procmux$8571_Y }, Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13824 ($sdff) from module colorlite (D = { 1'0 \colorlite_ethcore_mac_core_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data [39:30]).
Adding EN signal on $auto$ff.cc:266:slice$13824 ($sdff) from module colorlite (D = { 1'0 \colorlite_ethcore_mac_core_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data [19:10]).
Adding EN signal on $auto$ff.cc:266:slice$13824 ($sdff) from module colorlite (D = { 1'0 \colorlite_ethcore_mac_core_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data [9:0]).
Adding EN signal on $auto$ff.cc:266:slice$13824 ($sdff) from module colorlite (D = { 1'0 \colorlite_ethcore_mac_core_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_payload_data [29:20]).
Adding EN signal on $procdff$13567 ($dff) from module colorlite (D = $0\colorlite_ethcore_mac_core_rx_converter_converter_source_last[0:0], Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_last).
Adding EN signal on $procdff$13566 ($dff) from module colorlite (D = 1'0, Q = \colorlite_ethcore_mac_core_rx_converter_converter_source_first).
Adding SRST signal on $procdff$13565 ($dff) from module colorlite (D = $procmux$8640_Y, Q = \colorlite_ethcore_mac_core_rx_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13841 ($sdff) from module colorlite (D = $procmux$8638_Y, Q = \colorlite_ethcore_mac_core_rx_converter_converter_demux).
Adding SRST signal on $procdff$13564 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$13563 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$13560 ($dff) from module colorlite (D = \liteethmac_txdatapath_liteethmactxlastbe_next_state, Q = \liteethmac_txdatapath_liteethmactxlastbe_state, rval = 1'0).
Adding SRST signal on $procdff$13559 ($dff) from module colorlite (D = \liteethmac_txdatapath_liteethmacgap_next_state, Q = \liteethmac_txdatapath_liteethmacgap_state, rval = 1'0).
Adding SRST signal on $procdff$13558 ($dff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4284$2437_Y, Q = \colorlite_ethcore_mac_core_tx_gap_counter, rval = 4'0000).
Adding SRST signal on $procdff$13557 ($dff) from module colorlite (D = $procmux$8542_Y, Q = \colorlite_ethcore_mac_core_tx_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13848 ($sdff) from module colorlite (D = $procmux$8540_Y, Q = \colorlite_ethcore_mac_core_tx_converter_converter_mux).
Adding SRST signal on $procdff$13556 ($dff) from module colorlite (D = $procmux$8546_Y, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13850 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_cdc_cdc_asyncfifo_readable, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_readable).
Adding SRST signal on $procdff$13555 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$13554 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding EN signal on $procdff$13553 ($dff) from module colorlite (D = \storage_dat1, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_dout).
Adding SRST signal on $procdff$13552 ($dff) from module colorlite (D = $procmux$8809_Y, Q = \wishbone2csr_state, rval = 1'0).
Adding SRST signal on $procdff$13550 ($dff) from module colorlite (D = $procmux$7502_Y, Q = \spiflash_pads_mosi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13858 ($sdff) from module colorlite (D = \self, Q = \spiflash_pads_mosi).
Adding SRST signal on $procdff$13549 ($dff) from module colorlite (D = $not$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10957$5573_Y, Q = \spiflash_pads_cs_n, rval = 1'0).
Adding SRST signal on $procdff$13548 ($dff) from module colorlite (D = $procmux$7509_Y, Q = \spiflash_pads_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13865 ($sdff) from module colorlite (D = $procmux$7509_Y, Q = \spiflash_pads_clk).
Adding EN signal on $procdff$13547 ($dff) from module colorlite (D = \interface1_dat_w, Q = \spiflash_mosi_storage [31:0]).
Adding EN signal on $procdff$13547 ($dff) from module colorlite (D = \interface1_dat_w [7:0], Q = \spiflash_mosi_storage [39:32]).
Adding SRST signal on $procdff$13546 ($dff) from module colorlite (D = $procmux$7515_Y [4:3], Q = \spiflash_mosi_sel [4:3], rval = 2'00).
Adding SRST signal on $procdff$13546 ($dff) from module colorlite (D = { $procmux$7518_Y [5] $procmux$7518_Y [2:0] }, Q = { \spiflash_mosi_sel [5] \spiflash_mosi_sel [2:0] }, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13874 ($sdff) from module colorlite (D = { $procmux$7518_Y [5] $procmux$7518_Y [2:0] }, Q = { \spiflash_mosi_sel [5] \spiflash_mosi_sel [2:0] }).
Adding EN signal on $auto$ff.cc:266:slice$13871 ($sdff) from module colorlite (D = $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10966$5574_Y [4:3], Q = \spiflash_mosi_sel [4:3]).
Adding SRST signal on $procdff$13544 ($dff) from module colorlite (D = $procmux$7523_Y, Q = \spiflash_mosi_data, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13879 ($sdff) from module colorlite (D = \spiflash_mosi_storage, Q = \spiflash_mosi_data).
Adding SRST signal on $procdff$13542 ($dff) from module colorlite (D = $procmux$7530_Y, Q = \spiflash_miso_data, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13881 ($sdff) from module colorlite (D = $procmux$7528_Y, Q = \spiflash_miso_data).
Adding SRST signal on $procdff$13541 ($dff) from module colorlite (D = $procmux$7534_Y, Q = \spiflash_miso_1, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13883 ($sdff) from module colorlite (D = \spiflash_miso_data, Q = \spiflash_miso_1).
Adding SRST signal on $procdff$13540 ($dff) from module colorlite (D = $procmux$7538_Y, Q = \spiflash_loopback_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13885 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \spiflash_loopback_storage).
Adding SRST signal on $procdff$13538 ($dff) from module colorlite (D = $procmux$7542_Y, Q = \spiflash_cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$13887 ($sdff) from module colorlite (D = \interface1_dat_w [16:0], Q = \spiflash_cs_storage).
Adding SRST signal on $procdff$13536 ($dff) from module colorlite (D = $procmux$7546_Y, Q = \spiflash_count, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$13889 ($sdff) from module colorlite (D = \spiflash_count_ecp5spiflash_next_value, Q = \spiflash_count).
Adding SRST signal on $procdff$13535 ($dff) from module colorlite (D = $procmux$7550_Y, Q = \spiflash_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13891 ($sdff) from module colorlite (D = \interface1_dat_w [15:0], Q = \spiflash_control_storage).
Adding SRST signal on $procdff$13534 ($dff) from module colorlite (D = \csrbank9_spi_control0_re, Q = \spiflash_control_re, rval = 1'0).
Adding SRST signal on $procdff$13533 ($dff) from module colorlite (D = $procmux$7351_Y, Q = \spiflash_clk_divider1, rval = 16'0000000000000000).
Adding EN signal on $procdff$13532 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm3_width_storage).
Adding EN signal on $procdff$13530 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm3_period_storage).
Adding SRST signal on $procdff$13528 ($dff) from module colorlite (D = $procmux$7558_Y, Q = \pwm3_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13897 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \pwm3_enable_storage).
Adding SRST signal on $procdff$13526 ($dff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11027$5605_Y, Q = \pwm3_counter, rval = 0).
Adding EN signal on $procdff$13525 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm2_width_storage).
Adding EN signal on $procdff$13523 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm2_period_storage).
Adding SRST signal on $procdff$13521 ($dff) from module colorlite (D = $procmux$7566_Y, Q = \pwm2_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13904 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \pwm2_enable_storage).
Adding SRST signal on $procdff$13519 ($dff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11020$5598_Y, Q = \pwm2_counter, rval = 0).
Adding EN signal on $procdff$13518 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm1_width_storage).
Adding EN signal on $procdff$13516 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm1_period_storage).
Adding SRST signal on $procdff$13514 ($dff) from module colorlite (D = $procmux$7574_Y, Q = \pwm1_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13911 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \pwm1_enable_storage).
Adding SRST signal on $procdff$13512 ($dff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11013$5591_Y, Q = \pwm1_counter, rval = 0).
Adding EN signal on $procdff$13511 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm0_width_storage).
Adding EN signal on $procdff$13509 ($dff) from module colorlite (D = \interface1_dat_w, Q = \pwm0_period_storage).
Adding SRST signal on $procdff$13507 ($dff) from module colorlite (D = $procmux$7582_Y, Q = \pwm0_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13918 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \pwm0_enable_storage).
Adding SRST signal on $procdff$13505 ($dff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11006$5584_Y, Q = \pwm0_counter, rval = 0).
Adding SRST signal on $procdff$13504 ($dff) from module colorlite (D = $procmux$7587_Y, Q = \power_sw_timer_count, rval = 27'100110001001011010000000000).
Adding EN signal on $auto$ff.cc:266:slice$13923 ($sdff) from module colorlite (D = $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10998$5579_Y, Q = \power_sw_timer_count).
Adding SRST signal on $procdff$13493 ($dff) from module colorlite (D = \liteethudp_sel1, Q = \liteethudp_sel_ongoing, rval = 1'0).
Adding SRST signal on $procdff$13491 ($dff) from module colorlite (D = \liteethudp_liteethudptx_next_state, Q = \liteethudp_liteethudptx_state, rval = 1'0).
Adding SRST signal on $procdff$13490 ($dff) from module colorlite (D = \liteethudp_liteethudptx_fsm1_next_state, Q = \liteethudp_liteethudptx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13489 ($dff) from module colorlite (D = \liteethudp_liteethudptx_fsm0_next_state, Q = \liteethudp_liteethudptx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13928 ($sdff) from module colorlite (D = \liteethudp_liteethudptx_fsm0_next_state, Q = \liteethudp_liteethudptx_fsm0_state).
Adding SRST signal on $procdff$13488 ($dff) from module colorlite (D = \liteethudp_liteethudprx_next_state, Q = \liteethudp_liteethudprx_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13946 ($sdff) from module colorlite (D = \liteethudp_liteethudprx_next_state, Q = \liteethudp_liteethudprx_state).
Adding SRST signal on $procdff$13487 ($dff) from module colorlite (D = \liteethudp_liteethudprx_fsm1_next_state, Q = \liteethudp_liteethudprx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13486 ($dff) from module colorlite (D = \liteethudp_liteethudprx_fsm0_next_state, Q = \liteethudp_liteethudprx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13959 ($sdff) from module colorlite (D = \liteethudp_liteethudprx_fsm0_next_state, Q = \liteethudp_liteethudprx_fsm0_state).
Adding SRST signal on $procdff$13485 ($dff) from module colorlite (D = $procmux$7597_Y, Q = \liteethudp_first, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$13975 ($sdff) from module colorlite (D = 1'0, Q = \liteethudp_first).
Adding SRST signal on $procdff$13484 ($dff) from module colorlite (D = \liteethmac_txdatapath_liteethmacpreambleinserter_next_state, Q = \liteethmac_txdatapath_liteethmacpreambleinserter_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13979 ($sdff) from module colorlite (D = \liteethmac_txdatapath_liteethmacpreambleinserter_next_state, Q = \liteethmac_txdatapath_liteethmacpreambleinserter_state).
Adding SRST signal on $procdff$13483 ($dff) from module colorlite (D = \liteethmac_txdatapath_liteethmacpaddinginserter_next_state, Q = \liteethmac_txdatapath_liteethmacpaddinginserter_state, rval = 1'0).
Adding SRST signal on $procdff$13482 ($dff) from module colorlite (D = \liteethmac_txdatapath_bufferizeendpoints_next_state, Q = \liteethmac_txdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13992 ($sdff) from module colorlite (D = \liteethmac_txdatapath_bufferizeendpoints_next_state, Q = \liteethmac_txdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$13481 ($dff) from module colorlite (D = \liteethmac_status1_ongoing0, Q = \liteethmac_status1_ongoing1, rval = 1'0).
Adding SRST signal on $procdff$13479 ($dff) from module colorlite (D = \liteethmac_status0_ongoing0, Q = \liteethmac_status0_ongoing1, rval = 1'0).
Adding SRST signal on $procdff$13477 ($dff) from module colorlite (D = \liteethmac_sel1, Q = \liteethmac_sel_ongoing, rval = 2'00).
Adding SRST signal on $procdff$13476 ($dff) from module colorlite (D = \liteethmac_rxdatapath_liteethmacpreamblechecker_next_state, Q = \liteethmac_rxdatapath_liteethmacpreamblechecker_state, rval = 1'0).
Adding SRST signal on $procdff$13475 ($dff) from module colorlite (D = \liteethmac_rxdatapath_bufferizeendpoints_next_state, Q = \liteethmac_rxdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14006 ($sdff) from module colorlite (D = \liteethmac_rxdatapath_bufferizeendpoints_next_state, Q = \liteethmac_rxdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$13473 ($dff) from module colorlite (D = $procmux$7626_Y, Q = \liteethmac_grant, rval = 1'0).
Adding SRST signal on $procdff$13472 ($dff) from module colorlite (D = \liteethmac_fsm1_next_state1, Q = \liteethmac_fsm1_state1, rval = 1'0).
Adding SRST signal on $procdff$13471 ($dff) from module colorlite (D = \liteethmac_fsm1_next_state0, Q = \liteethmac_fsm1_state0, rval = 1'0).
Adding SRST signal on $procdff$13470 ($dff) from module colorlite (D = \liteethmac_fsm0_next_state1, Q = \liteethmac_fsm0_state1, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14021 ($sdff) from module colorlite (D = \liteethmac_fsm0_next_state1, Q = \liteethmac_fsm0_state1).
Adding SRST signal on $procdff$13469 ($dff) from module colorlite (D = \liteethmac_fsm0_next_state0, Q = \liteethmac_fsm0_state0, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14035 ($sdff) from module colorlite (D = \liteethmac_fsm0_next_state0, Q = \liteethmac_fsm0_state0).
Adding SRST signal on $procdff$13468 ($dff) from module colorlite (D = $procmux$7635_Y, Q = \liteethmac_first, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14051 ($sdff) from module colorlite (D = 1'0, Q = \liteethmac_first).
Adding SRST signal on $procdff$13467 ($dff) from module colorlite (D = \liteethip_status1_ongoing0, Q = \liteethip_status1_ongoing1, rval = 1'0).
Adding SRST signal on $procdff$13465 ($dff) from module colorlite (D = \liteethip_status0_ongoing0, Q = \liteethip_status0_ongoing1, rval = 1'0).
Adding SRST signal on $procdff$13463 ($dff) from module colorlite (D = \liteethip_sel1, Q = \liteethip_sel_ongoing, rval = 2'00).
Adding SRST signal on $procdff$13461 ($dff) from module colorlite (D = \liteethip_liteethiptx_next_state, Q = \liteethip_liteethiptx_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14058 ($sdff) from module colorlite (D = \liteethip_liteethiptx_next_state, Q = \liteethip_liteethiptx_state).
Adding SRST signal on $procdff$13460 ($dff) from module colorlite (D = \liteethip_liteethiptx_fsm1_next_state, Q = \liteethip_liteethiptx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13459 ($dff) from module colorlite (D = \liteethip_liteethiptx_fsm0_next_state, Q = \liteethip_liteethiptx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14073 ($sdff) from module colorlite (D = \liteethip_liteethiptx_fsm0_next_state, Q = \liteethip_liteethiptx_fsm0_state).
Adding SRST signal on $procdff$13458 ($dff) from module colorlite (D = \liteethip_liteethiprx_next_state, Q = \liteethip_liteethiprx_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14091 ($sdff) from module colorlite (D = \liteethip_liteethiprx_next_state, Q = \liteethip_liteethiprx_state).
Adding SRST signal on $procdff$13457 ($dff) from module colorlite (D = \liteethip_liteethiprx_fsm1_next_state, Q = \liteethip_liteethiprx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13456 ($dff) from module colorlite (D = \liteethip_liteethiprx_fsm0_next_state, Q = \liteethip_liteethiprx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14104 ($sdff) from module colorlite (D = \liteethip_liteethiprx_fsm0_next_state, Q = \liteethip_liteethiprx_fsm0_state).
Adding SRST signal on $procdff$13455 ($dff) from module colorlite (D = $procmux$7664_Y, Q = \liteethip_grant, rval = 1'0).
Adding SRST signal on $procdff$13454 ($dff) from module colorlite (D = $procmux$7673_Y, Q = \liteethip_first, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14121 ($sdff) from module colorlite (D = 1'0, Q = \liteethip_first).
Adding SRST signal on $procdff$13453 ($dff) from module colorlite (D = \liteethicmptx_next_state, Q = \liteethicmptx_state, rval = 1'0).
Adding SRST signal on $procdff$13452 ($dff) from module colorlite (D = \liteethicmptx_fsm1_next_state, Q = \liteethicmptx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13451 ($dff) from module colorlite (D = \liteethicmptx_fsm0_next_state, Q = \liteethicmptx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14127 ($sdff) from module colorlite (D = \liteethicmptx_fsm0_next_state, Q = \liteethicmptx_fsm0_state).
Adding SRST signal on $procdff$13450 ($dff) from module colorlite (D = \liteethicmprx_next_state, Q = \liteethicmprx_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14145 ($sdff) from module colorlite (D = \liteethicmprx_next_state, Q = \liteethicmprx_state).
Adding SRST signal on $procdff$13449 ($dff) from module colorlite (D = \liteethicmprx_fsm1_next_state, Q = \liteethicmprx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13448 ($dff) from module colorlite (D = \liteethicmprx_fsm0_next_state, Q = \liteethicmprx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14158 ($sdff) from module colorlite (D = \liteethicmprx_fsm0_next_state, Q = \liteethicmprx_fsm0_state).
Adding SRST signal on $procdff$13447 ($dff) from module colorlite (D = \liteethetherbonewishbonemaster_next_state, Q = \liteethetherbonewishbonemaster_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14174 ($sdff) from module colorlite (D = \liteethetherbonewishbonemaster_next_state, Q = \liteethetherbonewishbonemaster_state).
Adding SRST signal on $procdff$13446 ($dff) from module colorlite (D = \liteethetherbonerecordsender_next_state, Q = \liteethetherbonerecordsender_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14188 ($sdff) from module colorlite (D = \liteethetherbonerecordsender_next_state, Q = \liteethetherbonerecordsender_state).
Adding SRST signal on $procdff$13445 ($dff) from module colorlite (D = \liteethetherbonerecordreceiver_next_state, Q = \liteethetherbonerecordreceiver_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14200 ($sdff) from module colorlite (D = \liteethetherbonerecordreceiver_next_state, Q = \liteethetherbonerecordreceiver_state).
Adding SRST signal on $procdff$13444 ($dff) from module colorlite (D = \liteethetherboneprobe_next_state, Q = \liteethetherboneprobe_state, rval = 1'0).
Adding SRST signal on $procdff$13443 ($dff) from module colorlite (D = \liteethetherbonepackettx_next_state, Q = \liteethetherbonepackettx_state, rval = 1'0).
Adding SRST signal on $procdff$13442 ($dff) from module colorlite (D = \liteethetherbonepackettx_fsm1_next_state, Q = \liteethetherbonepackettx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13441 ($dff) from module colorlite (D = \liteethetherbonepackettx_fsm0_next_state, Q = \liteethetherbonepackettx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14221 ($sdff) from module colorlite (D = \liteethetherbonepackettx_fsm0_next_state, Q = \liteethetherbonepackettx_fsm0_state).
Adding SRST signal on $procdff$13440 ($dff) from module colorlite (D = \liteethetherbonepacketrx_next_state, Q = \liteethetherbonepacketrx_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14239 ($sdff) from module colorlite (D = \liteethetherbonepacketrx_next_state, Q = \liteethetherbonepacketrx_state).
Adding SRST signal on $procdff$13439 ($dff) from module colorlite (D = \liteethetherbonepacketrx_fsm1_next_state, Q = \liteethetherbonepacketrx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13438 ($dff) from module colorlite (D = \liteethetherbonepacketrx_fsm0_next_state, Q = \liteethetherbonepacketrx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14252 ($sdff) from module colorlite (D = \liteethetherbonepacketrx_fsm0_next_state, Q = \liteethetherbonepacketrx_fsm0_state).
Adding SRST signal on $procdff$13437 ($dff) from module colorlite (D = \liteetharptx_next_state, Q = \liteetharptx_state, rval = 1'0).
Adding SRST signal on $procdff$13436 ($dff) from module colorlite (D = \liteetharptx_fsm1_next_state, Q = \liteetharptx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13435 ($dff) from module colorlite (D = \liteetharptx_fsm0_next_state, Q = \liteetharptx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14270 ($sdff) from module colorlite (D = \liteetharptx_fsm0_next_state, Q = \liteetharptx_fsm0_state).
Adding SRST signal on $procdff$13434 ($dff) from module colorlite (D = \liteetharprx_next_state, Q = \liteetharprx_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14288 ($sdff) from module colorlite (D = \liteetharprx_next_state, Q = \liteetharprx_state).
Adding SRST signal on $procdff$13433 ($dff) from module colorlite (D = \liteetharprx_fsm1_next_state, Q = \liteetharprx_fsm1_state, rval = 1'0).
Adding SRST signal on $procdff$13432 ($dff) from module colorlite (D = \liteetharprx_fsm0_next_state, Q = \liteetharprx_fsm0_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14297 ($sdff) from module colorlite (D = \liteetharprx_fsm0_next_state, Q = \liteetharprx_fsm0_state).
Adding SRST signal on $procdff$13431 ($dff) from module colorlite (D = \liteetharpcache_next_state, Q = \liteetharpcache_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14313 ($sdff) from module colorlite (D = \liteetharpcache_next_state, Q = \liteetharpcache_state).
Adding SRST signal on $procdff$13430 ($dff) from module colorlite (D = $procmux$7680_Y, Q = \leds_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14323 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \leds_storage).
Adding SRST signal on $procdff$13429 ($dff) from module colorlite (D = \csrbank4_out0_re, Q = \leds_re, rval = 1'0).
Adding SRST signal on $procdff$13428 ($dff) from module colorlite (D = $procmux$7684_Y, Q = \leds_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14326 ($sdff) from module colorlite (D = 1'1, Q = \leds_mode).
Adding SRST signal on $procdff$13427 ($dff) from module colorlite (D = $procmux$7689_Y, Q = \leds_count, rval = 25'1001100010010110100000000).
Adding SRST signal on $procdff$13426 ($dff) from module colorlite (D = $procmux$7695_Y, Q = \leds_chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14331 ($sdff) from module colorlite (D = $not$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10984$5575_Y, Q = \leds_chaser).
Adding SRST signal on $procdff$13425 ($dff) from module colorlite (D = $procmux$7214_Y, Q = \interface9_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13424 ($dff) from module colorlite (D = $procmux$7231_Y, Q = \interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13423 ($dff) from module colorlite (D = $procmux$7243_Y, Q = \interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13422 ($dff) from module colorlite (D = $procmux$7255_Y, Q = \interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13421 ($dff) from module colorlite (D = $procmux$7267_Y, Q = \interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13420 ($dff) from module colorlite (D = $procmux$7275_Y [31:1], Q = \interface4_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$13420 ($dff) from module colorlite (D = \leds_storage, Q = \interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$13419 ($dff) from module colorlite (D = $procmux$7281_Y [31:1], Q = \interface3_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$13419 ($dff) from module colorlite (D = \gpio1_storage, Q = \interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$13418 ($dff) from module colorlite (D = $procmux$7287_Y [31:1], Q = \interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$13418 ($dff) from module colorlite (D = \gpio0_storage, Q = \interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$13417 ($dff) from module colorlite (D = $procmux$7299_Y, Q = \interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13416 ($dff) from module colorlite (D = $procmux$7312_Y, Q = \interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13415 ($dff) from module colorlite (D = $procmux$7699_Y, Q = \gpio1_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14352 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \gpio1_storage).
Adding SRST signal on $procdff$13413 ($dff) from module colorlite (D = $procmux$7703_Y, Q = \gpio0_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14354 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \gpio0_storage).
Adding SRST signal on $procdff$13411 ($dff) from module colorlite (D = \fsm_next_state, Q = \fsm_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14356 ($sdff) from module colorlite (D = \fsm_next_state, Q = \fsm_state).
Adding SRST signal on $procdff$13410 ($dff) from module colorlite (D = \fsm1_next_state1, Q = \fsm1_state1, rval = 1'0).
Adding SRST signal on $procdff$13409 ($dff) from module colorlite (D = \fsm1_next_state0, Q = \fsm1_state0, rval = 1'0).
Adding SRST signal on $procdff$13408 ($dff) from module colorlite (D = \fsm0_next_state1, Q = \fsm0_state1, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14372 ($sdff) from module colorlite (D = \fsm0_next_state1, Q = \fsm0_state1).
Adding SRST signal on $procdff$13407 ($dff) from module colorlite (D = \fsm0_next_state0, Q = \fsm0_state0, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14390 ($sdff) from module colorlite (D = \fsm0_next_state0, Q = \fsm0_state0).
Adding SRST signal on $procdff$13406 ($dff) from module colorlite (D = $procmux$7707_Y, Q = \ethphy_reset_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14406 ($sdff) from module colorlite (D = \interface1_dat_w [0], Q = \ethphy_reset_storage).
Adding SRST signal on $procdff$13403 ($dff) from module colorlite (D = $procmux$7711_Y, Q = \ethphy_counter, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$14408 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10130$5393_Y, Q = \ethphy_counter).
Adding SRST signal on $procdff$13402 ($dff) from module colorlite (D = $procmux$7715_Y, Q = \ethphy__w_storage, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14410 ($sdff) from module colorlite (D = \interface1_dat_w [2:0], Q = \ethphy__w_storage).
Adding SRST signal on $procdff$13399 ($dff) from module colorlite (D = \ecp5spiflash_next_state, Q = \ecp5spiflash_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14412 ($sdff) from module colorlite (D = \ecp5spiflash_next_state, Q = \ecp5spiflash_state).
Adding SRST signal on $procdff$13398 ($dff) from module colorlite (D = $procmux$7719_Y, Q = \colorlite_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$14426 ($sdff) from module colorlite (D = \interface1_dat_w, Q = \colorlite_scratch_storage).
Adding SRST signal on $procdff$13396 ($dff) from module colorlite (D = $procmux$7723_Y, Q = \colorlite_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14428 ($sdff) from module colorlite (D = \interface1_dat_w [1:0], Q = \colorlite_reset_storage).
Adding SRST signal on $procdff$13394 ($dff) from module colorlite (D = $procmux$7727_Y [63:32], Q = \colorlite_etherbone_tx_packetizer_sr [63:32], rval = 0).
Adding EN signal on $procdff$13394 ($dff) from module colorlite (D = $0\colorlite_etherbone_tx_packetizer_sr[63:0] [31:0], Q = \colorlite_etherbone_tx_packetizer_sr [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$14430 ($sdff) from module colorlite (D = 0, Q = \colorlite_etherbone_tx_packetizer_sr [63:32]).
Adding SRST signal on $procdff$13392 ($dff) from module colorlite (D = $procmux$7735_Y, Q = \colorlite_etherbone_tx_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14436 ($sdff) from module colorlite (D = \colorlite_etherbone_tx_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value0, Q = \colorlite_etherbone_tx_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13391 ($dff) from module colorlite (D = $procmux$7739_Y, Q = \colorlite_etherbone_tx_packetizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14438 ($sdff) from module colorlite (D = \colorlite_etherbone_tx_packetizer_count_liteethetherbone_fsm0_next_value0, Q = \colorlite_etherbone_tx_packetizer_count).
Adding SRST signal on $procdff$13390 ($dff) from module colorlite (D = \colorlite_etherbone_status1_ongoing0, Q = \colorlite_etherbone_status1_ongoing1, rval = 1'0).
Adding SRST signal on $procdff$13388 ($dff) from module colorlite (D = \colorlite_etherbone_status0_ongoing0, Q = \colorlite_etherbone_status0_ongoing1, rval = 1'0).
Adding SRST signal on $procdff$13386 ($dff) from module colorlite (D = \colorlite_etherbone_rx_depacketizer_is_in_copy, Q = \colorlite_etherbone_rx_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13385 ($dff) from module colorlite (D = { \colorlite_etherbone_internal_port_source_payload_data \colorlite_etherbone_rx_depacketizer_sr [63:32] }, Q = \colorlite_etherbone_rx_depacketizer_sr).
Adding SRST signal on $procdff$13384 ($dff) from module colorlite (D = $procmux$7761_Y, Q = \colorlite_etherbone_rx_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14444 ($sdff) from module colorlite (D = 1'1, Q = \colorlite_etherbone_rx_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13383 ($dff) from module colorlite (D = $procmux$7765_Y, Q = \colorlite_etherbone_rx_depacketizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14446 ($sdff) from module colorlite (D = \colorlite_etherbone_rx_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value1, Q = \colorlite_etherbone_rx_depacketizer_delayed_last_be).
Adding SRST signal on $procdff$13382 ($dff) from module colorlite (D = $procmux$7769_Y, Q = \colorlite_etherbone_rx_depacketizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14448 ($sdff) from module colorlite (D = \colorlite_etherbone_rx_depacketizer_count_liteethetherbone_fsm0_next_value2, Q = \colorlite_etherbone_rx_depacketizer_count).
Adding SRST signal on $procdff$13381 ($dff) from module colorlite (D = $procmux$7776_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14450 ($sdff) from module colorlite (D = $procmux$7776_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_readable).
Adding SRST signal on $procdff$13380 ($dff) from module colorlite (D = $procmux$7780_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14454 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10845$5545_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_produce).
Adding SRST signal on $procdff$13379 ($dff) from module colorlite (D = $procmux$7789_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14456 ($sdff) from module colorlite (D = $procmux$7789_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_level0).
Adding SRST signal on $procdff$13378 ($dff) from module colorlite (D = $procmux$7793_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14464 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10848$5546_Y, Q = \colorlite_etherbone_record_sender_payload_fifo_consume).
Adding SRST signal on $procdff$13377 ($dff) from module colorlite (D = $procmux$7800_Y, Q = \colorlite_etherbone_record_sender_param_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14466 ($sdff) from module colorlite (D = $procmux$7800_Y, Q = \colorlite_etherbone_record_sender_param_fifo_readable).
Adding SRST signal on $procdff$13376 ($dff) from module colorlite (D = $procmux$7804_Y, Q = \colorlite_etherbone_record_sender_param_fifo_produce, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14470 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10867$5556_Y, Q = \colorlite_etherbone_record_sender_param_fifo_produce).
Adding SRST signal on $procdff$13375 ($dff) from module colorlite (D = $procmux$7813_Y, Q = \colorlite_etherbone_record_sender_param_fifo_level0, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14472 ($sdff) from module colorlite (D = $procmux$7813_Y, Q = \colorlite_etherbone_record_sender_param_fifo_level0).
Adding SRST signal on $procdff$13374 ($dff) from module colorlite (D = $procmux$7817_Y, Q = \colorlite_etherbone_record_sender_param_fifo_consume, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14480 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10870$5557_Y, Q = \colorlite_etherbone_record_sender_param_fifo_consume).
Adding SRST signal on $procdff$13373 ($dff) from module colorlite (D = $procmux$7824_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14482 ($sdff) from module colorlite (D = $procmux$7824_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_readable).
Adding SRST signal on $procdff$13372 ($dff) from module colorlite (D = $procmux$7828_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14486 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10797$5523_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_produce).
Adding SRST signal on $procdff$13371 ($dff) from module colorlite (D = $procmux$7837_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14488 ($sdff) from module colorlite (D = $procmux$7837_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_level0).
Adding SRST signal on $procdff$13370 ($dff) from module colorlite (D = $procmux$7841_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14496 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10800$5524_Y, Q = \colorlite_etherbone_record_receiver_payload_fifo_consume).
Adding SRST signal on $procdff$13369 ($dff) from module colorlite (D = $procmux$7848_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14498 ($sdff) from module colorlite (D = $procmux$7848_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_readable).
Adding SRST signal on $procdff$13368 ($dff) from module colorlite (D = $procmux$7852_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_produce, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14502 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10819$5534_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_produce).
Adding SRST signal on $procdff$13367 ($dff) from module colorlite (D = $procmux$7861_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_level0, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14504 ($sdff) from module colorlite (D = $procmux$7861_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_level0).
Adding SRST signal on $procdff$13366 ($dff) from module colorlite (D = $procmux$7865_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_consume, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14512 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10822$5535_Y, Q = \colorlite_etherbone_record_receiver_param_fifo_consume).
Adding EN signal on $procdff$13365 ($dff) from module colorlite (D = \colorlite_etherbone_record_receiver_count_liteethetherbone_next_value, Q = \colorlite_etherbone_record_receiver_count).
Adding SRST signal on $auto$ff.cc:266:slice$14514 ($dffe) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8708$5159_Y, Q = \colorlite_etherbone_record_receiver_count, rval = 9'000000000).
Adding EN signal on $procdff$13364 ($dff) from module colorlite (D = \storage_6_dat1 [31:0], Q = \colorlite_etherbone_record_receiver_base_addr).
Adding EN signal on $procdff$13363 ($dff) from module colorlite (D = { \colorlite_etherbone_record_sender_source_param_rcount \colorlite_etherbone_record_sender_source_param_wcount 4'0000 \storage_9_dat1 [44:41] 8'00000000 }, Q = \colorlite_etherbone_record_packetizer_sr).
Adding SRST signal on $procdff$13361 ($dff) from module colorlite (D = $procmux$7879_Y, Q = \colorlite_etherbone_record_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14520 ($sdff) from module colorlite (D = \colorlite_etherbone_record_packetizer_delayed_last_be_liteethetherbone_fsm1_next_value3, Q = \colorlite_etherbone_record_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13360 ($dff) from module colorlite (D = $procmux$7883_Y, Q = \colorlite_etherbone_record_packetizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14522 ($sdff) from module colorlite (D = \colorlite_etherbone_record_packetizer_count_liteethetherbone_fsm0_next_value6, Q = \colorlite_etherbone_record_packetizer_count).
Adding EN signal on $procdff$13359 ($dff) from module colorlite (D = \colorlite_etherbone_record_sink_sink_param_ip_address, Q = \colorlite_etherbone_record_last_ip_address).
Adding SRST signal on $auto$ff.cc:266:slice$14524 ($dffe) from module colorlite (D = \colorlite_etherbone_internal_port_source_param_ip_address, Q = \colorlite_etherbone_record_last_ip_address, rval = 0).
Adding SRST signal on $procdff$13358 ($dff) from module colorlite (D = $procmux$7891_Y, Q = \colorlite_etherbone_record_first, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14528 ($sdff) from module colorlite (D = \colorlite_etherbone_record_depacketizer_sink_last, Q = \colorlite_etherbone_record_first).
Adding SRST signal on $procdff$13357 ($dff) from module colorlite (D = \colorlite_etherbone_record_depacketizer_is_in_copy, Q = \colorlite_etherbone_record_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13356 ($dff) from module colorlite (D = \colorlite_etherbone_record_sink_sink_payload_data, Q = \colorlite_etherbone_record_depacketizer_sr).
Adding SRST signal on $procdff$13355 ($dff) from module colorlite (D = $procmux$7897_Y, Q = \colorlite_etherbone_record_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14532 ($sdff) from module colorlite (D = 1'1, Q = \colorlite_etherbone_record_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13354 ($dff) from module colorlite (D = $procmux$7901_Y, Q = \colorlite_etherbone_record_depacketizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14534 ($sdff) from module colorlite (D = \colorlite_etherbone_record_depacketizer_delayed_last_be_liteethetherbone_fsm1_next_value2, Q = \colorlite_etherbone_record_depacketizer_delayed_last_be).
Adding SRST signal on $procdff$13353 ($dff) from module colorlite (D = $procmux$7905_Y, Q = \colorlite_etherbone_record_depacketizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14536 ($sdff) from module colorlite (D = \colorlite_etherbone_record_depacketizer_count_liteethetherbone_fsm0_next_value4, Q = \colorlite_etherbone_record_depacketizer_count).
Adding SRST signal on $procdff$13352 ($dff) from module colorlite (D = $procmux$7909_Y, Q = \colorlite_etherbone_probe_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14538 ($sdff) from module colorlite (D = \colorlite_etherbone_probe_pipe_valid_sink_valid, Q = \colorlite_etherbone_probe_pipe_valid_source_valid).
Adding SRST signal on $procdff$13351 ($dff) from module colorlite (D = $procmux$7913_Y, Q = \colorlite_etherbone_probe_pipe_valid_source_payload_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14540 ($sdff) from module colorlite (D = \colorlite_etherbone_probe_sink_payload_last_be, Q = \colorlite_etherbone_probe_pipe_valid_source_payload_last_be).
Adding SRST signal on $procdff$13349 ($dff) from module colorlite (D = $procmux$7921_Y, Q = \colorlite_etherbone_probe_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14542 ($sdff) from module colorlite (D = \colorlite_etherbone_probe_sink_payload_data, Q = \colorlite_etherbone_probe_pipe_valid_source_payload_data).
Adding EN signal on $procdff$13348 ($dff) from module colorlite (D = \colorlite_etherbone_probe_sink_last, Q = \colorlite_etherbone_probe_pipe_valid_source_last).
Adding SRST signal on $procdff$13346 ($dff) from module colorlite (D = $procmux$7929_Y, Q = \colorlite_etherbone_probe_param_fifo_produce, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14545 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10750$5511_Y, Q = \colorlite_etherbone_probe_param_fifo_produce).
Adding SRST signal on $procdff$13345 ($dff) from module colorlite (D = $procmux$7938_Y, Q = \colorlite_etherbone_probe_param_fifo_level, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14547 ($sdff) from module colorlite (D = $procmux$7938_Y, Q = \colorlite_etherbone_probe_param_fifo_level).
Adding SRST signal on $procdff$13344 ($dff) from module colorlite (D = $procmux$7942_Y, Q = \colorlite_etherbone_probe_param_fifo_consume, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14555 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10753$5512_Y, Q = \colorlite_etherbone_probe_param_fifo_consume).
Adding SRST signal on $procdff$13343 ($dff) from module colorlite (D = $procmux$7946_Y, Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14557 ($sdff) from module colorlite (D = \interface0_dat_r, Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_data).
Adding SRST signal on $procdff$13342 ($dff) from module colorlite (D = \colorlite_etherbone_record_receiver_source_payload_addr, Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_addr, rval = 0).
Adding SRST signal on $procdff$13338 ($dff) from module colorlite (D = \colorlite_etherbone_record_receiver_base_addr, Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_base_addr, rval = 0).
Adding SRST signal on $procdff$13337 ($dff) from module colorlite (D = $procmux$7954_Y, Q = \colorlite_etherbone_grant, rval = 1'0).
Adding SRST signal on $procdff$13336 ($dff) from module colorlite (D = \colorlite_etherbone_dispatcher_sel1, Q = \colorlite_etherbone_dispatcher_sel_ongoing, rval = 1'0).
Adding SRST signal on $procdff$13334 ($dff) from module colorlite (D = $procmux$7967_Y, Q = \colorlite_etherbone_dispatcher_first, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14563 ($sdff) from module colorlite (D = 1'0, Q = \colorlite_etherbone_dispatcher_first).
Adding SRST signal on $procdff$13333 ($dff) from module colorlite (D = $procmux$7974_Y [63:32], Q = \colorlite_ethcore_tx_packetizer_sr [63:32], rval = 0).
Adding EN signal on $procdff$13333 ($dff) from module colorlite (D = $0\colorlite_ethcore_tx_packetizer_sr[63:0] [31:0], Q = \colorlite_ethcore_tx_packetizer_sr [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$14567 ($sdff) from module colorlite (D = { 16'0000000000000000 \colorlite_ethcore_tx_packetizer_sink_param_length [7:0] \colorlite_ethcore_tx_packetizer_sink_param_length [15:8] }, Q = \colorlite_ethcore_tx_packetizer_sr [63:32]).
Adding SRST signal on $procdff$13331 ($dff) from module colorlite (D = $procmux$7982_Y, Q = \colorlite_ethcore_tx_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14573 ($sdff) from module colorlite (D = \colorlite_ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0, Q = \colorlite_ethcore_tx_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13330 ($dff) from module colorlite (D = $procmux$7986_Y, Q = \colorlite_ethcore_tx_packetizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14575 ($sdff) from module colorlite (D = \colorlite_ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0, Q = \colorlite_ethcore_tx_packetizer_count).
Adding SRST signal on $procdff$13329 ($dff) from module colorlite (D = \colorlite_ethcore_rx_depacketizer_is_in_copy, Q = \colorlite_ethcore_rx_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13328 ($dff) from module colorlite (D = { \colorlite_ethcore_ip_port_source_payload_data \colorlite_ethcore_rx_depacketizer_sr [63:32] }, Q = \colorlite_ethcore_rx_depacketizer_sr).
Adding SRST signal on $procdff$13327 ($dff) from module colorlite (D = $procmux$7994_Y, Q = \colorlite_ethcore_rx_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14579 ($sdff) from module colorlite (D = 1'1, Q = \colorlite_ethcore_rx_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13326 ($dff) from module colorlite (D = $procmux$7998_Y, Q = \colorlite_ethcore_rx_depacketizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14581 ($sdff) from module colorlite (D = \colorlite_ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1, Q = \colorlite_ethcore_rx_depacketizer_delayed_last_be).
Adding SRST signal on $procdff$13325 ($dff) from module colorlite (D = $procmux$8002_Y, Q = \colorlite_ethcore_rx_depacketizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14583 ($sdff) from module colorlite (D = \colorlite_ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2, Q = \colorlite_ethcore_rx_depacketizer_count).
Adding SRST signal on $procdff$13324 ($dff) from module colorlite (D = $procmux$8006_Y, Q = \colorlite_ethcore_rx_count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14585 ($sdff) from module colorlite (D = \colorlite_ethcore_rx_count_liteethudp_next_value, Q = \colorlite_ethcore_rx_count).
Adding SRST signal on $procdff$13323 ($dff) from module colorlite (D = $procmux$8010_Y [111:80], Q = \colorlite_ethcore_mac_packetizer_sr [111:80], rval = 0).
Adding EN signal on $procdff$13323 ($dff) from module colorlite (D = $0\colorlite_ethcore_mac_packetizer_sr[111:0] [79:0], Q = \colorlite_ethcore_mac_packetizer_sr [79:0]).
Adding EN signal on $auto$ff.cc:266:slice$14587 ($sdff) from module colorlite (D = { \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [7:0] \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [15:8] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [7:0] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [15:8] }, Q = \colorlite_ethcore_mac_packetizer_sr [111:80]).
Adding SRST signal on $procdff$13315 ($dff) from module colorlite (D = $procmux$8042_Y, Q = \colorlite_ethcore_mac_packetizer_sink_d_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14593 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_crossbar_source_payload_data, Q = \colorlite_ethcore_mac_packetizer_sink_d_payload_data).
Adding EN signal on $procdff$13314 ($dff) from module colorlite (D = \colorlite_ethcore_mac_crossbar_source_last, Q = \colorlite_ethcore_mac_packetizer_sink_d_last).
Adding SRST signal on $procdff$13312 ($dff) from module colorlite (D = $procmux$8050_Y, Q = \colorlite_ethcore_mac_packetizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14596 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1, Q = \colorlite_ethcore_mac_packetizer_fsm_from_idle).
Adding SRST signal on $procdff$13311 ($dff) from module colorlite (D = $procmux$8054_Y, Q = \colorlite_ethcore_mac_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14598 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0, Q = \colorlite_ethcore_mac_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13310 ($dff) from module colorlite (D = $procmux$8058_Y, Q = \colorlite_ethcore_mac_packetizer_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14600 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0, Q = \colorlite_ethcore_mac_packetizer_count).
Adding SRST signal on $procdff$13309 ($dff) from module colorlite (D = \colorlite_ethcore_mac_depacketizer_is_in_copy, Q = \colorlite_ethcore_mac_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13308 ($dff) from module colorlite (D = $0\colorlite_ethcore_mac_depacketizer_sr[111:0], Q = \colorlite_ethcore_mac_depacketizer_sr).
Adding SRST signal on $procdff$13303 ($dff) from module colorlite (D = $procmux$8082_Y, Q = \colorlite_ethcore_mac_depacketizer_sink_d_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14606 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r [31:0], Q = \colorlite_ethcore_mac_depacketizer_sink_d_payload_data).
Adding EN signal on $procdff$13302 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_liteethmaccrc32checker_source_source_last, Q = \colorlite_ethcore_mac_depacketizer_sink_d_last).
Adding SRST signal on $procdff$13300 ($dff) from module colorlite (D = $procmux$8090_Y, Q = \colorlite_ethcore_mac_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14609 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3, Q = \colorlite_ethcore_mac_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13299 ($dff) from module colorlite (D = $procmux$8094_Y, Q = \colorlite_ethcore_mac_depacketizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14611 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1, Q = \colorlite_ethcore_mac_depacketizer_delayed_last_be).
Adding SRST signal on $procdff$13298 ($dff) from module colorlite (D = $procmux$8098_Y, Q = \colorlite_ethcore_mac_depacketizer_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14613 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2, Q = \colorlite_ethcore_mac_depacketizer_count).
Adding EN signal on $procdff$13297 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value, Q = \colorlite_ethcore_mac_core_tx_preamble_count).
Adding SRST signal on $auto$ff.cc:266:slice$14615 ($dffe) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4085$2404_Y, Q = \colorlite_ethcore_mac_core_tx_preamble_count, rval = 1'0).
Adding SRST signal on $procdff$13296 ($dff) from module colorlite (D = $procmux$8104_Y, Q = \colorlite_ethcore_mac_core_tx_padding_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14623 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value, Q = \colorlite_ethcore_mac_core_tx_padding_counter).
Adding SRST signal on $procdff$13295 ($dff) from module colorlite (D = $procmux$8108_Y, Q = \colorlite_ethcore_mac_core_tx_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$14625 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next, Q = \colorlite_ethcore_mac_core_tx_crc_reg).
Adding SRST signal on $procdff$13294 ($dff) from module colorlite (D = $procmux$8114_Y, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14631 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_padding_source_valid, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_valid).
Adding SRST signal on $procdff$13293 ($dff) from module colorlite (D = $procmux$8118_Y, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14633 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_padding_source_payload_last_be, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be).
Adding SRST signal on $procdff$13292 ($dff) from module colorlite (D = $procmux$8122_Y, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14635 ($sdff) from module colorlite (D = 4'0000, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error).
Adding SRST signal on $procdff$13291 ($dff) from module colorlite (D = $procmux$8126_Y, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14637 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_padding_source_payload_data, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data).
Adding EN signal on $procdff$13290 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_padding_source_last, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_last).
Adding EN signal on $procdff$13289 ($dff) from module colorlite (D = 1'0, Q = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_first).
Adding EN signal on $procdff$13288 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1, Q = \colorlite_ethcore_mac_core_tx_crc_last_be).
Adding SRST signal on $auto$ff.cc:266:slice$14641 ($dffe) from module colorlite (D = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be, Q = \colorlite_ethcore_mac_core_tx_crc_last_be, rval = 4'0000).
Adding EN signal on $procdff$13287 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0, Q = \colorlite_ethcore_mac_core_tx_crc_crc_packet).
Adding SRST signal on $auto$ff.cc:266:slice$14645 ($dffe) from module colorlite (D = \colorlite_ethcore_mac_core_tx_crc_value, Q = \colorlite_ethcore_mac_core_tx_crc_crc_packet, rval = 0).
Adding SRST signal on $procdff$13286 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$13285 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next, Q = \colorlite_ethcore_mac_core_tx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$13284 ($dff) from module colorlite (D = $procmux$8138_Y, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14651 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_asyncfifo_readable, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_readable).
Adding SRST signal on $procdff$13283 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$13282 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding EN signal on $procdff$13281 ($dff) from module colorlite (D = \storage_1_dat1, Q = \colorlite_ethcore_mac_core_rx_cdc_cdc_dout).
Adding SRST signal on $procdff$13275 ($dff) from module colorlite (D = $procmux$8152_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14656 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10187$5404_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce).
Adding SRST signal on $procdff$13274 ($dff) from module colorlite (D = $procmux$8163_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_level, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14662 ($sdff) from module colorlite (D = $procmux$8163_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_level).
Adding SRST signal on $procdff$13273 ($dff) from module colorlite (D = $procmux$8169_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14674 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10190$5405_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume).
Adding EN signal on $procdff$13272 ($dff) from module colorlite (D = 4'0000, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_last_be).
Adding SRST signal on $procdff$13271 ($dff) from module colorlite (D = $procmux$8179_Y, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$14681 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_reg).
Adding EN signal on $procdff$13270 ($dff) from module colorlite (D = 1'0, Q = \colorlite_ethcore_mac_core_liteethmaccrc32checker_crc_error1).
Adding SRST signal on $procdff$13268 ($dff) from module colorlite (D = $procmux$8193_Y, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14688 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_preamble_source_valid, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid).
Adding SRST signal on $procdff$13267 ($dff) from module colorlite (D = $procmux$8197_Y, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14690 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_dout [35:32], Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be).
Adding SRST signal on $procdff$13266 ($dff) from module colorlite (D = $procmux$8201_Y, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14692 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_preamble_source_payload_error, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error).
Adding SRST signal on $procdff$13265 ($dff) from module colorlite (D = $procmux$8205_Y, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14694 ($sdff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_dout [31:0], Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data).
Adding EN signal on $procdff$13264 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_preamble_source_last, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last).
Adding EN signal on $procdff$13263 ($dff) from module colorlite (D = \colorlite_ethcore_mac_core_rx_preamble_source_first, Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first).
Adding SRST signal on $auto$ff.cc:266:slice$14697 ($dffe) from module colorlite (D = \colorlite_ethcore_mac_core_rx_cdc_cdc_dout [40], Q = \colorlite_ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first, rval = 1'0).
Adding EN signal on $procdff$13262 ($dff) from module colorlite (D = \colorlite_ethcore_ip_tx_target_mac_liteethip_next_value, Q = \colorlite_ethcore_ip_tx_target_mac).
Adding SRST signal on $procdff$13261 ($dff) from module colorlite (D = $procmux$8215_Y, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14700 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_valid, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_valid).
Adding SRST signal on $procdff$13260 ($dff) from module colorlite (D = $procmux$8219_Y, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_payload_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14702 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_payload_last_be, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_payload_last_be).
Adding SRST signal on $procdff$13258 ($dff) from module colorlite (D = $procmux$8227_Y, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14704 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_payload_data, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_payload_data).
Adding EN signal on $procdff$13257 ($dff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_param_protocol, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_param_protocol).
Adding EN signal on $procdff$13256 ($dff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_param_length, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_param_length).
Adding EN signal on $procdff$13255 ($dff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_param_ip_address, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address).
Adding EN signal on $procdff$13254 ($dff) from module colorlite (D = \colorlite_ethcore_ip_crossbar_source_last, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_last).
Adding SRST signal on $procdff$13252 ($dff) from module colorlite (D = $procmux$8241_Y [159:128], Q = \colorlite_ethcore_ip_tx_packetizer_sr [159:128], rval = 0).
Adding EN signal on $procdff$13252 ($dff) from module colorlite (D = $0\colorlite_ethcore_ip_tx_packetizer_sr[159:0] [127:0], Q = \colorlite_ethcore_ip_tx_packetizer_sr [127:0]).
Adding EN signal on $auto$ff.cc:266:slice$14710 ($sdff) from module colorlite (D = { \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address [7:0] \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address [15:8] \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address [23:16] \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address [31:24] }, Q = \colorlite_ethcore_ip_tx_packetizer_sr [159:128]).
Adding SRST signal on $procdff$13250 ($dff) from module colorlite (D = $procmux$8249_Y, Q = \colorlite_ethcore_ip_tx_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14716 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0, Q = \colorlite_ethcore_ip_tx_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13249 ($dff) from module colorlite (D = $procmux$8253_Y, Q = \colorlite_ethcore_ip_tx_packetizer_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14718 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0, Q = \colorlite_ethcore_ip_tx_packetizer_count).
Adding EN signal on $procdff$13248 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10442$5455_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next8).
Adding EN signal on $procdff$13247 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10439$5453_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next7).
Adding EN signal on $procdff$13246 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10436$5451_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next6).
Adding EN signal on $procdff$13245 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10433$5449_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next5).
Adding EN signal on $procdff$13244 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10430$5447_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next4).
Adding EN signal on $procdff$13243 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10427$5445_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next3).
Adding EN signal on $procdff$13242 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10424$5443_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next2).
Adding EN signal on $procdff$13241 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10421$5441_Y }, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next1).
Adding EN signal on $procdff$13240 ($dff) from module colorlite (D = 17'00000000001000101, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_r_next0).
Adding SRST signal on $procdff$13239 ($dff) from module colorlite (D = $procmux$8295_Y, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_counter, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14765 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10445$5456_Y, Q = \colorlite_ethcore_ip_tx_liteethipv4checksum_counter).
Adding EN signal on $procdff$13238 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10519$5476_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next9).
Adding EN signal on $procdff$13237 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10516$5474_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next8).
Adding EN signal on $procdff$13236 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10513$5472_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next7).
Adding EN signal on $procdff$13235 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10510$5470_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next6).
Adding EN signal on $procdff$13234 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10507$5468_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next5).
Adding EN signal on $procdff$13233 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10504$5466_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next4).
Adding EN signal on $procdff$13232 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10501$5464_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next3).
Adding EN signal on $procdff$13231 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10498$5462_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next2).
Adding EN signal on $procdff$13230 ($dff) from module colorlite (D = { 1'0 $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10495$5460_Y }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next1).
Adding EN signal on $procdff$13229 ($dff) from module colorlite (D = { 1'0 \colorlite_ethcore_ip_rx_depacketizer_sr [15:0] }, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_r_next0).
Adding SRST signal on $procdff$13228 ($dff) from module colorlite (D = $procmux$8341_Y, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_counter, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14783 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10522$5477_Y, Q = \colorlite_ethcore_ip_rx_liteethipv4checksum_counter).
Adding SRST signal on $procdff$13227 ($dff) from module colorlite (D = \colorlite_ethcore_ip_rx_depacketizer_is_in_copy, Q = \colorlite_ethcore_ip_rx_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13226 ($dff) from module colorlite (D = { \colorlite_ethcore_ip_mac_port_source_payload_data \colorlite_ethcore_ip_rx_depacketizer_sr [159:32] }, Q = \colorlite_ethcore_ip_rx_depacketizer_sr).
Adding SRST signal on $procdff$13225 ($dff) from module colorlite (D = $procmux$8353_Y, Q = \colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14791 ($sdff) from module colorlite (D = 1'1, Q = \colorlite_ethcore_ip_rx_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13224 ($dff) from module colorlite (D = $procmux$8357_Y, Q = \colorlite_ethcore_ip_rx_depacketizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14793 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1, Q = \colorlite_ethcore_ip_rx_depacketizer_delayed_last_be).
Adding SRST signal on $procdff$13223 ($dff) from module colorlite (D = $procmux$8361_Y, Q = \colorlite_ethcore_ip_rx_depacketizer_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14795 ($sdff) from module colorlite (D = \colorlite_ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2, Q = \colorlite_ethcore_ip_rx_depacketizer_count).
Adding SRST signal on $procdff$13222 ($dff) from module colorlite (D = $procmux$8365_Y [63:32], Q = \colorlite_ethcore_icmp_tx_packetizer_sr [63:32], rval = 0).
Adding EN signal on $procdff$13222 ($dff) from module colorlite (D = $0\colorlite_ethcore_icmp_tx_packetizer_sr[63:0] [31:0], Q = \colorlite_ethcore_icmp_tx_packetizer_sr [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$14797 ($sdff) from module colorlite (D = { \storage_4_dat1 [39:32] \storage_4_dat1 [47:40] \storage_4_dat1 [55:48] \storage_4_dat1 [63:56] }, Q = \colorlite_ethcore_icmp_tx_packetizer_sr [63:32]).
Adding SRST signal on $procdff$13220 ($dff) from module colorlite (D = $procmux$8373_Y, Q = \colorlite_ethcore_icmp_tx_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14803 ($sdff) from module colorlite (D = \colorlite_ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0, Q = \colorlite_ethcore_icmp_tx_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13219 ($dff) from module colorlite (D = $procmux$8377_Y, Q = \colorlite_ethcore_icmp_tx_packetizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14805 ($sdff) from module colorlite (D = \colorlite_ethcore_icmp_tx_packetizer_count_fsm0_next_value0, Q = \colorlite_ethcore_icmp_tx_packetizer_count).
Adding SRST signal on $procdff$13218 ($dff) from module colorlite (D = \colorlite_ethcore_icmp_rx_depacketizer_is_in_copy, Q = \colorlite_ethcore_icmp_rx_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13217 ($dff) from module colorlite (D = { \colorlite_ethcore_icmp_ip_port_source_payload_data \colorlite_ethcore_icmp_rx_depacketizer_sr [63:32] }, Q = \colorlite_ethcore_icmp_rx_depacketizer_sr).
Adding SRST signal on $procdff$13216 ($dff) from module colorlite (D = $procmux$8385_Y, Q = \colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14809 ($sdff) from module colorlite (D = 1'1, Q = \colorlite_ethcore_icmp_rx_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13215 ($dff) from module colorlite (D = $procmux$8389_Y, Q = \colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14811 ($sdff) from module colorlite (D = \colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1, Q = \colorlite_ethcore_icmp_rx_depacketizer_delayed_last_be).
Adding SRST signal on $procdff$13214 ($dff) from module colorlite (D = $procmux$8393_Y, Q = \colorlite_ethcore_icmp_rx_depacketizer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14813 ($sdff) from module colorlite (D = \colorlite_ethcore_icmp_rx_depacketizer_count_fsm0_next_value2, Q = \colorlite_ethcore_icmp_rx_depacketizer_count).
Adding SRST signal on $procdff$13213 ($dff) from module colorlite (D = $procmux$8400_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14815 ($sdff) from module colorlite (D = $procmux$8400_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_readable).
Adding SRST signal on $procdff$13212 ($dff) from module colorlite (D = $procmux$8404_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_produce, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14819 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10617$5486_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_produce).
Adding SRST signal on $procdff$13211 ($dff) from module colorlite (D = $procmux$8413_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_level0, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14821 ($sdff) from module colorlite (D = $procmux$8413_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_level0).
Adding SRST signal on $procdff$13210 ($dff) from module colorlite (D = $procmux$8417_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_consume, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14829 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10620$5487_Y, Q = \colorlite_ethcore_icmp_echo_payload_fifo_consume).
Adding SRST signal on $procdff$13209 ($dff) from module colorlite (D = $procmux$8424_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14831 ($sdff) from module colorlite (D = $procmux$8424_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_readable).
Adding SRST signal on $procdff$13208 ($dff) from module colorlite (D = $procmux$8428_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_produce, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14835 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10639$5497_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_produce).
Adding SRST signal on $procdff$13207 ($dff) from module colorlite (D = $procmux$8437_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_level0, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14837 ($sdff) from module colorlite (D = $procmux$8437_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_level0).
Adding SRST signal on $procdff$13206 ($dff) from module colorlite (D = $procmux$8441_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_consume, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14845 ($sdff) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10642$5498_Y, Q = \colorlite_ethcore_icmp_echo_param_fifo_consume).
Adding SRST signal on $procdff$13205 ($dff) from module colorlite (D = $procmux$8445_Y [223:192], Q = \colorlite_ethcore_arp_tx_packetizer_sr [223:192], rval = 0).
Adding EN signal on $procdff$13205 ($dff) from module colorlite (D = $0\colorlite_ethcore_arp_tx_packetizer_sr[223:0] [191:0], Q = \colorlite_ethcore_arp_tx_packetizer_sr [191:0]).
Adding EN signal on $auto$ff.cc:266:slice$14847 ($sdff) from module colorlite (D = { \colorlite_ethcore_arp_table_source_payload_ip_address [7:0] \colorlite_ethcore_arp_table_source_payload_ip_address [15:8] \colorlite_ethcore_arp_table_source_payload_ip_address [23:16] \colorlite_ethcore_arp_table_source_payload_ip_address [31:24] }, Q = \colorlite_ethcore_arp_tx_packetizer_sr [223:192]).
Adding SRST signal on $procdff$13203 ($dff) from module colorlite (D = $procmux$8453_Y, Q = \colorlite_ethcore_arp_tx_packetizer_delayed_last_be, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14853 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0, Q = \colorlite_ethcore_arp_tx_packetizer_delayed_last_be).
Adding SRST signal on $procdff$13202 ($dff) from module colorlite (D = $procmux$8457_Y, Q = \colorlite_ethcore_arp_tx_packetizer_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14855 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0, Q = \colorlite_ethcore_arp_tx_packetizer_count).
Adding EN signal on $procdff$13201 ($dff) from module colorlite (D = \colorlite_ethcore_arp_tx_counter_liteetharp_next_value, Q = \colorlite_ethcore_arp_tx_counter).
Adding SRST signal on $auto$ff.cc:266:slice$14857 ($dffe) from module colorlite (D = $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5521$4725_Y, Q = \colorlite_ethcore_arp_tx_counter, rval = 4'0000).
Adding SRST signal on $procdff$13200 ($dff) from module colorlite (D = $procmux$8463_Y, Q = \colorlite_ethcore_arp_table_response_response_payload_mac_address, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14861 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1, Q = \colorlite_ethcore_arp_table_response_response_payload_mac_address).
Adding SRST signal on $procdff$13199 ($dff) from module colorlite (D = $procmux$8467_Y, Q = \colorlite_ethcore_arp_table_response_response_payload_failed, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14863 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2, Q = \colorlite_ethcore_arp_table_response_response_payload_failed).
Adding SRST signal on $procdff$13198 ($dff) from module colorlite (D = $procmux$8472_Y, Q = \colorlite_ethcore_arp_table_request_timer_count, rval = 22'1111010000100100000000).
Adding EN signal on $auto$ff.cc:266:slice$14865 ($sdff) from module colorlite (D = $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10367$5433_Y, Q = \colorlite_ethcore_arp_table_request_timer_count).
Adding SRST signal on $procdff$13197 ($dff) from module colorlite (D = $procmux$8478_Y, Q = \colorlite_ethcore_arp_table_request_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14871 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4, Q = \colorlite_ethcore_arp_table_request_pending).
Adding EN signal on $procdff$13196 ($dff) from module colorlite (D = \colorlite_ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4, Q = \colorlite_ethcore_arp_table_request_ip_address).
Adding SRST signal on $auto$ff.cc:266:slice$14873 ($dffe) from module colorlite (D = \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address, Q = \colorlite_ethcore_arp_table_request_ip_address, rval = 0).
Adding SRST signal on $procdff$13195 ($dff) from module colorlite (D = $procmux$8484_Y, Q = \colorlite_ethcore_arp_table_request_counter, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14877 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_request_counter_liteetharp_fsm_next_value3, Q = \colorlite_ethcore_arp_table_request_counter).
Adding SRST signal on $procdff$13194 ($dff) from module colorlite (D = $procmux$8488_Y, Q = \colorlite_ethcore_arp_table_cache_update_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14879 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0, Q = \colorlite_ethcore_arp_table_cache_update_count).
Adding SRST signal on $procdff$13193 ($dff) from module colorlite (D = $procmux$8492_Y, Q = \colorlite_ethcore_arp_table_cache_search_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14881 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1, Q = \colorlite_ethcore_arp_table_cache_search_count).
Adding SRST signal on $procdff$13192 ($dff) from module colorlite (D = $procmux$8496_Y, Q = \colorlite_ethcore_arp_table_cache_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14883 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2, Q = \colorlite_ethcore_arp_table_cache_error).
Adding SRST signal on $procdff$13191 ($dff) from module colorlite (D = $procmux$8501_Y, Q = \colorlite_ethcore_arp_table_cache_count, rval = 26'10011000100101101000000000).
Adding EN signal on $auto$ff.cc:266:slice$14885 ($sdff) from module colorlite (D = $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10374$5435_Y, Q = \colorlite_ethcore_arp_table_cache_count).
Adding SRST signal on $procdff$13189 ($dff) from module colorlite (D = \colorlite_ethcore_arp_rx_depacketizer_is_in_copy, Q = \colorlite_ethcore_arp_rx_depacketizer_was_in_copy, rval = 1'0).
Adding EN signal on $procdff$13188 ($dff) from module colorlite (D = { \colorlite_ethcore_arp_mac_port_source_payload_data \colorlite_ethcore_arp_rx_depacketizer_sr [223:32] }, Q = \colorlite_ethcore_arp_rx_depacketizer_sr).
Adding SRST signal on $auto$ff.cc:266:slice$14892 ($dffe) from module colorlite (D = \colorlite_ethcore_mac_depacketizer_source_payload_data, Q = \colorlite_ethcore_arp_rx_depacketizer_sr [223:192], rval = 0).
Adding SRST signal on $procdff$13187 ($dff) from module colorlite (D = $procmux$8511_Y, Q = \colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14895 ($sdff) from module colorlite (D = 1'1, Q = \colorlite_ethcore_arp_rx_depacketizer_fsm_from_idle).
Adding SRST signal on $procdff$13185 ($dff) from module colorlite (D = $procmux$8519_Y, Q = \colorlite_ethcore_arp_rx_depacketizer_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14897 ($sdff) from module colorlite (D = \colorlite_ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2, Q = \colorlite_ethcore_arp_rx_depacketizer_count).
Adding EN signal on $procdff$13183 ($dff) from module colorlite (D = 0, Q = \colorlite_bus_errors).
Adding SRST signal on $procdff$13182 ($dff) from module colorlite (D = $and$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11030$5607_Y, Q = \servo3, rval = 1'0).
Adding SRST signal on $procdff$13181 ($dff) from module colorlite (D = $and$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11023$5600_Y, Q = \servo2, rval = 1'0).
Adding SRST signal on $procdff$13180 ($dff) from module colorlite (D = $and$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11016$5593_Y, Q = \servo1, rval = 1'0).
Adding SRST signal on $procdff$13179 ($dff) from module colorlite (D = $and$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11009$5586_Y, Q = \servo0, rval = 1'0).
Adding EN signal on $procdff$13156 ($dff) from module colorlite (D = $memrd$\storage_3$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11821$5657_DATA, Q = \storage_3_dat1).
Adding EN signal on $procdff$13151 ($dff) from module colorlite (D = $memrd$\storage_4$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11842$5667_DATA, Q = \storage_4_dat1).
Adding EN signal on $procdff$13142 ($dff) from module colorlite (D = $memrd$\storage_6$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11881$5687_DATA, Q = \storage_6_dat1).
Adding EN signal on $procdff$13137 ($dff) from module colorlite (D = $memrd$\storage_7$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11902$5697_DATA, Q = \storage_7_dat1).
Adding EN signal on $procdff$13132 ($dff) from module colorlite (D = $memrd$\storage_8$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11923$5707_DATA, Q = \storage_8_dat1).
Adding EN signal on $procdff$13127 ($dff) from module colorlite (D = $memrd$\storage_9$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11944$5717_DATA, Q = \storage_9_dat1).
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$14572 ($sdffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$14435 ($sdffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$13831 ($sdffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$13828 ($sdffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$13825 ($sdffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$14899 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14782 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14781 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14780 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14779 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14778 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14777 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14776 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14775 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14774 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14773 ($dffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14760 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14755 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14750 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14745 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14740 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14735 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14730 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14725 ($dffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14720 ($dffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14687 ($dffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14680 ($dffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14680 ($dffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14680 ($dffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14680 ($dffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14640 ($dffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14636 ($sdffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14636 ($sdffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14636 ($sdffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14636 ($sdffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$14519 ($dffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$13840 ($dffe) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$13834 ($sdffe) from module colorlite.

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 511 unused cells and 510 unused wires.
<suppressed ~532 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~68 debug messages>

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~574 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
    New ctrl vector for $pmux cell $procmux$12680: $procmux$12675_CMP
    New ctrl vector for $pmux cell $procmux$12692: $procmux$12675_CMP
    New ctrl vector for $pmux cell $procmux$7312: { $eq$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9377$5261_Y $procmux$7221_CMP }
    New ctrl vector for $pmux cell $procmux$9892: { $procmux$9848_CMP $auto$opt_reduce.cc:134:opt_pmux$14936 }
  Optimizing cells in module \colorlite.
Performed a total of 4 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 33 unused wires.
<suppressed ~3 debug messages>

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.14.16. Rerunning OPT passes. (Maybe there is more to do..)

3.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~578 debug messages>

3.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.14.20. Executing OPT_DFF pass (perform DFF optimizations).

3.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.14.23. Finished OPT passes. (There is nothing left to do.)

3.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 5) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$13935 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14032 ($ne).
Removed top 3 bits (of 4) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14040 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14044 ($ne).
Removed top 4 bits (of 5) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14078 ($ne).
Removed top 10 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6036$4780 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6039$4783 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6040$4784 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6041$4785 ($add).
Removed top 3 bits (of 16) from port B of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6041$4785 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6042$4786 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6043$4787 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6414$4837 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6415$4838 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6416$4839 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6417$4840 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6418$4841 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6419$4842 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6420$4843 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6421$4844 ($add).
Removed top 1 bits (of 17) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6422$4845 ($add).
Removed top 15 bits (of 16) from port B of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4938 ($add).
Removed top 13 bits (of 16) from port B of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5094 ($add).
Removed top 12 bits (of 16) from port Y of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5094 ($add).
Removed top 12 bits (of 16) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5096 ($add).
Removed top 6 bits (of 16) from port B of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5096 ($add).
Removed top 5 bits (of 16) from port Y of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5096 ($add).
Removed top 5 bits (of 16) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5099 ($add).
Removed top 13 bits (of 16) from port B of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5099 ($add).
Removed top 4 bits (of 16) from port Y of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5099 ($add).
Removed top 4 bits (of 16) from port A of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101 ($add).
Removed top 6 bits (of 16) from port B of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101 ($add).
Removed top 3 bits (of 16) from port Y of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101 ($add).
Removed top 1 bits (of 32) from port Y of cell colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8703$5157 ($add).
Removed top 5 bits (of 6) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14207 ($ne).
Removed top 14 bits (of 16) from port B of cell colorlite.$eq$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9281$5239 ($eq).
Removed top 13 bits (of 16) from port B of cell colorlite.$eq$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9282$5241 ($eq).
Removed top 4 bits (of 5) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14228 ($ne).
Removed top 4 bits (of 5) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14132 ($ne).
Removed top 6 bits (of 9) from port B of cell colorlite.$procmux$7215_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlite.$procmux$7216_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlite.$procmux$7217_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlite.$procmux$7218_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlite.$procmux$7219_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlite.$procmux$7220_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlite.$procmux$7221_CMP0 ($eq).
Removed cell colorlite.$procmux$7275 ($mux).
Removed cell colorlite.$procmux$7281 ($mux).
Removed cell colorlite.$procmux$7287 ($mux).
Removed top 28 bits (of 32) from mux cell colorlite.$procmux$7299 ($pmux).
Removed top 39 bits (of 40) from mux cell colorlite.$procmux$7528 ($mux).
Removed top 32 bits (of 112) from mux cell colorlite.$procmux$8012 ($mux).
Removed top 32 bits (of 160) from mux cell colorlite.$procmux$8243 ($mux).
Removed top 32 bits (of 224) from mux cell colorlite.$procmux$8447 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$8561_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8653_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8654_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8655_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8656_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8657_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8658_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8659_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8660_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8661_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8662_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8663_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8664_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8665_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8666_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8667_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlite.$procmux$8668_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8669_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8670_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8671_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8672_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8673_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8674_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8675_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlite.$procmux$8676_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell colorlite.$procmux$8677_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell colorlite.$procmux$8678_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell colorlite.$procmux$8679_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell colorlite.$procmux$8680_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell colorlite.$procmux$8681_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell colorlite.$procmux$8682_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell colorlite.$procmux$8683_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$8855_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$8924_CMP0 ($eq).
Removed top 16 bits (of 30) from mux cell colorlite.$procmux$8976 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9137_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9296_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9352_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell colorlite.$procmux$9372 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9456_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9638_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9677_CMP0 ($eq).
Removed top 5 bits (of 16) from mux cell colorlite.$procmux$9807 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$9854_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell colorlite.$procmux$9889 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10056_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10070_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10128_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14277 ($ne).
Removed top 3 bits (of 8) from mux cell colorlite.$procmux$10260 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10304_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10512_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10551_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell colorlite.$auto$opt_dff.cc:195:make_patterns_logic$14379 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10701_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10852_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlite.$procmux$10951 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$10968_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$11007_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell colorlite.$procmux$11118 ($mux).
Removed top 1 bits (of 3) from mux cell colorlite.$procmux$11121 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlite.$procmux$11132_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlite.$procmux$11138_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlite.$procmux$11141_CMP0 ($eq).
Removed top 7 bits (of 48) from mux cell colorlite.$procmux$11169 ($mux).
Removed top 1 bits (of 48) from mux cell colorlite.$procmux$11194 ($mux).
Removed top 4 bits (of 16) from mux cell colorlite.$procmux$11202 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$11264_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell colorlite.$procmux$11432 ($mux).
Removed top 1 bits (of 3) from mux cell colorlite.$procmux$11438 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlite.$procmux$11440_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlite.$procmux$11446_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlite.$procmux$11449_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlite.$procmux$11674_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlite.$procmux$11675_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlite.$procmux$11682_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$11808_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$11863_CMP0 ($eq).
Removed top 15 bits (of 16) from port B of cell colorlite.$procmux$11975_CMP0 ($eq).
Removed top 14 bits (of 16) from port B of cell colorlite.$procmux$11977_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12040_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell colorlite.$procmux$12075 ($mux).
Removed top 15 bits (of 16) from mux cell colorlite.$procmux$12193 ($mux).
Removed top 14 bits (of 16) from mux cell colorlite.$procmux$12196 ($mux).
Removed top 2 bits (of 4) from mux cell colorlite.$procmux$12198 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12232_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12369_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12560_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlite.$procmux$12659 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12678_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell colorlite.$procmux$12838 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12840_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12860_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlite.$procmux$12917_CMP0 ($eq).
Removed top 2 bits (of 47) from FF cell colorlite.$auto$ff.cc:266:slice$14909 ($dffe).
Removed top 3 bits (of 32) from FF cell colorlite.$auto$ff.cc:266:slice$14907 ($dffe).
Removed top 2 bits (of 114) from FF cell colorlite.$auto$ff.cc:266:slice$14905 ($dffe).
Removed top 2 bits (of 3) from FF cell colorlite.$auto$ff.cc:266:slice$14924 ($dffe).
Removed top 1 bits (of 32) from FF cell colorlite.$auto$ff.cc:266:slice$14559 ($sdff).
Removed top 28 bits (of 32) from FF cell colorlite.$auto$ff.cc:266:slice$14350 ($sdff).
Removed cell colorlite.$auto$ff.cc:266:slice$14346 ($sdff).
Removed cell colorlite.$auto$ff.cc:266:slice$14342 ($sdff).
Removed cell colorlite.$auto$ff.cc:266:slice$14338 ($sdff).
Removed top 1 bits (of 2) from FF cell colorlite.$auto$ff.cc:266:slice$13815 ($sdff).
Removed top 28 bits (of 32) from port B of cell colorlite.$or$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9763$5363 ($or).
Removed top 32 bits (of 112) from mux cell colorlite.$procmux$8010 ($mux).
Removed top 32 bits (of 160) from mux cell colorlite.$procmux$8241 ($mux).
Removed top 32 bits (of 224) from mux cell colorlite.$procmux$8445 ($mux).
Removed top 1 bits (of 2) from FF cell colorlite.$auto$ff.cc:266:slice$13816 ($sdff).
Removed top 32 bits (of 224) from wire colorlite.$0\colorlite_ethcore_arp_tx_packetizer_sr[223:0].
Removed top 32 bits (of 160) from wire colorlite.$0\colorlite_ethcore_ip_tx_packetizer_sr[159:0].
Removed top 12 bits (of 16) from wire colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5094_Y.
Removed top 5 bits (of 16) from wire colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5096_Y.
Removed top 4 bits (of 16) from wire colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5099_Y.
Removed top 1 bits (of 32) from wire colorlite.$add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8703$5157_Y.
Removed top 15 bits (of 16) from wire colorlite.$ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4937_Y.
Removed top 13 bits (of 16) from wire colorlite.$mul$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5093_Y.
Removed top 1 bits (of 2) from wire colorlite.$procmux$10951_Y.
Removed top 1 bits (of 3) from wire colorlite.$procmux$11118_Y.
Removed top 1 bits (of 3) from wire colorlite.$procmux$11121_Y.
Removed top 7 bits (of 48) from wire colorlite.$procmux$11169_Y.
Removed top 1 bits (of 3) from wire colorlite.$procmux$11432_Y.
Removed top 1 bits (of 3) from wire colorlite.$procmux$11438_Y.
Removed top 12 bits (of 32) from wire colorlite.$procmux$12075_Y.
Removed top 15 bits (of 16) from wire colorlite.$procmux$12193_Y.
Removed top 1 bits (of 2) from wire colorlite.$procmux$12659_Y.
Removed top 28 bits (of 32) from wire colorlite.$procmux$7299_Y.
Removed top 32 bits (of 112) from wire colorlite.$procmux$8010_Y.
Removed top 32 bits (of 160) from wire colorlite.$procmux$8241_Y.
Removed top 32 bits (of 224) from wire colorlite.$procmux$8445_Y.
Removed top 1 bits (of 32) from wire colorlite.$procmux$9889_Y.
Removed top 2 bits (of 4) from wire colorlite.colorlite_ethcore_arp_tx_packetizer_new_last_be.
Removed top 14 bits (of 16) from wire colorlite.colorlite_ethcore_arp_tx_packetizer_sink_param_opcode.
Removed top 5 bits (of 16) from wire colorlite.colorlite_ethcore_crossbar_source_param_dst_port.
Removed top 2 bits (of 114) from wire colorlite.colorlite_ethcore_icmp_echo_param_fifo_rdport_dat_r.
Removed top 2 bits (of 114) from wire colorlite.colorlite_ethcore_icmp_echo_param_fifo_syncfifo_din.
Removed top 2 bits (of 114) from wire colorlite.colorlite_ethcore_icmp_echo_param_fifo_syncfifo_dout.
Removed top 2 bits (of 114) from wire colorlite.colorlite_ethcore_icmp_echo_param_fifo_wrport_dat_w.
Removed top 4 bits (of 16) from wire colorlite.colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type.
Removed top 1 bits (of 48) from wire colorlite.colorlite_ethcore_ip_mac_port_sink_payload_sender_mac.
Removed top 3 bits (of 8) from wire colorlite.colorlite_ethcore_ip_port_sink_param_protocol.
Removed top 1 bits (of 17) from wire colorlite.colorlite_ethcore_ip_rx_liteethipv4checksum_s_next0.
Removed top 1 bits (of 17) from wire colorlite.colorlite_ethcore_ip_tx_liteethipv4checksum_s_next2.
Removed top 1 bits (of 17) from wire colorlite.colorlite_ethcore_ip_tx_liteethipv4checksum_s_next3.
Removed top 4 bits (of 16) from wire colorlite.colorlite_ethcore_ip_tx_source_source_payload_ethernet_type.
Removed top 1 bits (of 48) from wire colorlite.colorlite_ethcore_ip_tx_source_source_payload_sender_mac.
Removed top 1 bits (of 10) from wire colorlite.colorlite_ethcore_mac_core_rx_converter_converter_sink_payload_data.
Removed top 1 bits (of 40) from wire colorlite.colorlite_ethcore_mac_core_rx_converter_source_source_payload_data.
Removed top 1 bits (of 10) from wire colorlite.colorlite_ethcore_mac_core_tx_converter_converter_source_payload_data.
Removed top 16 bits (of 64) from wire colorlite.colorlite_ethcore_tx_packetizer_header.
Removed top 3 bits (of 8) from wire colorlite.colorlite_ethcore_tx_source_source_param_protocol.
Removed top 16 bits (of 30) from wire colorlite.colorlite_etherbone_liteethetherbonewishbonemaster_bus_adr.
Removed top 1 bits (of 32) from wire colorlite.colorlite_etherbone_liteethetherbonewishbonemaster_sink_payload_addr.
Removed top 2 bits (of 93) from wire colorlite.colorlite_etherbone_probe_param_fifo_syncfifo_din.
Removed top 2 bits (of 93) from wire colorlite.colorlite_etherbone_probe_param_fifo_wrport_dat_w.
Removed top 3 bits (of 32) from wire colorlite.colorlite_etherbone_record_receiver_param_fifo_rdport_dat_r.
Removed top 2 bits (of 32) from wire colorlite.colorlite_etherbone_record_receiver_param_fifo_syncfifo_din.
Removed top 3 bits (of 32) from wire colorlite.colorlite_etherbone_record_receiver_param_fifo_syncfifo_dout.
Removed top 2 bits (of 32) from wire colorlite.colorlite_etherbone_record_receiver_param_fifo_wrport_dat_w.
Removed top 1 bits (of 32) from wire colorlite.colorlite_etherbone_record_receiver_source_payload_addr.
Removed top 2 bits (of 47) from wire colorlite.colorlite_etherbone_record_sender_param_fifo_rdport_dat_r.
Removed top 2 bits (of 47) from wire colorlite.colorlite_etherbone_record_sender_param_fifo_syncfifo_din.
Removed top 2 bits (of 47) from wire colorlite.colorlite_etherbone_record_sender_param_fifo_syncfifo_dout.
Removed top 2 bits (of 47) from wire colorlite.colorlite_etherbone_record_sender_param_fifo_wrport_dat_w.
Removed top 1 bits (of 32) from wire colorlite.colorlite_etherbone_record_sender_payload_fifo_fifo_in_payload_addr.
Removed top 1 bits (of 32) from wire colorlite.colorlite_etherbone_record_sender_payload_fifo_sink_payload_addr.
Removed top 1 bits (of 32) from wire colorlite.colorlite_etherbone_record_sender_sink_payload_addr.
Removed top 1 bits (of 32) from wire colorlite.colorlite_etherbone_record_sender_sink_sink_payload_addr.
Removed top 3 bits (of 16) from wire colorlite.colorlite_etherbone_record_source_source_param_length.
Removed top 4 bits (of 40) from wire colorlite.colorlite_etherbone_rx_converter_converter_sink_payload_data.
Removed top 4 bits (of 40) from wire colorlite.colorlite_etherbone_rx_converter_converter_source_payload_data.
Removed top 4 bits (of 40) from wire colorlite.colorlite_etherbone_rx_converter_source_source_payload_data.
Removed top 4 bits (of 40) from wire colorlite.colorlite_etherbone_tx_converter_converter_sink_payload_data.
Removed top 4 bits (of 40) from wire colorlite.colorlite_etherbone_tx_converter_converter_source_payload_data.
Removed top 4 bits (of 40) from wire colorlite.colorlite_etherbone_tx_converter_source_source_payload_data.
Removed top 45 bits (of 64) from wire colorlite.colorlite_etherbone_tx_packetizer_header.
Removed top 2 bits (of 114) from wire colorlite.storage_4_dat1.
Removed top 2 bits (of 47) from wire colorlite.storage_9_dat1.

3.16. Executing PEEPOPT pass (run peephole optimizers).

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 89 unused wires.
<suppressed ~16 debug messages>

3.18. Executing SHARE pass (SAT-based resource sharing).

3.19. Executing TECHMAP pass (map to technology primitives).

3.19.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.19.2. Continuing TECHMAP pass.
Using template $paramod$909cd69b6f23bd8cb612659b1263f26e598d4912\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$a2494f43fd37f0250713e2ff4725dc6a1c6094f9\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~252 debug messages>

3.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.22. Executing TECHMAP pass (map to technology primitives).

3.22.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.22.2. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

3.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlite:
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10034$5378 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10103$5389 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10130$5393 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10187$5404 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10190$5405 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10194$5410 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10421$5441 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10430$5447 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10433$5449 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10436$5451 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10439$5453 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10442$5455 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10445$5456 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10495$5460 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10498$5462 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10501$5464 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10504$5466 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10507$5468 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10510$5470 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10513$5472 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10516$5474 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10519$5476 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10522$5477 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10617$5486 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10620$5487 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10624$5492 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10639$5497 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10642$5498 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10646$5503 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10750$5511 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10753$5512 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10757$5517 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10797$5523 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10800$5524 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10804$5529 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10819$5534 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10822$5535 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10826$5540 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10845$5545 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10848$5546 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10852$5551 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10867$5556 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10870$5557 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10874$5562 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10948$5569 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11006$5584 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11013$5591 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11020$5598 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11027$5605 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3733$251 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4085$2404 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4154$2418 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4163$2421 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4284$2437 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4458$2459 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4467$2462 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5044$4663 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5186$4680 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5422$4714 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5521$4725 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5611$4730 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5782$4758 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5799$4762 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5914$4769 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6005$4776 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6036$4780 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6039$4783 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6040$4784 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6041$4785 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6042$4786 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6043$4787 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6102$4797 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6334$4819 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6414$4837 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6415$4838 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6416$4839 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6417$4840 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6418$4841 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6419$4842 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6420$4843 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6421$4844 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6422$4845 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6637$4885 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6699$4894 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6865$4910 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4936 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4938 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7180$4968 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7232$4975 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7415$4990 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7541$5013 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7876$5033 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7990$5043 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8068$5050 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5094 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5096 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5099 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8468$5107 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8703$5157 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8708$5159 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8970$5206 ($add).
  creating $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9307$5243 ($add).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10198$5411 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10367$5433 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10374$5435 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10628$5493 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10650$5504 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10761$5518 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10808$5530 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10830$5541 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10856$5552 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10878$5563 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10966$5574 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10991$5577 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10998$5579 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11005$5582 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11012$5589 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11019$5596 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11026$5603 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6285$4815 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6822$4906 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7372$4986 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8022$5046 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8699$5154 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8729$5161 ($sub).
  creating $macc model for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9309$5244 ($sub).
  merging $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5099 into $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101.
  merging $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5096 into $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101.
  merging $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5094 into $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101.
  merging $macc model for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4936 into $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4938.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7372$4986.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6822$4906.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6285$4815.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11026$5603.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11019$5596.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11012$5589.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11005$5582.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10998$5579.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10991$5577.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10966$5574.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10878$5563.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10856$5552.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10830$5541.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10808$5530.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10761$5518.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10650$5504.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10628$5493.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10374$5435.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10367$5433.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10198$5411.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9307$5243.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8970$5206.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8708$5159.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8703$5157.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8468$5107.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8022$5046.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8699$5154.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8729$5161.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8068$5050.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7990$5043.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7876$5033.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7541$5013.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7415$4990.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7232$4975.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7180$4968.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4938.
  creating $alu model for $macc $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9309$5244.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6865$4910.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6699$4894.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6637$4885.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6422$4845.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6421$4844.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6420$4843.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6419$4842.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6418$4841.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6417$4840.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6416$4839.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6415$4838.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6414$4837.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6334$4819.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6102$4797.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6043$4787.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6042$4786.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6041$4785.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6040$4784.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6039$4783.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6036$4780.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6005$4776.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5914$4769.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5799$4762.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5782$4758.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5611$4730.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5521$4725.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5422$4714.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5186$4680.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5044$4663.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4467$2462.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4458$2459.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4284$2437.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4163$2421.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4154$2418.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4085$2404.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3733$251.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11027$5605.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11020$5598.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11013$5591.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11006$5584.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10948$5569.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10874$5562.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10870$5557.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10867$5556.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10852$5551.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10848$5546.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10845$5545.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10826$5540.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10822$5535.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10819$5534.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10804$5529.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10800$5524.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10797$5523.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10757$5517.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10753$5512.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10750$5511.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10646$5503.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10642$5498.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10639$5497.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10624$5492.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10620$5487.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10617$5486.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10522$5477.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10519$5476.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10516$5474.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10513$5472.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10510$5470.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10507$5468.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10504$5466.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10501$5464.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10498$5462.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10495$5460.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10445$5456.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10442$5455.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10439$5453.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10436$5451.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10433$5449.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10430$5447.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10421$5441.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10194$5410.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10190$5405.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10187$5404.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10130$5393.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10103$5389.
  creating $alu model for $macc $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10034$5378.
  creating $macc cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5101: $auto$alumacc.cc:365:replace_macc$15011
  creating $alu model for $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3711$248 ($ge): new $alu
  creating $alu model for $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4937 ($ge): new $alu
  creating $alu model for $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7507$5008 ($ge): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5118$4673 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5260$4693 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5480$4719 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5666$4738 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6160$4802 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6389$4827 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6757$4899 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6920$4918 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7290$4980 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7470$4998 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7934$5038 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8123$5058 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8523$5115 ($gt): new $alu
  creating $alu model for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9028$5211 ($gt): new $alu
  creating $alu model for $le$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6991$4934 ($le): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11005$5583 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11009$5585 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11012$5590 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11016$5592 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11019$5597 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11023$5599 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11026$5604 ($lt): new $alu
  creating $alu model for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11030$5606 ($lt): new $alu
  creating $alu model for $eq$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3759$255 ($eq): merged with $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3711$248.
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11030$5606: $auto$alumacc.cc:485:replace_alu$15038
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11026$5604: $auto$alumacc.cc:485:replace_alu$15043
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11023$5599: $auto$alumacc.cc:485:replace_alu$15048
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11019$5597: $auto$alumacc.cc:485:replace_alu$15059
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11016$5592: $auto$alumacc.cc:485:replace_alu$15064
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11012$5590: $auto$alumacc.cc:485:replace_alu$15069
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11009$5585: $auto$alumacc.cc:485:replace_alu$15074
  creating $alu cell for $lt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11005$5583: $auto$alumacc.cc:485:replace_alu$15079
  creating $alu cell for $le$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6991$4934: $auto$alumacc.cc:485:replace_alu$15084
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9028$5211: $auto$alumacc.cc:485:replace_alu$15097
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8523$5115: $auto$alumacc.cc:485:replace_alu$15108
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8123$5058: $auto$alumacc.cc:485:replace_alu$15119
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7934$5038: $auto$alumacc.cc:485:replace_alu$15130
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7470$4998: $auto$alumacc.cc:485:replace_alu$15141
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7290$4980: $auto$alumacc.cc:485:replace_alu$15152
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6920$4918: $auto$alumacc.cc:485:replace_alu$15163
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6757$4899: $auto$alumacc.cc:485:replace_alu$15174
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6389$4827: $auto$alumacc.cc:485:replace_alu$15185
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6160$4802: $auto$alumacc.cc:485:replace_alu$15196
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5666$4738: $auto$alumacc.cc:485:replace_alu$15207
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5480$4719: $auto$alumacc.cc:485:replace_alu$15218
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5260$4693: $auto$alumacc.cc:485:replace_alu$15229
  creating $alu cell for $gt$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5118$4673: $auto$alumacc.cc:485:replace_alu$15240
  creating $alu cell for $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7507$5008: $auto$alumacc.cc:485:replace_alu$15251
  creating $alu cell for $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4937: $auto$alumacc.cc:485:replace_alu$15260
  creating $alu cell for $ge$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3711$248, $eq$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3759$255: $auto$alumacc.cc:485:replace_alu$15273
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10034$5378: $auto$alumacc.cc:485:replace_alu$15282
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10103$5389: $auto$alumacc.cc:485:replace_alu$15285
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10130$5393: $auto$alumacc.cc:485:replace_alu$15288
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10187$5404: $auto$alumacc.cc:485:replace_alu$15291
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10190$5405: $auto$alumacc.cc:485:replace_alu$15294
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10194$5410: $auto$alumacc.cc:485:replace_alu$15297
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10421$5441: $auto$alumacc.cc:485:replace_alu$15300
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10430$5447: $auto$alumacc.cc:485:replace_alu$15303
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10433$5449: $auto$alumacc.cc:485:replace_alu$15306
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10436$5451: $auto$alumacc.cc:485:replace_alu$15309
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10439$5453: $auto$alumacc.cc:485:replace_alu$15312
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10442$5455: $auto$alumacc.cc:485:replace_alu$15315
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10445$5456: $auto$alumacc.cc:485:replace_alu$15318
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10495$5460: $auto$alumacc.cc:485:replace_alu$15321
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10498$5462: $auto$alumacc.cc:485:replace_alu$15324
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10501$5464: $auto$alumacc.cc:485:replace_alu$15327
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10504$5466: $auto$alumacc.cc:485:replace_alu$15330
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10507$5468: $auto$alumacc.cc:485:replace_alu$15333
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10510$5470: $auto$alumacc.cc:485:replace_alu$15336
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10513$5472: $auto$alumacc.cc:485:replace_alu$15339
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10516$5474: $auto$alumacc.cc:485:replace_alu$15342
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10519$5476: $auto$alumacc.cc:485:replace_alu$15345
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10522$5477: $auto$alumacc.cc:485:replace_alu$15348
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10617$5486: $auto$alumacc.cc:485:replace_alu$15351
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10620$5487: $auto$alumacc.cc:485:replace_alu$15354
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10624$5492: $auto$alumacc.cc:485:replace_alu$15357
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10639$5497: $auto$alumacc.cc:485:replace_alu$15360
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10642$5498: $auto$alumacc.cc:485:replace_alu$15363
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10646$5503: $auto$alumacc.cc:485:replace_alu$15366
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10750$5511: $auto$alumacc.cc:485:replace_alu$15369
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10753$5512: $auto$alumacc.cc:485:replace_alu$15372
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10757$5517: $auto$alumacc.cc:485:replace_alu$15375
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10797$5523: $auto$alumacc.cc:485:replace_alu$15378
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10800$5524: $auto$alumacc.cc:485:replace_alu$15381
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10804$5529: $auto$alumacc.cc:485:replace_alu$15384
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10819$5534: $auto$alumacc.cc:485:replace_alu$15387
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10822$5535: $auto$alumacc.cc:485:replace_alu$15390
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10826$5540: $auto$alumacc.cc:485:replace_alu$15393
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10845$5545: $auto$alumacc.cc:485:replace_alu$15396
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10848$5546: $auto$alumacc.cc:485:replace_alu$15399
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10852$5551: $auto$alumacc.cc:485:replace_alu$15402
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10867$5556: $auto$alumacc.cc:485:replace_alu$15405
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10870$5557: $auto$alumacc.cc:485:replace_alu$15408
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10874$5562: $auto$alumacc.cc:485:replace_alu$15411
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10948$5569: $auto$alumacc.cc:485:replace_alu$15414
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11006$5584: $auto$alumacc.cc:485:replace_alu$15417
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11013$5591: $auto$alumacc.cc:485:replace_alu$15420
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11020$5598: $auto$alumacc.cc:485:replace_alu$15423
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11027$5605: $auto$alumacc.cc:485:replace_alu$15426
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:3733$251: $auto$alumacc.cc:485:replace_alu$15429
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4085$2404: $auto$alumacc.cc:485:replace_alu$15432
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4154$2418: $auto$alumacc.cc:485:replace_alu$15435
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4163$2421: $auto$alumacc.cc:485:replace_alu$15438
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4284$2437: $auto$alumacc.cc:485:replace_alu$15441
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4458$2459: $auto$alumacc.cc:485:replace_alu$15444
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:4467$2462: $auto$alumacc.cc:485:replace_alu$15447
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5044$4663: $auto$alumacc.cc:485:replace_alu$15450
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5186$4680: $auto$alumacc.cc:485:replace_alu$15453
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5422$4714: $auto$alumacc.cc:485:replace_alu$15456
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5521$4725: $auto$alumacc.cc:485:replace_alu$15459
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5611$4730: $auto$alumacc.cc:485:replace_alu$15462
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5782$4758: $auto$alumacc.cc:485:replace_alu$15465
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5799$4762: $auto$alumacc.cc:485:replace_alu$15468
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:5914$4769: $auto$alumacc.cc:485:replace_alu$15471
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6005$4776: $auto$alumacc.cc:485:replace_alu$15474
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6036$4780: $auto$alumacc.cc:485:replace_alu$15477
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6039$4783: $auto$alumacc.cc:485:replace_alu$15480
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6040$4784: $auto$alumacc.cc:485:replace_alu$15483
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6041$4785: $auto$alumacc.cc:485:replace_alu$15486
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6042$4786: $auto$alumacc.cc:485:replace_alu$15489
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6043$4787: $auto$alumacc.cc:485:replace_alu$15492
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6102$4797: $auto$alumacc.cc:485:replace_alu$15495
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6334$4819: $auto$alumacc.cc:485:replace_alu$15498
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6414$4837: $auto$alumacc.cc:485:replace_alu$15501
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6415$4838: $auto$alumacc.cc:485:replace_alu$15504
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6416$4839: $auto$alumacc.cc:485:replace_alu$15507
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6417$4840: $auto$alumacc.cc:485:replace_alu$15510
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6418$4841: $auto$alumacc.cc:485:replace_alu$15513
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6419$4842: $auto$alumacc.cc:485:replace_alu$15516
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6420$4843: $auto$alumacc.cc:485:replace_alu$15519
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6421$4844: $auto$alumacc.cc:485:replace_alu$15522
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6422$4845: $auto$alumacc.cc:485:replace_alu$15525
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6637$4885: $auto$alumacc.cc:485:replace_alu$15528
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6699$4894: $auto$alumacc.cc:485:replace_alu$15531
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6865$4910: $auto$alumacc.cc:485:replace_alu$15534
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9309$5244: $auto$alumacc.cc:485:replace_alu$15537
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7025$4938: $auto$alumacc.cc:485:replace_alu$15540
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7180$4968: $auto$alumacc.cc:485:replace_alu$15543
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7232$4975: $auto$alumacc.cc:485:replace_alu$15546
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7415$4990: $auto$alumacc.cc:485:replace_alu$15549
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7541$5013: $auto$alumacc.cc:485:replace_alu$15552
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7876$5033: $auto$alumacc.cc:485:replace_alu$15555
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7990$5043: $auto$alumacc.cc:485:replace_alu$15558
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8068$5050: $auto$alumacc.cc:485:replace_alu$15561
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8729$5161: $auto$alumacc.cc:485:replace_alu$15564
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8699$5154: $auto$alumacc.cc:485:replace_alu$15567
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8022$5046: $auto$alumacc.cc:485:replace_alu$15570
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8468$5107: $auto$alumacc.cc:485:replace_alu$15573
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8703$5157: $auto$alumacc.cc:485:replace_alu$15576
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8708$5159: $auto$alumacc.cc:485:replace_alu$15579
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8970$5206: $auto$alumacc.cc:485:replace_alu$15582
  creating $alu cell for $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:9307$5243: $auto$alumacc.cc:485:replace_alu$15585
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10198$5411: $auto$alumacc.cc:485:replace_alu$15588
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10367$5433: $auto$alumacc.cc:485:replace_alu$15591
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10374$5435: $auto$alumacc.cc:485:replace_alu$15594
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10628$5493: $auto$alumacc.cc:485:replace_alu$15597
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10650$5504: $auto$alumacc.cc:485:replace_alu$15600
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10761$5518: $auto$alumacc.cc:485:replace_alu$15603
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10808$5530: $auto$alumacc.cc:485:replace_alu$15606
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10830$5541: $auto$alumacc.cc:485:replace_alu$15609
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10856$5552: $auto$alumacc.cc:485:replace_alu$15612
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10878$5563: $auto$alumacc.cc:485:replace_alu$15615
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10966$5574: $auto$alumacc.cc:485:replace_alu$15618
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10991$5577: $auto$alumacc.cc:485:replace_alu$15621
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:10998$5579: $auto$alumacc.cc:485:replace_alu$15624
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11005$5582: $auto$alumacc.cc:485:replace_alu$15627
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11012$5589: $auto$alumacc.cc:485:replace_alu$15630
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11019$5596: $auto$alumacc.cc:485:replace_alu$15633
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11026$5603: $auto$alumacc.cc:485:replace_alu$15636
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6285$4815: $auto$alumacc.cc:485:replace_alu$15639
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:6822$4906: $auto$alumacc.cc:485:replace_alu$15642
  creating $alu cell for $sub$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7372$4986: $auto$alumacc.cc:485:replace_alu$15645
  created 148 $alu and 1 $macc cells.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

3.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~575 debug messages>

3.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.24.6. Executing OPT_DFF pass (perform DFF optimizations).

3.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 4 unused cells and 36 unused wires.
<suppressed ~5 debug messages>

3.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.24.9. Rerunning OPT passes. (Maybe there is more to do..)

3.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~575 debug messages>

3.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.24.13. Executing OPT_DFF pass (perform DFF optimizations).

3.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.24.16. Finished OPT passes. (There is nothing left to do.)

3.25. Executing MEMORY pass.

3.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlite.mem write port 0.
  Analyzing colorlite.storage write port 0.
  Analyzing colorlite.storage_1 write port 0.
  Analyzing colorlite.storage_2 write port 0.
  Analyzing colorlite.storage_3 write port 0.
  Analyzing colorlite.storage_4 write port 0.
  Analyzing colorlite.storage_5 write port 0.
  Analyzing colorlite.storage_6 write port 0.
  Analyzing colorlite.storage_7 write port 0.
  Analyzing colorlite.storage_8 write port 0.
  Analyzing colorlite.storage_9 write port 0.

3.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\colorlite': no output FF found.
Checking read port `\storage'[0] in module `\colorlite': merging output FF to cell.
Checking read port `\storage_1'[0] in module `\colorlite': merging output FF to cell.
Checking read port `\storage_2'[0] in module `\colorlite': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlite': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_4'[0] in module `\colorlite': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_5'[0] in module `\colorlite': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlite': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_7'[0] in module `\colorlite': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_8'[0] in module `\colorlite': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_9'[0] in module `\colorlite': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\mem'[0] in module `\colorlite': no address FF found.
Checking read port address `\storage_2'[0] in module `\colorlite': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlite': address FF has fully-defined init value, not supported.

3.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 8 unused cells and 429 unused wires.
<suppressed ~9 debug messages>

3.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory colorlite.mem via $__TRELLIS_DPR16X4_
mapping memory colorlite.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage: $\storage$rdreg[0]
mapping memory colorlite.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_1: $\storage_1$rdreg[0]
mapping memory colorlite.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlite.storage_3 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_3: $\storage_3$rdreg[0]
mapping memory colorlite.storage_4 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_4: $\storage_4$rdreg[0]
mapping memory colorlite.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlite.storage_6 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_6: $\storage_6$rdreg[0]
mapping memory colorlite.storage_7 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_7: $\storage_7$rdreg[0]
mapping memory colorlite.storage_8 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_8: $\storage_8$rdreg[0]
mapping memory colorlite.storage_9 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlite.storage_9: $\storage_9$rdreg[0]
<suppressed ~3922 debug messages>

3.28. Executing TECHMAP pass (map to technology primitives).

3.28.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

3.28.2. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

3.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
No more expansions possible.
<suppressed ~218 debug messages>

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~513 debug messages>

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$14706 ($dffe) from module colorlite (D = \colorlite_ethcore_ip_port_sink_param_protocol, Q = \colorlite_ethcore_ip_tx_pipe_valid_source_param_protocol [4:0], rval = 5'00001).
Adding EN signal on $auto$ff.cc:266:slice$14586 ($sdffe) from module colorlite (D = \colorlite_ethcore_rx_count_liteethudp_next_value [1:0], Q = \colorlite_ethcore_rx_count [1:0]).

3.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 26 unused cells and 1784 unused wires.
<suppressed ~57 debug messages>

3.29.5. Rerunning OPT passes. (Removed registers in this run.)

3.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~102 debug messages>

3.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$14849 ($dffe) from module colorlite (D = { \colorlite_ethcore_arp_tx_packetizer_sr [175:90] \colorlite_ethcore_arp_tx_packetizer_sr [87:32] }, Q = { \colorlite_ethcore_arp_tx_packetizer_sr [143:58] \colorlite_ethcore_arp_tx_packetizer_sr [55:0] }, rval = 142'0001010000000001101010001100000011100010110000100101101110001001011010110111001000000000000000000001000000011000000000000010000000000100000000).
Adding SRST signal on $auto$ff.cc:266:slice$14712 ($dffe) from module colorlite (D = { \colorlite_ethcore_ip_tx_packetizer_sr [159:128] \colorlite_ethcore_ip_tx_packetizer_sr [103:64] \colorlite_ethcore_ip_tx_packetizer_sr [47:32] }, Q = { \colorlite_ethcore_ip_tx_packetizer_sr [127:96] \colorlite_ethcore_ip_tx_packetizer_sr [71:32] \colorlite_ethcore_ip_tx_packetizer_sr [15:0] }, rval = 88'0001010000000001101010001100000010000000000000000000000000000000000000000000000001000101).

3.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.29.10. Rerunning OPT passes. (Removed registers in this run.)

3.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.29.13. Executing OPT_DFF pass (perform DFF optimizations).

3.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.29.15. Finished fast OPT passes.

3.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.31. Executing OPT pass (performing simple optimizations).

3.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11473.
    dead port 2/2 on $mux $procmux$11744.
Removed 2 multiplexer ports.
<suppressed ~483 debug messages>

3.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
    Consolidated identical input bits for $mux cell $procmux$10052:
      Old ports: A=2'10, B=2'00, Y=$procmux$10052_Y
      New ports: A=1'1, B=1'0, Y=$procmux$10052_Y [1]
      New connections: $procmux$10052_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$10095:
      Old ports: A=16'0000000000000000, B={ $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7541$5013_Y [15:2] 2'x }, Y=$procmux$10095_Y
      New ports: A=15'000000000000000, B={ $add$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:7541$5013_Y [15:2] 1'x }, Y={ $procmux$10095_Y [15:2] $procmux$10095_Y [0] }
      New connections: $procmux$10095_Y [1] = $procmux$10095_Y [0]
    Consolidated identical input bits for $mux cell $procmux$10260:
      Old ports: A=5'00000, B=5'10001, Y=\colorlite_ethcore_ip_port_sink_param_protocol
      New ports: A=1'0, B=1'1, Y=\colorlite_ethcore_ip_port_sink_param_protocol [0]
      New connections: \colorlite_ethcore_ip_port_sink_param_protocol [4:1] = { \colorlite_ethcore_ip_port_sink_param_protocol [0] 3'000 }
    New ctrl vector for $pmux cell $procmux$10327: { $procmux$10304_CMP \colorlite_ethcore_tx_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$10339:
      Old ports: A=0, B={ \colorlite_ethcore_crossbar_source_param_dst_port [7:0] 5'00000 \colorlite_ethcore_crossbar_source_param_dst_port 5'00000 \colorlite_ethcore_crossbar_source_param_dst_port [10:8] }, Y=$procmux$10339_Y
      New ports: A=11'00000000000, B={ \colorlite_ethcore_crossbar_source_param_dst_port [7:0] \colorlite_ethcore_crossbar_source_param_dst_port [10:8] }, Y={ $procmux$10339_Y [15:8] $procmux$10339_Y [2:0] }
      New connections: { $procmux$10339_Y [31:16] $procmux$10339_Y [7:3] } = { $procmux$10339_Y [15:8] 5'00000 $procmux$10339_Y [2:0] 5'00000 }
    New ctrl vector for $pmux cell $procmux$10506: $auto$opt_reduce.cc:134:opt_pmux$16712
    New ctrl vector for $pmux cell $procmux$10724: { $procmux$10701_CMP \colorlite_ethcore_icmp_tx_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$10736:
      Old ports: A=0, B={ \colorlite_ethcore_icmp_echo_source_param_checksum [7:0] \colorlite_ethcore_icmp_echo_source_param_checksum [15:8] \colorlite_ethcore_icmp_echo_param_fifo_rdport_dat_r [23:16] 8'00000000 }, Y=$procmux$10736_Y
      New ports: A=24'000000000000000000000000, B={ \colorlite_ethcore_icmp_echo_source_param_checksum [7:0] \colorlite_ethcore_icmp_echo_source_param_checksum [15:8] \colorlite_ethcore_icmp_echo_param_fifo_rdport_dat_r [23:16] }, Y=$procmux$10736_Y [31:8]
      New connections: $procmux$10736_Y [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $procmux$10922:
      Old ports: A=8'00000001, B={ 3'000 \colorlite_ethcore_ip_port_sink_param_protocol }, Y=\colorlite_ethcore_ip_crossbar_source_param_protocol
      New ports: A=5'00001, B=\colorlite_ethcore_ip_port_sink_param_protocol, Y=\colorlite_ethcore_ip_crossbar_source_param_protocol [4:0]
      New connections: \colorlite_ethcore_ip_crossbar_source_param_protocol [7:5] = 3'000
    New ctrl vector for $pmux cell $procmux$10962: $auto$opt_reduce.cc:134:opt_pmux$16714
    Consolidated identical input bits for $mux cell $procmux$11118:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:461:run$14946 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$14946 [1]
      New connections: $auto$wreduce.cc:461:run$14946 [0] = 1'1
    New ctrl vector for $pmux cell $procmux$11128: { \colorlite_ethcore_arp_table_request_request_valid $procmux$11138_CMP $auto$opt_reduce.cc:134:opt_pmux$16716 }
    Consolidated identical input bits for $mux cell $procmux$11134:
      Old ports: A=3'011, B=3'100, Y=$procmux$11134_Y
      New ports: A=2'01, B=2'10, Y={ $procmux$11134_Y [2] $procmux$11134_Y [0] }
      New connections: $procmux$11134_Y [1] = $procmux$11134_Y [0]
    Consolidated identical input bits for $mux cell $procmux$11169:
      Old ports: A=41'00000000000000000000000000000000000000000, B={ 18'100000000010111100 \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address [22:0] }, Y=$auto$wreduce.cc:461:run$14948 [40:0]
      New ports: A=24'000000000000000000000000, B={ 1'1 \colorlite_ethcore_ip_tx_pipe_valid_source_param_ip_address [22:0] }, Y={ $auto$wreduce.cc:461:run$14948 [25] $auto$wreduce.cc:461:run$14948 [22:0] }
      New connections: { $auto$wreduce.cc:461:run$14948 [40:26] $auto$wreduce.cc:461:run$14948 [24:23] } = { $auto$wreduce.cc:461:run$14948 [25] 9'000000000 $auto$wreduce.cc:461:run$14948 [25] 1'0 $auto$wreduce.cc:461:run$14948 [25] $auto$wreduce.cc:461:run$14948 [25] $auto$wreduce.cc:461:run$14948 [25] 2'00 }
    Consolidated identical input bits for $mux cell $procmux$11172:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:461:run$14948 [40:0] }, B=48'111111111111111111111111111111111111111111111111, Y=$procmux$11172_Y
      New ports: A={ 1'0 $auto$wreduce.cc:461:run$14948 [40:0] }, B=42'111111111111111111111111111111111111111111, Y=$procmux$11172_Y [41:0]
      New connections: $procmux$11172_Y [47:42] = { $procmux$11172_Y [41] $procmux$11172_Y [41] $procmux$11172_Y [41] $procmux$11172_Y [41] $procmux$11172_Y [41] $procmux$11172_Y [41] }
    Consolidated identical input bits for $mux cell $procmux$11194:
      Old ports: A=47'00000000000000000000000000000000000000000000000, B=47'11100100110101110001001010110111100001011100010, Y=\colorlite_ethcore_ip_mac_port_sink_payload_sender_mac
      New ports: A=1'0, B=1'1, Y=\colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1]
      New connections: { \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [46:2] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [0] } = { \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 2'00 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 2'00 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 3'000 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 2'00 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 4'0000 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1] 4'0000 }
    Consolidated identical input bits for $mux cell $procmux$11202:
      Old ports: A=12'000000000000, B=12'100000000000, Y=\colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type
      New ports: A=1'0, B=1'1, Y=\colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type [11]
      New connections: \colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type [10:0] = 11'00000000000
    New ctrl vector for $pmux cell $procmux$11287: { $procmux$11264_CMP \colorlite_ethcore_ip_tx_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$11299:
      Old ports: A=0, B={ \colorlite_ethcore_ip_tx_packetizer_sink_param_total_length [7:2] \colorlite_ethcore_ip_tx_pipe_valid_source_param_length [1:0] \colorlite_ethcore_ip_tx_packetizer_sink_param_total_length [15:8] 16'0000000001000101 }, Y=$procmux$11299_Y
      New ports: A=17'00000000000000000, B={ \colorlite_ethcore_ip_tx_packetizer_sink_param_total_length [7:2] \colorlite_ethcore_ip_tx_pipe_valid_source_param_length [1:0] \colorlite_ethcore_ip_tx_packetizer_sink_param_total_length [15:8] 1'1 }, Y={ $procmux$11299_Y [31:16] $procmux$11299_Y [0] }
      New connections: $procmux$11299_Y [15:1] = { 9'000000000 $procmux$11299_Y [0] 3'000 $procmux$11299_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$11415:
      Old ports: A=3'011, B=3'100, Y=$procmux$11415_Y
      New ports: A=2'01, B=2'10, Y={ $procmux$11415_Y [2] $procmux$11415_Y [0] }
      New connections: $procmux$11415_Y [1] = $procmux$11415_Y [0]
    New ctrl vector for $pmux cell $procmux$11426: { $procmux$11446_CMP $procmux$11440_CMP \colorlite_ethcore_arp_table_cache_request_valid $auto$opt_reduce.cc:134:opt_pmux$16718 }
    Consolidated identical input bits for $mux cell $procmux$11444:
      Old ports: A=3'000, B=3'110, Y=$procmux$11444_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11444_Y [1]
      New connections: { $procmux$11444_Y [2] $procmux$11444_Y [0] } = { $procmux$11444_Y [1] 1'0 }
    New ctrl vector for $pmux cell $procmux$11666: { \colorlite_ethcore_arp_table_cache_wait $procmux$11674_CMP }
    Consolidated identical input bits for $mux cell $procmux$11678:
      Old ports: A=3'010, B=3'011, Y=$procmux$11678_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11678_Y [0]
      New connections: $procmux$11678_Y [2:1] = 2'01
    New ctrl vector for $pmux cell $procmux$12063: { $procmux$12040_CMP \colorlite_ethcore_arp_tx_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$12067:
      Old ports: A=4'0000, B={ 2'00 \colorlite_ethcore_arp_tx_packetizer_new_last_be }, Y=$procmux$12067_Y
      New ports: A=2'00, B=\colorlite_ethcore_arp_tx_packetizer_new_last_be, Y=$procmux$12067_Y [1:0]
      New connections: $procmux$12067_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12075:
      Old ports: A=20'00000000000000000000, B=20'10000000000100000000, Y=$auto$wreduce.cc:461:run$14951 [19:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$14951 [8]
      New connections: { $auto$wreduce.cc:461:run$14951 [19:9] $auto$wreduce.cc:461:run$14951 [7:0] } = { $auto$wreduce.cc:461:run$14951 [8] 18'000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$12159:
      Old ports: A=4'0000, B={ 2'00 \colorlite_ethcore_arp_tx_packetizer_new_last_be }, Y=$procmux$12159_Y
      New ports: A=2'00, B=\colorlite_ethcore_arp_tx_packetizer_new_last_be, Y=$procmux$12159_Y [1:0]
      New connections: $procmux$12159_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12188:
      Old ports: A=48'000000000000000000000000000000000000000000000000, B=48'111111111111111111111111111111111111111111111111, Y=$procmux$12188_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12188_Y [0]
      New connections: $procmux$12188_Y [47:1] = { $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] $procmux$12188_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$12198:
      Old ports: A=2'00, B=2'10, Y=\colorlite_ethcore_arp_tx_packetizer_new_last_be
      New ports: A=1'0, B=1'1, Y=\colorlite_ethcore_arp_tx_packetizer_new_last_be [1]
      New connections: \colorlite_ethcore_arp_tx_packetizer_new_last_be [0] = 1'0
    New ctrl vector for $pmux cell $procmux$12424: { $procmux$12369_CMP \colorlite_ethcore_mac_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$12639:
      Old ports: A=48'011100100110101110001001010110111100001011100010, B={ 1'0 \colorlite_ethcore_ip_mac_port_sink_payload_sender_mac }, Y=\colorlite_ethcore_mac_crossbar_source_payload_sender_mac
      New ports: A=47'11100100110101110001001010110111100001011100010, B=\colorlite_ethcore_ip_mac_port_sink_payload_sender_mac, Y=\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46:0]
      New connections: \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [47] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12642:
      Old ports: A=16'0000100000000110, B={ 4'0000 \colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type }, Y=\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type
      New ports: A=12'100000000110, B=\colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type, Y=\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [11:0]
      New connections: \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [15:12] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$12671:
      Old ports: A=2'00, B=2'11, Y=$procmux$12671_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12671_Y [0]
      New connections: $procmux$12671_Y [1] = $procmux$12671_Y [0]
    Consolidated identical input bits for $mux cell $procmux$12864:
      Old ports: A=1431655765, B=32'11010101010101010101010101010101, Y=$procmux$12864_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12864_Y [31]
      New connections: $procmux$12864_Y [30:0] = 31'1010101010101010101010101010101
    Consolidated identical input bits for $mux cell $procmux$12945:
      Old ports: A=\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data, B={ \colorlite_ethcore_mac_core_tx_crc_value [23:0] \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [7:0] }, Y=$procmux$12945_Y
      New ports: A=\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [31:8], B=\colorlite_ethcore_mac_core_tx_crc_value [23:0], Y=$procmux$12945_Y [31:8]
      New connections: $procmux$12945_Y [7:0] = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [7:0]
    Consolidated identical input bits for $mux cell $procmux$13065:
      Old ports: A=4'0000, B=4'1000, Y=$procmux$13065_Y
      New ports: A=1'0, B=1'1, Y=$procmux$13065_Y [3]
      New connections: $procmux$13065_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $procmux$8911:
      Old ports: A=2'10, B=2'00, Y=$procmux$8911_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8911_Y [1]
      New connections: $procmux$8911_Y [0] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$9125:
      Old ports: A=2'10, B=4'1000, Y=\fsm0_next_state1
      New ports: A=1'1, B=2'10, Y=\fsm0_next_state1 [1]
      New connections: \fsm0_next_state1 [0] = 1'0
    New ctrl vector for $pmux cell $procmux$9125: \colorlite_etherbone_record_packetizer_is_ongoing0
    New ctrl vector for $pmux cell $procmux$9160: { $procmux$9137_CMP \colorlite_etherbone_record_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$9172:
      Old ports: A=0, B={ \colorlite_etherbone_record_sender_source_param_rcount \colorlite_etherbone_record_sender_source_param_wcount 4'0000 \colorlite_etherbone_record_sender_param_fifo_rdport_dat_r [44:41] 8'00000000 }, Y=$procmux$9172_Y
      New ports: A=20'00000000000000000000, B={ \colorlite_etherbone_record_sender_source_param_rcount \colorlite_etherbone_record_sender_source_param_wcount \colorlite_etherbone_record_sender_param_fifo_rdport_dat_r [44:41] }, Y={ $procmux$9172_Y [31:16] $procmux$9172_Y [11:8] }
      New connections: { $procmux$9172_Y [15:12] $procmux$9172_Y [7:0] } = 12'000000000000
    Consolidated identical input bits for $mux cell $procmux$9331:
      Old ports: A=2'11, B=2'01, Y=$procmux$9331_Y
      New ports: A=1'1, B=1'0, Y=$procmux$9331_Y [1]
      New connections: $procmux$9331_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$9346:
      Old ports: A=2'00, B=2'10, Y=$procmux$9346_Y
      New ports: A=1'0, B=1'1, Y=$procmux$9346_Y [1]
      New connections: $procmux$9346_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9363:
      Old ports: A=4'0000, B={ \colorlite_etherbone_record_receiver_source_last 3'000 }, Y=\colorlite_etherbone_record_receiver_source_payload_last_be
      New ports: A=1'0, B=\colorlite_etherbone_record_receiver_source_last, Y=\colorlite_etherbone_record_receiver_source_payload_last_be [3]
      New connections: \colorlite_etherbone_record_receiver_source_payload_last_be [2:0] = 3'000
    Consolidated identical input bits for $pmux cell $procmux$9445:
      Old ports: A=2'10, B=4'1000, Y=\fsm0_next_state0
      New ports: A=1'1, B=2'10, Y=\fsm0_next_state0 [1]
      New connections: \fsm0_next_state0 [0] = 1'0
    New ctrl vector for $pmux cell $procmux$9445: \colorlite_etherbone_record_depacketizer_is_ongoing0
    New ctrl vector for $pmux cell $procmux$9632: $auto$opt_reduce.cc:134:opt_pmux$16720
    Consolidated identical input bits for $mux cell $procmux$9807:
      Old ports: A=11'00000000000, B=11'10011010010, Y=\colorlite_ethcore_crossbar_source_param_dst_port
      New ports: A=1'0, B=1'1, Y=\colorlite_ethcore_crossbar_source_param_dst_port [1]
      New connections: { \colorlite_ethcore_crossbar_source_param_dst_port [10:2] \colorlite_ethcore_crossbar_source_param_dst_port [0] } = { \colorlite_ethcore_crossbar_source_param_dst_port [1] 2'00 \colorlite_ethcore_crossbar_source_param_dst_port [1] \colorlite_ethcore_crossbar_source_param_dst_port [1] 1'0 \colorlite_ethcore_crossbar_source_param_dst_port [1] 3'000 }
    New ctrl vector for $pmux cell $procmux$9877: { $procmux$9854_CMP \colorlite_etherbone_tx_packetizer_is_ongoing1 }
    Consolidated identical input bits for $mux cell $procmux$9889:
      Old ports: A=31'0000000000000000000000000000000, B={ 12'100010000010 \colorlite_etherbone_tx_packetizer_sink_param_nr \colorlite_etherbone_tx_packetizer_sink_param_pr 17'00110111101001110 }, Y=$auto$wreduce.cc:461:run$14958 [30:0]
      New ports: A=3'000, B={ \colorlite_etherbone_tx_packetizer_sink_param_nr \colorlite_etherbone_tx_packetizer_sink_param_pr 1'1 }, Y={ $auto$wreduce.cc:461:run$14958 [18:17] $auto$wreduce.cc:461:run$14958 [1] }
      New connections: { $auto$wreduce.cc:461:run$14958 [30:19] $auto$wreduce.cc:461:run$14958 [16:2] $auto$wreduce.cc:461:run$14958 [0] } = { $auto$wreduce.cc:461:run$14958 [1] 3'000 $auto$wreduce.cc:461:run$14958 [1] 5'00000 $auto$wreduce.cc:461:run$14958 [1] 3'000 $auto$wreduce.cc:461:run$14958 [1] $auto$wreduce.cc:461:run$14958 [1] 1'0 $auto$wreduce.cc:461:run$14958 [1] $auto$wreduce.cc:461:run$14958 [1] $auto$wreduce.cc:461:run$14958 [1] $auto$wreduce.cc:461:run$14958 [1] 1'0 $auto$wreduce.cc:461:run$14958 [1] 2'00 $auto$wreduce.cc:461:run$14958 [1] $auto$wreduce.cc:461:run$14958 [1] 1'0 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16717: { \colorlite_ethcore_arp_table_source_payload_request \colorlite_ethcore_arp_table_source_payload_reply \colorlite_ethcore_arp_table_response_response_valid }
  Optimizing cells in module \colorlite.
    Consolidated identical input bits for $pmux cell $procmux$10093:
      Old ports: A=16'0000000000000100, B={ $procmux$10095_Y 16'0000000000000000 }, Y=\colorlite_ethcore_rx_count_liteethudp_next_value
      New ports: A=15'000000000000010, B={ $procmux$10095_Y [15:2] $procmux$10095_Y [0] 15'000000000000000 }, Y={ \colorlite_ethcore_rx_count_liteethudp_next_value [15:2] \colorlite_ethcore_rx_count_liteethudp_next_value [0] }
      New connections: \colorlite_ethcore_rx_count_liteethudp_next_value [1] = \colorlite_ethcore_rx_count_liteethudp_next_value [0]
    Consolidated identical input bits for $mux cell $procmux$10339:
      Old ports: A=11'00000000000, B={ \colorlite_ethcore_crossbar_source_param_dst_port [7:0] \colorlite_ethcore_crossbar_source_param_dst_port [10:8] }, Y={ $procmux$10339_Y [15:8] $procmux$10339_Y [2:0] }
      New ports: A=1'0, B=\colorlite_ethcore_crossbar_source_param_dst_port [1], Y=$procmux$10339_Y [2]
      New connections: { $procmux$10339_Y [15:8] $procmux$10339_Y [1:0] } = { $procmux$10339_Y [2] $procmux$10339_Y [2] 1'0 $procmux$10339_Y [2] 2'00 $procmux$10339_Y [2] 3'000 }
    Consolidated identical input bits for $mux cell $procmux$10922:
      Old ports: A=5'00001, B=\colorlite_ethcore_ip_port_sink_param_protocol, Y=\colorlite_ethcore_ip_crossbar_source_param_protocol [4:0]
      New ports: A=2'01, B={ \colorlite_ethcore_ip_port_sink_param_protocol [0] \colorlite_ethcore_ip_port_sink_param_protocol [0] }, Y={ \colorlite_ethcore_ip_crossbar_source_param_protocol [4] \colorlite_ethcore_ip_crossbar_source_param_protocol [0] }
      New connections: \colorlite_ethcore_ip_crossbar_source_param_protocol [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$11121:
      Old ports: A=$auto$wreduce.cc:461:run$14946 [1:0], B=2'11, Y=$auto$wreduce.cc:461:run$14947 [1:0]
      New ports: A=$auto$wreduce.cc:461:run$14946 [1], B=1'1, Y=$auto$wreduce.cc:461:run$14947 [1]
      New connections: $auto$wreduce.cc:461:run$14947 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$11172:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$14948 [40:0] }, B=42'111111111111111111111111111111111111111111, Y=$procmux$11172_Y [41:0]
      New ports: A={ $auto$wreduce.cc:461:run$14948 [25] 1'0 $auto$wreduce.cc:461:run$14948 [22:0] }, B=25'1111111111111111111111111, Y={ $procmux$11172_Y [25] $procmux$11172_Y [23:0] }
      New connections: { $procmux$11172_Y [41:26] $procmux$11172_Y [24] } = { $procmux$11172_Y [23] $procmux$11172_Y [25] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [23] $procmux$11172_Y [25] $procmux$11172_Y [23] $procmux$11172_Y [25] $procmux$11172_Y [25] $procmux$11172_Y [25] $procmux$11172_Y [23] }
    Consolidated identical input bits for $mux cell $procmux$11174:
      Old ports: A=48'000000000000000000000000000000000000000000000000, B=$procmux$11172_Y, Y=$procmux$11174_Y
      New ports: A=42'000000000000000000000000000000000000000000, B=$procmux$11172_Y [41:0], Y=$procmux$11174_Y [41:0]
      New connections: $procmux$11174_Y [47:42] = { $procmux$11174_Y [41] $procmux$11174_Y [41] $procmux$11174_Y [41] $procmux$11174_Y [41] $procmux$11174_Y [41] $procmux$11174_Y [41] }
    Consolidated identical input bits for $mux cell $procmux$11680:
      Old ports: A=$procmux$11678_Y, B=3'000, Y=$procmux$11680_Y
      New ports: A={ 1'1 $procmux$11678_Y [0] }, B=2'00, Y=$procmux$11680_Y [1:0]
      New connections: $procmux$11680_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12067:
      Old ports: A=2'00, B=\colorlite_ethcore_arp_tx_packetizer_new_last_be, Y=$procmux$12067_Y [1:0]
      New ports: A=1'0, B=\colorlite_ethcore_arp_tx_packetizer_new_last_be [1], Y=$procmux$12067_Y [1]
      New connections: $procmux$12067_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12070:
      Old ports: A=$procmux$12067_Y, B=4'0000, Y=$procmux$12070_Y
      New ports: A=$procmux$12067_Y [1:0], B=2'00, Y=$procmux$12070_Y [1:0]
      New connections: $procmux$12070_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12159:
      Old ports: A=2'00, B=\colorlite_ethcore_arp_tx_packetizer_new_last_be, Y=$procmux$12159_Y [1:0]
      New ports: A=1'0, B=\colorlite_ethcore_arp_tx_packetizer_new_last_be [1], Y=$procmux$12159_Y [1]
      New connections: $procmux$12159_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12161:
      Old ports: A=4'0000, B=$procmux$12159_Y, Y=$procmux$12161_Y
      New ports: A=2'00, B=$procmux$12159_Y [1:0], Y=$procmux$12161_Y [1:0]
      New connections: $procmux$12161_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12639:
      Old ports: A=47'11100100110101110001001010110111100001011100010, B=\colorlite_ethcore_ip_mac_port_sink_payload_sender_mac, Y=\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46:0]
      New ports: A=1'1, B=\colorlite_ethcore_ip_mac_port_sink_payload_sender_mac [1], Y=\colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1]
      New connections: { \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46:2] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [0] } = { \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 2'00 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 2'00 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 3'000 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 2'00 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 4'0000 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [1] 4'0000 }
    Consolidated identical input bits for $mux cell $procmux$12642:
      Old ports: A=12'100000000110, B=\colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type, Y=\colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [11:0]
      New ports: A=2'11, B={ \colorlite_ethcore_ip_mac_port_sink_payload_ethernet_type [11] 1'0 }, Y={ \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [11] \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [1] }
      New connections: { \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [10:2] \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [0] } = { 8'00000000 \colorlite_ethcore_mac_crossbar_source_payload_ethernet_type [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12947:
      Old ports: A=$procmux$12945_Y, B={ \colorlite_ethcore_mac_core_tx_crc_value [15:0] \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [15:0] }, Y=$procmux$12947_Y
      New ports: A=$procmux$12945_Y [31:8], B={ \colorlite_ethcore_mac_core_tx_crc_value [15:0] \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [15:8] }, Y=$procmux$12947_Y [31:8]
      New connections: $procmux$12947_Y [7:0] = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [7:0]
    Consolidated identical input bits for $mux cell $procmux$8929:
      Old ports: A=4'0000, B=\colorlite_etherbone_record_receiver_source_payload_last_be, Y=\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be
      New ports: A=1'0, B=\colorlite_etherbone_record_receiver_source_payload_last_be [3], Y=\colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be [3]
      New connections: \colorlite_etherbone_liteethetherbonewishbonemaster_source_payload_last_be [2:0] = 3'000
  Optimizing cells in module \colorlite.
    Consolidated identical input bits for $mux cell $procmux$11174:
      Old ports: A=42'000000000000000000000000000000000000000000, B=$procmux$11172_Y [41:0], Y=$procmux$11174_Y [41:0]
      New ports: A=25'0000000000000000000000000, B={ $procmux$11172_Y [25] $procmux$11172_Y [23:0] }, Y={ $procmux$11174_Y [25] $procmux$11174_Y [23:0] }
      New connections: { $procmux$11174_Y [41:26] $procmux$11174_Y [24] } = { $procmux$11174_Y [23] $procmux$11174_Y [25] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [23] $procmux$11174_Y [25] $procmux$11174_Y [23] $procmux$11174_Y [25] $procmux$11174_Y [25] $procmux$11174_Y [25] $procmux$11174_Y [23] }
    Consolidated identical input bits for $mux cell $procmux$12070:
      Old ports: A=$procmux$12067_Y [1:0], B=2'00, Y=$procmux$12070_Y [1:0]
      New ports: A=$procmux$12067_Y [1], B=1'0, Y=$procmux$12070_Y [1]
      New connections: $procmux$12070_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12161:
      Old ports: A=2'00, B=$procmux$12159_Y [1:0], Y=$procmux$12161_Y [1:0]
      New ports: A=1'0, B=$procmux$12159_Y [1], Y=$procmux$12161_Y [1]
      New connections: $procmux$12161_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12164:
      Old ports: A=$procmux$12161_Y, B=4'0000, Y=\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0
      New ports: A=$procmux$12161_Y [1:0], B=2'00, Y=\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [1:0]
      New connections: \colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12949:
      Old ports: A=$procmux$12947_Y, B={ \colorlite_ethcore_mac_core_tx_crc_value [7:0] \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [23:0] }, Y=$procmux$12949_Y
      New ports: A=$procmux$12947_Y [31:8], B={ \colorlite_ethcore_mac_core_tx_crc_value [7:0] \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [23:8] }, Y=$procmux$12949_Y [31:8]
      New connections: $procmux$12949_Y [7:0] = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \colorlite.
    Consolidated identical input bits for $mux cell $procmux$12164:
      Old ports: A=$procmux$12161_Y [1:0], B=2'00, Y=\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [1:0]
      New ports: A=$procmux$12161_Y [1], B=1'0, Y=\colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [1]
      New connections: \colorlite_ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12951:
      Old ports: A=$procmux$12949_Y, B=\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data, Y=$procmux$12951_Y
      New ports: A=$procmux$12949_Y [31:8], B=\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [31:8], Y=$procmux$12951_Y [31:8]
      New connections: $procmux$12951_Y [7:0] = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \colorlite.
    Consolidated identical input bits for $mux cell $procmux$12953:
      Old ports: A=\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data, B=$procmux$12951_Y, Y=$procmux$12953_Y
      New ports: A=\colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [31:8], B=$procmux$12951_Y [31:8], Y=$procmux$12953_Y [31:8]
      New connections: $procmux$12953_Y [7:0] = \colorlite_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \colorlite.
Performed a total of 78 changes.

3.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.31.6. Executing OPT_DFF pass (perform DFF optimizations).

3.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

3.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~5 debug messages>

3.31.9. Rerunning OPT passes. (Maybe there is more to do..)

3.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~486 debug messages>

3.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$14589 ($dffe) from module colorlite (D = { \colorlite_ethcore_mac_packetizer_sr [111] \colorlite_ethcore_mac_packetizer_sr [109] \colorlite_ethcore_mac_packetizer_sr [106] \colorlite_ethcore_mac_packetizer_sr [102:100] \colorlite_ethcore_mac_packetizer_sr [98:97] \colorlite_ethcore_mac_packetizer_sr [95] \colorlite_ethcore_mac_packetizer_sr [92] \colorlite_ethcore_mac_packetizer_sr [90] \colorlite_ethcore_mac_packetizer_sr [87] \colorlite_ethcore_mac_packetizer_sr [83:82] \colorlite_ethcore_mac_packetizer_sr [80] }, Q = { \colorlite_ethcore_mac_packetizer_sr [79] \colorlite_ethcore_mac_packetizer_sr [77] \colorlite_ethcore_mac_packetizer_sr [74] \colorlite_ethcore_mac_packetizer_sr [70:68] \colorlite_ethcore_mac_packetizer_sr [66:65] \colorlite_ethcore_mac_packetizer_sr [63] \colorlite_ethcore_mac_packetizer_sr [60] \colorlite_ethcore_mac_packetizer_sr [58] \colorlite_ethcore_mac_packetizer_sr [55] \colorlite_ethcore_mac_packetizer_sr [51:50] \colorlite_ethcore_mac_packetizer_sr [48] }, rval = 15'000000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14373 ($sdffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14391 ($sdffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$14592 ($sdffe) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14854 ($sdffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14854 ($sdffe) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14854 ($sdffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16699 ($sdffce) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16699 ($sdffce) from module colorlite.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16699 ($sdffce) from module colorlite.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16700 ($dffe) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16700 ($dffe) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16700 ($dffe) from module colorlite.

3.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~29 debug messages>

3.31.16. Rerunning OPT passes. (Maybe there is more to do..)

3.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$9160.
    dead port 2/3 on $pmux $procmux$9160.
    dead port 1/4 on $pmux $procmux$9175.
    dead port 3/4 on $pmux $procmux$9175.
    dead port 1/2 on $mux $procmux$9200.
    dead port 2/2 on $mux $procmux$9200.
    dead port 1/3 on $pmux $procmux$9203.
    dead port 2/3 on $pmux $procmux$9203.
    dead port 3/3 on $pmux $procmux$9203.
    dead port 1/2 on $mux $procmux$9209.
    dead port 2/3 on $pmux $procmux$9264.
    dead port 2/3 on $pmux $procmux$9273.
    dead port 1/2 on $mux $procmux$9279.
    dead port 2/2 on $mux $procmux$9279.
    dead port 2/3 on $pmux $procmux$9547.
    dead port 2/3 on $pmux $procmux$9555.
    dead port 1/2 on $mux $procmux$9560.
    dead port 2/2 on $mux $procmux$9560.
Removed 18 multiplexer ports.
<suppressed ~486 debug messages>

3.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
    Consolidated identical input bits for $mux cell $procmux$12073:
      Old ports: A={ 2'00 $procmux$12070_Y [1] 1'0 }, B={ 2'00 \colorlite_ethcore_arp_tx_packetizer_delayed_last_be [1] 1'0 }, Y=\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be
      New ports: A=$procmux$12070_Y [1], B=\colorlite_ethcore_arp_tx_packetizer_delayed_last_be [1], Y=\colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [1]
      New connections: { \colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [3:2] \colorlite_ethcore_arp_tx_packetizer_source_payload_last_be [0] } = 3'000
    Consolidated identical input bits for $mux cell $procmux$8012:
      Old ports: A={ 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 3'000 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 2'00 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 2'00 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_target_mac [7:0] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [15:8] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [23:16] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [31:24] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [39:32] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [47:40] }, B={ 5'00000 \colorlite_ethcore_mac_packetizer_sr [106:105] 5'00000 \colorlite_ethcore_mac_packetizer_sr [99] 3'000 \colorlite_ethcore_mac_packetizer_sr [95:93] 3'000 \colorlite_ethcore_mac_packetizer_sr [89] 1'0 \colorlite_ethcore_mac_packetizer_sr [87:86] 4'0000 \colorlite_ethcore_mac_packetizer_sr [81] 1'0 \colorlite_ethcore_mac_packetizer_sr [79:32] }, Y=$0\colorlite_ethcore_mac_packetizer_sr[111:0] [79:0]
      New ports: A={ 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] 1'0 \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [7:0] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [15:8] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [23:16] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [31:24] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [39:32] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [47:40] }, B={ \colorlite_ethcore_mac_packetizer_sr [106:105] \colorlite_ethcore_mac_packetizer_sr [99] \colorlite_ethcore_mac_packetizer_sr [95:93] \colorlite_ethcore_mac_packetizer_sr [89] \colorlite_ethcore_mac_packetizer_sr [87:86] 1'0 \colorlite_ethcore_mac_packetizer_sr [81] \colorlite_ethcore_mac_packetizer_sr [79:32] }, Y={ $0\colorlite_ethcore_mac_packetizer_sr[111:0] [74:73] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [67] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [63:61] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [57] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [55:54] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [49] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [47:0] }
      New connections: { $0\colorlite_ethcore_mac_packetizer_sr[111:0] [79:75] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [72:68] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [66:64] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [60:58] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [56] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [53] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [51:50] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [48] } = { 1'0 $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] 1'0 $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] 5'00000 $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] 1'0 $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] 1'0 $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] $0\colorlite_ethcore_mac_packetizer_sr[111:0] [52] 3'000 }
  Optimizing cells in module \colorlite.
Performed a total of 2 changes.

3.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

3.31.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$16710 ($dffe) from module colorlite (D = { \colorlite_ethcore_ip_tx_packetizer_sr [111:109] \colorlite_ethcore_ip_tx_packetizer_sr [107:105] }, Q = { \colorlite_ethcore_ip_tx_packetizer_sr [79:77] \colorlite_ethcore_ip_tx_packetizer_sr [75:73] }, rval = 6'000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$16723 ($sdffce) from module colorlite.

3.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 9 unused cells and 33 unused wires.
<suppressed ~14 debug messages>

3.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~11 debug messages>

3.31.23. Rerunning OPT passes. (Maybe there is more to do..)

3.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~480 debug messages>

3.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.31.27. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$16724 ($dffe) from module colorlite (D = { \colorlite_ethcore_mac_crossbar_source_payload_target_mac [7] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [5] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [14:12] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [10:9] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [20] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [18] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [27:26] \colorlite_ethcore_mac_crossbar_source_payload_target_mac [24] }, Q = { \colorlite_ethcore_mac_packetizer_sr [47] \colorlite_ethcore_mac_packetizer_sr [45] \colorlite_ethcore_mac_packetizer_sr [38:36] \colorlite_ethcore_mac_packetizer_sr [34:33] \colorlite_ethcore_mac_packetizer_sr [28] \colorlite_ethcore_mac_packetizer_sr [26] \colorlite_ethcore_mac_packetizer_sr [19:18] \colorlite_ethcore_mac_packetizer_sr [16] }, rval = 12'000000000000).

3.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.31.30. Rerunning OPT passes. (Maybe there is more to do..)

3.31.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~480 debug messages>

3.31.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.31.34. Executing OPT_DFF pass (perform DFF optimizations).

3.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.31.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.31.37. Finished OPT passes. (There is nothing left to do.)

3.32. Executing TECHMAP pass (map to technology primitives).

3.32.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.32.2. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

3.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add { \colorlite_etherbone_record_sender_source_param_rcount 2'00 } (10 bits, unsigned)
  add { $mul$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:8409$5098_Y [2] 2'00 } (3 bits, unsigned)
  add { \colorlite_etherbone_record_sender_source_param_wcount 2'00 } (10 bits, unsigned)
  add { $auto$wreduce.cc:461:run$14944 [2] 2'00 } (3 bits, unsigned)
  add 13'0000000000100 (13 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c15aee48e26a714a5f3d013cd387ce60c26c192c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$179d4b9f746374e8d7b6edc89282d0baa97f54c2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$873de95d9f0fff53b2e91d4044946e67080ecd64\_80_ecp5_alu for cells of type $alu.
Using template $paramod$f31f04e77f067a6da635d02c4a81c0a799bf18a4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$5de5fbe7c1e0726c07e3a4cebe563a6a1315b736\_80_ecp5_alu for cells of type $alu.
Using template $paramod$164425da9a642c721ceb4fe98751d7127315654b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ecp5_alu for cells of type $alu.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9a7f8f842c7d15a8f6b6820db3daba71c00239a1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d21ca4be64586e70fa5855fa4f9692c56a6f85e2\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$43e4b6e86c7d753773e473eb3ca9da3137a4ec01\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$336b1fb79b1d6be5a93bb9daed6b253aadd9b6ea\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9f53511a6616d1b893f9d4267848c15e4d483779\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d90c3448203144d55644b597072d6cf1b3e54430\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1f812f0514ea3255703342654e053e2c502325cc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$680bc57ce8b3d7fda2b446d0be16effb4fbc004f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$f999c96f93c137ffc608bbb2ecfc704c82a3228f\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$f08cf4b531f7b2bd95251b79857dfb970a6679fc\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$21a993a8c398891107be36c3a76332f0d1652884\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$bcebe38c674a25a9a67cf866b2e63be7fffbd198\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001010 for cells of type $fa.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~13836 debug messages>

3.33. Executing OPT pass (performing simple optimizations).

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~10239 debug messages>

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~2712 debug messages>
Removed a total of 904 cells.

3.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$36274 ($_SDFFE_PP0P_) from module colorlite (connecting SRST instead).
Adding SRST signal on $auto$ff.cc:266:slice$36963 ($_SDFF_PP0_) from module colorlite (D = $procmux$12019_Y, Q = \liteetharptx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24310 ($_DFFE_PP_) from module colorlite (D = \colorlite_ethcore_mac_crossbar_source_payload_sender_mac [46], Q = \colorlite_ethcore_mac_packetizer_sr [76], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$36274 ($_DFFE_PP_) from module colorlite.

3.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 6436 unused cells and 14425 unused wires.
<suppressed ~6537 debug messages>

3.33.5. Rerunning OPT passes. (Removed registers in this run.)

3.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~188 debug messages>

3.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

3.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$37035 ($_SDFF_PP0_) from module colorlite (D = $procmux$10283_Y, Q = \liteethudp_liteethudptx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$37034 ($_SDFF_PP0_) from module colorlite (D = $auto$rtlil.cc:2730:NotGate$53106, Q = \liteethudp_liteethudprx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$37002 ($_SDFF_PP0_) from module colorlite (D = $procmux$11243_Y, Q = \liteethip_liteethiptx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36998 ($_SDFF_PP0_) from module colorlite (D = $auto$rtlil.cc:2730:NotGate$53314, Q = \liteethip_liteethiprx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36988 ($_SDFF_PP0_) from module colorlite (D = $procmux$10680_Y, Q = \liteethicmptx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36987 ($_SDFF_PP0_) from module colorlite (D = $auto$rtlil.cc:2730:NotGate$53328, Q = \liteethicmprx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36972 ($_SDFF_PP0_) from module colorlite (D = $procmux$9833_Y, Q = \liteethetherbonepackettx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36971 ($_SDFF_PP0_) from module colorlite (D = $auto$rtlil.cc:2730:NotGate$54098, Q = \liteethetherbonepacketrx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36962 ($_SDFF_PP0_) from module colorlite (D = $auto$rtlil.cc:2730:NotGate$54124, Q = \liteetharprx_fsm1_state, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36924 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [31], Q = \interface9_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36923 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [30], Q = \interface9_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36922 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [29], Q = \interface9_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36921 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [28], Q = \interface9_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36920 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [27], Q = \interface9_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36919 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [26], Q = \interface9_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36918 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [25], Q = \interface9_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36917 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [24], Q = \interface9_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36916 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [23], Q = \interface9_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36915 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [22], Q = \interface9_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36914 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [21], Q = \interface9_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36913 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [20], Q = \interface9_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36912 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [19], Q = \interface9_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36911 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [18], Q = \interface9_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36910 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [17], Q = \interface9_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36909 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [16], Q = \interface9_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36908 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [15], Q = \interface9_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36907 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [14], Q = \interface9_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36906 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [13], Q = \interface9_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36905 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [12], Q = \interface9_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36904 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [11], Q = \interface9_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36903 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [10], Q = \interface9_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36902 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [9], Q = \interface9_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36901 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [8], Q = \interface9_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36900 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [7], Q = \interface9_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36899 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [6], Q = \interface9_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36898 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [5], Q = \interface9_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36897 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [4], Q = \interface9_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36896 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [3], Q = \interface9_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36895 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [2], Q = \interface9_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36894 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [1], Q = \interface9_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36893 ($_SDFF_PP0_) from module colorlite (D = $procmux$7214.Y_B [0], Q = \interface9_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36891 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [31], Q = \interface8_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36890 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [30], Q = \interface8_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36889 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [29], Q = \interface8_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36888 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [28], Q = \interface8_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36887 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [27], Q = \interface8_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36886 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [26], Q = \interface8_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36885 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [25], Q = \interface8_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36884 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [24], Q = \interface8_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36883 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [23], Q = \interface8_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36882 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [22], Q = \interface8_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36881 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [21], Q = \interface8_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36880 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [20], Q = \interface8_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36879 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [19], Q = \interface8_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36878 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [18], Q = \interface8_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36877 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [17], Q = \interface8_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36876 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [16], Q = \interface8_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36875 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [15], Q = \interface8_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36874 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [14], Q = \interface8_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36873 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [13], Q = \interface8_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36872 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [12], Q = \interface8_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36871 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [11], Q = \interface8_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36870 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [10], Q = \interface8_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36869 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [9], Q = \interface8_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36868 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [8], Q = \interface8_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36867 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [7], Q = \interface8_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36866 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [6], Q = \interface8_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36865 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [5], Q = \interface8_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36864 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [4], Q = \interface8_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36863 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [3], Q = \interface8_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36862 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [2], Q = \interface8_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36861 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [1], Q = \interface8_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36860 ($_SDFF_PP0_) from module colorlite (D = $procmux$7231.Y_B [0], Q = \interface8_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36859 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [31], Q = \interface7_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36858 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [30], Q = \interface7_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36857 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [29], Q = \interface7_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36856 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [28], Q = \interface7_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36855 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [27], Q = \interface7_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36854 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [26], Q = \interface7_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36853 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [25], Q = \interface7_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36852 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [24], Q = \interface7_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36851 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [23], Q = \interface7_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36850 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [22], Q = \interface7_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36849 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [21], Q = \interface7_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36848 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [20], Q = \interface7_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36847 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [19], Q = \interface7_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36846 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [18], Q = \interface7_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36845 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [17], Q = \interface7_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36844 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [16], Q = \interface7_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36843 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [15], Q = \interface7_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36842 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [14], Q = \interface7_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36841 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [13], Q = \interface7_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36840 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [12], Q = \interface7_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36839 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [11], Q = \interface7_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36838 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [10], Q = \interface7_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36837 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [9], Q = \interface7_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36836 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [8], Q = \interface7_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36835 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [7], Q = \interface7_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36834 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [6], Q = \interface7_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36833 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [5], Q = \interface7_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36832 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [4], Q = \interface7_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36831 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [3], Q = \interface7_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36830 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [2], Q = \interface7_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36829 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [1], Q = \interface7_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36828 ($_SDFF_PP0_) from module colorlite (D = $procmux$7243.Y_B [0], Q = \interface7_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36827 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [31], Q = \interface6_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36826 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [30], Q = \interface6_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36825 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [29], Q = \interface6_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36824 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [28], Q = \interface6_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36823 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [27], Q = \interface6_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36822 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [26], Q = \interface6_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36821 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [25], Q = \interface6_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36820 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [24], Q = \interface6_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36819 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [23], Q = \interface6_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36818 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [22], Q = \interface6_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36817 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [21], Q = \interface6_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36816 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [20], Q = \interface6_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36815 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [19], Q = \interface6_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36814 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [18], Q = \interface6_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36813 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [17], Q = \interface6_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36812 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [16], Q = \interface6_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36811 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [15], Q = \interface6_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36810 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [14], Q = \interface6_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36809 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [13], Q = \interface6_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36808 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [12], Q = \interface6_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36807 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [11], Q = \interface6_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36806 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [10], Q = \interface6_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36805 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [9], Q = \interface6_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36804 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [8], Q = \interface6_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36803 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [7], Q = \interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36802 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [6], Q = \interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36801 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [5], Q = \interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36800 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [4], Q = \interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36799 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [3], Q = \interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36798 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [2], Q = \interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36797 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [1], Q = \interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36796 ($_SDFF_PP0_) from module colorlite (D = $procmux$7255.Y_B [0], Q = \interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36795 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [31], Q = \interface5_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36794 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [30], Q = \interface5_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36793 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [29], Q = \interface5_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36792 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [28], Q = \interface5_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36791 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [27], Q = \interface5_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36790 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [26], Q = \interface5_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36789 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [25], Q = \interface5_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36788 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [24], Q = \interface5_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36787 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [23], Q = \interface5_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36786 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [22], Q = \interface5_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36785 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [21], Q = \interface5_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36784 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [20], Q = \interface5_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36783 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [19], Q = \interface5_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36782 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [18], Q = \interface5_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36781 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [17], Q = \interface5_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36780 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [16], Q = \interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36779 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [15], Q = \interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36778 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [14], Q = \interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36777 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [13], Q = \interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36776 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [12], Q = \interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36775 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [11], Q = \interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36774 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [10], Q = \interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36773 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [9], Q = \interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36772 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [8], Q = \interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36771 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [7], Q = \interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36770 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [6], Q = \interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36769 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [5], Q = \interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36768 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [4], Q = \interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36767 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [3], Q = \interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36766 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [2], Q = \interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36765 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [1], Q = \interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36764 ($_SDFF_PP0_) from module colorlite (D = $procmux$7267.Y_B [0], Q = \interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36762 ($_SDFF_PP0_) from module colorlite (D = $procmux$7299.B_AND_S [11], Q = \interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36761 ($_SDFF_PP0_) from module colorlite (D = $procmux$7299.Y_B [2], Q = \interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36760 ($_SDFF_PP0_) from module colorlite (D = $procmux$7299.Y_B [1], Q = \interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36759 ($_SDFF_PP0_) from module colorlite (D = $procmux$7299.Y_B [0], Q = \interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36758 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [31], Q = \interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36757 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [30], Q = \interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36756 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [29], Q = \interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36755 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [28], Q = \interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36754 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [27], Q = \interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36753 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [26], Q = \interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36752 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [25], Q = \interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36751 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [24], Q = \interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36750 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [23], Q = \interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36749 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [22], Q = \interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36748 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [21], Q = \interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36747 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [20], Q = \interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36746 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [19], Q = \interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36745 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [18], Q = \interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36744 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [17], Q = \interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36743 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [16], Q = \interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36742 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [15], Q = \interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36741 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [14], Q = \interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36740 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [13], Q = \interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36739 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [12], Q = \interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36738 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [11], Q = \interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36737 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [10], Q = \interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36736 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [9], Q = \interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36735 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [8], Q = \interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36734 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [7], Q = \interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36733 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [6], Q = \interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36732 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [5], Q = \interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36731 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [4], Q = \interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36730 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [3], Q = \interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36729 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.B_AND_S [2], Q = \interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36728 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.Y_B [1], Q = \interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36727 ($_SDFF_PP0_) from module colorlite (D = $procmux$7312.Y_B [0], Q = \interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36726 ($_SDFF_PP0_) from module colorlite (D = $procmux$9116_Y, Q = \fsm1_state1, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36720 ($_SDFF_PP0_) from module colorlite (D = $auto$rtlil.cc:2730:NotGate$54150, Q = \fsm1_state0, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36290 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [7], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36289 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [6], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36288 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [5], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36287 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [4], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36286 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [3], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36285 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [2], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36284 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [1], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36283 ($_DFF_P_) from module colorlite (D = $procmux$9381.Y_B [0], Q = \colorlite_etherbone_liteethetherbonewishbonemaster_source_param_count [0], rval = 1'0).
Handling never-active EN on $auto$ff.cc:266:slice$35067 ($_SDFFE_PP0P_) from module colorlite (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$35067 ($_DFFE_PP_) from module colorlite.

3.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 426 unused cells and 417 unused wires.
<suppressed ~453 debug messages>

3.33.10. Rerunning OPT passes. (Removed registers in this run.)

3.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~1143 debug messages>
Removed a total of 381 cells.

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 381 unused wires.
<suppressed ~1 debug messages>

3.33.15. Finished fast OPT passes.

3.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

3.36. Executing TECHMAP pass (map to technology primitives).

3.36.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~3784 debug messages>

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~490 debug messages>

3.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

3.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlite.

3.40. Executing ATTRMVCP pass (move or copy attributes).

3.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 19478 unused wires.
<suppressed ~1 debug messages>

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.43. Executing ABC9 pass.

3.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

3.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

3.43.3. Executing PROC pass (convert processes to netlists).

3.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:344$61515 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

3.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61516'.
  Set init value: \Q = 1'1

3.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:344$61515'.

3.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

3.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61516'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:344$61515'.
     1/1: $0\Q[0:0]

3.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:344$61515'.
  created $adff cell `$procdff$61521' with positive edge clock and positive level reset.

3.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61516'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:344$61515'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:344$61515'.
Cleaned up 1 empty switch.

3.43.3.12. Executing OPT_EXPR pass (perform const folding).

3.43.4. Executing PROC pass (convert processes to netlists).

3.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$61539'.
Cleaned up 1 empty switch.

3.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$61540 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

3.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

3.43.4.4. Executing PROC_INIT pass (extract init attributes).

3.43.4.5. Executing PROC_ARST pass (detect async resets in processes).

3.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

3.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$61540'.
     1/3: $1$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$61538_EN[3:0]$61545
     2/3: $1$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$61538_DATA[3:0]$61544
     3/3: $1$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$61538_ADDR[3:0]$61546
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$61539'.

3.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61524_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61525_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61522_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61529_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61530_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61527_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61534_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61535_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61532_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61537_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61526_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61531_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61536_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61533_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61528_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:207$61523_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$61538_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$61540'.
  created $dff cell `$procdff$61590' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$61538_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$61540'.
  created $dff cell `$procdff$61591' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:223$61538_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$61540'.
  created $dff cell `$procdff$61592' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$61539'.
  created direct connection (no actual register cell created).

3.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:0$61564'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:221$61540'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_sim.v:213$61539'.
Cleaned up 1 empty switch.

3.43.4.12. Executing OPT_EXPR pass (perform const folding).

3.43.5. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$52835 $auto$simplemap.cc:267:simplemap_mux$33917 $auto$simplemap.cc:267:simplemap_mux$31581 $auto$simplemap.cc:267:simplemap_mux$31627 $auto$simplemap.cc:267:simplemap_mux$33869 $auto$simplemap.cc:267:simplemap_mux$31673 $auto$opt_expr.cc:617:replace_const_cells$52863 $auto$simplemap.cc:267:simplemap_mux$31453 $auto$simplemap.cc:267:simplemap_mux$30081 $auto$simplemap.cc:267:simplemap_mux$30262 $auto$simplemap.cc:267:simplemap_mux$31253 $auto$simplemap.cc:196:simplemap_lognot$31242 $auto$simplemap.cc:126:simplemap_reduce$31240 $auto$opt_expr.cc:617:replace_const_cells$52973 $auto$simplemap.cc:38:simplemap_not$43980 $auto$simplemap.cc:267:simplemap_mux$31402 $auto$simplemap.cc:126:simplemap_reduce$49784 $auto$simplemap.cc:196:simplemap_lognot$31252 $auto$alumacc.cc:485:replace_alu$15084.slice[0].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32279 $auto$simplemap.cc:38:simplemap_not$43981 $auto$simplemap.cc:267:simplemap_mux$31403 $auto$simplemap.cc:38:simplemap_not$43982 $auto$simplemap.cc:267:simplemap_mux$31404 $auto$simplemap.cc:267:simplemap_mux$31405 $auto$alumacc.cc:485:replace_alu$15084.slice[2].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32288 $auto$simplemap.cc:126:simplemap_reduce$32280 $auto$simplemap.cc:38:simplemap_not$43983 $auto$simplemap.cc:38:simplemap_not$43984 $auto$alumacc.cc:485:replace_alu$15642.slice[0].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31406 $auto$simplemap.cc:267:simplemap_mux$31407 $auto$alumacc.cc:485:replace_alu$15084.slice[4].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32281 $auto$simplemap.cc:38:simplemap_not$43985 $auto$simplemap.cc:38:simplemap_not$43986 $auto$alumacc.cc:485:replace_alu$15642.slice[2].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31408 $auto$simplemap.cc:267:simplemap_mux$31409 $auto$alumacc.cc:485:replace_alu$15084.slice[6].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32293 $auto$simplemap.cc:126:simplemap_reduce$32289 $auto$simplemap.cc:126:simplemap_reduce$32282 $auto$simplemap.cc:38:simplemap_not$43988 $auto$alumacc.cc:485:replace_alu$15642.slice[4].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31410 $auto$simplemap.cc:267:simplemap_mux$31411 $auto$alumacc.cc:485:replace_alu$15084.slice[8].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32283 $auto$simplemap.cc:38:simplemap_not$43989 $auto$simplemap.cc:38:simplemap_not$43990 $auto$alumacc.cc:485:replace_alu$15642.slice[6].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31412 $auto$simplemap.cc:267:simplemap_mux$31413 $auto$alumacc.cc:485:replace_alu$15084.slice[10].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32290 $auto$simplemap.cc:126:simplemap_reduce$32284 $auto$simplemap.cc:38:simplemap_not$43991 $auto$simplemap.cc:38:simplemap_not$43992 $auto$alumacc.cc:485:replace_alu$15642.slice[8].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31414 $auto$simplemap.cc:267:simplemap_mux$31415 $auto$alumacc.cc:485:replace_alu$15084.slice[12].ccu2c_i $auto$simplemap.cc:126:simplemap_reduce$32285 $auto$simplemap.cc:38:simplemap_not$43993 $auto$simplemap.cc:38:simplemap_not$43994 $auto$alumacc.cc:485:replace_alu$15642.slice[10].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31416 $auto$simplemap.cc:38:simplemap_not$31733 $auto$alumacc.cc:485:replace_alu$15084.slice[14].ccu2c_i $auto$simplemap.cc:38:simplemap_not$26445 $auto$simplemap.cc:75:simplemap_bitop$33542 $auto$simplemap.cc:75:simplemap_bitop$49780 $auto$simplemap.cc:267:simplemap_mux$30868 $auto$simplemap.cc:267:simplemap_mux$30867 $auto$simplemap.cc:267:simplemap_mux$49449 $auto$simplemap.cc:126:simplemap_reduce$49446 $auto$simplemap.cc:75:simplemap_bitop$49447 $auto$simplemap.cc:267:simplemap_mux$30666 $auto$simplemap.cc:126:simplemap_reduce$26448 $auto$simplemap.cc:126:simplemap_reduce$32296 $auto$simplemap.cc:126:simplemap_reduce$32294 $auto$simplemap.cc:126:simplemap_reduce$32291 $auto$simplemap.cc:126:simplemap_reduce$32286 $auto$simplemap.cc:38:simplemap_not$43995 $auto$alumacc.cc:485:replace_alu$15642.slice[12].ccu2c_i $auto$simplemap.cc:267:simplemap_mux$31417 $auto$simplemap.cc:126:simplemap_reduce$31250 $auto$simplemap.cc:267:simplemap_mux$31454 $auto$ff.cc:266:slice$36989 $auto$simplemap.cc:126:simplemap_reduce$25192 $auto$simplemap.cc:75:simplemap_bitop$23434 $auto$simplemap.cc:75:simplemap_bitop$23433 $auto$simplemap.cc:267:simplemap_mux$30308 $auto$simplemap.cc:267:simplemap_mux$29674 $auto$simplemap.cc:267:simplemap_mux$29711 $auto$simplemap.cc:267:simplemap_mux$29950 $auto$simplemap.cc:267:simplemap_mux$30052 $auto$ff.cc:266:slice$37026 $auto$simplemap.cc:126:simplemap_reduce$17005 $auto$simplemap.cc:75:simplemap_bitop$23803 $auto$simplemap.cc:75:simplemap_bitop$23802 $auto$simplemap.cc:267:simplemap_mux$29757 $auto$simplemap.cc:267:simplemap_mux$26579 $auto$ff.cc:266:slice$36275 $auto$simplemap.cc:126:simplemap_reduce$31687 $auto$simplemap.cc:75:simplemap_bitop$24333 $auto$simplemap.cc:75:simplemap_bitop$24332 $auto$simplemap.cc:267:simplemap_mux$29777 $auto$simplemap.cc:267:simplemap_mux$29760 $auto$simplemap.cc:267:simplemap_mux$30051 $auto$simplemap.cc:267:simplemap_mux$30148 $auto$simplemap.cc:75:simplemap_bitop$23729 $auto$simplemap.cc:267:simplemap_mux$30406 $auto$simplemap.cc:267:simplemap_mux$30316 $auto$simplemap.cc:267:simplemap_mux$31341 $auto$simplemap.cc:267:simplemap_mux$31731 $auto$simplemap.cc:267:simplemap_mux$31683 $auto$simplemap.cc:267:simplemap_mux$33910 $auto$simplemap.cc:196:simplemap_lognot$33858 $auto$simplemap.cc:126:simplemap_reduce$33856 $auto$opt_expr.cc:617:replace_const_cells$52979 $auto$simplemap.cc:267:simplemap_mux$33354 $auto$simplemap.cc:267:simplemap_mux$33353 $auto$simplemap.cc:267:simplemap_mux$51106 $auto$simplemap.cc:267:simplemap_mux$33352 $auto$simplemap.cc:267:simplemap_mux$33389 $auto$simplemap.cc:267:simplemap_mux$33911 $auto$simplemap.cc:75:simplemap_bitop$51903 $auto$simplemap.cc:126:simplemap_reduce$51907 $auto$simplemap.cc:196:simplemap_lognot$33868 $auto$simplemap.cc:126:simplemap_reduce$33866 $auto$simplemap.cc:267:simplemap_mux$33918 $auto$ff.cc:266:slice$37006 $auto$simplemap.cc:126:simplemap_reduce$18520 $auto$simplemap.cc:75:simplemap_bitop$22362 $auto$simplemap.cc:267:simplemap_mux$51905 $auto$simplemap.cc:126:simplemap_reduce$51902 $auto$simplemap.cc:75:simplemap_bitop$51904 $auto$simplemap.cc:267:simplemap_mux$31585 $auto$simplemap.cc:267:simplemap_mux$31584 $auto$simplemap.cc:267:simplemap_mux$49789 $auto$simplemap.cc:126:simplemap_reduce$49786 $auto$simplemap.cc:75:simplemap_bitop$49787 $auto$simplemap.cc:267:simplemap_mux$49782 $auto$simplemap.cc:126:simplemap_reduce$49779 $auto$simplemap.cc:75:simplemap_bitop$49781 $auto$simplemap.cc:267:simplemap_mux$30208 $auto$simplemap.cc:267:simplemap_mux$30207 $auto$simplemap.cc:267:simplemap_mux$49032 $auto$simplemap.cc:126:simplemap_reduce$49029 $auto$simplemap.cc:75:simplemap_bitop$49030 $auto$simplemap.cc:267:simplemap_mux$29949 $auto$simplemap.cc:267:simplemap_mux$29676 $auto$simplemap.cc:267:simplemap_mux$29675 $auto$simplemap.cc:267:simplemap_mux$48749 $auto$simplemap.cc:126:simplemap_reduce$48746 $auto$simplemap.cc:75:simplemap_bitop$48747 $auto$simplemap.cc:267:simplemap_mux$29005
Found an SCC: $auto$simplemap.cc:267:simplemap_mux$33822 $auto$simplemap.cc:267:simplemap_mux$33821 $auto$ff.cc:266:slice$35461 $auto$opt_expr.cc:617:replace_const_cells$52895 $auto$ff.cc:266:slice$35463 $auto$simplemap.cc:126:simplemap_reduce$23138 $auto$ff.cc:266:slice$35462 $auto$simplemap.cc:75:simplemap_bitop$22356 $auto$simplemap.cc:126:simplemap_reduce$51850 $auto$simplemap.cc:75:simplemap_bitop$51852 $auto$simplemap.cc:75:simplemap_bitop$22388 $auto$opt_expr.cc:617:replace_const_cells$53663 $auto$simplemap.cc:75:simplemap_bitop$51868 $auto$simplemap.cc:75:simplemap_bitop$25457 $auto$simplemap.cc:267:simplemap_mux$51853 $auto$simplemap.cc:267:simplemap_mux$34008 $auto$simplemap.cc:267:simplemap_mux$31978 $auto$simplemap.cc:267:simplemap_mux$50288 $auto$simplemap.cc:75:simplemap_bitop$22921 $auto$simplemap.cc:196:simplemap_lognot$23142 $auto$simplemap.cc:126:simplemap_reduce$23140 $auto$simplemap.cc:126:simplemap_reduce$23137 $auto$simplemap.cc:38:simplemap_not$38551 $auto$ff.cc:266:slice$35460 $auto$simplemap.cc:126:simplemap_reduce$32569 $auto$simplemap.cc:75:simplemap_bitop$22357 $auto$simplemap.cc:267:simplemap_mux$34009 $auto$simplemap.cc:267:simplemap_mux$33500 $auto$ff.cc:266:slice$35035 $auto$dfflegalize.cc:941:flip_pol$57146 $auto$ff.cc:485:convert_ce_over_srst$57144 $auto$simplemap.cc:126:simplemap_reduce$22558 $auto$simplemap.cc:38:simplemap_not$41291 $auto$ff.cc:266:slice$35036 $auto$dfflegalize.cc:941:flip_pol$57150 $auto$ff.cc:485:convert_ce_over_srst$57148 $auto$ff.cc:266:slice$35037 $auto$dfflegalize.cc:941:flip_pol$57154 $auto$ff.cc:485:convert_ce_over_srst$57152 $auto$simplemap.cc:267:simplemap_mux$33549 $auto$simplemap.cc:126:simplemap_reduce$25278 $auto$simplemap.cc:126:simplemap_reduce$25275 $auto$simplemap.cc:75:simplemap_bitop$52677 $auto$simplemap.cc:75:simplemap_bitop$41630 $auto$simplemap.cc:75:simplemap_bitop$41627 $auto$simplemap.cc:75:simplemap_bitop$52684 $auto$simplemap.cc:75:simplemap_bitop$52678 $auto$simplemap.cc:75:simplemap_bitop$41632 $auto$simplemap.cc:38:simplemap_not$41617 $auto$simplemap.cc:75:simplemap_bitop$52683 $auto$simplemap.cc:75:simplemap_bitop$41625 $auto$simplemap.cc:267:simplemap_mux$33921 $auto$simplemap.cc:267:simplemap_mux$33541 $auto$simplemap.cc:75:simplemap_bitop$51859 $auto$simplemap.cc:75:simplemap_bitop$22389 $auto$simplemap.cc:75:simplemap_bitop$22399 $auto$simplemap.cc:267:simplemap_mux$33823 $auto$simplemap.cc:267:simplemap_mux$51860 $auto$simplemap.cc:126:simplemap_reduce$51857 $auto$simplemap.cc:75:simplemap_bitop$51858 $auto$simplemap.cc:267:simplemap_mux$34007 $auto$simplemap.cc:267:simplemap_mux$33557 $auto$simplemap.cc:267:simplemap_mux$33548 $auto$simplemap.cc:267:simplemap_mux$33539 $auto$simplemap.cc:196:simplemap_lognot$22563 $auto$simplemap.cc:126:simplemap_reduce$22561 $auto$simplemap.cc:126:simplemap_reduce$22559 $auto$opt_expr.cc:617:replace_const_cells$52935 $auto$ff.cc:266:slice$35038 $auto$dfflegalize.cc:941:flip_pol$57158 $auto$ff.cc:485:convert_ce_over_srst$57156 $auto$simplemap.cc:126:simplemap_reduce$33013 $auto$simplemap.cc:75:simplemap_bitop$22593 $auto$simplemap.cc:267:simplemap_mux$34010 $auto$simplemap.cc:267:simplemap_mux$33830 $auto$simplemap.cc:267:simplemap_mux$33829 $auto$simplemap.cc:267:simplemap_mux$33828 $auto$simplemap.cc:267:simplemap_mux$51870 $auto$simplemap.cc:126:simplemap_reduce$51864 $auto$simplemap.cc:75:simplemap_bitop$51869 $auto$simplemap.cc:267:simplemap_mux$33827 $auto$simplemap.cc:75:simplemap_bitop$22398 $auto$simplemap.cc:38:simplemap_not$22397 $auto$simplemap.cc:267:simplemap_mux$33848 $auto$simplemap.cc:267:simplemap_mux$33825 $auto$simplemap.cc:267:simplemap_mux$33824 $auto$simplemap.cc:75:simplemap_bitop$22470 $auto$simplemap.cc:38:simplemap_not$25280 $auto$simplemap.cc:75:simplemap_bitop$25279 $auto$simplemap.cc:38:simplemap_not$25273 $auto$simplemap.cc:75:simplemap_bitop$52685 $auto$simplemap.cc:75:simplemap_bitop$52679 $auto$simplemap.cc:75:simplemap_bitop$52680
Found an SCC: $auto$simplemap.cc:75:simplemap_bitop$52053 $auto$simplemap.cc:267:simplemap_mux$34230 $auto$opt_expr.cc:617:replace_const_cells$53103 $auto$simplemap.cc:126:simplemap_reduce$17022 $auto$simplemap.cc:126:simplemap_reduce$31715 $auto$ff.cc:266:slice$36004 $auto$ff.cc:479:convert_ce_over_srst$57314 $auto$simplemap.cc:267:simplemap_mux$52055
Found an SCC: $auto$ff.cc:266:slice$37414 $auto$dfflegalize.cc:941:flip_pol$57734 $auto$ff.cc:266:slice$37413 $auto$dfflegalize.cc:941:flip_pol$57732 $auto$ff.cc:266:slice$37412 $auto$dfflegalize.cc:941:flip_pol$57730 $auto$ff.cc:266:slice$37411 $auto$dfflegalize.cc:941:flip_pol$57728 $auto$ff.cc:266:slice$37410 $auto$dfflegalize.cc:941:flip_pol$57726 $auto$ff.cc:266:slice$37409 $auto$dfflegalize.cc:941:flip_pol$57724 $auto$ff.cc:266:slice$37408 $auto$dfflegalize.cc:941:flip_pol$57722 $auto$ff.cc:266:slice$37407 $auto$dfflegalize.cc:941:flip_pol$57720 $auto$ff.cc:266:slice$37406 $auto$dfflegalize.cc:941:flip_pol$57718 $auto$ff.cc:266:slice$37405 $auto$dfflegalize.cc:941:flip_pol$57716 $auto$ff.cc:266:slice$37404 $auto$dfflegalize.cc:941:flip_pol$57714 $auto$ff.cc:266:slice$37403 $auto$dfflegalize.cc:941:flip_pol$57712 $auto$ff.cc:266:slice$37402 $auto$dfflegalize.cc:941:flip_pol$57710 $auto$ff.cc:266:slice$37401 $auto$dfflegalize.cc:941:flip_pol$57708 $auto$ff.cc:266:slice$37400 $auto$dfflegalize.cc:941:flip_pol$57706 $auto$ff.cc:266:slice$37399 $auto$dfflegalize.cc:941:flip_pol$57704 $auto$ff.cc:266:slice$37398 $auto$dfflegalize.cc:941:flip_pol$57702 $auto$ff.cc:266:slice$37397 $auto$dfflegalize.cc:941:flip_pol$57700 $auto$ff.cc:266:slice$37396 $auto$dfflegalize.cc:941:flip_pol$57698 $auto$ff.cc:266:slice$37395 $auto$dfflegalize.cc:941:flip_pol$57696 $auto$ff.cc:266:slice$37394 $auto$dfflegalize.cc:941:flip_pol$57694 $auto$ff.cc:266:slice$37393 $auto$dfflegalize.cc:941:flip_pol$57692 $auto$ff.cc:266:slice$37392 $auto$dfflegalize.cc:941:flip_pol$57690 $auto$ff.cc:266:slice$37391 $auto$dfflegalize.cc:941:flip_pol$57688 $auto$ff.cc:266:slice$37390 $auto$dfflegalize.cc:941:flip_pol$57686 $auto$ff.cc:266:slice$37389 $auto$dfflegalize.cc:941:flip_pol$57684 $auto$ff.cc:266:slice$37388 $auto$dfflegalize.cc:941:flip_pol$57682 $auto$ff.cc:266:slice$37387 $auto$dfflegalize.cc:941:flip_pol$57680 $auto$ff.cc:266:slice$37386 $auto$dfflegalize.cc:941:flip_pol$57678 $auto$ff.cc:266:slice$37385 $auto$dfflegalize.cc:941:flip_pol$57676 $auto$ff.cc:266:slice$37384 $auto$dfflegalize.cc:941:flip_pol$57674 $auto$alumacc.cc:485:replace_alu$15043.slice[30].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[28].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[26].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[24].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[22].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[20].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[18].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[16].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[14].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[12].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[10].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[8].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[6].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[4].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[2].ccu2c_i $auto$alumacc.cc:485:replace_alu$15043.slice[0].ccu2c_i $auto$ff.cc:266:slice$37383 $auto$dfflegalize.cc:941:flip_pol$57672 $auto$simplemap.cc:126:simplemap_reduce$16825 $auto$simplemap.cc:38:simplemap_not$31599
Found an SCC: $auto$ff.cc:266:slice$37317 $auto$dfflegalize.cc:941:flip_pol$57670 $auto$ff.cc:266:slice$37316 $auto$dfflegalize.cc:941:flip_pol$57668 $auto$ff.cc:266:slice$37315 $auto$dfflegalize.cc:941:flip_pol$57666 $auto$ff.cc:266:slice$37314 $auto$dfflegalize.cc:941:flip_pol$57664 $auto$ff.cc:266:slice$37313 $auto$dfflegalize.cc:941:flip_pol$57662 $auto$ff.cc:266:slice$37312 $auto$dfflegalize.cc:941:flip_pol$57660 $auto$ff.cc:266:slice$37311 $auto$dfflegalize.cc:941:flip_pol$57658 $auto$ff.cc:266:slice$37310 $auto$dfflegalize.cc:941:flip_pol$57656 $auto$ff.cc:266:slice$37309 $auto$dfflegalize.cc:941:flip_pol$57654 $auto$ff.cc:266:slice$37308 $auto$dfflegalize.cc:941:flip_pol$57652 $auto$ff.cc:266:slice$37307 $auto$dfflegalize.cc:941:flip_pol$57650 $auto$ff.cc:266:slice$37306 $auto$dfflegalize.cc:941:flip_pol$57648 $auto$ff.cc:266:slice$37305 $auto$dfflegalize.cc:941:flip_pol$57646 $auto$ff.cc:266:slice$37304 $auto$dfflegalize.cc:941:flip_pol$57644 $auto$ff.cc:266:slice$37303 $auto$dfflegalize.cc:941:flip_pol$57642 $auto$ff.cc:266:slice$37302 $auto$dfflegalize.cc:941:flip_pol$57640 $auto$ff.cc:266:slice$37301 $auto$dfflegalize.cc:941:flip_pol$57638 $auto$ff.cc:266:slice$37300 $auto$dfflegalize.cc:941:flip_pol$57636 $auto$ff.cc:266:slice$37299 $auto$dfflegalize.cc:941:flip_pol$57634 $auto$ff.cc:266:slice$37298 $auto$dfflegalize.cc:941:flip_pol$57632 $auto$ff.cc:266:slice$37297 $auto$dfflegalize.cc:941:flip_pol$57630 $auto$ff.cc:266:slice$37296 $auto$dfflegalize.cc:941:flip_pol$57628 $auto$ff.cc:266:slice$37295 $auto$dfflegalize.cc:941:flip_pol$57626 $auto$ff.cc:266:slice$37294 $auto$dfflegalize.cc:941:flip_pol$57624 $auto$ff.cc:266:slice$37293 $auto$dfflegalize.cc:941:flip_pol$57622 $auto$ff.cc:266:slice$37292 $auto$dfflegalize.cc:941:flip_pol$57620 $auto$ff.cc:266:slice$37291 $auto$dfflegalize.cc:941:flip_pol$57618 $auto$ff.cc:266:slice$37290 $auto$dfflegalize.cc:941:flip_pol$57616 $auto$ff.cc:266:slice$37289 $auto$dfflegalize.cc:941:flip_pol$57614 $auto$ff.cc:266:slice$37288 $auto$dfflegalize.cc:941:flip_pol$57612 $auto$ff.cc:266:slice$37287 $auto$dfflegalize.cc:941:flip_pol$57610 $auto$alumacc.cc:485:replace_alu$15059.slice[30].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[28].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[26].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[24].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[22].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[20].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[18].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[16].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[14].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[12].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[10].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[8].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[6].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[4].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[2].ccu2c_i $auto$alumacc.cc:485:replace_alu$15059.slice[0].ccu2c_i $auto$ff.cc:266:slice$37286 $auto$dfflegalize.cc:941:flip_pol$57608 $auto$simplemap.cc:126:simplemap_reduce$16827 $auto$simplemap.cc:38:simplemap_not$32228
Found an SCC: $auto$ff.cc:266:slice$37123 $auto$dfflegalize.cc:941:flip_pol$57542 $auto$ff.cc:266:slice$37122 $auto$dfflegalize.cc:941:flip_pol$57540 $auto$ff.cc:266:slice$37121 $auto$dfflegalize.cc:941:flip_pol$57538 $auto$ff.cc:266:slice$37120 $auto$dfflegalize.cc:941:flip_pol$57536 $auto$ff.cc:266:slice$37119 $auto$dfflegalize.cc:941:flip_pol$57534 $auto$ff.cc:266:slice$37118 $auto$dfflegalize.cc:941:flip_pol$57532 $auto$ff.cc:266:slice$37117 $auto$dfflegalize.cc:941:flip_pol$57530 $auto$ff.cc:266:slice$37116 $auto$dfflegalize.cc:941:flip_pol$57528 $auto$ff.cc:266:slice$37115 $auto$dfflegalize.cc:941:flip_pol$57526 $auto$ff.cc:266:slice$37114 $auto$dfflegalize.cc:941:flip_pol$57524 $auto$ff.cc:266:slice$37113 $auto$dfflegalize.cc:941:flip_pol$57522 $auto$ff.cc:266:slice$37112 $auto$dfflegalize.cc:941:flip_pol$57520 $auto$ff.cc:266:slice$37111 $auto$dfflegalize.cc:941:flip_pol$57518 $auto$ff.cc:266:slice$37110 $auto$dfflegalize.cc:941:flip_pol$57516 $auto$ff.cc:266:slice$37109 $auto$dfflegalize.cc:941:flip_pol$57514 $auto$ff.cc:266:slice$37108 $auto$dfflegalize.cc:941:flip_pol$57512 $auto$ff.cc:266:slice$37107 $auto$dfflegalize.cc:941:flip_pol$57510 $auto$ff.cc:266:slice$37106 $auto$dfflegalize.cc:941:flip_pol$57508 $auto$ff.cc:266:slice$37105 $auto$dfflegalize.cc:941:flip_pol$57506 $auto$ff.cc:266:slice$37104 $auto$dfflegalize.cc:941:flip_pol$57504 $auto$ff.cc:266:slice$37103 $auto$dfflegalize.cc:941:flip_pol$57502 $auto$ff.cc:266:slice$37102 $auto$dfflegalize.cc:941:flip_pol$57500 $auto$ff.cc:266:slice$37101 $auto$dfflegalize.cc:941:flip_pol$57498 $auto$ff.cc:266:slice$37100 $auto$dfflegalize.cc:941:flip_pol$57496 $auto$ff.cc:266:slice$37099 $auto$dfflegalize.cc:941:flip_pol$57494 $auto$ff.cc:266:slice$37098 $auto$dfflegalize.cc:941:flip_pol$57492 $auto$ff.cc:266:slice$37097 $auto$dfflegalize.cc:941:flip_pol$57490 $auto$ff.cc:266:slice$37096 $auto$dfflegalize.cc:941:flip_pol$57488 $auto$ff.cc:266:slice$37095 $auto$dfflegalize.cc:941:flip_pol$57486 $auto$ff.cc:266:slice$37094 $auto$dfflegalize.cc:941:flip_pol$57484 $auto$ff.cc:266:slice$37093 $auto$dfflegalize.cc:941:flip_pol$57482 $auto$simplemap.cc:38:simplemap_not$23964 $auto$alumacc.cc:485:replace_alu$15079.slice[30].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[28].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[26].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[24].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[22].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[20].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[18].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[16].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[14].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[12].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[10].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[8].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[6].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[4].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[2].ccu2c_i $auto$alumacc.cc:485:replace_alu$15079.slice[0].ccu2c_i $auto$ff.cc:266:slice$37092 $auto$dfflegalize.cc:941:flip_pol$57480 $auto$simplemap.cc:126:simplemap_reduce$16832
Found an SCC: $auto$ff.cc:266:slice$37220 $auto$dfflegalize.cc:941:flip_pol$57606 $auto$ff.cc:266:slice$37219 $auto$dfflegalize.cc:941:flip_pol$57604 $auto$ff.cc:266:slice$37218 $auto$dfflegalize.cc:941:flip_pol$57602 $auto$ff.cc:266:slice$37217 $auto$dfflegalize.cc:941:flip_pol$57600 $auto$ff.cc:266:slice$37216 $auto$dfflegalize.cc:941:flip_pol$57598 $auto$ff.cc:266:slice$37215 $auto$dfflegalize.cc:941:flip_pol$57596 $auto$ff.cc:266:slice$37214 $auto$dfflegalize.cc:941:flip_pol$57594 $auto$ff.cc:266:slice$37213 $auto$dfflegalize.cc:941:flip_pol$57592 $auto$ff.cc:266:slice$37212 $auto$dfflegalize.cc:941:flip_pol$57590 $auto$ff.cc:266:slice$37211 $auto$dfflegalize.cc:941:flip_pol$57588 $auto$ff.cc:266:slice$37210 $auto$dfflegalize.cc:941:flip_pol$57586 $auto$ff.cc:266:slice$37209 $auto$dfflegalize.cc:941:flip_pol$57584 $auto$ff.cc:266:slice$37208 $auto$dfflegalize.cc:941:flip_pol$57582 $auto$ff.cc:266:slice$37207 $auto$dfflegalize.cc:941:flip_pol$57580 $auto$ff.cc:266:slice$37206 $auto$dfflegalize.cc:941:flip_pol$57578 $auto$ff.cc:266:slice$37205 $auto$dfflegalize.cc:941:flip_pol$57576 $auto$ff.cc:266:slice$37204 $auto$dfflegalize.cc:941:flip_pol$57574 $auto$ff.cc:266:slice$37203 $auto$dfflegalize.cc:941:flip_pol$57572 $auto$ff.cc:266:slice$37202 $auto$dfflegalize.cc:941:flip_pol$57570 $auto$ff.cc:266:slice$37201 $auto$dfflegalize.cc:941:flip_pol$57568 $auto$ff.cc:266:slice$37200 $auto$dfflegalize.cc:941:flip_pol$57566 $auto$ff.cc:266:slice$37199 $auto$dfflegalize.cc:941:flip_pol$57564 $auto$ff.cc:266:slice$37198 $auto$dfflegalize.cc:941:flip_pol$57562 $auto$ff.cc:266:slice$37197 $auto$dfflegalize.cc:941:flip_pol$57560 $auto$ff.cc:266:slice$37196 $auto$dfflegalize.cc:941:flip_pol$57558 $auto$ff.cc:266:slice$37195 $auto$dfflegalize.cc:941:flip_pol$57556 $auto$ff.cc:266:slice$37194 $auto$dfflegalize.cc:941:flip_pol$57554 $auto$ff.cc:266:slice$37193 $auto$dfflegalize.cc:941:flip_pol$57552 $auto$ff.cc:266:slice$37192 $auto$dfflegalize.cc:941:flip_pol$57550 $auto$ff.cc:266:slice$37191 $auto$dfflegalize.cc:941:flip_pol$57548 $auto$ff.cc:266:slice$37190 $auto$dfflegalize.cc:941:flip_pol$57546 $auto$simplemap.cc:38:simplemap_not$26446 $auto$alumacc.cc:485:replace_alu$15069.slice[30].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[28].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[26].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[24].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[22].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[20].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[18].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[16].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[14].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[12].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[10].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[8].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[6].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[4].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[2].ccu2c_i $auto$alumacc.cc:485:replace_alu$15069.slice[0].ccu2c_i $auto$ff.cc:266:slice$37189 $auto$dfflegalize.cc:941:flip_pol$57544 $auto$simplemap.cc:126:simplemap_reduce$16830
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54804 $auto$ff.cc:266:slice$54803 $auto$simplemap.cc:126:simplemap_reduce$54809
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54811 $auto$ff.cc:266:slice$54810 $auto$simplemap.cc:126:simplemap_reduce$54816
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54818 $auto$ff.cc:266:slice$54817 $auto$simplemap.cc:126:simplemap_reduce$54823
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54832 $auto$ff.cc:266:slice$54831 $auto$simplemap.cc:126:simplemap_reduce$54837
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54839 $auto$ff.cc:266:slice$54838 $auto$simplemap.cc:126:simplemap_reduce$54844
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54846 $auto$ff.cc:266:slice$54845 $auto$simplemap.cc:126:simplemap_reduce$54851
Found an SCC: $auto$opt_dff.cc:248:combine_resets$56239 $auto$ff.cc:266:slice$56238 $auto$simplemap.cc:126:simplemap_reduce$56244
Found an SCC: $auto$opt_dff.cc:248:combine_resets$56246 $auto$ff.cc:266:slice$56245 $auto$simplemap.cc:126:simplemap_reduce$56251
Found an SCC: $auto$ff.cc:266:slice$34972 $auto$ff.cc:266:slice$34966 $auto$ff.cc:266:slice$34965 $auto$simplemap.cc:167:logic_reduce$22651 $auto$ff.cc:266:slice$34967 $auto$ff.cc:266:slice$34968 $auto$simplemap.cc:167:logic_reduce$22652 $auto$ff.cc:266:slice$34969 $auto$ff.cc:266:slice$34970 $auto$simplemap.cc:167:logic_reduce$22663 $auto$simplemap.cc:167:logic_reduce$22653 $auto$ff.cc:266:slice$34971 $auto$simplemap.cc:167:logic_reduce$22654 $auto$ff.cc:266:slice$34973 $auto$ff.cc:266:slice$34974 $auto$simplemap.cc:167:logic_reduce$22664 $auto$simplemap.cc:167:logic_reduce$22655 $auto$ff.cc:266:slice$34975 $auto$ff.cc:266:slice$34976 $auto$simplemap.cc:167:logic_reduce$22656 $auto$ff.cc:266:slice$34977 $auto$ff.cc:266:slice$34978 $auto$simplemap.cc:167:logic_reduce$22669 $auto$simplemap.cc:167:logic_reduce$22665 $auto$simplemap.cc:167:logic_reduce$22657 $auto$ff.cc:266:slice$34979 $auto$ff.cc:266:slice$34980 $auto$simplemap.cc:167:logic_reduce$22658 $auto$ff.cc:266:slice$34981 $auto$ff.cc:266:slice$34982 $auto$simplemap.cc:167:logic_reduce$22666 $auto$simplemap.cc:167:logic_reduce$22659 $auto$ff.cc:266:slice$34983 $auto$ff.cc:266:slice$34984 $auto$simplemap.cc:167:logic_reduce$22670 $auto$simplemap.cc:167:logic_reduce$22660 $auto$ff.cc:266:slice$34985 $auto$simplemap.cc:38:simplemap_not$33014 $auto$simplemap.cc:75:simplemap_bitop$22648 $auto$simplemap.cc:167:logic_reduce$22674 $auto$simplemap.cc:167:logic_reduce$22672 $auto$simplemap.cc:167:logic_reduce$22668 $auto$simplemap.cc:167:logic_reduce$22662 $auto$simplemap.cc:167:logic_reduce$22650 $auto$ff.cc:266:slice$34964 $auto$simplemap.cc:126:simplemap_reduce$33018
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54853 $auto$ff.cc:266:slice$54852 $auto$simplemap.cc:126:simplemap_reduce$54858
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54860 $auto$ff.cc:266:slice$54859 $auto$simplemap.cc:126:simplemap_reduce$54865
Found an SCC: $auto$ff.cc:266:slice$36950 $auto$ff.cc:266:slice$36949 $auto$simplemap.cc:167:logic_reduce$24523 $auto$ff.cc:266:slice$36948 $auto$ff.cc:266:slice$36947 $auto$simplemap.cc:167:logic_reduce$24530 $auto$simplemap.cc:167:logic_reduce$24522 $auto$ff.cc:266:slice$36946 $auto$ff.cc:266:slice$36945 $auto$simplemap.cc:167:logic_reduce$24521 $auto$ff.cc:266:slice$36944 $auto$ff.cc:266:slice$36943 $auto$simplemap.cc:167:logic_reduce$24537 $auto$simplemap.cc:167:logic_reduce$24534 $auto$simplemap.cc:167:logic_reduce$24529 $auto$simplemap.cc:167:logic_reduce$24520 $auto$ff.cc:266:slice$36942 $auto$ff.cc:266:slice$36941 $auto$simplemap.cc:167:logic_reduce$24519 $auto$ff.cc:266:slice$36940 $auto$ff.cc:266:slice$36939 $auto$simplemap.cc:167:logic_reduce$24528 $auto$simplemap.cc:167:logic_reduce$24518 $auto$ff.cc:266:slice$36938 $auto$ff.cc:266:slice$36937 $auto$simplemap.cc:167:logic_reduce$24517 $auto$ff.cc:266:slice$36936 $auto$ff.cc:266:slice$36935 $auto$simplemap.cc:167:logic_reduce$24533 $auto$simplemap.cc:167:logic_reduce$24527 $auto$simplemap.cc:167:logic_reduce$24516 $auto$ff.cc:266:slice$36934 $auto$ff.cc:266:slice$36933 $auto$simplemap.cc:167:logic_reduce$24515 $auto$ff.cc:266:slice$36932 $auto$ff.cc:266:slice$36931 $auto$simplemap.cc:167:logic_reduce$24526 $auto$simplemap.cc:167:logic_reduce$24514 $auto$ff.cc:266:slice$36930 $auto$ff.cc:266:slice$36929 $auto$simplemap.cc:167:logic_reduce$24513 $auto$ff.cc:266:slice$36928 $auto$ff.cc:266:slice$36927 $auto$simplemap.cc:196:simplemap_lognot$24540 $auto$simplemap.cc:167:logic_reduce$24539 $auto$simplemap.cc:167:logic_reduce$24536 $auto$simplemap.cc:167:logic_reduce$24532 $auto$simplemap.cc:167:logic_reduce$24525 $auto$simplemap.cc:167:logic_reduce$24512 $auto$ff.cc:266:slice$36926 $auto$simplemap.cc:126:simplemap_reduce$30631
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54796 $auto$ff.cc:266:slice$54795 $auto$simplemap.cc:126:simplemap_reduce$54801
Found an SCC: $auto$opt_dff.cc:248:combine_resets$54825 $auto$ff.cc:266:slice$54824 $auto$simplemap.cc:126:simplemap_reduce$54830
Found an SCC: $auto$ff.cc:266:slice$37695 $auto$simplemap.cc:126:simplemap_reduce$16971
Found 22 SCCs in module colorlite.
Found 22 SCCs.

3.43.6. Executing ABC9_OPS pass (helper functions for ABC9).

3.43.7. Executing PROC pass (convert processes to netlists).

3.43.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.43.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.43.7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.43.7.4. Executing PROC_INIT pass (extract init attributes).

3.43.7.5. Executing PROC_ARST pass (detect async resets in processes).

3.43.7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.43.7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.43.7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.43.7.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.43.7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.43.7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.43.7.12. Executing OPT_EXPR pass (perform const folding).

3.43.8. Executing TECHMAP pass (map to technology primitives).

3.43.8.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~164 debug messages>

3.43.9. Executing OPT pass (performing simple optimizations).

3.43.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

3.43.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

3.43.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.43.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

3.43.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

3.43.9.6. Executing OPT_DFF pass (perform DFF optimizations).

3.43.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

3.43.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

3.43.9.9. Finished OPT passes. (There is nothing left to do.)

3.43.10. Executing TECHMAP pass (map to technology primitives).

3.43.10.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

3.43.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~179 debug messages>

3.43.11. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

3.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

3.43.13. Executing ABC9_OPS pass (helper functions for ABC9).

3.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

3.43.15. Executing TECHMAP pass (map to technology primitives).

3.43.15.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.43.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~203 debug messages>

3.43.16. Executing OPT pass (performing simple optimizations).

3.43.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.
<suppressed ~18 debug messages>

3.43.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

3.43.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.43.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.43.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.43.16.6. Executing OPT_DFF pass (perform DFF optimizations).

3.43.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

3.43.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.43.16.9. Rerunning OPT passes. (Maybe there is more to do..)

3.43.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlite..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.43.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlite.
Performed a total of 0 changes.

3.43.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlite'.
Removed a total of 0 cells.

3.43.16.13. Executing OPT_DFF pass (perform DFF optimizations).

3.43.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlite..

3.43.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlite.

3.43.16.16. Finished OPT passes. (There is nothing left to do.)

3.43.17. Executing AIGMAP pass (map logic to AIG).
Module colorlite: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

3.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlite: replaced 8943 cells with 55278 new cells, skipped 7947 cells.
  replaced 4 cell types:
    2093 $_OR_
    2288 $_XOR_
     261 $_ORNOT_
    4301 $_MUX_
  not replaced 15 cell types:
    1252 $_NOT_
    1908 $_AND_
    3663 TRELLIS_FF
       1 TRELLIS_IO
       1 EHXPLLL
       1 USRMCLK
      11 DELAYG
       5 IDDRX1F
       6 ODDRX1F
     748 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       6 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
       6 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
     169 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
       1 $__ABC9_SCC_BREAKER
     169 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp

3.43.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

3.43.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

3.43.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 24029 AND gates and 67954 wires from module `colorlite' to a netlist network with 4407 inputs and 4509 outputs.

3.43.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

3.43.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4407/   4509  and =   17442  lev =   99 (3.80)  mem = 0.50 MB  box = 923  bb = 175
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4407/   4509  and =   18844  lev =   47 (2.11)  mem = 0.52 MB  ch = 2284  box = 916  bb = 175
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   18844.  Ch =  2040.  Total mem =    6.05 MB. Peak cut mem =    0.32 MB.
ABC: P:  Del = 5405.00.  Ar =   14866.0.  Edge =    20171.  Cut =   307091.  T =     0.04 sec
ABC: P:  Del = 5405.00.  Ar =   14813.0.  Edge =    20052.  Cut =   299817.  T =     0.04 sec
ABC: P:  Del = 5405.00.  Ar =    4711.0.  Edge =    14773.  Cut =   509267.  T =     0.07 sec
ABC: F:  Del = 5398.00.  Ar =    4254.0.  Edge =    13973.  Cut =   476730.  T =     0.07 sec
ABC: A:  Del = 5398.00.  Ar =    4146.0.  Edge =    12602.  Cut =   435609.  T =     0.09 sec
ABC: A:  Del = 5398.00.  Ar =    4117.0.  Edge =    12575.  Cut =   478021.  T =     0.09 sec
ABC: Total time =     0.39 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4407/   4509  and =   14305  lev =   41 (1.99)  mem = 0.47 MB  box = 916  bb = 175
ABC: Mapping (K=7)  :  lut =   3719  edge =   12300  lev =   11 (1.10)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   41  mem = 0.21 MB
ABC: LUT = 3719 : 2=930 25.0 %  3=1003 27.0 %  4=1513 40.7 %  5=262 7.0 %  6=8 0.2 %  7=3 0.1 %  Ave = 3.31
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.25 seconds, total: 3.25 seconds

3.43.18.6. Executing AIGER frontend.
<suppressed ~17851 debug messages>
Removed 22121 unused cells and 42681 unused wires.

3.43.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3785
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      741
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        6
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:      169
ABC RESULTS:           input signals:      505
ABC RESULTS:          output signals:     1122
Removing temp directory.

3.43.19. Executing TECHMAP pass (map to technology primitives).

3.43.19.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

3.43.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000010110 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~1113 debug messages>
Removed 719 unused cells and 80981 unused wires.

3.44. Executing TECHMAP pass (map to technology primitives).

3.44.1. Executing Verilog-2005 frontend: /Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/Users/benchoi/Tools/oss-cad-suite/libexec/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$ab6f4b4719071c06754cefbbd4d697541e400020\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$6ab3ecbc5952b97a9810672c39b07abb91775293\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$d497222f59d990d3f689ed9c6ac453ecc8a2f4b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$ea79e410ad0f4fc3326666c891e1f3992816d636\$lut for cells of type $lut.
Using template $paramod$3b383aa74b05b60cb9cabc0ba0eca4dea92c2b33\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$e9ae0dbccfb677c6123a492e37335d61f42e19d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$642057a644ad6b68174caacdebfdbe05bb89181b\$lut for cells of type $lut.
Using template $paramod$a56a39c0f6a5a7dc6beed165205ecc9aaf916f10\$lut for cells of type $lut.
Using template $paramod$c79843a7a21eda73c585e76a35dd51b0a4d6fd36\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$5637f6366c0fa622e75f886ee59706323e5fe6fc\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$6c51c1ba6c39f0c09b896d52432b366f116bd3c1\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$40a97e6157caaddfdadfcfd70be31a8018e755bd\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$f834d040d87c7a3f7073c31fa0af0f44b6c87c4a\$lut for cells of type $lut.
Using template $paramod$a707fff23748f6aa14ef55b3ae1f771b0f87b0eb\$lut for cells of type $lut.
Using template $paramod$73fa123d4e998915e6841f8ad26229877a44d135\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$024f437069ede126a08cbaf2540201977a378569\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$aaec4449e57fff312160fc00e87632e94e831c63\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$61275b6af3329ace79359bba0956c2ca01aa635c\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$9c431b511c06506f9a1ef92ce73352313a62b2bd\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$abab4f7b12c284cd2b5c9f1fe25ef0fbdac6c245\$lut for cells of type $lut.
Using template $paramod$e91b01f9349714d55057bc22c604be26aa38a50d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$55c8b41162bae9ccba9478b8f5fd17695513cc6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$fd31870bbd1ef08accecc9b9af24d1092daf239b\$lut for cells of type $lut.
Using template $paramod$50dcf811e6afc08bdecf9a232a74fde42e7b925e\$lut for cells of type $lut.
Using template $paramod$edb78bf6097bd1610bf429917d83de43c0242af1\$lut for cells of type $lut.
Using template $paramod$9dfe2a25d99d8640a9f67a2438aaca85b684d257\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$c05a6c1335f572f3643a9039a0c093a675aa66ad\$lut for cells of type $lut.
Using template $paramod$5b306528905d0dbd2ebfd371e9dc37e6664abada\$lut for cells of type $lut.
Using template $paramod$5d2905e50580f95d41d27ed3cea70fdd18a5db01\$lut for cells of type $lut.
Using template $paramod$d3dbec834b83515fe8fbd5556b7a8e1a9b8a2074\$lut for cells of type $lut.
Using template $paramod$4a2e863a4e539d95e062064aecad8fc09a7aa362\$lut for cells of type $lut.
Using template $paramod$f39a9ad3ca414bdfaea5de83f2ded72e5f802ca7\$lut for cells of type $lut.
Using template $paramod$c18b85b841c33765c2dca334b93e4cc974e9d8f0\$lut for cells of type $lut.
Using template $paramod$824ebdbfd4c90cb6f5290fb3b0198a4ac3354581\$lut for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod$411456c818123bb6bf92dc678013eaca36b016e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$977fddf6069a17a00d133624ddc52311321d5c54\$lut for cells of type $lut.
Using template $paramod$a8ff24295e45aabda71972c6a839bf0640df5e86\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$87439f8101778332c6dab2c973e8a02702892cb7\$lut for cells of type $lut.
Using template $paramod$72043e0aa7fa64cb454e3c2ca3dbe1636171896a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$78fada0979e8d27a72776e275ca488aaf1042846\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$30601a7d119562281e6057222b4358007f5e1cde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$27331a24b2c1dcbe1b3eefac456a3f892f3b23d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$fc95386f98535817948df46753c9bc969f36e51f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$ca2532991f2c847ac990e1deeca1e91108bc2da0\$lut for cells of type $lut.
Using template $paramod$b3b5cad4a8d1fcdc5e4c7aa27a4d43090669fc00\$lut for cells of type $lut.
Using template $paramod$4c3441b69c955b9dc81501dc0432ef048c815b84\$lut for cells of type $lut.
Using template $paramod$e590b9fb2eeda322debdb6a1dd18102c5ff35ddb\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$25445fb9dd8fc77490980c6bd2e9dbc53c6e84a5\$lut for cells of type $lut.
Using template $paramod$f9b07159f0b2b2c55b0269e6dd95e01802595872\$lut for cells of type $lut.
Using template $paramod$529baf23c57d5ed871d62e547aaaa8bb53e364ce\$lut for cells of type $lut.
Using template $paramod$e1a8cceddd048948bf3780b8577fd0e02a0305bb\$lut for cells of type $lut.
Using template $paramod$530ebb2f06d8e4ea8619e32707682a440d2dba53\$lut for cells of type $lut.
Using template $paramod$39a0ca6a1dfcbdd1bc8a8dad46ca1c613c166624\$lut for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$b2b81edcc33c34b1742d2b2203de8702a40e7379\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$861750984ac6db91b43268b1543d519f3e2b5c9f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$9df1e53c116646719f493df1ff6801cf34ec8402\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111110 for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$d77ed6ee97ee637e059d4c865314c2fbcd7e2b1c\$lut for cells of type $lut.
Using template $paramod$8c7278cdec599cbc2866d6fba884b16264e2dde5\$lut for cells of type $lut.
Using template $paramod$a067ca065a0e8fdac308d6893e69914865d54ec4\$lut for cells of type $lut.
Using template $paramod$a010528dfa56506a075642ed88f758b6719a77f1\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$810e0f22d547104f8208898922f6ac2444aeece7\$lut for cells of type $lut.
Using template $paramod$aee3229348caee8521584f0cf6c95e44399ec845\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$5c6bc258377827df3257d2ecbf87d53a2377fcda\$lut for cells of type $lut.
Using template $paramod$535894650e163be6d7ba33c318478229111914d3\$lut for cells of type $lut.
Using template $paramod$b09178ebfdd9aec77ff7ffcac1a4f6a0069a762f\$lut for cells of type $lut.
Using template $paramod$b1128151ad1a1d3b0b61e932075d017c41a15255\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$e87bbc8cd58cfcbff1dd0ffa2b63b741530968d5\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod$8d174eaa0d3f16b960f074f74ea073ae90611ed3\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$5b636801cd8c0464565cdeac73a9093ab9447b35\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001001 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$694f8b9c249611f04c04e213871571108b74cf86\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$0379de7331749c8fff95d21832911292af4fff21\$lut for cells of type $lut.
Using template $paramod$33844396c65e360198a3f6cab98eb67cf799695c\$lut for cells of type $lut.
Using template $paramod$d649e414baeebfe103db334645e031cbdccc47aa\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$9a7e04f5a871ec3543727abf01a41cafb4311d3b\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$ad68bd8535e2c70e3d27b9f390e7ef488a7c86fb\$lut for cells of type $lut.
Using template $paramod$37234852eb0c8ea71de4204b1da27c1a3eef3353\$lut for cells of type $lut.
Using template $paramod$1780bd352ec1af971e2f8a4e64b861091a94595b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$7a09c632ebd39a203628a04507a2df81de3ade57\$lut for cells of type $lut.
Using template $paramod$640f0b255c4baeb1d5ed3ee07d5b4acf52609838\$lut for cells of type $lut.
Using template $paramod$d575d3554e876f643193272ee6813447059f103f\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$9872883a8c5f0510f215d86938cdd9bc8fa3827b\$lut for cells of type $lut.
Using template $paramod$6230360d3448cb863f2f259c28a1234ced7c698b\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$0d1f750ea93c93c0d8baf91a14a98f8f1f353423\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$1c0dd5a411934a5aec4823e65868e218689864e9\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$173257c402a3003de28bff8c2a49d358e5f4004c\$lut for cells of type $lut.
Using template $paramod$3a4f629a30905d3a448d2b9104042184fc100182\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$8d298635d29a7997558f4a508e1669a0e9f35bf2\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$7b9c49f07bab577c57cc341ea37b048d7011f791\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$d883e135b7bd8ae4385e869b4ab8d5786e0934a2\$lut for cells of type $lut.
Using template $paramod$2ba51c7bf234f9ce3d769281ed286d6830810ff5\$lut for cells of type $lut.
Using template $paramod$dc8f0be42379c903926eb5c45306997db4c0a27c\$lut for cells of type $lut.
Using template $paramod$f546bd96bcec6e3bf1b78bdea64b0f5bbbaff6df\$lut for cells of type $lut.
Using template $paramod$81902c495b1d79032cbf18c600cc5710caf46d03\$lut for cells of type $lut.
Using template $paramod$1c2286bef9a6702a426ede0fc9afc3ceab10d154\$lut for cells of type $lut.
Using template $paramod$7793af14a1d1a9df09b7264353e3dfaa774cd044\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod$67be80acf92b4861aed3d8085a5bb296f128f875\$lut for cells of type $lut.
Using template $paramod$3c17557fcd213346f7b38856ecb30fe49bafcccd\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$4ad15d60be1d8f5a7b287f5973c5b5b3cf0aa23e\$lut for cells of type $lut.
Using template $paramod$e84c4ed9a9c996df9590e1f124c82ce2e54446a7\$lut for cells of type $lut.
Using template $paramod$6eaa285474ca0c16a33be004e48a6a32f35674a1\$lut for cells of type $lut.
Using template $paramod$4b91c767832c01a9476f9b9c5b7e10244519aa96\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$b40ed8783cd24943f4c31bddb9063d9895eb569a\$lut for cells of type $lut.
Using template $paramod$c79aec6bf66334ca918f85c196e004c918c371ef\$lut for cells of type $lut.
Using template $paramod$923a34bca12d215b7d61635060bb4ef616b5625f\$lut for cells of type $lut.
Using template $paramod$b00eb8e1e4d0a490bc88508e8b0b1de9d2e71729\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$66025a043dc2fd71a3ec76ab7ebc4e1daef971ce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$e3400305e5ba63a3e0c78aac6de1756e828f0686\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$6f42d6ff04fc43b36b825da9648f9099c2f301ea\$lut for cells of type $lut.
Using template $paramod$0100cccb45cc438740afe445a8bdca1c52a86d61\$lut for cells of type $lut.
Using template $paramod$61e71a6b219041f218388451735d309581e08c5a\$lut for cells of type $lut.
Using template $paramod$4fabd8b48a5cbf13627a10cf39bed5efd4501328\$lut for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$7aba81ca83e2a34ccd00f0da54d88ecafb5e5db8\$lut for cells of type $lut.
Using template $paramod$851af557e065840865b91eaecf2ad85c674f7599\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$7b7ec239bc40f3d17f29e4c86c71d9bb7e957c4e\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$7f6783a07e79467c1f1e40b9278f8ad9cc68086f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$6e7ed2cabb65356ed33f4c102eeba605b445df44\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$49e5050bb903e2983199e299e6317643963fb03b\$lut for cells of type $lut.
Using template $paramod$af0c0e3aea5daa768aac0697b02a2a49301800b1\$lut for cells of type $lut.
Using template $paramod$60096d1cdb5f7f55fdf4ed3aab322b5c7375f61e\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$c6a234b1fd9b047d8452094c01e2bc4b0dcb4298\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$eda16308e701c243d6df0365aff6ee182b062944\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$f1029f646005abda698426a043a7c8fe4e2bd078\$lut for cells of type $lut.
Using template $paramod$f3a9e266bee7e2ed768aa957bf9dc4351c5c03d0\$lut for cells of type $lut.
Using template $paramod$bdaa3047de1cab377db9c1432f6dde0c7c551f8b\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$2d1e09b211908c6b6dd5fb52c984970ad607bbf2\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$8e1de9055515c7496a07ef8faf7889b539297813\$lut for cells of type $lut.
Using template $paramod$74190755306950a81a07803293f7549508f6f157\$lut for cells of type $lut.
Using template $paramod$cf74f7c7c6e7884a9c59cb6d8a689460a13b4dc8\$lut for cells of type $lut.
Using template $paramod$2d52a1d6cf603c98ba7b908cd4e344a0536dbeca\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$ce46f8e4d03613ab24f6fd9e615c7a5487ad8256\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$94dd0529640b0ccef832302f0fe0f5a8b55c49fd\$lut for cells of type $lut.
Using template $paramod$9e1755e3954600257bb9b9ab192e2c0243b0f35a\$lut for cells of type $lut.
Using template $paramod$deb7e6705b8a217c7233e989cf90d42619e48d62\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$ef9c8681dd62ca081ff7c0b27ecc89f52dc5a78b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$111f8c0bfad19fd2eab2ccc44f00d5beb136fc1a\$lut for cells of type $lut.
Using template $paramod$88a379586ab99d22384fb6ffdcafb4a7aae8da78\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod$648d5b3c4c08a2b5e6752f60f9134dd7da5b02b9\$lut for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$f7cbd8f5974233f70d25c33ef6a692898e4f6377\$lut for cells of type $lut.
Using template $paramod$632299587ba6924b197f10a5efae6e2dd3ea785b\$lut for cells of type $lut.
Using template $paramod$2fca8139532c2e01b2a5b6a2dbb197b5d8057172\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$be0d52b4adde38396aa8d181484c99080ee57661\$lut for cells of type $lut.
Using template $paramod$201c4d82a2f80cc607a0cb04d0f8a33edd6e6be4\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$b254004e52e31d6991f04f6113897c64fa1650ce\$lut for cells of type $lut.
Using template $paramod$aa1a3bdfce7d7fc35047606a675df81a86f48f6a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$0956ae6d8285fc68fb62797af2a54aeecdc80ded\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod$81f848a11bf59bd7780f644a0f11eacb09524130\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$068e08384c0aec082852610a391b0b901ede11ee\$lut for cells of type $lut.
Using template $paramod$e98aea76ce957b26714af4e26627537062b9056c\$lut for cells of type $lut.
Using template $paramod$6b5848386efda26a803d56f36629b25c346ba2e0\$lut for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$e4f0672b1b304c5f823c392f5c998838e860eb67\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$44e976d20eed3b9d814dd2579f9b92beced13dad\$lut for cells of type $lut.
Using template $paramod$66bc065539321c4dea8166644e317a448e4a37af\$lut for cells of type $lut.
Using template $paramod$97bc28a4c158cc7b60c6c3275d03140f0f47ed15\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$571b6bf04765fc7121408329b536037eb40436e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$7fdcf7ead2050e66a10223c3f5e33fa8874dee7f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$1ef5b7de101551f121d38a36a7db4d2552da323e\$lut for cells of type $lut.
Using template $paramod$2f299328ccdb7e594dfb1bbec660de7f8505eb08\$lut for cells of type $lut.
Using template $paramod$1ec3fb8fd1fa98216cb96b4422de32c4ba5f6c9c\$lut for cells of type $lut.
Using template $paramod$d921a61f52371aa9a023b1649735d7f92256177d\$lut for cells of type $lut.
Using template $paramod$59d6f0d76c9e71979ab7d827e7dd178356956983\$lut for cells of type $lut.
Using template $paramod$79364b9974cfc81fb54c164d10340bf9c7bccd7f\$lut for cells of type $lut.
Using template $paramod$d5fa1a09a3d97bc91c12fb1c77f25adbb7789f90\$lut for cells of type $lut.
Using template $paramod$79dd7c9a6ebb839c159df5f291d9054d4d4f9ad4\$lut for cells of type $lut.
Using template $paramod$0eff65dc0a77bcbe658fbb9f00bb816181145da7\$lut for cells of type $lut.
Using template $paramod$bffe9d8c0c94254b4cbd9b3815d51a8270953936\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$58e0a9556a7780dbd9a088adc45d1f95a2ef1d3a\$lut for cells of type $lut.
Using template $paramod$ecfdbe347b1ec08246b35882635563d5e0096f26\$lut for cells of type $lut.
Using template $paramod$a93a291c6b8ec5305ba6d4c97c43a6eb8217ce16\$lut for cells of type $lut.
Using template $paramod$f0fcfc2f98709e168d4ec4363f0fa0a1764dd9d7\$lut for cells of type $lut.
Using template $paramod$498ec6a6cd64a928368aeb85ffed45a4924ffa8f\$lut for cells of type $lut.
Using template $paramod$24cb03f785a7266405db948962b05e5cdc54d8ab\$lut for cells of type $lut.
Using template $paramod$b1319974fb94f1c4eaf39cd440763a28ae3649d0\$lut for cells of type $lut.
Using template $paramod$62b9cc19760df4f05d0c7360b790a1fb852ac400\$lut for cells of type $lut.
Using template $paramod$52ea79e82f4f149ce225b8ba6e2cb42b2ab2d0c0\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$28a0219bc30f47a7145a81de18b04907ec1ac813\$lut for cells of type $lut.
Using template $paramod$464d286cc302627c2e44b6c4a8450c9bebc28389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$27190b166827ead7a5b229ee873e4b91ee0faf61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$8384ebe634e8348a52a4b06eb0baaa339875fc11\$lut for cells of type $lut.
Using template $paramod$6a47dd3711697a7acc1f9661c78800f5d49377d5\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$05a7fa59776eb22aac9e27300eaa5cdc16b2420e\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$2d8d6972b783a356aa4cb3c64f66733f7bb06fb9\$lut for cells of type $lut.
Using template $paramod$517625bf4a7b846fd553901d881a35fcc8afe4c4\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$6a6730a716c6bcf6b4ca77336f0ccbd54e0185c5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$0923960fd7832301df742040da39a260f4e26f51\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$f11e8e35bf9921f1f664223a6534026421f05bc7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001001 for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$35369ee2661bc6f22afa7fd33e082ebba93672ba\$lut for cells of type $lut.
Using template $paramod$8ed4dd3bae9358887cebfbe3ad531e24e8b5dabd\$lut for cells of type $lut.
Using template $paramod$e4721fb0488d4ca2c39b0a27e3b76a27a90646f1\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$ef61f4d3f0b02780c975501e20e4eb9348892d57\$lut for cells of type $lut.
Using template $paramod$5e4fbaed09524bee5266ebc59e8b716b62c77677\$lut for cells of type $lut.
Using template $paramod$d6be80d3e909ac44e80e668cb5422906b1bfeb58\$lut for cells of type $lut.
Using template $paramod$5dbd7829abbe0c129b7fa2ccdfb733a17e71b66a\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$c003b8c49975f515c042a8fe13e1a08e92a054d4\$lut for cells of type $lut.
Using template $paramod$c40c9185748cf8da059a4ddfe9cbf8c90399c784\$lut for cells of type $lut.
Using template $paramod$e69b7dfa46a388c006f941edbf16d2bafbde6a12\$lut for cells of type $lut.
Using template $paramod$190f24ce226aa22209b992fbed37475335b1e332\$lut for cells of type $lut.
Using template $paramod$bf0d22492b141397adcabc2e359ee0f860225fa5\$lut for cells of type $lut.
Using template $paramod$2b0f161f27527f3c655ff8e9bb2bc8e3b0a61b9a\$lut for cells of type $lut.
Using template $paramod$f969aefcb5fdd29444244ce17e4806b1ebc6f568\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$043172a481108079089ee80264092695a430af71\$lut for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$bde5e24f87fb3cd331e2c44c409e3e09c230cbf4\$lut for cells of type $lut.
Using template $paramod$1d9111de97a119c0ad2bba06ba19f5c01ca8efd8\$lut for cells of type $lut.
Using template $paramod$1ae1d5f167b868fa412a8f6e912008a92cda953f\$lut for cells of type $lut.
Using template $paramod$ffd1825386f8c6bdd61e2b8b42e648320d55fb4c\$lut for cells of type $lut.
Using template $paramod$bfe8456e4ae9bd5c5b7b24f44fe75e7c89272884\$lut for cells of type $lut.
Using template $paramod$cd42afa5358fdd95c7bb2a8742430c76ee244eda\$lut for cells of type $lut.
Using template $paramod$ce02e2afa3256c1c2c45460d429171d794707fae\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$a238bb199d4b53d4c976c9e68dafcfe86b19f40f\$lut for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$884783b780bf577398a7e09afe9a2234f27d570f\$lut for cells of type $lut.
Using template $paramod$60581a4e1977a75d62e622b3fb5dbbe60df26dae\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$4804ba902596a9a62ec5704b6cbf7afdc5ab29d6\$lut for cells of type $lut.
Using template $paramod$28d36ebab702b2e11720b009ac3f5ac749fa5d73\$lut for cells of type $lut.
Using template $paramod$60fc0d91ecd44f4764c326f136713c8ccd98c8d3\$lut for cells of type $lut.
Using template $paramod$adce9c89515a4e83641fc3471eb3c01ec7b082ff\$lut for cells of type $lut.
Using template $paramod$49cad79ce9e5b8b3fbdfdb276504cfd7d1c8e586\$lut for cells of type $lut.
Using template $paramod$c63fb63be97a9db4ce7bd031e26652a8b349a094\$lut for cells of type $lut.
Using template $paramod$bf80ab5b82bc1c590371914612ed4ab80a2743a3\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$d4440c9420587a47399b00ace5c2dcd079c36b00\$lut for cells of type $lut.
Using template $paramod$545627f9c26f7dea69f40f999d1bb55382570902\$lut for cells of type $lut.
Using template $paramod$0918cf166422ed2c6a4da7ab6e3df827acaa0906\$lut for cells of type $lut.
Using template $paramod$adb84e058b0f32ce56f004e6ffa19883ace75fc0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$46969734f619307bdfb8ca4ad5af273b11115f8d\$lut for cells of type $lut.
Using template $paramod$9f6bc32305fc769fa11e4327bee073e3fbe84018\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$2a4b250d89be3556c74aa0e719a4f6242369d42f\$lut for cells of type $lut.
Using template $paramod$d6e6d411b16e057eae3ca70523bb1b2722704525\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$047d0df6c87b7042d6d894454cb0917def4e9363\$lut for cells of type $lut.
Using template $paramod$c0dd18a8401eb550313abe6d613fe442f44b0c20\$lut for cells of type $lut.
Using template $paramod$c7aef8de55d8dd65580d022e854840b1953af6a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$016d02f36cd2af7a045145f66db87a039226f2c6\$lut for cells of type $lut.
Using template $paramod$7c1f6afe503c0a9d86df3082e3bb8088dcf2d22b\$lut for cells of type $lut.
Using template $paramod$6b2487199944e43f73faf84db39f2a5737fc3a4a\$lut for cells of type $lut.
Using template $paramod$402c896f7b4bfa4bdd8ee80b66a31ef2c91ae593\$lut for cells of type $lut.
Using template $paramod$81e85ac8c3a08e0bc7b95a59bade29ecdc0fbfe0\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$18fdb71a10aa288cf43c266d4dced70031930543\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$4a79186de344257676a91ff345ab1f2c676a1f82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$92d62599b740f307502831488ebfd9cd303ebf39\$lut for cells of type $lut.
Using template $paramod$e1ac894a2723e96ae103a1941dc871fbb0ccd216\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010111 for cells of type $lut.
Using template $paramod$5702cdbe4162ae7fbe2c23bbe31f6eaf151b208a\$lut for cells of type $lut.
Using template $paramod$c2ec04e79a837992e22a44516a441e33767962c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$93831b8e9de5f060034c7e90980810818fb9b40d\$lut for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$115b5aa907199d0a67404bdf2dbf1469fa63d202\$lut for cells of type $lut.
Using template $paramod$77eba90f08fef1f04e121480501078ac12ffbebb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a841aa3dde08ebaba0b865139d5c1f0321b1fd6e\$lut for cells of type $lut.
Using template $paramod$1382a4a2e613157003b2b5df6fe59962b030b48d\$lut for cells of type $lut.
Using template $paramod$cffc8d1fa08931a41971712dc3d39cc5818fb4bc\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~10557 debug messages>

3.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlite.
  Optimizing lut $abc$172806$lut$aiger172805$20023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$9439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$20917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_record_sender_param_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_record_sender_param_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$8198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$7485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$7751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_preamble_source_payload_data[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$10019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$10131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$12597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$13379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$13584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$13805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$13883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$14048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$14057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$15229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$16117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$17617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$18421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$18677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$18982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$19252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$19390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$19628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$20132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$20314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$20414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$20877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$20917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$20921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$20975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$7328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$7663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$7736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$7972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$8345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$8911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$8955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$8965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$9727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$8216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$9762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$172806$lut\liteethmac_status0_ongoing0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$9873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$and$/Users/benchoi/Projects/KandinskyPhasedArray/fpga/build/gateware/colorlite.v:11023$5600_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$10166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_last_be[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_icmp_echo_payload_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$10285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut$aiger172805$17698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$18706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$19655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$20598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$16201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_tx_padding_source_payload_data[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_probe_sink_payload_last_be[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_probe_sink_payload_last_be[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_probe_sink_payload_last_be[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_probe_sink_payload_last_be[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$auto$opt_dff.cc:219:make_patterns_logic$14321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_record_sender_param_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_status1_ongoing0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut\interface0_dat_r[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$172806$lut$aiger172805$11138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$11601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$12053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$procmux$11243_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$172806$lut\colorlite_ethcore_mac_core_liteethmaccrc32checker_fifo_out.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$7743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$172993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut$aiger172805$20125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$172806$lut$aiger172805$18161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$172806$lut\colorlite_etherbone_record_sender_payload_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$173516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 8474 unused wires.

3.46. Executing AUTONAME pass.
Renamed 265031 objects in module colorlite (207 iterations).
<suppressed ~12763 debug messages>

3.47. Executing HIERARCHY pass (managing design hierarchy).

3.47.1. Analyzing design hierarchy..
Top module:  \colorlite

3.47.2. Analyzing design hierarchy..
Top module:  \colorlite
Removed 0 unused modules.

3.48. Printing statistics.

=== colorlite ===

   Number of wires:               5913
   Number of wire bits:          34305
   Number of public wires:        5913
   Number of public wire bits:   34305
   Number of ports:                 20
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9021
     CCU2C                         741
     DELAYG                         11
     EHXPLLL                         1
     IDDRX1F                         5
     L6MUX21                        17
     LUT4                         4110
     ODDRX1F                         6
     PFUMX                         290
     TRELLIS_DPR16X4               169
     TRELLIS_FF                   3669
     TRELLIS_IO                      1
     USRMCLK                         1

3.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlite...
Found and reported 0 problems.

4. Executing JSON backend.

End of script. Logfile hash: 931db6a48d, CPU: user 17.88s system 0.39s, MEM: 627.14 MB peak
Yosys 0.45+153 (git sha1 6155c59d0, x86_64-apple-darwin21.4-clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 15% 1x abc9_exe (3 sec), 14% 35x opt_clean (3 sec), ...
