#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001194690 .scope module, "caminho_tb" "caminho_tb" 2 4;
 .timescale 0 0;
v00000000012e7300_0 .var "clk_tb", 0 0;
v00000000012e6680_0 .net "reg0", 31 0, v00000000012e0510_0;  1 drivers
v00000000012e7080_0 .net "reg1", 31 0, v00000000012e1230_0;  1 drivers
v00000000012e5f00_0 .net "reg10", 31 0, v00000000012e0e70_0;  1 drivers
v00000000012e60e0_0 .net "reg11", 31 0, v00000000012e1550_0;  1 drivers
v00000000012e6a40_0 .net "reg12", 31 0, v00000000012e0fb0_0;  1 drivers
v00000000012e62c0_0 .net "reg13", 31 0, v00000000012e1870_0;  1 drivers
v00000000012e6720_0 .net "reg14", 31 0, v00000000012e1a50_0;  1 drivers
v00000000012e7440_0 .net "reg15", 31 0, v00000000012e1b90_0;  1 drivers
v00000000012e7580_0 .net "reg16", 31 0, v00000000012e1410_0;  1 drivers
v00000000012e7260_0 .net "reg17", 31 0, v00000000012e0ab0_0;  1 drivers
v00000000012e76c0_0 .net "reg18", 31 0, v00000000012e0c90_0;  1 drivers
v00000000012e5fa0_0 .net "reg19", 31 0, v00000000012e1190_0;  1 drivers
v00000000012e6ae0_0 .net "reg2", 31 0, v00000000012e0b50_0;  1 drivers
v00000000012e7620_0 .net "reg20", 31 0, v00000000012e1cd0_0;  1 drivers
v00000000012e6cc0_0 .net "reg21", 31 0, v00000000012e06f0_0;  1 drivers
v00000000012e6220_0 .net "reg22", 31 0, v00000000012e00b0_0;  1 drivers
v00000000012e7760_0 .net "reg23", 31 0, v00000000012e1af0_0;  1 drivers
v00000000012e6c20_0 .net "reg24", 31 0, v00000000012e1910_0;  1 drivers
v00000000012e7a80_0 .net "reg25", 31 0, v00000000012e0790_0;  1 drivers
v00000000012e6ea0_0 .net "reg26", 31 0, v00000000012e0150_0;  1 drivers
v00000000012e7800_0 .net "reg27", 31 0, v00000000012e1370_0;  1 drivers
v00000000012e6360_0 .net "reg28", 31 0, v00000000012e0330_0;  1 drivers
v00000000012e6e00_0 .net "reg29", 31 0, v00000000012e19b0_0;  1 drivers
v00000000012e67c0_0 .net "reg3", 31 0, v00000000012e1c30_0;  1 drivers
v00000000012e6fe0_0 .net "reg30", 31 0, v00000000012e01f0_0;  1 drivers
v00000000012e79e0_0 .net "reg31", 31 0, v00000000012e0d30_0;  1 drivers
v00000000012e7120_0 .net "reg4", 31 0, v00000000012e0dd0_0;  1 drivers
v00000000012e7bc0_0 .net "reg5", 31 0, v00000000012e0f10_0;  1 drivers
v00000000012e73a0_0 .net "reg6", 31 0, v00000000012e0290_0;  1 drivers
v00000000012e6540_0 .net "reg7", 31 0, v00000000012e03d0_0;  1 drivers
v00000000012e65e0_0 .net "reg8", 31 0, v00000000012e0a10_0;  1 drivers
v00000000012e7b20_0 .net "reg9", 31 0, v00000000012e0bf0_0;  1 drivers
v00000000012e7c60_0 .var "rst_tb", 0 0;
S_000000000124ee30 .scope module, "main" "main" 2 8, 3 12 0, S_0000000001194690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "reg0";
    .port_info 3 /OUTPUT 32 "reg1";
    .port_info 4 /OUTPUT 32 "reg2";
    .port_info 5 /OUTPUT 32 "reg3";
    .port_info 6 /OUTPUT 32 "reg4";
    .port_info 7 /OUTPUT 32 "reg5";
    .port_info 8 /OUTPUT 32 "reg6";
    .port_info 9 /OUTPUT 32 "reg7";
    .port_info 10 /OUTPUT 32 "reg8";
    .port_info 11 /OUTPUT 32 "reg9";
    .port_info 12 /OUTPUT 32 "reg10";
    .port_info 13 /OUTPUT 32 "reg11";
    .port_info 14 /OUTPUT 32 "reg12";
    .port_info 15 /OUTPUT 32 "reg13";
    .port_info 16 /OUTPUT 32 "reg14";
    .port_info 17 /OUTPUT 32 "reg15";
    .port_info 18 /OUTPUT 32 "reg16";
    .port_info 19 /OUTPUT 32 "reg17";
    .port_info 20 /OUTPUT 32 "reg18";
    .port_info 21 /OUTPUT 32 "reg19";
    .port_info 22 /OUTPUT 32 "reg20";
    .port_info 23 /OUTPUT 32 "reg21";
    .port_info 24 /OUTPUT 32 "reg22";
    .port_info 25 /OUTPUT 32 "reg23";
    .port_info 26 /OUTPUT 32 "reg24";
    .port_info 27 /OUTPUT 32 "reg25";
    .port_info 28 /OUTPUT 32 "reg26";
    .port_info 29 /OUTPUT 32 "reg27";
    .port_info 30 /OUTPUT 32 "reg28";
    .port_info 31 /OUTPUT 32 "reg29";
    .port_info 32 /OUTPUT 32 "reg30";
    .port_info 33 /OUTPUT 32 "reg31";
P_000000000127c4b0 .param/l "AUX1" 0 3 68, C4<0101>;
P_000000000127c4e8 .param/l "AUX2" 0 3 69, C4<1111>;
P_000000000127c520 .param/l "AUX3" 0 3 72, C4<0110>;
P_000000000127c558 .param/l "AUX4" 0 3 73, C4<0111>;
P_000000000127c590 .param/l "EX" 0 3 67, C4<0010>;
P_000000000127c5c8 .param/l "FIM" 0 3 75, C4<1001>;
P_000000000127c600 .param/l "ID" 0 3 66, C4<0001>;
P_000000000127c638 .param/l "IF" 0 3 65, C4<0000>;
P_000000000127c670 .param/l "MEM" 0 3 70, C4<0011>;
P_000000000127c6a8 .param/l "SUMPC" 0 3 74, C4<1000>;
P_000000000127c6e0 .param/l "WB" 0 3 71, C4<0100>;
v00000000012e1ee0_0 .net "PC", 31 0, v00000000012e2200_0;  1 drivers
v00000000012e2980_0 .net "alucontrol", 3 0, v00000000012e2660_0;  1 drivers
v00000000012e2e80_0 .net "aluresult1", 0 0, v0000000001255730_0;  1 drivers
v00000000012e37e0_0 .net "aluresult2", 31 0, v0000000001255ff0_0;  1 drivers
v00000000012e2b60_0 .net "alusrc", 0 0, v00000000012e2480_0;  1 drivers
v00000000012e3560_0 .net "branch", 0 0, v00000000012e2020_0;  1 drivers
v00000000012e1f80_0 .net "clk", 0 0, v00000000012e7300_0;  1 drivers
v00000000012e2a20_0 .var "estado", 3 0;
v00000000012e3c40_0 .net "funct3", 2 0, v0000000001255690_0;  1 drivers
v00000000012e2520_0 .net "funct7", 6 0, v0000000001255910_0;  1 drivers
v00000000012e32e0_0 .net "immediate", 11 0, v00000000012559b0_0;  1 drivers
v00000000012e3b00_0 .net "instrucao", 31 0, v00000000012dd810_0;  1 drivers
v00000000012e2ac0_0 .net "mem0", 31 0, v00000000012dd950_0;  1 drivers
v00000000012e22a0_0 .net "mem1", 31 0, v00000000012dd090_0;  1 drivers
v00000000012e2ca0_0 .net "mem10", 31 0, v00000000012de8f0_0;  1 drivers
v00000000012e25c0_0 .net "mem11", 31 0, v00000000012ddc70_0;  1 drivers
v00000000012e3240_0 .net "mem12", 31 0, v00000000012dd130_0;  1 drivers
v00000000012e3880_0 .net "mem13", 31 0, v00000000012dd9f0_0;  1 drivers
v00000000012e2340_0 .net "mem14", 31 0, v00000000012dde50_0;  1 drivers
v00000000012e2f20_0 .net "mem15", 31 0, v00000000012de3f0_0;  1 drivers
v00000000012e2fc0_0 .net "mem16", 31 0, v00000000012dceb0_0;  1 drivers
v00000000012e3ba0_0 .net "mem17", 31 0, v00000000012dd310_0;  1 drivers
v00000000012e3060_0 .net "mem18", 31 0, v00000000012dd3b0_0;  1 drivers
v00000000012e3380_0 .net "mem19", 31 0, v00000000012dd270_0;  1 drivers
v00000000012e3a60_0 .net "mem2", 31 0, v00000000012dd450_0;  1 drivers
v00000000012e3ce0_0 .net "mem20", 31 0, v00000000012de990_0;  1 drivers
v00000000012e1e40_0 .net "mem21", 31 0, v00000000012de030_0;  1 drivers
v00000000012e4cb0_0 .net "mem22", 31 0, v00000000012dda90_0;  1 drivers
v00000000012e5c50_0 .net "mem23", 31 0, v00000000012dd4f0_0;  1 drivers
v00000000012e5890_0 .net "mem24", 31 0, v00000000012dd590_0;  1 drivers
v00000000012e4530_0 .net "mem25", 31 0, v00000000012dd630_0;  1 drivers
v00000000012e42b0_0 .net "mem26", 31 0, v00000000012de210_0;  1 drivers
v00000000012e4490_0 .net "mem27", 31 0, v00000000012de0d0_0;  1 drivers
v00000000012e5750_0 .net "mem28", 31 0, v00000000012de2b0_0;  1 drivers
v00000000012e52f0_0 .net "mem29", 31 0, v00000000012ddb30_0;  1 drivers
v00000000012e5930_0 .net "mem3", 31 0, v00000000012ddbd0_0;  1 drivers
v00000000012e45d0_0 .net "mem30", 31 0, v00000000012ddd10_0;  1 drivers
v00000000012e4350_0 .net "mem31", 31 0, v00000000012de670_0;  1 drivers
v00000000012e3ef0_0 .net "mem4", 31 0, v00000000012de490_0;  1 drivers
v00000000012e3f90_0 .net "mem5", 31 0, v00000000012de350_0;  1 drivers
v00000000012e4030_0 .net "mem6", 31 0, v00000000012de530_0;  1 drivers
v00000000012e4df0_0 .net "mem7", 31 0, v00000000012de5d0_0;  1 drivers
v00000000012e5a70_0 .net "mem8", 31 0, v00000000012ddef0_0;  1 drivers
v00000000012e4a30_0 .net "mem9", 31 0, v00000000012de850_0;  1 drivers
v00000000012e5390_0 .net "memread", 0 0, v00000000012e34c0_0;  1 drivers
v00000000012e4170_0 .net "memtoreg", 0 0, v00000000012e23e0_0;  1 drivers
v00000000012e40d0_0 .net "memwrite", 0 0, v00000000012e3920_0;  1 drivers
v00000000012e4210_0 .net "negativo", 0 0, v00000000012de710_0;  1 drivers
v00000000012e5430_0 .net "opcode", 6 0, v00000000012de170_0;  1 drivers
v00000000012e5570_0 .net "pcsrc", 0 0, L_0000000001211250;  1 drivers
v00000000012e43f0_0 .net "rd", 4 0, v00000000012dec10_0;  1 drivers
v00000000012e4fd0_0 .net "readdata1R", 31 0, L_0000000001211090;  1 drivers
v00000000012e4670_0 .net "readdata2R", 31 0, L_0000000001211e90;  1 drivers
v00000000012e5250_0 .net "reddataM", 31 0, v00000000012e15f0_0;  1 drivers
v00000000012e5070_0 .net "reg0", 31 0, v00000000012e0510_0;  alias, 1 drivers
v00000000012e5110_0 .net "reg1", 31 0, v00000000012e1230_0;  alias, 1 drivers
v00000000012e48f0_0 .net "reg10", 31 0, v00000000012e0e70_0;  alias, 1 drivers
v00000000012e4710_0 .net "reg11", 31 0, v00000000012e1550_0;  alias, 1 drivers
v00000000012e4b70_0 .net "reg12", 31 0, v00000000012e0fb0_0;  alias, 1 drivers
v00000000012e56b0_0 .net "reg13", 31 0, v00000000012e1870_0;  alias, 1 drivers
v00000000012e51b0_0 .net "reg14", 31 0, v00000000012e1a50_0;  alias, 1 drivers
v00000000012e54d0_0 .net "reg15", 31 0, v00000000012e1b90_0;  alias, 1 drivers
v00000000012e5610_0 .net "reg16", 31 0, v00000000012e1410_0;  alias, 1 drivers
v00000000012e4d50_0 .net "reg17", 31 0, v00000000012e0ab0_0;  alias, 1 drivers
v00000000012e47b0_0 .net "reg18", 31 0, v00000000012e0c90_0;  alias, 1 drivers
v00000000012e4850_0 .net "reg19", 31 0, v00000000012e1190_0;  alias, 1 drivers
v00000000012e4c10_0 .net "reg2", 31 0, v00000000012e0b50_0;  alias, 1 drivers
v00000000012e4990_0 .net "reg20", 31 0, v00000000012e1cd0_0;  alias, 1 drivers
v00000000012e57f0_0 .net "reg21", 31 0, v00000000012e06f0_0;  alias, 1 drivers
v00000000012e4e90_0 .net "reg22", 31 0, v00000000012e00b0_0;  alias, 1 drivers
v00000000012e4ad0_0 .net "reg23", 31 0, v00000000012e1af0_0;  alias, 1 drivers
v00000000012e3e50_0 .net "reg24", 31 0, v00000000012e1910_0;  alias, 1 drivers
v00000000012e5b10_0 .net "reg25", 31 0, v00000000012e0790_0;  alias, 1 drivers
v00000000012e4f30_0 .net "reg26", 31 0, v00000000012e0150_0;  alias, 1 drivers
v00000000012e59d0_0 .net "reg27", 31 0, v00000000012e1370_0;  alias, 1 drivers
v00000000012e5bb0_0 .net "reg28", 31 0, v00000000012e0330_0;  alias, 1 drivers
v00000000012e5cf0_0 .net "reg29", 31 0, v00000000012e19b0_0;  alias, 1 drivers
v00000000012e69a0_0 .net "reg3", 31 0, v00000000012e1c30_0;  alias, 1 drivers
v00000000012e6f40_0 .net "reg30", 31 0, v00000000012e01f0_0;  alias, 1 drivers
v00000000012e78a0_0 .net "reg31", 31 0, v00000000012e0d30_0;  alias, 1 drivers
v00000000012e64a0_0 .net "reg4", 31 0, v00000000012e0dd0_0;  alias, 1 drivers
v00000000012e6040_0 .net "reg5", 31 0, v00000000012e0f10_0;  alias, 1 drivers
v00000000012e6860_0 .net "reg6", 31 0, v00000000012e0290_0;  alias, 1 drivers
v00000000012e6d60_0 .net "reg7", 31 0, v00000000012e03d0_0;  alias, 1 drivers
v00000000012e6180_0 .net "reg8", 31 0, v00000000012e0a10_0;  alias, 1 drivers
v00000000012e74e0_0 .net "reg9", 31 0, v00000000012e0bf0_0;  alias, 1 drivers
v00000000012e6400_0 .net "regiwrite", 0 0, v00000000012e31a0_0;  1 drivers
v00000000012e7940_0 .net "rs1", 4 0, v00000000012de7b0_0;  1 drivers
v00000000012e71c0_0 .net "rs2", 4 0, v00000000012dd6d0_0;  1 drivers
v00000000012e6900_0 .net "rst", 0 0, v00000000012e7c60_0;  1 drivers
v00000000012e5e60_0 .net "tipo", 2 0, v00000000012dd770_0;  1 drivers
v00000000012e6b80_0 .net "writedataR", 31 0, v00000000012e14b0_0;  1 drivers
E_0000000001265450 .event posedge, v00000000012e6900_0, v0000000001255f50_0;
S_000000000127c150 .scope module, "alu" "alu" 3 101, 4 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_0000000001211250 .functor AND 1, v0000000001255730_0, v00000000012e2020_0, C4<1>, C4<1>;
v0000000001255e10_0 .net "alucontrol", 3 0, v00000000012e2660_0;  alias, 1 drivers
v0000000001255730_0 .var "aluresult1", 0 0;
v0000000001255ff0_0 .var "aluresult2", 31 0;
v0000000001255c30_0 .net "alusrc", 0 0, v00000000012e2480_0;  alias, 1 drivers
v00000000012550f0_0 .net "branch", 0 0, v00000000012e2020_0;  alias, 1 drivers
v0000000001255f50_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v0000000001255550_0 .net "estado", 3 0, v00000000012e2a20_0;  1 drivers
v0000000001255370_0 .net "immediate", 11 0, v00000000012559b0_0;  alias, 1 drivers
v0000000001255b90_0 .net "negativo", 0 0, v00000000012de710_0;  alias, 1 drivers
v0000000001255cd0_0 .net "pcsrc", 0 0, L_0000000001211250;  alias, 1 drivers
v0000000001255410_0 .net "readdata1R", 31 0, L_0000000001211090;  alias, 1 drivers
v00000000012557d0_0 .net "readdata2R", 31 0, L_0000000001211e90;  alias, 1 drivers
E_0000000001265610 .event posedge, v0000000001255f50_0;
S_00000000011c2b60 .scope module, "decodificacao" "decodificacao" 3 95, 5 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v0000000001255870_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v00000000012555f0_0 .net "estado", 3 0, v00000000012e2a20_0;  alias, 1 drivers
v0000000001255690_0 .var "funct3", 2 0;
v0000000001255910_0 .var "funct7", 6 0;
v00000000012559b0_0 .var "immediate", 11 0;
v00000000012dddb0_0 .net "instrucao", 31 0, v00000000012dd810_0;  alias, 1 drivers
v00000000012de710_0 .var "negativo", 0 0;
v00000000012de170_0 .var "opcode", 6 0;
v00000000012dec10_0 .var "rd", 4 0;
v00000000012de7b0_0 .var "rs1", 4 0;
v00000000012dd6d0_0 .var "rs2", 4 0;
v00000000012dd770_0 .var "tipo", 2 0;
S_00000000011caeb0 .scope module, "lerinstrucao" "lerinstrucao" 3 93, 6 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
v00000000012ddf90_0 .net "PC", 31 0, v00000000012e2200_0;  alias, 1 drivers
v00000000012dce10_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v00000000012dcf50_0 .net "estado", 3 0, v00000000012e2a20_0;  alias, 1 drivers
v00000000012dd810_0 .var "instrucao", 31 0;
v00000000012dd1d0 .array "instrucoes", 3 0, 31 0;
S_00000000011cb040 .scope module, "memoria" "memoria" 3 103, 7 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
v00000000012deb70_0 .net "aluresult2", 31 0, v0000000001255ff0_0;  alias, 1 drivers
v00000000012decb0_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v00000000012dd8b0_0 .net "estado", 3 0, v00000000012e2a20_0;  alias, 1 drivers
v00000000012dcff0_0 .net "immediate", 11 0, v00000000012559b0_0;  alias, 1 drivers
v00000000012dd950_0 .var "mem0", 31 0;
v00000000012dd090_0 .var "mem1", 31 0;
v00000000012de8f0_0 .var "mem10", 31 0;
v00000000012ddc70_0 .var "mem11", 31 0;
v00000000012dd130_0 .var "mem12", 31 0;
v00000000012dd9f0_0 .var "mem13", 31 0;
v00000000012dde50_0 .var "mem14", 31 0;
v00000000012de3f0_0 .var "mem15", 31 0;
v00000000012dceb0_0 .var "mem16", 31 0;
v00000000012dd310_0 .var "mem17", 31 0;
v00000000012dd3b0_0 .var "mem18", 31 0;
v00000000012dd270_0 .var "mem19", 31 0;
v00000000012dd450_0 .var "mem2", 31 0;
v00000000012de990_0 .var "mem20", 31 0;
v00000000012de030_0 .var "mem21", 31 0;
v00000000012dda90_0 .var "mem22", 31 0;
v00000000012dd4f0_0 .var "mem23", 31 0;
v00000000012dd590_0 .var "mem24", 31 0;
v00000000012dd630_0 .var "mem25", 31 0;
v00000000012de210_0 .var "mem26", 31 0;
v00000000012de0d0_0 .var "mem27", 31 0;
v00000000012de2b0_0 .var "mem28", 31 0;
v00000000012ddb30_0 .var "mem29", 31 0;
v00000000012ddbd0_0 .var "mem3", 31 0;
v00000000012ddd10_0 .var "mem30", 31 0;
v00000000012de670_0 .var "mem31", 31 0;
v00000000012de490_0 .var "mem4", 31 0;
v00000000012de350_0 .var "mem5", 31 0;
v00000000012de530_0 .var "mem6", 31 0;
v00000000012de5d0_0 .var "mem7", 31 0;
v00000000012ddef0_0 .var "mem8", 31 0;
v00000000012de850_0 .var "mem9", 31 0;
v00000000012dea30 .array "memoria", 31 0, 31 0;
v00000000012dead0_0 .net "memread", 0 0, v00000000012e34c0_0;  alias, 1 drivers
v00000000012e0830_0 .net "memwrite", 0 0, v00000000012e3920_0;  alias, 1 drivers
v00000000012dfe30_0 .net "readdata2R", 31 0, L_0000000001211e90;  alias, 1 drivers
v00000000012e15f0_0 .var "reddataM", 31 0;
v00000000012e14b0_0 .var "writedataR", 31 0;
S_00000000011cb1d0 .scope module, "registradores" "registradores" 3 99, 8 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
L_0000000001211090 .functor BUFZ 32, L_00000000012e7d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001211e90 .functor BUFZ 32, L_00000000012e80f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000012e08d0_0 .net *"_ivl_0", 31 0, L_00000000012e7d00;  1 drivers
v00000000012e0970_0 .net *"_ivl_10", 6 0, L_00000000012e8730;  1 drivers
L_00000000012e9e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012e12d0_0 .net *"_ivl_13", 1 0, L_00000000012e9e80;  1 drivers
v00000000012dfed0_0 .net *"_ivl_2", 6 0, L_00000000012e9b30;  1 drivers
L_00000000012e9e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012e05b0_0 .net *"_ivl_5", 1 0, L_00000000012e9e38;  1 drivers
v00000000012dff70_0 .net *"_ivl_8", 31 0, L_00000000012e80f0;  1 drivers
v00000000012e10f0 .array "bancoregistradores", 31 0, 31 0;
v00000000012e0010_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v00000000012e1050_0 .net "estado", 3 0, v00000000012e2a20_0;  alias, 1 drivers
v00000000012e0470_0 .net "memtoreg", 0 0, v00000000012e23e0_0;  alias, 1 drivers
v00000000012e17d0_0 .net "rd", 4 0, v00000000012dec10_0;  alias, 1 drivers
v00000000012e1730_0 .net "readdata1R", 31 0, L_0000000001211090;  alias, 1 drivers
v00000000012e0650_0 .net "readdata2R", 31 0, L_0000000001211e90;  alias, 1 drivers
v00000000012e1690_0 .net "reddataM", 31 0, v00000000012e15f0_0;  alias, 1 drivers
v00000000012e0510_0 .var "reg0", 31 0;
v00000000012e1230_0 .var "reg1", 31 0;
v00000000012e0e70_0 .var "reg10", 31 0;
v00000000012e1550_0 .var "reg11", 31 0;
v00000000012e0fb0_0 .var "reg12", 31 0;
v00000000012e1870_0 .var "reg13", 31 0;
v00000000012e1a50_0 .var "reg14", 31 0;
v00000000012e1b90_0 .var "reg15", 31 0;
v00000000012e1410_0 .var "reg16", 31 0;
v00000000012e0ab0_0 .var "reg17", 31 0;
v00000000012e0c90_0 .var "reg18", 31 0;
v00000000012e1190_0 .var "reg19", 31 0;
v00000000012e0b50_0 .var "reg2", 31 0;
v00000000012e1cd0_0 .var "reg20", 31 0;
v00000000012e06f0_0 .var "reg21", 31 0;
v00000000012e00b0_0 .var "reg22", 31 0;
v00000000012e1af0_0 .var "reg23", 31 0;
v00000000012e1910_0 .var "reg24", 31 0;
v00000000012e0790_0 .var "reg25", 31 0;
v00000000012e0150_0 .var "reg26", 31 0;
v00000000012e1370_0 .var "reg27", 31 0;
v00000000012e0330_0 .var "reg28", 31 0;
v00000000012e19b0_0 .var "reg29", 31 0;
v00000000012e1c30_0 .var "reg3", 31 0;
v00000000012e01f0_0 .var "reg30", 31 0;
v00000000012e0d30_0 .var "reg31", 31 0;
v00000000012e0dd0_0 .var "reg4", 31 0;
v00000000012e0f10_0 .var "reg5", 31 0;
v00000000012e0290_0 .var "reg6", 31 0;
v00000000012e03d0_0 .var "reg7", 31 0;
v00000000012e0a10_0 .var "reg8", 31 0;
v00000000012e0bf0_0 .var "reg9", 31 0;
v00000000012e36a0_0 .net "regiwrite", 0 0, v00000000012e31a0_0;  alias, 1 drivers
v00000000012e3600_0 .net "rs1", 4 0, v00000000012de7b0_0;  alias, 1 drivers
v00000000012e3100_0 .net "rs2", 4 0, v00000000012dd6d0_0;  alias, 1 drivers
v00000000012e2840_0 .net "writedataR", 31 0, v00000000012e14b0_0;  alias, 1 drivers
L_00000000012e7d00 .array/port v00000000012e10f0, L_00000000012e9b30;
L_00000000012e9b30 .concat [ 5 2 0 0], v00000000012de7b0_0, L_00000000012e9e38;
L_00000000012e80f0 .array/port v00000000012e10f0, L_00000000012e8730;
L_00000000012e8730 .concat [ 5 2 0 0], v00000000012dd6d0_0, L_00000000012e9e80;
S_00000000011969a0 .scope module, "sinaisdecontrole" "sinaisdecontrole" 3 97, 9 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v00000000012e2660_0 .var "alucontrol", 3 0;
v00000000012e3420_0 .var "aluop", 1 0;
v00000000012e2480_0 .var "alusrc", 0 0;
v00000000012e2020_0 .var "branch", 0 0;
v00000000012e2c00_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v00000000012e27a0_0 .net "estado", 3 0, v00000000012e2a20_0;  alias, 1 drivers
v00000000012e2d40_0 .net "funct3", 2 0, v0000000001255690_0;  alias, 1 drivers
v00000000012e2160_0 .net "funct7", 6 0, v0000000001255910_0;  alias, 1 drivers
v00000000012e34c0_0 .var "memread", 0 0;
v00000000012e23e0_0 .var "memtoreg", 0 0;
v00000000012e3920_0 .var "memwrite", 0 0;
v00000000012e31a0_0 .var "regiwrite", 0 0;
v00000000012e39c0_0 .net "tipo", 2 0, v00000000012dd770_0;  alias, 1 drivers
S_0000000001224d20 .scope module, "somapc" "somapc" 3 91, 10 1 0, S_000000000124ee30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
v00000000012e2200_0 .var "PC", 31 0;
v00000000012e2700_0 .net "clk", 0 0, v00000000012e7300_0;  alias, 1 drivers
v00000000012e3740_0 .net "estado", 3 0, v00000000012e2a20_0;  alias, 1 drivers
v00000000012e28e0_0 .net "immediate", 11 0, v00000000012559b0_0;  alias, 1 drivers
v00000000012e2de0_0 .net "negativo", 0 0, v00000000012de710_0;  alias, 1 drivers
v00000000012e20c0_0 .net "pcsrc", 0 0, L_0000000001211250;  alias, 1 drivers
    .scope S_0000000001224d20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012e2200_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000001224d20;
T_1 ;
    %wait E_0000000001265610;
    %load/vec4 v00000000012e3740_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000012e20c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000000012e2200_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000012e2200_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000000012e2de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v00000000012e2200_0;
    %load/vec4 v00000000012e28e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000012e2200_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000000012e2200_0;
    %load/vec4 v00000000012e28e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000012e2200_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011caeb0;
T_2 ;
    %vpi_call 6 11 "$readmemb", "entrada/assembler.bin", v00000000012dd1d0 {0 0 0};
    %ix/getv 4, v00000000012ddf90_0;
    %load/vec4a v00000000012dd1d0, 4;
    %assign/vec4 v00000000012dd810_0, 0;
    %end;
    .thread T_2;
    .scope S_00000000011caeb0;
T_3 ;
    %wait E_0000000001265610;
    %load/vec4 v00000000012dcf50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %ix/getv 4, v00000000012ddf90_0;
    %load/vec4a v00000000012dd1d0, 4;
    %assign/vec4 v00000000012dd810_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011c2b60;
T_4 ;
    %wait E_0000000001265610;
    %load/vec4 v00000000012555f0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012dec10_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012de7b0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001255690_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012559b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012de710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012dd770_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012dec10_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012de7b0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001255690_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v00000000012559b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012de710_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012559b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012de710_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000012dd770_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012559b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012de710_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012de7b0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012dd6d0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001255690_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000012dd770_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000000001255910_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012dd6d0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012de7b0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012dec10_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001255690_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000012dd770_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012dddb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012dddb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012559b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012de710_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012559b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012de710_0, 0;
T_4.11 ;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012de7b0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012dd6d0_0, 0;
    %load/vec4 v00000000012dddb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001255690_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000012dd770_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011969a0;
T_5 ;
    %wait E_0000000001265610;
    %load/vec4 v00000000012e27a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000012e39c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v00000000012e2d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v00000000012e2160_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v00000000012e27a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v00000000012e39c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.24;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v00000000012e2d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %jmp T_5.30;
T_5.25 ;
    %load/vec4 v00000000012e2160_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v00000000012e2d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %jmp T_5.36;
T_5.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e34c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012e2660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e23e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e2480_0, 0;
    %jmp T_5.36;
T_5.36 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.17 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011cb1d0;
T_6 ;
    %vpi_call 8 20 "$readmemb", "entrada/registradores.bin", v00000000012e10f0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0510_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1230_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0b50_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1c30_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0dd0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0f10_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0290_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e03d0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0a10_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0bf0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0e70_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1550_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0fb0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1870_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1a50_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1b90_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1410_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0ab0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0c90_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1190_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1cd0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e06f0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e00b0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1af0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1910_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0790_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0150_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1370_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0330_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e19b0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e01f0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0d30_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000011cb1d0;
T_7 ;
    %wait E_0000000001265610;
    %load/vec4 v00000000012e1050_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012e1050_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000012e36a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000012e0470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000012e1690_0;
    %load/vec4 v00000000012e17d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012e10f0, 0, 4;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v00000000012e2840_0;
    %load/vec4 v00000000012e17d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012e10f0, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0510_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1230_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0b50_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1c30_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0dd0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0f10_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0290_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e03d0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0a10_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0bf0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0e70_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1550_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0fb0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1870_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1a50_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1b90_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1410_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0ab0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0c90_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1190_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1cd0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e06f0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e00b0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1af0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1910_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0790_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0150_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e1370_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0330_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e19b0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e01f0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012e10f0, 4;
    %assign/vec4 v00000000012e0d30_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000127c150;
T_8 ;
    %wait E_0000000001265610;
    %load/vec4 v0000000001255550_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001255550_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000001255c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000000001255e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %and;
    %assign/vec4 v0000000001255ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %or;
    %assign/vec4 v0000000001255ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %add;
    %assign/vec4 v0000000001255ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %sub;
    %assign/vec4 v0000000001255ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %xor;
    %assign/vec4 v0000000001255ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000000001255410_0;
    %ix/getv 4, v00000000012557d0_0;
    %shiftr 4;
    %assign/vec4 v0000000001255ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000000001255e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0000000001255b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.17, 4;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v0000000001255370_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v0000000001255ff0_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v0000000001255370_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0000000001255ff0_0, 0;
T_8.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0000000001255b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v0000000001255370_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v0000000001255ff0_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v0000000001255370_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000000001255ff0_0, 0;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %sub;
    %assign/vec4 v0000000001255ff0_0, 0;
    %load/vec4 v0000000001255ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
T_8.21 ;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0000000001255410_0;
    %load/vec4 v00000000012557d0_0;
    %cmp/ne;
    %jmp/0xz  T_8.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001255730_0, 0;
T_8.24 ;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000011cb040;
T_9 ;
    %vpi_call 7 18 "$readmemb", "entrada/memoria.bin", v00000000012dea30 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd950_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd090_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd450_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddbd0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de490_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de350_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de530_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de5d0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddef0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de850_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de8f0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddc70_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd130_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd9f0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dde50_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de3f0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dceb0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd310_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd3b0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd270_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de990_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de030_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dda90_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd4f0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd590_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd630_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de210_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de0d0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de2b0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddb30_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddd10_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de670_0, 0;
    %end;
    .thread T_9;
    .scope S_00000000011cb040;
T_10 ;
    %wait E_0000000001265610;
    %load/vec4 v00000000012dd8b0_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012dd8b0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000012dd8b0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000012e0830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000000012dfe30_0;
    %ix/getv 3, v00000000012deb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012dea30, 0, 4;
T_10.2 ;
    %load/vec4 v00000000012dead0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %ix/getv 4, v00000000012deb70_0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012e15f0_0, 0;
T_10.4 ;
    %load/vec4 v00000000012deb70_0;
    %assign/vec4 v00000000012e14b0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd950_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd090_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd450_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddbd0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de490_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de350_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de530_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de5d0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddef0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de850_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de8f0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddc70_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd130_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd9f0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dde50_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de3f0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dceb0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd310_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd3b0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd270_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de990_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de030_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dda90_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd4f0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd590_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012dd630_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de210_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de0d0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de2b0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddb30_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012ddd10_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012dea30, 4;
    %assign/vec4 v00000000012de670_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000124ee30;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %end;
    .thread T_11;
    .scope S_000000000124ee30;
T_12 ;
    %wait E_0000000001265450;
    %load/vec4 v00000000012e6900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000012e2a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.3 ;
    %load/vec4 v00000000012e3b00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
T_12.15 ;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v00000000012e6900_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012e2a20_0, 0;
T_12.16 ;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001194690;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001194690 {0 0 0};
    %vpi_call 2 13 "$display", "Iniciando simula\303\247\303\243o" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012e7c60_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012e7c60_0, 0, 1;
    %vpi_call 2 17 "$display", "Registrador [0] =  %b", v00000000012e6680_0 {0 0 0};
    %vpi_call 2 18 "$display", "Registrador [1] =  %b", v00000000012e7080_0 {0 0 0};
    %vpi_call 2 19 "$display", "Registrador [2] =  %b", v00000000012e65e0_0 {0 0 0};
    %vpi_call 2 20 "$display", "Registrador [3] =  %b", v00000000012e7b20_0 {0 0 0};
    %vpi_call 2 21 "$display", "Registrador [4] =  %b", v00000000012e5f00_0 {0 0 0};
    %vpi_call 2 22 "$display", "Registrador [5] =  %b", v00000000012e60e0_0 {0 0 0};
    %vpi_call 2 23 "$display", "Registrador [6] =  %b", v00000000012e6a40_0 {0 0 0};
    %vpi_call 2 24 "$display", "Registrador [7] =  %b", v00000000012e62c0_0 {0 0 0};
    %vpi_call 2 25 "$display", "Registrador [8] =  %b", v00000000012e65e0_0 {0 0 0};
    %vpi_call 2 26 "$display", "Registrador [9] =  %b", v00000000012e7b20_0 {0 0 0};
    %vpi_call 2 27 "$display", "Registrador [10] = %b", v00000000012e5f00_0 {0 0 0};
    %vpi_call 2 28 "$display", "Registrador [11] = %b", v00000000012e60e0_0 {0 0 0};
    %vpi_call 2 29 "$display", "Registrador [12] = %b", v00000000012e6a40_0 {0 0 0};
    %vpi_call 2 30 "$display", "Registrador [13] = %b", v00000000012e62c0_0 {0 0 0};
    %vpi_call 2 31 "$display", "Registrador [14] = %b", v00000000012e6720_0 {0 0 0};
    %vpi_call 2 32 "$display", "Registrador [15] = %b", v00000000012e7440_0 {0 0 0};
    %vpi_call 2 33 "$display", "Registrador [16] = %b", v00000000012e7580_0 {0 0 0};
    %vpi_call 2 34 "$display", "Registrador [17] = %b", v00000000012e7260_0 {0 0 0};
    %vpi_call 2 35 "$display", "Registrador [18] = %b", v00000000012e76c0_0 {0 0 0};
    %vpi_call 2 36 "$display", "Registrador [19] = %b", v00000000012e5fa0_0 {0 0 0};
    %vpi_call 2 37 "$display", "Registrador [20] = %b", v00000000012e7620_0 {0 0 0};
    %vpi_call 2 38 "$display", "Registrador [21] = %b", v00000000012e6cc0_0 {0 0 0};
    %vpi_call 2 39 "$display", "Registrador [22] = %b", v00000000012e6220_0 {0 0 0};
    %vpi_call 2 40 "$display", "Registrador [23] = %b", v00000000012e7760_0 {0 0 0};
    %vpi_call 2 41 "$display", "Registrador [24] = %b", v00000000012e6c20_0 {0 0 0};
    %vpi_call 2 42 "$display", "Registrador [25] = %b", v00000000012e7a80_0 {0 0 0};
    %vpi_call 2 43 "$display", "Registrador [26] = %b", v00000000012e6ea0_0 {0 0 0};
    %vpi_call 2 44 "$display", "Registrador [27] = %b", v00000000012e7800_0 {0 0 0};
    %vpi_call 2 45 "$display", "Registrador [28] = %b", v00000000012e6360_0 {0 0 0};
    %vpi_call 2 46 "$display", "Registrador [29] = %b", v00000000012e6e00_0 {0 0 0};
    %vpi_call 2 47 "$display", "Registrador [30] = %b", v00000000012e6fe0_0 {0 0 0};
    %vpi_call 2 48 "$display", "Registrador [31] = %b", v00000000012e79e0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000001194690;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012e7300_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000000001194690;
T_15 ;
    %delay 1, 0;
    %load/vec4 v00000000012e7300_0;
    %inv;
    %store/vec4 v00000000012e7300_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./main.v";
    "./modulos/alu.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
