Classic Timing Analyzer report for multi
Sun Jan 07 14:39:05 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.691 ns                                       ; B[7]                  ; reg_16bit:u4|data[15] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.812 ns                                      ; reg_16bit:u4|data[10] ; Ans[10]               ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.273 ns                                      ; A[7]                  ; sreg_8bit:u1|data[7]  ; --         ; start    ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[15] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[11] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[10] ; clk        ; clk      ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[9]  ; clk        ; clk      ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[8]  ; clk        ; clk      ; None                        ; None                      ; 2.650 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[11] ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[10] ; clk        ; clk      ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[12] ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[12] ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[12] ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[12] ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[15] ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[11] ; clk        ; clk      ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[10] ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[11] ; clk        ; clk      ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[13] ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[9]  ; clk        ; clk      ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[0]  ; reg_16bit:u4|data[7]  ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[10] ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[14] ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[13] ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[8]  ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[11] ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[11] ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[11] ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[11] ; reg_16bit:u4|data[15] ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[9]  ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[14] ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[13] ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[10] ; reg_16bit:u4|data[9]  ; clk        ; clk      ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[11] ; reg_16bit:u4|data[11] ; clk        ; clk      ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[3]  ; sreg_8bit:u1|data[2]  ; clk        ; clk      ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[15] ; reg_16bit:u4|data[14] ; clk        ; clk      ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[12] ; reg_16bit:u4|data[11] ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[6]  ; sreg_8bit:u1|data[5]  ; clk        ; clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[7]  ; reg_16bit:u4|data[6]  ; clk        ; clk      ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[4]  ; sreg_8bit:u1|data[3]  ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[8]  ; reg_16bit:u4|data[7]  ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[9]  ; reg_16bit:u4|data[8]  ; clk        ; clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[14] ; reg_16bit:u4|data[13] ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[13] ; reg_16bit:u4|data[12] ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[5]  ; sreg_8bit:u1|data[4]  ; clk        ; clk      ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[11] ; reg_16bit:u4|data[10] ; clk        ; clk      ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[2]  ; sreg_8bit:u1|data[1]  ; clk        ; clk      ; None                        ; None                      ; 0.877 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[3]  ; reg_16bit:u4|data[2]  ; clk        ; clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sreg_8bit:u1|data[1]  ; sreg_8bit:u1|data[0]  ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[1]  ; reg_16bit:u4|data[0]  ; clk        ; clk      ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[5]  ; reg_16bit:u4|data[4]  ; clk        ; clk      ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[6]  ; reg_16bit:u4|data[5]  ; clk        ; clk      ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[4]  ; reg_16bit:u4|data[3]  ; clk        ; clk      ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg_16bit:u4|data[2]  ; reg_16bit:u4|data[1]  ; clk        ; clk      ; None                        ; None                      ; 0.657 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 9.691 ns   ; B[7] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 9.067 ns   ; B[7] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 7.500 ns   ; B[0] ; reg_16bit:u4|data[12] ; clk      ;
; N/A   ; None         ; 7.500 ns   ; B[0] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 7.500 ns   ; B[0] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 7.500 ns   ; B[0] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 7.341 ns   ; B[4] ; reg_16bit:u4|data[12] ; clk      ;
; N/A   ; None         ; 7.341 ns   ; B[4] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 7.341 ns   ; B[4] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 7.341 ns   ; B[4] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 7.287 ns   ; B[0] ; reg_16bit:u4|data[11] ; clk      ;
; N/A   ; None         ; 7.207 ns   ; B[0] ; reg_16bit:u4|data[10] ; clk      ;
; N/A   ; None         ; 7.127 ns   ; B[0] ; reg_16bit:u4|data[9]  ; clk      ;
; N/A   ; None         ; 7.047 ns   ; B[0] ; reg_16bit:u4|data[8]  ; clk      ;
; N/A   ; None         ; 6.873 ns   ; B[3] ; reg_16bit:u4|data[12] ; clk      ;
; N/A   ; None         ; 6.873 ns   ; B[3] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 6.873 ns   ; B[3] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 6.873 ns   ; B[3] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 6.678 ns   ; B[5] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 6.654 ns   ; B[3] ; reg_16bit:u4|data[11] ; clk      ;
; N/A   ; None         ; 6.598 ns   ; B[5] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 6.526 ns   ; B[4] ; reg_16bit:u4|data[11] ; clk      ;
; N/A   ; None         ; 6.518 ns   ; B[5] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 6.423 ns   ; B[0] ; reg_16bit:u4|data[7]  ; clk      ;
; N/A   ; None         ; 6.324 ns   ; B[1] ; reg_16bit:u4|data[12] ; clk      ;
; N/A   ; None         ; 6.324 ns   ; B[1] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 6.324 ns   ; B[1] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 6.324 ns   ; B[1] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 6.309 ns   ; B[2] ; reg_16bit:u4|data[12] ; clk      ;
; N/A   ; None         ; 6.309 ns   ; B[2] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 6.309 ns   ; B[2] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 6.309 ns   ; B[2] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 6.107 ns   ; B[1] ; reg_16bit:u4|data[11] ; clk      ;
; N/A   ; None         ; 6.090 ns   ; B[2] ; reg_16bit:u4|data[11] ; clk      ;
; N/A   ; None         ; 6.030 ns   ; B[3] ; reg_16bit:u4|data[10] ; clk      ;
; N/A   ; None         ; 6.027 ns   ; B[1] ; reg_16bit:u4|data[10] ; clk      ;
; N/A   ; None         ; 6.010 ns   ; B[2] ; reg_16bit:u4|data[10] ; clk      ;
; N/A   ; None         ; 5.966 ns   ; B[6] ; reg_16bit:u4|data[15] ; clk      ;
; N/A   ; None         ; 5.947 ns   ; B[1] ; reg_16bit:u4|data[9]  ; clk      ;
; N/A   ; None         ; 5.906 ns   ; B[5] ; reg_16bit:u4|data[12] ; clk      ;
; N/A   ; None         ; 5.886 ns   ; B[6] ; reg_16bit:u4|data[14] ; clk      ;
; N/A   ; None         ; 5.398 ns   ; B[2] ; reg_16bit:u4|data[9]  ; clk      ;
; N/A   ; None         ; 5.335 ns   ; B[1] ; reg_16bit:u4|data[8]  ; clk      ;
; N/A   ; None         ; 5.274 ns   ; B[6] ; reg_16bit:u4|data[13] ; clk      ;
; N/A   ; None         ; 5.225 ns   ; A[7] ; sreg_8bit:u1|data[7]  ; start    ;
+-------+--------------+------------+------+-----------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-----------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To      ; From Clock ;
+-------+--------------+------------+-----------------------+---------+------------+
; N/A   ; None         ; 10.812 ns  ; reg_16bit:u4|data[10] ; Ans[10] ; clk        ;
; N/A   ; None         ; 10.068 ns  ; reg_16bit:u4|data[3]  ; Ans[3]  ; clk        ;
; N/A   ; None         ; 9.727 ns   ; reg_16bit:u4|data[2]  ; Ans[2]  ; clk        ;
; N/A   ; None         ; 9.490 ns   ; reg_16bit:u4|data[13] ; Ans[13] ; clk        ;
; N/A   ; None         ; 8.194 ns   ; reg_16bit:u4|data[9]  ; Ans[9]  ; clk        ;
; N/A   ; None         ; 7.982 ns   ; reg_16bit:u4|data[7]  ; Ans[7]  ; clk        ;
; N/A   ; None         ; 7.974 ns   ; reg_16bit:u4|data[14] ; Ans[14] ; clk        ;
; N/A   ; None         ; 7.590 ns   ; reg_16bit:u4|data[1]  ; Ans[1]  ; clk        ;
; N/A   ; None         ; 7.586 ns   ; reg_16bit:u4|data[4]  ; Ans[4]  ; clk        ;
; N/A   ; None         ; 7.491 ns   ; reg_16bit:u4|data[8]  ; Ans[8]  ; clk        ;
; N/A   ; None         ; 7.214 ns   ; reg_16bit:u4|data[5]  ; Ans[5]  ; clk        ;
; N/A   ; None         ; 7.204 ns   ; reg_16bit:u4|data[6]  ; Ans[6]  ; clk        ;
; N/A   ; None         ; 7.169 ns   ; reg_16bit:u4|data[12] ; Ans[12] ; clk        ;
; N/A   ; None         ; 7.167 ns   ; reg_16bit:u4|data[15] ; Ans[15] ; clk        ;
; N/A   ; None         ; 7.165 ns   ; reg_16bit:u4|data[0]  ; Ans[0]  ; clk        ;
; N/A   ; None         ; 7.156 ns   ; reg_16bit:u4|data[11] ; Ans[11] ; clk        ;
+-------+--------------+------------+-----------------------+---------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; -4.273 ns ; A[7] ; sreg_8bit:u1|data[7]  ; start    ;
; N/A           ; None        ; -5.222 ns ; B[6] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -5.283 ns ; B[1] ; reg_16bit:u4|data[8]  ; clk      ;
; N/A           ; None        ; -5.346 ns ; B[2] ; reg_16bit:u4|data[9]  ; clk      ;
; N/A           ; None        ; -5.821 ns ; B[6] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -5.854 ns ; B[5] ; reg_16bit:u4|data[12] ; clk      ;
; N/A           ; None        ; -5.882 ns ; B[1] ; reg_16bit:u4|data[9]  ; clk      ;
; N/A           ; None        ; -5.899 ns ; B[6] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -5.945 ns ; B[2] ; reg_16bit:u4|data[10] ; clk      ;
; N/A           ; None        ; -5.960 ns ; B[1] ; reg_16bit:u4|data[10] ; clk      ;
; N/A           ; None        ; -5.978 ns ; B[3] ; reg_16bit:u4|data[10] ; clk      ;
; N/A           ; None        ; -6.023 ns ; B[2] ; reg_16bit:u4|data[11] ; clk      ;
; N/A           ; None        ; -6.038 ns ; B[1] ; reg_16bit:u4|data[11] ; clk      ;
; N/A           ; None        ; -6.247 ns ; B[2] ; reg_16bit:u4|data[12] ; clk      ;
; N/A           ; None        ; -6.247 ns ; B[2] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -6.247 ns ; B[2] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -6.247 ns ; B[2] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -6.264 ns ; B[1] ; reg_16bit:u4|data[12] ; clk      ;
; N/A           ; None        ; -6.264 ns ; B[1] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -6.264 ns ; B[1] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -6.264 ns ; B[1] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -6.371 ns ; B[0] ; reg_16bit:u4|data[7]  ; clk      ;
; N/A           ; None        ; -6.453 ns ; B[5] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -6.474 ns ; B[4] ; reg_16bit:u4|data[11] ; clk      ;
; N/A           ; None        ; -6.531 ns ; B[5] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -6.587 ns ; B[3] ; reg_16bit:u4|data[11] ; clk      ;
; N/A           ; None        ; -6.609 ns ; B[5] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -6.811 ns ; B[3] ; reg_16bit:u4|data[12] ; clk      ;
; N/A           ; None        ; -6.811 ns ; B[3] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -6.811 ns ; B[3] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -6.811 ns ; B[3] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -6.980 ns ; B[0] ; reg_16bit:u4|data[8]  ; clk      ;
; N/A           ; None        ; -7.058 ns ; B[0] ; reg_16bit:u4|data[9]  ; clk      ;
; N/A           ; None        ; -7.136 ns ; B[0] ; reg_16bit:u4|data[10] ; clk      ;
; N/A           ; None        ; -7.214 ns ; B[0] ; reg_16bit:u4|data[11] ; clk      ;
; N/A           ; None        ; -7.289 ns ; B[4] ; reg_16bit:u4|data[12] ; clk      ;
; N/A           ; None        ; -7.289 ns ; B[4] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -7.289 ns ; B[4] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -7.289 ns ; B[4] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -7.444 ns ; B[0] ; reg_16bit:u4|data[12] ; clk      ;
; N/A           ; None        ; -7.444 ns ; B[0] ; reg_16bit:u4|data[13] ; clk      ;
; N/A           ; None        ; -7.444 ns ; B[0] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -7.444 ns ; B[0] ; reg_16bit:u4|data[15] ; clk      ;
; N/A           ; None        ; -9.015 ns ; B[7] ; reg_16bit:u4|data[14] ; clk      ;
; N/A           ; None        ; -9.624 ns ; B[7] ; reg_16bit:u4|data[15] ; clk      ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jan 07 14:39:05 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multi -c multi --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "sreg_8bit:u1|data[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "start" is a latch enable. Will not compute fmax for this pin.
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "sreg_8bit:u1|data[0]" and destination register "reg_16bit:u4|data[12]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.103 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N6; Fanout = 8; REG Node = 'sreg_8bit:u1|data[0]'
            Info: 2: + IC(0.737 ns) + CELL(0.114 ns) = 0.851 ns; Loc. = LC_X2_Y13_N9; Fanout = 3; COMB Node = 'andarith:u2|dout[0]'
            Info: 3: + IC(0.437 ns) + CELL(0.564 ns) = 1.852 ns; Loc. = LC_X2_Y13_N0; Fanout = 2; COMB Node = 'reg_16bit:u4|data[7]~1'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.930 ns; Loc. = LC_X2_Y13_N1; Fanout = 2; COMB Node = 'reg_16bit:u4|data[8]~3'
            Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 2.008 ns; Loc. = LC_X2_Y13_N2; Fanout = 2; COMB Node = 'reg_16bit:u4|data[9]~5'
            Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 2.086 ns; Loc. = LC_X2_Y13_N3; Fanout = 2; COMB Node = 'reg_16bit:u4|data[10]~7'
            Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 2.264 ns; Loc. = LC_X2_Y13_N4; Fanout = 4; COMB Node = 'reg_16bit:u4|data[11]~9'
            Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 3.103 ns; Loc. = LC_X2_Y13_N5; Fanout = 3; REG Node = 'reg_16bit:u4|data[12]'
            Info: Total cell delay = 1.929 ns ( 62.17 % )
            Info: Total interconnect delay = 1.174 ns ( 37.83 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.956 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'
                Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X2_Y13_N5; Fanout = 3; REG Node = 'reg_16bit:u4|data[12]'
                Info: Total cell delay = 2.180 ns ( 73.75 % )
                Info: Total interconnect delay = 0.776 ns ( 26.25 % )
            Info: - Longest clock path from clock "clk" to source register is 2.956 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'
                Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y13_N6; Fanout = 8; REG Node = 'sreg_8bit:u1|data[0]'
                Info: Total cell delay = 2.180 ns ( 73.75 % )
                Info: Total interconnect delay = 0.776 ns ( 26.25 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "reg_16bit:u4|data[15]" (data pin = "B[7]", clock pin = "clk") is 9.691 ns
    Info: + Longest pin to register delay is 12.610 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_135; Fanout = 1; PIN Node = 'B[7]'
        Info: 2: + IC(8.487 ns) + CELL(0.590 ns) = 10.546 ns; Loc. = LC_X1_Y13_N8; Fanout = 3; COMB Node = 'andarith:u2|dout[7]'
        Info: 3: + IC(0.702 ns) + CELL(0.575 ns) = 11.823 ns; Loc. = LC_X2_Y13_N7; Fanout = 1; COMB Node = 'reg_16bit:u4|data[14]~15COUT1_46'
        Info: 4: + IC(0.000 ns) + CELL(0.787 ns) = 12.610 ns; Loc. = LC_X2_Y13_N8; Fanout = 4; REG Node = 'reg_16bit:u4|data[15]'
        Info: Total cell delay = 3.421 ns ( 27.13 % )
        Info: Total interconnect delay = 9.189 ns ( 72.87 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X2_Y13_N8; Fanout = 4; REG Node = 'reg_16bit:u4|data[15]'
        Info: Total cell delay = 2.180 ns ( 73.75 % )
        Info: Total interconnect delay = 0.776 ns ( 26.25 % )
Info: tco from clock "clk" to destination pin "Ans[10]" through register "reg_16bit:u4|data[10]" is 10.812 ns
    Info: + Longest clock path from clock "clk" to source register is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X2_Y13_N3; Fanout = 4; REG Node = 'reg_16bit:u4|data[10]'
        Info: Total cell delay = 2.180 ns ( 73.75 % )
        Info: Total interconnect delay = 0.776 ns ( 26.25 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 7.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y13_N3; Fanout = 4; REG Node = 'reg_16bit:u4|data[10]'
        Info: 2: + IC(5.508 ns) + CELL(2.124 ns) = 7.632 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'Ans[10]'
        Info: Total cell delay = 2.124 ns ( 27.83 % )
        Info: Total interconnect delay = 5.508 ns ( 72.17 % )
Info: th for register "sreg_8bit:u1|data[7]" (data pin = "A[7]", clock pin = "start") is -4.273 ns
    Info: + Longest clock path from clock "start" to destination register is 2.825 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 24; CLK Node = 'start'
        Info: 2: + IC(1.242 ns) + CELL(0.114 ns) = 2.825 ns; Loc. = LC_X1_Y7_N5; Fanout = 1; REG Node = 'sreg_8bit:u1|data[7]'
        Info: Total cell delay = 1.583 ns ( 56.04 % )
        Info: Total interconnect delay = 1.242 ns ( 43.96 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.098 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'A[7]'
        Info: 2: + IC(5.039 ns) + CELL(0.590 ns) = 7.098 ns; Loc. = LC_X1_Y7_N5; Fanout = 1; REG Node = 'sreg_8bit:u1|data[7]'
        Info: Total cell delay = 2.059 ns ( 29.01 % )
        Info: Total interconnect delay = 5.039 ns ( 70.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Sun Jan 07 14:39:05 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


