$date
	Fri Nov 29 23:35:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift_register $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in_data [7:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 1 & shift_left $end
$var reg 1 ' shift_right $end
$scope module uut $end
$var wire 1 ( clk $end
$var wire 8 ) in_data [7:0] $end
$var wire 1 * load $end
$var wire 1 + reset $end
$var wire 1 , shift_left $end
$var wire 1 - shift_right $end
$var reg 8 . q [7:0] $end
$var reg 8 / shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
0-
0,
0+
0*
b10101010 )
0(
0'
0&
0%
0$
b10101010 #
0"
bx !
$end
#5
1"
1(
#10
b0 .
b0 !
b0 /
0"
0(
1%
1+
#15
1"
1(
#20
0"
0(
0%
0+
#25
1"
1(
#30
0"
0(
1$
1*
#35
b10101010 .
b10101010 !
b10101010 /
1"
1(
#40
0"
0(
0$
0*
#45
1"
1(
#50
0"
0(
1&
1,
#55
b1010100 .
b1010100 !
b1010100 /
1"
1(
#60
0"
0(
0&
0,
#65
1"
1(
#70
0"
0(
1'
1-
#75
b101010 .
b101010 !
b101010 /
1"
1(
#80
0"
0(
0'
0-
