--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_verilog.twx top_level_verilog.ncd -o
top_level_verilog.twr top_level_verilog.pcf -ucf RISCProcessor.ucf

Design file:              top_level_verilog.ncd
Physical constraint file: top_level_verilog.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dump_mem    |    2.440(R)|      SLOW  |   -0.091(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
reset       |    0.908(R)|      FAST  |    1.045(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        14.990(R)|      SLOW  |         5.511(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
b           |        14.859(R)|      SLOW  |         5.460(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
c           |        15.134(R)|      SLOW  |         5.435(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
d           |        14.766(R)|      SLOW  |         5.414(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
e           |        14.231(R)|      SLOW  |         5.058(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
f           |        14.249(R)|      SLOW  |         5.038(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
g           |        14.494(R)|      SLOW  |         5.294(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.987|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dump_mem       |a              |   10.842|
dump_mem       |b              |   10.825|
dump_mem       |c              |   11.203|
dump_mem       |d              |   10.608|
dump_mem       |e              |   10.298|
dump_mem       |f              |   10.318|
dump_mem       |g              |   10.563|
---------------+---------------+---------+


Analysis completed Mon May 06 01:19:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5001 MB



