  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/force_unpacked_port_partSelect_genericInterface_ModPortInst.sv,32): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/force_unpacked_port_partSelect_genericInterface_ModPortInst.sv,30): i_en
xmelab: (./testcases/force_unpacked_port_partSelect_genericInterface_ModPortInst.sv,31): i_a

  I u_I ();
      |
xmelab: *W,CUVWSB (./testcases/force_unpacked_port_partSelect_genericInterface_ModPortInst.sv,35|6): 6 inout ports were not connected:
xmelab: (./testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv,5): z
xmelab: (./testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv,6): y
xmelab: (./testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv,7): x
xmelab: (./testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv,8): i_clk
xmelab: (./testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv,9): i_srst
xmelab: (./testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv,10): i_arst

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
      force i.p = '{4{'z}};
              |
xmelab: *E,CUVUNF (./testcases/force_unpacked_port_partSelect_genericInterface_ModPortInst.sv,22|14): Hierarchical name component lookup failed for 'p' at 'tb.u_DUT.u_M'.
      release i.p;
                |
xmelab: *E,CUVUNF (./testcases/force_unpacked_port_partSelect_genericInterface_ModPortInst.sv,24|16): Hierarchical name component lookup failed for 'p' at 'tb.u_DUT.u_M'.
FAILURE
