#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17dbe00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17da510 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17dd100 .functor NOT 1, L_0x1816f30, C4<0>, C4<0>, C4<0>;
L_0x1816c90 .functor XOR 1, L_0x1816b30, L_0x1816bf0, C4<0>, C4<0>;
L_0x1816e20 .functor XOR 1, L_0x1816c90, L_0x1816d50, C4<0>, C4<0>;
v0x1813d40_0 .net *"_ivl_10", 0 0, L_0x1816d50;  1 drivers
v0x1813e40_0 .net *"_ivl_12", 0 0, L_0x1816e20;  1 drivers
v0x1813f20_0 .net *"_ivl_2", 0 0, L_0x1815de0;  1 drivers
v0x1813fe0_0 .net *"_ivl_4", 0 0, L_0x1816b30;  1 drivers
v0x18140c0_0 .net *"_ivl_6", 0 0, L_0x1816bf0;  1 drivers
v0x18141f0_0 .net *"_ivl_8", 0 0, L_0x1816c90;  1 drivers
v0x18142d0_0 .net "a", 0 0, v0x1811950_0;  1 drivers
v0x1814370_0 .net "b", 0 0, v0x18119f0_0;  1 drivers
v0x1814410_0 .net "c", 0 0, v0x1811a90_0;  1 drivers
v0x18144b0_0 .var "clk", 0 0;
v0x1814550_0 .net "d", 0 0, v0x1811bd0_0;  1 drivers
v0x18145f0_0 .net "q_dut", 0 0, L_0x1816a20;  1 drivers
v0x1814690_0 .net "q_ref", 0 0, L_0x1814e40;  1 drivers
v0x1814730_0 .var/2u "stats1", 159 0;
v0x18147d0_0 .var/2u "strobe", 0 0;
v0x1814870_0 .net "tb_match", 0 0, L_0x1816f30;  1 drivers
v0x1814930_0 .net "tb_mismatch", 0 0, L_0x17dd100;  1 drivers
v0x1814b00_0 .net "wavedrom_enable", 0 0, v0x1811cc0_0;  1 drivers
v0x1814ba0_0 .net "wavedrom_title", 511 0, v0x1811d60_0;  1 drivers
L_0x1815de0 .concat [ 1 0 0 0], L_0x1814e40;
L_0x1816b30 .concat [ 1 0 0 0], L_0x1814e40;
L_0x1816bf0 .concat [ 1 0 0 0], L_0x1816a20;
L_0x1816d50 .concat [ 1 0 0 0], L_0x1814e40;
L_0x1816f30 .cmp/eeq 1, L_0x1815de0, L_0x1816e20;
S_0x17ccba0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17da510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17d1a40 .functor NOT 1, v0x1811950_0, C4<0>, C4<0>, C4<0>;
L_0x17e6030 .functor XOR 1, L_0x17d1a40, v0x18119f0_0, C4<0>, C4<0>;
L_0x17dd170 .functor XOR 1, L_0x17e6030, v0x1811a90_0, C4<0>, C4<0>;
L_0x1814e40 .functor XOR 1, L_0x17dd170, v0x1811bd0_0, C4<0>, C4<0>;
v0x17dd370_0 .net *"_ivl_0", 0 0, L_0x17d1a40;  1 drivers
v0x17dd410_0 .net *"_ivl_2", 0 0, L_0x17e6030;  1 drivers
v0x17d1b90_0 .net *"_ivl_4", 0 0, L_0x17dd170;  1 drivers
v0x17d1c30_0 .net "a", 0 0, v0x1811950_0;  alias, 1 drivers
v0x1810d10_0 .net "b", 0 0, v0x18119f0_0;  alias, 1 drivers
v0x1810e20_0 .net "c", 0 0, v0x1811a90_0;  alias, 1 drivers
v0x1810ee0_0 .net "d", 0 0, v0x1811bd0_0;  alias, 1 drivers
v0x1810fa0_0 .net "q", 0 0, L_0x1814e40;  alias, 1 drivers
S_0x1811100 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17da510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1811950_0 .var "a", 0 0;
v0x18119f0_0 .var "b", 0 0;
v0x1811a90_0 .var "c", 0 0;
v0x1811b30_0 .net "clk", 0 0, v0x18144b0_0;  1 drivers
v0x1811bd0_0 .var "d", 0 0;
v0x1811cc0_0 .var "wavedrom_enable", 0 0;
v0x1811d60_0 .var "wavedrom_title", 511 0;
E_0x17e03f0/0 .event negedge, v0x1811b30_0;
E_0x17e03f0/1 .event posedge, v0x1811b30_0;
E_0x17e03f0 .event/or E_0x17e03f0/0, E_0x17e03f0/1;
E_0x17e0640 .event posedge, v0x1811b30_0;
E_0x17c99f0 .event negedge, v0x1811b30_0;
S_0x1811450 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1811100;
 .timescale -12 -12;
v0x1811650_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1811750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1811100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1811ec0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17da510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1814f70 .functor NOT 1, v0x1811950_0, C4<0>, C4<0>, C4<0>;
L_0x1814fe0 .functor NOT 1, v0x18119f0_0, C4<0>, C4<0>, C4<0>;
L_0x1815070 .functor AND 1, L_0x1814f70, L_0x1814fe0, C4<1>, C4<1>;
L_0x1815130 .functor NOT 1, v0x1811a90_0, C4<0>, C4<0>, C4<0>;
L_0x18151d0 .functor AND 1, L_0x1815070, L_0x1815130, C4<1>, C4<1>;
L_0x18152e0 .functor NOT 1, v0x1811bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1815390 .functor AND 1, L_0x18151d0, L_0x18152e0, C4<1>, C4<1>;
L_0x18154a0 .functor NOT 1, v0x1811950_0, C4<0>, C4<0>, C4<0>;
L_0x1815560 .functor NOT 1, v0x18119f0_0, C4<0>, C4<0>, C4<0>;
L_0x18155d0 .functor AND 1, L_0x18154a0, L_0x1815560, C4<1>, C4<1>;
L_0x1815740 .functor AND 1, L_0x18155d0, v0x1811a90_0, C4<1>, C4<1>;
L_0x18157b0 .functor NOT 1, v0x1811bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1815890 .functor AND 1, L_0x1815740, L_0x18157b0, C4<1>, C4<1>;
L_0x18159a0 .functor NOT 1, v0x1811950_0, C4<0>, C4<0>, C4<0>;
L_0x1815820 .functor AND 1, L_0x18159a0, v0x18119f0_0, C4<1>, C4<1>;
L_0x1815ae0 .functor NOT 1, v0x1811a90_0, C4<0>, C4<0>, C4<0>;
L_0x1815be0 .functor AND 1, L_0x1815820, L_0x1815ae0, C4<1>, C4<1>;
L_0x1815d20 .functor AND 1, L_0x1815be0, v0x1811bd0_0, C4<1>, C4<1>;
L_0x1815e80 .functor AND 1, v0x1811950_0, v0x18119f0_0, C4<1>, C4<1>;
L_0x1816110 .functor AND 1, L_0x1815e80, v0x1811a90_0, C4<1>, C4<1>;
L_0x1816390 .functor AND 1, L_0x1816110, v0x1811bd0_0, C4<1>, C4<1>;
L_0x1816560 .functor OR 1, L_0x1815390, L_0x1815890, C4<0>, C4<0>;
L_0x1816730 .functor OR 1, L_0x1816560, L_0x1815d20, C4<0>, C4<0>;
L_0x1816840 .functor OR 1, L_0x1816730, L_0x1816390, C4<0>, C4<0>;
L_0x1816a20 .functor BUFZ 1, L_0x1816840, C4<0>, C4<0>, C4<0>;
v0x18121b0_0 .net *"_ivl_0", 0 0, L_0x1814f70;  1 drivers
v0x1812290_0 .net *"_ivl_10", 0 0, L_0x18152e0;  1 drivers
v0x1812370_0 .net *"_ivl_14", 0 0, L_0x18154a0;  1 drivers
v0x1812460_0 .net *"_ivl_16", 0 0, L_0x1815560;  1 drivers
v0x1812540_0 .net *"_ivl_18", 0 0, L_0x18155d0;  1 drivers
v0x1812670_0 .net *"_ivl_2", 0 0, L_0x1814fe0;  1 drivers
v0x1812750_0 .net *"_ivl_20", 0 0, L_0x1815740;  1 drivers
v0x1812830_0 .net *"_ivl_22", 0 0, L_0x18157b0;  1 drivers
v0x1812910_0 .net *"_ivl_26", 0 0, L_0x18159a0;  1 drivers
v0x18129f0_0 .net *"_ivl_28", 0 0, L_0x1815820;  1 drivers
v0x1812ad0_0 .net *"_ivl_30", 0 0, L_0x1815ae0;  1 drivers
v0x1812bb0_0 .net *"_ivl_32", 0 0, L_0x1815be0;  1 drivers
v0x1812c90_0 .net *"_ivl_36", 0 0, L_0x1815e80;  1 drivers
v0x1812d70_0 .net *"_ivl_38", 0 0, L_0x1816110;  1 drivers
v0x1812e50_0 .net *"_ivl_4", 0 0, L_0x1815070;  1 drivers
v0x1812f30_0 .net *"_ivl_42", 0 0, L_0x1816560;  1 drivers
v0x1813010_0 .net *"_ivl_6", 0 0, L_0x1815130;  1 drivers
v0x18130f0_0 .net *"_ivl_8", 0 0, L_0x18151d0;  1 drivers
v0x18131d0_0 .net "a", 0 0, v0x1811950_0;  alias, 1 drivers
v0x1813270_0 .net "and1", 0 0, L_0x1815390;  1 drivers
v0x1813330_0 .net "and2", 0 0, L_0x1815890;  1 drivers
v0x18133f0_0 .net "and3", 0 0, L_0x1815d20;  1 drivers
v0x18134b0_0 .net "and4", 0 0, L_0x1816390;  1 drivers
v0x1813570_0 .net "b", 0 0, v0x18119f0_0;  alias, 1 drivers
v0x1813660_0 .net "c", 0 0, v0x1811a90_0;  alias, 1 drivers
v0x1813750_0 .net "d", 0 0, v0x1811bd0_0;  alias, 1 drivers
v0x1813840_0 .net "or1", 0 0, L_0x1816730;  1 drivers
v0x1813900_0 .net "or2", 0 0, L_0x1816840;  1 drivers
v0x18139c0_0 .net "q", 0 0, L_0x1816a20;  alias, 1 drivers
S_0x1813b20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17da510;
 .timescale -12 -12;
E_0x17e0190 .event anyedge, v0x18147d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18147d0_0;
    %nor/r;
    %assign/vec4 v0x18147d0_0, 0;
    %wait E_0x17e0190;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1811100;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18119f0_0, 0;
    %assign/vec4 v0x1811950_0, 0;
    %wait E_0x17c99f0;
    %wait E_0x17e0640;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18119f0_0, 0;
    %assign/vec4 v0x1811950_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e03f0;
    %load/vec4 v0x1811950_0;
    %load/vec4 v0x18119f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1811a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1811bd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18119f0_0, 0;
    %assign/vec4 v0x1811950_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1811750;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e03f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1811bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18119f0_0, 0;
    %assign/vec4 v0x1811950_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17da510;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18144b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18147d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17da510;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18144b0_0;
    %inv;
    %store/vec4 v0x18144b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17da510;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1811b30_0, v0x1814930_0, v0x18142d0_0, v0x1814370_0, v0x1814410_0, v0x1814550_0, v0x1814690_0, v0x18145f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17da510;
T_7 ;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1814730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17da510;
T_8 ;
    %wait E_0x17e03f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814730_0, 4, 32;
    %load/vec4 v0x1814870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814730_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814730_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1814690_0;
    %load/vec4 v0x1814690_0;
    %load/vec4 v0x18145f0_0;
    %xor;
    %load/vec4 v0x1814690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814730_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1814730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814730_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit2/iter0/response6/top_module.sv";
