$date
	Mon Sep 17 17:45:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$scope module decoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ nA0 $end
$var wire 1 % nA1 $end
$var wire 1 & out0 $end
$var wire 1 ' out1 $end
$var wire 1 ( out2 $end
$var wire 1 ) out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#100000
$dumpvars
0)
0(
0'
0&
1%
1$
0#
0"
0!
$end
#1100000
1!
#1150000
0$
#2100000
1"
0!
#2150000
0%
1$
#3100000
1!
#3150000
0$
#4100000
0"
0!
1#
#4150000
1%
1$
#4200000
1&
#5100000
1!
#5150000
0$
1'
#5200000
0&
#6100000
1"
0!
#6150000
0%
1$
0'
#6200000
1(
#7100000
1!
#7150000
0$
1)
#7200000
0(
#8100000
