// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Mon Jun 30 13:10:18 2025
// Host        : ipn070 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ OpenNTT_BD_ComputeCoreWrapper_0_0_sim_netlist.v
// Design      : OpenNTT_BD_ComputeCoreWrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen
   (ADDRARDADDR,
    done_internal,
    \shift_array_reg[0][7] ,
    \shift_array_reg[0][6] ,
    \shift_array_reg[0][5] ,
    \shift_array_reg[0][4] ,
    \shift_array_reg[0][3] ,
    \shift_array_reg[0][2] ,
    \shift_array_reg[0][1] ,
    \shift_array_reg[0][0] ,
    core_rst,
    clk,
    Q,
    ram_reg,
    forward_internal,
    rst_tw_gen,
    \DELAY_BLOCK[17].shift_array_reg[18][7] ,
    \j_reg[0]_0 ,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    ram_reg_0,
    E,
    m);
  output [6:0]ADDRARDADDR;
  output done_internal;
  output \shift_array_reg[0][7] ;
  output \shift_array_reg[0][6] ;
  output \shift_array_reg[0][5] ;
  output \shift_array_reg[0][4] ;
  output \shift_array_reg[0][3] ;
  output \shift_array_reg[0][2] ;
  output \shift_array_reg[0][1] ;
  output \shift_array_reg[0][0] ;
  input core_rst;
  input clk;
  input [6:0]Q;
  input ram_reg;
  input forward_internal;
  input rst_tw_gen;
  input [7:0]\DELAY_BLOCK[17].shift_array_reg[18][7] ;
  input \j_reg[0]_0 ;
  input grant_ext;
  input [6:0]dma_bram_abs_addr;
  input [6:0]control_low_word;
  input ram_reg_0;
  input [0:0]E;
  input [0:0]m;

  wire [6:0]ADDRARDADDR;
  wire [7:0]\DELAY_BLOCK[17].shift_array_reg[18][7] ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [6:0]addr;
  wire [5:0]addr0;
  wire addr__0_carry__0_n_2;
  wire addr__0_carry__0_n_3;
  wire addr__0_carry_i_1_n_0;
  wire addr__0_carry_i_2_n_0;
  wire addr__0_carry_i_3_n_0;
  wire addr__0_carry_i_4_n_0;
  wire addr__0_carry_i_5_n_0;
  wire addr__0_carry_i_6_n_0;
  wire addr__0_carry_i_7_n_0;
  wire addr__0_carry_n_0;
  wire addr__0_carry_n_1;
  wire addr__0_carry_n_2;
  wire addr__0_carry_n_3;
  wire clear;
  wire clk;
  wire [6:0]control_low_word;
  wire core_rst;
  wire [6:0]dma_bram_abs_addr;
  wire done_internal;
  wire forward_internal;
  wire grant_ext;
  wire \j[6]_i_3_n_0 ;
  wire \j_reg[0]_0 ;
  wire \j_reg_n_0_[0] ;
  wire \k[6]_i_1_n_0 ;
  wire \k[6]_i_4_n_0 ;
  wire \k[6]_i_5_n_0 ;
  wire \k[6]_i_6_n_0 ;
  wire [6:0]k_reg;
  wire [0:0]m;
  wire [7:7]m_0;
  wire \m_m_1[7]_i_3_n_0 ;
  wire \m_m_1[7]_i_4_n_0 ;
  wire \m_m_1[7]_i_5_n_0 ;
  wire \m_m_1_reg_n_0_[7] ;
  wire [6:0]p_0_in__3;
  wire [6:0]p_0_in__4;
  wire [7:1]p_2_in;
  wire ram_reg;
  wire ram_reg_0;
  wire rst_tw_gen;
  wire [7:1]s_DP;
  wire [6:0]s_m_1_DP;
  wire [6:0]s_m_1_DP0;
  wire \s_m_1_DP[6]_i_2__0_n_0 ;
  wire sel;
  wire \shift_array_reg[0][0] ;
  wire \shift_array_reg[0][1] ;
  wire \shift_array_reg[0][2] ;
  wire \shift_array_reg[0][3] ;
  wire \shift_array_reg[0][4] ;
  wire \shift_array_reg[0][5] ;
  wire \shift_array_reg[0][6] ;
  wire \shift_array_reg[0][7] ;
  wire sr_out_n_10;
  wire sr_out_n_11;
  wire sr_out_n_7;
  wire sr_out_n_8;
  wire sr_out_n_9;
  wire stage_done;
  wire [3:2]NLW_addr__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_addr__0_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h8888F000)) 
    \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_i_1 
       (.I0(stage_done),
        .I1(m_0),
        .I2(E),
        .I3(m),
        .I4(forward_internal),
        .O(done_internal));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr__0_carry
       (.CI(1'b0),
        .CO({addr__0_carry_n_0,addr__0_carry_n_1,addr__0_carry_n_2,addr__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({addr__0_carry_i_1_n_0,addr__0_carry_i_2_n_0,addr__0_carry_i_3_n_0,1'b0}),
        .O(addr[3:0]),
        .S({addr__0_carry_i_4_n_0,addr__0_carry_i_5_n_0,addr__0_carry_i_6_n_0,addr__0_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr__0_carry__0
       (.CI(addr__0_carry_n_0),
        .CO({NLW_addr__0_carry__0_CO_UNCONNECTED[3:2],addr__0_carry__0_n_2,addr__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sr_out_n_7,sr_out_n_8}),
        .O({NLW_addr__0_carry__0_O_UNCONNECTED[3],addr[6:4]}),
        .S({1'b0,sr_out_n_9,sr_out_n_10,sr_out_n_11}));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr__0_carry_i_1
       (.I0(addr0[2]),
        .I1(s_DP[3]),
        .I2(\j_reg_n_0_[0] ),
        .I3(k_reg[4]),
        .O(addr__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr__0_carry_i_2
       (.I0(addr0[1]),
        .I1(s_DP[2]),
        .I2(\j_reg_n_0_[0] ),
        .I3(k_reg[5]),
        .O(addr__0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hE8A0)) 
    addr__0_carry_i_3
       (.I0(addr0[0]),
        .I1(s_DP[1]),
        .I2(k_reg[6]),
        .I3(\j_reg_n_0_[0] ),
        .O(addr__0_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr__0_carry_i_4
       (.I0(addr__0_carry_i_1_n_0),
        .I1(addr0[3]),
        .I2(k_reg[3]),
        .I3(s_DP[4]),
        .I4(\j_reg_n_0_[0] ),
        .O(addr__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr__0_carry_i_5
       (.I0(addr__0_carry_i_2_n_0),
        .I1(addr0[2]),
        .I2(k_reg[4]),
        .I3(s_DP[3]),
        .I4(\j_reg_n_0_[0] ),
        .O(addr__0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr__0_carry_i_6
       (.I0(addr__0_carry_i_3_n_0),
        .I1(addr0[1]),
        .I2(k_reg[5]),
        .I3(s_DP[2]),
        .I4(\j_reg_n_0_[0] ),
        .O(addr__0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    addr__0_carry_i_7
       (.I0(s_DP[1]),
        .I1(\j_reg_n_0_[0] ),
        .I2(addr0[0]),
        .I3(k_reg[6]),
        .O(addr__0_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j[0]_i_1 
       (.I0(\j_reg_n_0_[0] ),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j[1]_i_1 
       (.I0(\j_reg_n_0_[0] ),
        .I1(addr0[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j[2]_i_1 
       (.I0(\j_reg_n_0_[0] ),
        .I1(addr0[0]),
        .I2(addr0[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j[3]_i_1 
       (.I0(addr0[0]),
        .I1(\j_reg_n_0_[0] ),
        .I2(addr0[1]),
        .I3(addr0[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j[4]_i_1 
       (.I0(addr0[2]),
        .I1(addr0[1]),
        .I2(\j_reg_n_0_[0] ),
        .I3(addr0[0]),
        .I4(addr0[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j[5]_i_1 
       (.I0(addr0[3]),
        .I1(addr0[0]),
        .I2(\j_reg_n_0_[0] ),
        .I3(addr0[1]),
        .I4(addr0[2]),
        .I5(addr0[4]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \j[6]_i_1 
       (.I0(sel),
        .I1(\j_reg[0]_0 ),
        .O(clear));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \j[6]_i_2 
       (.I0(addr0[4]),
        .I1(addr0[2]),
        .I2(addr0[1]),
        .I3(\j[6]_i_3_n_0 ),
        .I4(addr0[3]),
        .I5(addr0[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j[6]_i_3 
       (.I0(addr0[0]),
        .I1(\j_reg_n_0_[0] ),
        .O(\j[6]_i_3_n_0 ));
  FDRE \j_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(\j_reg_n_0_[0] ),
        .R(clear));
  FDRE \j_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(addr0[0]),
        .R(clear));
  FDRE \j_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(addr0[1]),
        .R(clear));
  FDRE \j_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(addr0[2]),
        .R(clear));
  FDRE \j_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(addr0[3]),
        .R(clear));
  FDRE \j_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(addr0[4]),
        .R(clear));
  FDRE \j_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__3[6]),
        .Q(addr0[5]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k[0]_i_1 
       (.I0(k_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k[1]_i_1 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k[2]_i_1 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .I2(k_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k[3]_i_1 
       (.I0(k_reg[1]),
        .I1(k_reg[0]),
        .I2(k_reg[2]),
        .I3(k_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k[4]_i_1 
       (.I0(k_reg[3]),
        .I1(k_reg[2]),
        .I2(k_reg[0]),
        .I3(k_reg[1]),
        .I4(k_reg[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k[5]_i_1 
       (.I0(k_reg[4]),
        .I1(k_reg[1]),
        .I2(k_reg[0]),
        .I3(k_reg[2]),
        .I4(k_reg[3]),
        .I5(k_reg[5]),
        .O(p_0_in__4[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \k[6]_i_1 
       (.I0(stage_done),
        .I1(\j_reg[0]_0 ),
        .O(\k[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \k[6]_i_2 
       (.I0(\k[6]_i_4_n_0 ),
        .I1(addr0[4]),
        .I2(s_m_1_DP[5]),
        .I3(addr0[3]),
        .I4(s_m_1_DP[4]),
        .I5(\k[6]_i_5_n_0 ),
        .O(sel));
  LUT3 #(
    .INIT(8'hD2)) 
    \k[6]_i_3 
       (.I0(k_reg[5]),
        .I1(\k[6]_i_6_n_0 ),
        .I2(k_reg[6]),
        .O(p_0_in__4[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \k[6]_i_4 
       (.I0(addr0[5]),
        .I1(s_m_1_DP[6]),
        .I2(addr0[2]),
        .I3(s_m_1_DP[3]),
        .O(\k[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \k[6]_i_5 
       (.I0(s_m_1_DP[0]),
        .I1(\j_reg_n_0_[0] ),
        .I2(s_m_1_DP[1]),
        .I3(addr0[0]),
        .I4(addr0[1]),
        .I5(s_m_1_DP[2]),
        .O(\k[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \k[6]_i_6 
       (.I0(k_reg[3]),
        .I1(k_reg[2]),
        .I2(k_reg[0]),
        .I3(k_reg[1]),
        .I4(k_reg[4]),
        .O(\k[6]_i_6_n_0 ));
  FDRE \k_reg[0] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[0]),
        .Q(k_reg[0]),
        .R(\k[6]_i_1_n_0 ));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[1]),
        .Q(k_reg[1]),
        .R(\k[6]_i_1_n_0 ));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[2]),
        .Q(k_reg[2]),
        .R(\k[6]_i_1_n_0 ));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[3]),
        .Q(k_reg[3]),
        .R(\k[6]_i_1_n_0 ));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[4]),
        .Q(k_reg[4]),
        .R(\k[6]_i_1_n_0 ));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[5]),
        .Q(k_reg[5]),
        .R(\k[6]_i_1_n_0 ));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__4[6]),
        .Q(k_reg[6]),
        .R(\k[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \m_m_1[7]_i_2 
       (.I0(\m_m_1[7]_i_3_n_0 ),
        .I1(k_reg[6]),
        .I2(p_2_in[7]),
        .I3(\m_m_1_reg_n_0_[7] ),
        .I4(sel),
        .O(stage_done));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \m_m_1[7]_i_3 
       (.I0(\m_m_1[7]_i_4_n_0 ),
        .I1(k_reg[1]),
        .I2(p_2_in[2]),
        .I3(k_reg[0]),
        .I4(p_2_in[1]),
        .I5(\m_m_1[7]_i_5_n_0 ),
        .O(\m_m_1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \m_m_1[7]_i_4 
       (.I0(k_reg[4]),
        .I1(p_2_in[5]),
        .I2(k_reg[3]),
        .I3(p_2_in[4]),
        .O(\m_m_1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \m_m_1[7]_i_5 
       (.I0(k_reg[5]),
        .I1(p_2_in[6]),
        .I2(k_reg[2]),
        .I3(p_2_in[3]),
        .O(\m_m_1[7]_i_5_n_0 ));
  FDRE \m_m_1_reg[0] 
       (.C(clk),
        .CE(stage_done),
        .D(stage_done),
        .Q(p_2_in[1]),
        .R(core_rst));
  FDRE \m_m_1_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[1]),
        .Q(p_2_in[2]),
        .R(core_rst));
  FDRE \m_m_1_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[2]),
        .Q(p_2_in[3]),
        .R(core_rst));
  FDRE \m_m_1_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[3]),
        .Q(p_2_in[4]),
        .R(core_rst));
  FDRE \m_m_1_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[4]),
        .Q(p_2_in[5]),
        .R(core_rst));
  FDRE \m_m_1_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[5]),
        .Q(p_2_in[6]),
        .R(core_rst));
  FDRE \m_m_1_reg[6] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[6]),
        .Q(p_2_in[7]),
        .R(core_rst));
  FDRE \m_m_1_reg[7] 
       (.C(clk),
        .CE(stage_done),
        .D(p_2_in[7]),
        .Q(\m_m_1_reg_n_0_[7] ),
        .R(core_rst));
  FDRE \m_reg[7] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[1]),
        .Q(m_0),
        .R(core_rst));
  FDRE \s_DP_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[2]),
        .Q(s_DP[1]),
        .R(core_rst));
  FDRE \s_DP_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[3]),
        .Q(s_DP[2]),
        .R(core_rst));
  FDRE \s_DP_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[4]),
        .Q(s_DP[3]),
        .R(core_rst));
  FDRE \s_DP_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[5]),
        .Q(s_DP[4]),
        .R(core_rst));
  FDRE \s_DP_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[6]),
        .Q(s_DP[5]),
        .R(core_rst));
  FDRE \s_DP_reg[6] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DP[7]),
        .Q(s_DP[6]),
        .R(core_rst));
  FDSE \s_DP_reg[7] 
       (.C(clk),
        .CE(stage_done),
        .D(1'b0),
        .Q(s_DP[7]),
        .S(core_rst));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_m_1_DP[0]_i_1__0 
       (.I0(s_DP[1]),
        .O(s_m_1_DP0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \s_m_1_DP[1]_i_1__0 
       (.I0(s_DP[1]),
        .I1(s_DP[2]),
        .O(s_m_1_DP0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \s_m_1_DP[2]_i_1__0 
       (.I0(s_DP[1]),
        .I1(s_DP[2]),
        .I2(s_DP[3]),
        .O(s_m_1_DP0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \s_m_1_DP[3]_i_1__0 
       (.I0(s_DP[4]),
        .I1(s_DP[1]),
        .I2(s_DP[2]),
        .I3(s_DP[3]),
        .O(s_m_1_DP0[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \s_m_1_DP[4]_i_1__0 
       (.I0(s_DP[5]),
        .I1(s_DP[3]),
        .I2(s_DP[2]),
        .I3(s_DP[1]),
        .I4(s_DP[4]),
        .O(s_m_1_DP0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \s_m_1_DP[5]_i_1__0 
       (.I0(s_DP[6]),
        .I1(s_DP[4]),
        .I2(s_DP[1]),
        .I3(s_DP[2]),
        .I4(s_DP[3]),
        .I5(s_DP[5]),
        .O(s_m_1_DP0[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \s_m_1_DP[6]_i_1__0 
       (.I0(s_DP[6]),
        .I1(\s_m_1_DP[6]_i_2__0_n_0 ),
        .I2(s_DP[7]),
        .O(s_m_1_DP0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s_m_1_DP[6]_i_2__0 
       (.I0(s_DP[4]),
        .I1(s_DP[1]),
        .I2(s_DP[2]),
        .I3(s_DP[3]),
        .I4(s_DP[5]),
        .O(\s_m_1_DP[6]_i_2__0_n_0 ));
  FDSE \s_m_1_DP_reg[0] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[0]),
        .Q(s_m_1_DP[0]),
        .S(core_rst));
  FDSE \s_m_1_DP_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[1]),
        .Q(s_m_1_DP[1]),
        .S(core_rst));
  FDSE \s_m_1_DP_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[2]),
        .Q(s_m_1_DP[2]),
        .S(core_rst));
  FDSE \s_m_1_DP_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[3]),
        .Q(s_m_1_DP[3]),
        .S(core_rst));
  FDSE \s_m_1_DP_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[4]),
        .Q(s_m_1_DP[4]),
        .S(core_rst));
  FDSE \s_m_1_DP_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[5]),
        .Q(s_m_1_DP[5]),
        .S(core_rst));
  FDSE \s_m_1_DP_reg[6] 
       (.C(clk),
        .CE(stage_done),
        .D(s_m_1_DP0[6]),
        .Q(s_m_1_DP[6]),
        .S(core_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_29 sr_out
       (.ADDRARDADDR(ADDRARDADDR),
        .D({m_0,addr}),
        .\DELAY_BLOCK[17].shift_array_reg[18][7] (\DELAY_BLOCK[17].shift_array_reg[18][7] ),
        .DI({sr_out_n_7,sr_out_n_8}),
        .Q(Q),
        .S({sr_out_n_9,sr_out_n_10,sr_out_n_11}),
        .clk(clk),
        .control_low_word(control_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .forward_internal(forward_internal),
        .grant_ext(grant_ext),
        .ram_reg(ram_reg),
        .ram_reg_0(\j_reg[0]_0 ),
        .ram_reg_1(ram_reg_0),
        .rst_tw_gen(rst_tw_gen),
        .s_DP(s_DP[7:4]),
        .\shift_array_reg[0][0]_0 (\shift_array_reg[0][0] ),
        .\shift_array_reg[0][1]_0 (\shift_array_reg[0][1] ),
        .\shift_array_reg[0][2]_0 (\shift_array_reg[0][2] ),
        .\shift_array_reg[0][3]_0 (\shift_array_reg[0][3] ),
        .\shift_array_reg[0][4]_0 (\shift_array_reg[0][4] ),
        .\shift_array_reg[0][5]_0 (\shift_array_reg[0][5] ),
        .\shift_array_reg[0][6]_0 (\shift_array_reg[0][6] ),
        .\shift_array_reg[0][6]_1 ({addr0[5:3],\j_reg_n_0_[0] }),
        .\shift_array_reg[0][6]_2 (k_reg[3:0]),
        .\shift_array_reg[0][7]_0 (\shift_array_reg[0][7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith
   (done_polyArith,
    SR,
    swap_polyArith,
    ADDRARDADDR,
    Q,
    valid_reg_0,
    clk,
    o_reg_0,
    ntt_opcode,
    sub_opcode,
    D,
    rst_tw_gen,
    ram_reg,
    valid_1DP);
  output done_polyArith;
  output [0:0]SR;
  output swap_polyArith;
  output [0:0]ADDRARDADDR;
  output [6:0]Q;
  output valid_reg_0;
  input clk;
  input o_reg_0;
  input ntt_opcode;
  input sub_opcode;
  input [1:0]D;
  input rst_tw_gen;
  input ram_reg;
  input valid_1DP;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [7:7]addr_out1;
  wire clk;
  wire done_internal;
  wire done_internal_1DP;
  wire done_polyArith;
  wire ntt_opcode;
  wire o_i_2_n_0;
  wire o_i_3_n_0;
  wire o_reg_0;
  wire [7:0]p_0_in;
  wire [6:0]p_1_in;
  wire [7:7]raddr_polyArith;
  wire ram_reg;
  wire rst_tw_gen;
  wire sr_done_n_2;
  wire sub_opcode;
  wire swap_i_1_n_0;
  wire swap_polyArith;
  wire valid_1DP;
  wire valid_i_1_n_0;
  wire valid_polyArith_internal;
  wire valid_reg_0;

  FDRE \addr_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \addr_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \addr_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \addr_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \addr_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \addr_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \addr_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \addr_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_out1),
        .Q(raddr_polyArith),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_reg[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_reg[3]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[4]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_reg[4]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(p_0_in[4]),
        .I5(p_0_in[5]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \addr_reg[5]_i_1 
       (.I0(p_0_in[5]),
        .I1(p_0_in[4]),
        .I2(sr_done_n_2),
        .I3(p_0_in[6]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \addr_reg[6]_i_1 
       (.I0(p_0_in[6]),
        .I1(sr_done_n_2),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[7]),
        .O(p_1_in[6]));
  FDRE \addr_reg_reg[0] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[0]),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \addr_reg_reg[1] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[1]),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \addr_reg_reg[2] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[2]),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \addr_reg_reg[3] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[3]),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \addr_reg_reg[4] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[4]),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \addr_reg_reg[5] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[5]),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \addr_reg_reg[6] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[6]),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE done_internal_1DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_internal),
        .Q(done_internal_1DP),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    o_i_1
       (.I0(ntt_opcode),
        .I1(o_reg_0),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    o_i_2
       (.I0(done_internal),
        .O(o_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    o_i_3
       (.I0(p_0_in[0]),
        .O(o_i_3_n_0));
  FDRE o_reg
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(o_i_3_n_0),
        .Q(p_0_in[0]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808FF08)) 
    ram_reg_i_1
       (.I0(raddr_polyArith),
        .I1(o_reg_0),
        .I2(ntt_opcode),
        .I3(D[1]),
        .I4(rst_tw_gen),
        .I5(ram_reg),
        .O(ADDRARDADDR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2 sr
       (.D(addr_out1),
        .clk(clk),
        .p_0_in(p_0_in[0]),
        .\shift_array_reg[0][15]_0 (D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3 sr_done
       (.\addr_reg_reg[1] (sr_done_n_2),
        .clk(clk),
        .done_internal(done_internal),
        .done_internal_1DP(done_internal_1DP),
        .done_polyArith(done_polyArith),
        .p_0_in(p_0_in),
        .sub_opcode(sub_opcode));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h74)) 
    swap_i_1
       (.I0(swap_polyArith),
        .I1(done_internal),
        .I2(p_0_in[0]),
        .O(swap_i_1_n_0));
  FDRE swap_reg
       (.C(clk),
        .CE(1'b1),
        .D(swap_i_1_n_0),
        .Q(swap_polyArith),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    valid_1DP_i_1
       (.I0(valid_polyArith_internal),
        .I1(valid_1DP),
        .O(valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h02)) 
    valid_i_1
       (.I0(o_reg_0),
        .I1(ntt_opcode),
        .I2(done_internal),
        .O(valid_i_1_n_0));
  FDRE valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_i_1_n_0),
        .Q(valid_polyArith_internal),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AddrGen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0
   (SR,
    E,
    m,
    Q,
    clk,
    \j_reg[0]_0 );
  output [0:0]SR;
  output [0:0]E;
  output [0:0]m;
  output [7:0]Q;
  input clk;
  input \j_reg[0]_0 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire addr0__1_carry__0_n_2;
  wire addr0__1_carry__0_n_3;
  wire addr0__1_carry__0_n_5;
  wire addr0__1_carry__0_n_6;
  wire addr0__1_carry__0_n_7;
  wire addr0__1_carry_i_1_n_0;
  wire addr0__1_carry_i_2_n_0;
  wire addr0__1_carry_i_3_n_0;
  wire addr0__1_carry_i_4_n_0;
  wire addr0__1_carry_i_5_n_0;
  wire addr0__1_carry_i_6_n_0;
  wire addr0__1_carry_n_0;
  wire addr0__1_carry_n_1;
  wire addr0__1_carry_n_2;
  wire addr0__1_carry_n_3;
  wire addr0__1_carry_n_4;
  wire addr0__1_carry_n_5;
  wire addr0__1_carry_n_6;
  wire addr0__1_carry_n_7;
  wire clk;
  wire ident_store_internal__0;
  wire \j[6]_i_1__0_n_0 ;
  wire \j[6]_i_3__0_n_0 ;
  wire [6:0]j_reg;
  wire \j_reg[0]_0 ;
  wire \k[6]_i_1__0_n_0 ;
  wire \k[6]_i_2__0_n_0 ;
  wire \k[6]_i_4__0_n_0 ;
  wire \k[6]_i_5__0_n_0 ;
  wire \k[6]_i_6__0_n_0 ;
  wire [6:0]k_reg;
  wire [0:0]m;
  wire \m_m_1_reg_n_0_[0] ;
  wire \m_m_1_reg_n_0_[1] ;
  wire \m_m_1_reg_n_0_[2] ;
  wire \m_m_1_reg_n_0_[3] ;
  wire \m_m_1_reg_n_0_[4] ;
  wire \m_m_1_reg_n_0_[5] ;
  wire \m_m_1_reg_n_0_[6] ;
  wire \m_m_1_reg_n_0_[7] ;
  wire \m_reg_n_0_[0] ;
  wire \m_reg_n_0_[1] ;
  wire \m_reg_n_0_[6] ;
  wire [6:0]p_0_in__5;
  wire [6:0]p_0_in__6;
  wire \s_DP_reg_n_0_[2] ;
  wire \s_DP_reg_n_0_[3] ;
  wire \s_DP_reg_n_0_[4] ;
  wire \s_DP_reg_n_0_[5] ;
  wire \s_m_1_DP[0]_i_1_n_0 ;
  wire \s_m_1_DP[1]_i_1_n_0 ;
  wire \s_m_1_DP[2]_i_1_n_0 ;
  wire \s_m_1_DP[3]_i_1_n_0 ;
  wire \s_m_1_DP[4]_i_1_n_0 ;
  wire \s_m_1_DP[5]_i_1_n_0 ;
  wire \s_m_1_DP[6]_i_2_n_0 ;
  wire \s_m_1_DP[6]_i_3_n_0 ;
  wire \s_m_1_DP[6]_i_4_n_0 ;
  wire \s_m_1_DP[6]_i_5_n_0 ;
  wire \s_m_1_DP[6]_i_6_n_0 ;
  wire \s_m_1_DP_reg_n_0_[0] ;
  wire \s_m_1_DP_reg_n_0_[1] ;
  wire \s_m_1_DP_reg_n_0_[2] ;
  wire \s_m_1_DP_reg_n_0_[3] ;
  wire \s_m_1_DP_reg_n_0_[4] ;
  wire \s_m_1_DP_reg_n_0_[5] ;
  wire \s_m_1_DP_reg_n_0_[6] ;
  wire sr_out_n_0;
  wire sr_out_n_1;
  wire sr_out_n_2;
  wire sr_out_n_3;
  wire sr_out_n_4;
  wire [2:0]stage_DN;
  wire [2:0]stage_DP;
  wire [3:2]NLW_addr0__1_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_addr0__1_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr0__1_carry
       (.CI(1'b0),
        .CO({addr0__1_carry_n_0,addr0__1_carry_n_1,addr0__1_carry_n_2,addr0__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({addr0__1_carry_i_1_n_0,addr0__1_carry_i_2_n_0,j_reg[6],k_reg[0]}),
        .O({addr0__1_carry_n_4,addr0__1_carry_n_5,addr0__1_carry_n_6,addr0__1_carry_n_7}),
        .S({addr0__1_carry_i_3_n_0,addr0__1_carry_i_4_n_0,addr0__1_carry_i_5_n_0,addr0__1_carry_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr0__1_carry__0
       (.CI(addr0__1_carry_n_0),
        .CO({NLW_addr0__1_carry__0_CO_UNCONNECTED[3:2],addr0__1_carry__0_n_2,addr0__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sr_out_n_0,sr_out_n_1}),
        .O({NLW_addr0__1_carry__0_O_UNCONNECTED[3],addr0__1_carry__0_n_5,addr0__1_carry__0_n_6,addr0__1_carry__0_n_7}),
        .S({1'b0,sr_out_n_2,sr_out_n_3,sr_out_n_4}));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr0__1_carry_i_1
       (.I0(j_reg[5]),
        .I1(\s_DP_reg_n_0_[5] ),
        .I2(j_reg[0]),
        .I3(k_reg[2]),
        .O(addr0__1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    addr0__1_carry_i_2
       (.I0(j_reg[5]),
        .I1(k_reg[2]),
        .I2(\s_DP_reg_n_0_[5] ),
        .I3(j_reg[0]),
        .O(addr0__1_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr0__1_carry_i_3
       (.I0(addr0__1_carry_i_1_n_0),
        .I1(j_reg[4]),
        .I2(k_reg[3]),
        .I3(\s_DP_reg_n_0_[4] ),
        .I4(j_reg[0]),
        .O(addr0__1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h699696963C3C3C3C)) 
    addr0__1_carry_i_4
       (.I0(\s_DP_reg_n_0_[5] ),
        .I1(k_reg[2]),
        .I2(j_reg[5]),
        .I3(\m_reg_n_0_[1] ),
        .I4(k_reg[1]),
        .I5(j_reg[0]),
        .O(addr0__1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h956A)) 
    addr0__1_carry_i_5
       (.I0(k_reg[1]),
        .I1(j_reg[0]),
        .I2(\m_reg_n_0_[1] ),
        .I3(j_reg[6]),
        .O(addr0__1_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    addr0__1_carry_i_6
       (.I0(\m_reg_n_0_[0] ),
        .I1(j_reg[0]),
        .I2(k_reg[0]),
        .O(addr0__1_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ident_store_internal
       (.I0(stage_DP[1]),
        .I1(stage_DP[0]),
        .I2(stage_DP[2]),
        .O(ident_store_internal__0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j[0]_i_1__0 
       (.I0(j_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j[1]_i_1__0 
       (.I0(j_reg[0]),
        .I1(j_reg[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j[2]_i_1__0 
       (.I0(j_reg[0]),
        .I1(j_reg[1]),
        .I2(j_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j[3]_i_1__0 
       (.I0(j_reg[1]),
        .I1(j_reg[0]),
        .I2(j_reg[2]),
        .I3(j_reg[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j[4]_i_1__0 
       (.I0(j_reg[3]),
        .I1(j_reg[2]),
        .I2(j_reg[0]),
        .I3(j_reg[1]),
        .I4(j_reg[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j[5]_i_1__0 
       (.I0(j_reg[4]),
        .I1(j_reg[1]),
        .I2(j_reg[0]),
        .I3(j_reg[2]),
        .I4(j_reg[3]),
        .I5(j_reg[5]),
        .O(p_0_in__5[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \j[6]_i_1__0 
       (.I0(\k[6]_i_2__0_n_0 ),
        .I1(\j_reg[0]_0 ),
        .O(\j[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \j[6]_i_2__0 
       (.I0(j_reg[5]),
        .I1(\j[6]_i_3__0_n_0 ),
        .I2(j_reg[6]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \j[6]_i_3__0 
       (.I0(j_reg[3]),
        .I1(j_reg[2]),
        .I2(j_reg[0]),
        .I3(j_reg[1]),
        .I4(j_reg[4]),
        .O(\j[6]_i_3__0_n_0 ));
  FDRE \j_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[0]),
        .Q(j_reg[0]),
        .R(\j[6]_i_1__0_n_0 ));
  FDRE \j_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[1]),
        .Q(j_reg[1]),
        .R(\j[6]_i_1__0_n_0 ));
  FDRE \j_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[2]),
        .Q(j_reg[2]),
        .R(\j[6]_i_1__0_n_0 ));
  FDRE \j_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[3]),
        .Q(j_reg[3]),
        .R(\j[6]_i_1__0_n_0 ));
  FDRE \j_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[4]),
        .Q(j_reg[4]),
        .R(\j[6]_i_1__0_n_0 ));
  FDRE \j_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[5]),
        .Q(j_reg[5]),
        .R(\j[6]_i_1__0_n_0 ));
  FDRE \j_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__5[6]),
        .Q(j_reg[6]),
        .R(\j[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k[0]_i_1__0 
       (.I0(k_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k[1]_i_1__0 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k[2]_i_1__0 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .I2(k_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k[3]_i_1__0 
       (.I0(k_reg[1]),
        .I1(k_reg[0]),
        .I2(k_reg[2]),
        .I3(k_reg[3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k[4]_i_1__0 
       (.I0(k_reg[3]),
        .I1(k_reg[2]),
        .I2(k_reg[0]),
        .I3(k_reg[1]),
        .I4(k_reg[4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k[5]_i_1__0 
       (.I0(k_reg[4]),
        .I1(k_reg[1]),
        .I2(k_reg[0]),
        .I3(k_reg[2]),
        .I4(k_reg[3]),
        .I5(k_reg[5]),
        .O(p_0_in__6[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \k[6]_i_1__0 
       (.I0(E),
        .I1(\j_reg[0]_0 ),
        .O(\k[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \k[6]_i_2__0 
       (.I0(\k[6]_i_4__0_n_0 ),
        .I1(j_reg[5]),
        .I2(\s_m_1_DP_reg_n_0_[5] ),
        .I3(j_reg[4]),
        .I4(\s_m_1_DP_reg_n_0_[4] ),
        .I5(\k[6]_i_5__0_n_0 ),
        .O(\k[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \k[6]_i_3__0 
       (.I0(k_reg[5]),
        .I1(\k[6]_i_6__0_n_0 ),
        .I2(k_reg[6]),
        .O(p_0_in__6[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \k[6]_i_4__0 
       (.I0(j_reg[6]),
        .I1(\s_m_1_DP_reg_n_0_[6] ),
        .I2(j_reg[3]),
        .I3(\s_m_1_DP_reg_n_0_[3] ),
        .O(\k[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \k[6]_i_5__0 
       (.I0(\s_m_1_DP_reg_n_0_[0] ),
        .I1(j_reg[0]),
        .I2(\s_m_1_DP_reg_n_0_[1] ),
        .I3(j_reg[1]),
        .I4(j_reg[2]),
        .I5(\s_m_1_DP_reg_n_0_[2] ),
        .O(\k[6]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \k[6]_i_6__0 
       (.I0(k_reg[3]),
        .I1(k_reg[2]),
        .I2(k_reg[0]),
        .I3(k_reg[1]),
        .I4(k_reg[4]),
        .O(\k[6]_i_6__0_n_0 ));
  FDRE \k_reg[0] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[0]),
        .Q(k_reg[0]),
        .R(\k[6]_i_1__0_n_0 ));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[1]),
        .Q(k_reg[1]),
        .R(\k[6]_i_1__0_n_0 ));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[2]),
        .Q(k_reg[2]),
        .R(\k[6]_i_1__0_n_0 ));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[3]),
        .Q(k_reg[3]),
        .R(\k[6]_i_1__0_n_0 ));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[4]),
        .Q(k_reg[4]),
        .R(\k[6]_i_1__0_n_0 ));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[5]),
        .Q(k_reg[5]),
        .R(\k[6]_i_1__0_n_0 ));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(\k[6]_i_2__0_n_0 ),
        .D(p_0_in__6[6]),
        .Q(k_reg[6]),
        .R(\k[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_m_1[7]_i_1 
       (.I0(\j_reg[0]_0 ),
        .O(SR));
  FDRE \m_m_1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(E),
        .Q(\m_m_1_reg_n_0_[0] ),
        .R(SR));
  FDRE \m_m_1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[0] ),
        .Q(\m_m_1_reg_n_0_[1] ),
        .R(SR));
  FDRE \m_m_1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[1] ),
        .Q(\m_m_1_reg_n_0_[2] ),
        .R(SR));
  FDRE \m_m_1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[2] ),
        .Q(\m_m_1_reg_n_0_[3] ),
        .R(SR));
  FDRE \m_m_1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[3] ),
        .Q(\m_m_1_reg_n_0_[4] ),
        .R(SR));
  FDRE \m_m_1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[4] ),
        .Q(\m_m_1_reg_n_0_[5] ),
        .R(SR));
  FDRE \m_m_1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[5] ),
        .Q(\m_m_1_reg_n_0_[6] ),
        .R(SR));
  FDRE \m_m_1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\m_m_1_reg_n_0_[6] ),
        .Q(\m_m_1_reg_n_0_[7] ),
        .R(SR));
  FDSE \m_reg[0] 
       (.C(clk),
        .CE(E),
        .D(1'b0),
        .Q(\m_reg_n_0_[0] ),
        .S(SR));
  FDRE \m_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\m_reg_n_0_[0] ),
        .Q(\m_reg_n_0_[1] ),
        .R(SR));
  FDRE \m_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\s_DP_reg_n_0_[2] ),
        .Q(\m_reg_n_0_[6] ),
        .R(SR));
  FDRE \m_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\m_reg_n_0_[6] ),
        .Q(m),
        .R(SR));
  FDRE \s_DP_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\s_DP_reg_n_0_[3] ),
        .Q(\s_DP_reg_n_0_[2] ),
        .R(SR));
  FDRE \s_DP_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\s_DP_reg_n_0_[4] ),
        .Q(\s_DP_reg_n_0_[3] ),
        .R(SR));
  FDRE \s_DP_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\s_DP_reg_n_0_[5] ),
        .Q(\s_DP_reg_n_0_[4] ),
        .R(SR));
  FDRE \s_DP_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\m_reg_n_0_[1] ),
        .Q(\s_DP_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_m_1_DP[0]_i_1 
       (.I0(\m_reg_n_0_[6] ),
        .O(\s_m_1_DP[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \s_m_1_DP[1]_i_1 
       (.I0(\s_DP_reg_n_0_[2] ),
        .I1(\m_reg_n_0_[6] ),
        .O(\s_m_1_DP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \s_m_1_DP[2]_i_1 
       (.I0(\s_DP_reg_n_0_[2] ),
        .I1(\m_reg_n_0_[6] ),
        .I2(\s_DP_reg_n_0_[3] ),
        .O(\s_m_1_DP[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \s_m_1_DP[3]_i_1 
       (.I0(\s_DP_reg_n_0_[4] ),
        .I1(\s_DP_reg_n_0_[2] ),
        .I2(\m_reg_n_0_[6] ),
        .I3(\s_DP_reg_n_0_[3] ),
        .O(\s_m_1_DP[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \s_m_1_DP[4]_i_1 
       (.I0(\s_DP_reg_n_0_[5] ),
        .I1(\s_DP_reg_n_0_[3] ),
        .I2(\m_reg_n_0_[6] ),
        .I3(\s_DP_reg_n_0_[2] ),
        .I4(\s_DP_reg_n_0_[4] ),
        .O(\s_m_1_DP[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \s_m_1_DP[5]_i_1 
       (.I0(\m_reg_n_0_[1] ),
        .I1(\s_DP_reg_n_0_[4] ),
        .I2(\s_DP_reg_n_0_[2] ),
        .I3(\m_reg_n_0_[6] ),
        .I4(\s_DP_reg_n_0_[3] ),
        .I5(\s_DP_reg_n_0_[5] ),
        .O(\s_m_1_DP[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \s_m_1_DP[6]_i_1 
       (.I0(\s_m_1_DP[6]_i_3_n_0 ),
        .I1(k_reg[6]),
        .I2(\m_m_1_reg_n_0_[6] ),
        .I3(\m_m_1_reg_n_0_[7] ),
        .I4(\k[6]_i_2__0_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hE1)) 
    \s_m_1_DP[6]_i_2 
       (.I0(\m_reg_n_0_[1] ),
        .I1(\s_m_1_DP[6]_i_4_n_0 ),
        .I2(\m_reg_n_0_[0] ),
        .O(\s_m_1_DP[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \s_m_1_DP[6]_i_3 
       (.I0(\s_m_1_DP[6]_i_5_n_0 ),
        .I1(k_reg[1]),
        .I2(\m_m_1_reg_n_0_[1] ),
        .I3(k_reg[0]),
        .I4(\m_m_1_reg_n_0_[0] ),
        .I5(\s_m_1_DP[6]_i_6_n_0 ),
        .O(\s_m_1_DP[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s_m_1_DP[6]_i_4 
       (.I0(\s_DP_reg_n_0_[4] ),
        .I1(\s_DP_reg_n_0_[2] ),
        .I2(\m_reg_n_0_[6] ),
        .I3(\s_DP_reg_n_0_[3] ),
        .I4(\s_DP_reg_n_0_[5] ),
        .O(\s_m_1_DP[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \s_m_1_DP[6]_i_5 
       (.I0(k_reg[4]),
        .I1(\m_m_1_reg_n_0_[4] ),
        .I2(k_reg[3]),
        .I3(\m_m_1_reg_n_0_[3] ),
        .O(\s_m_1_DP[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \s_m_1_DP[6]_i_6 
       (.I0(k_reg[5]),
        .I1(\m_m_1_reg_n_0_[5] ),
        .I2(k_reg[2]),
        .I3(\m_m_1_reg_n_0_[2] ),
        .O(\s_m_1_DP[6]_i_6_n_0 ));
  FDSE \s_m_1_DP_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[0]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[0] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[1]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[1] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[2]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[2] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[3]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[3] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[4]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[4] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[5]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[5] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\s_m_1_DP[6]_i_2_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[6] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1 sr_out
       (.D({ident_store_internal__0,addr0__1_carry__0_n_5,addr0__1_carry__0_n_6,addr0__1_carry__0_n_7,addr0__1_carry_n_4,addr0__1_carry_n_5,addr0__1_carry_n_6,addr0__1_carry_n_7}),
        .DI({sr_out_n_0,sr_out_n_1}),
        .Q(j_reg[4:0]),
        .S({sr_out_n_2,sr_out_n_3,sr_out_n_4}),
        .clk(clk),
        .\shift_array_reg[0][6]_0 (\s_DP_reg_n_0_[4] ),
        .\shift_array_reg[0][6]_1 (k_reg[6:3]),
        .\shift_array_reg[0][6]_2 (\s_DP_reg_n_0_[3] ),
        .\shift_array_reg[0][6]_3 (\m_reg_n_0_[6] ),
        .\shift_array_reg[0][6]_4 (\s_DP_reg_n_0_[2] ),
        .\shift_array_reg[0][7]_0 (Q));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \stage_DP[0]_i_1 
       (.I0(stage_DP[0]),
        .O(stage_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \stage_DP[1]_i_1 
       (.I0(stage_DP[0]),
        .I1(stage_DP[1]),
        .O(stage_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \stage_DP[2]_i_1 
       (.I0(stage_DP[0]),
        .I1(stage_DP[1]),
        .I2(stage_DP[2]),
        .O(stage_DN[2]));
  FDRE \stage_DP_reg[0] 
       (.C(clk),
        .CE(E),
        .D(stage_DN[0]),
        .Q(stage_DP[0]),
        .R(SR));
  FDRE \stage_DP_reg[1] 
       (.C(clk),
        .CE(E),
        .D(stage_DN[1]),
        .Q(stage_DP[1]),
        .R(SR));
  FDRE \stage_DP_reg[2] 
       (.C(clk),
        .CE(E),
        .D(stage_DN[2]),
        .Q(stage_DP[2]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore
   (command_reg,
    nextstate1__6,
    dma_bram_doutb,
    clk,
    dina_ext_low_word,
    control_high_word,
    \command_reg_reg[7]_0 ,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    wea_ext_core,
    dma_bram_en,
    dma_bram_byte_wea,
    \FSM_sequential_state_reg[1] ,
    dout_ram,
    dma_bram_dina,
    dina2_ext_word,
    dina3_ext_low_word);
  output [0:0]command_reg;
  output nextstate1__6;
  output [31:0]dma_bram_doutb;
  input clk;
  input [31:0]dina_ext_low_word;
  input [0:0]control_high_word;
  input \command_reg_reg[7]_0 ;
  input grant_ext;
  input [8:0]dma_bram_abs_addr;
  input [8:0]control_low_word;
  input wea_ext_core;
  input dma_bram_en;
  input [7:0]dma_bram_byte_wea;
  input \FSM_sequential_state_reg[1] ;
  input [0:0]dout_ram;
  input [31:0]dma_bram_dina;
  input [11:0]dina2_ext_word;
  input [31:0]dina3_ext_low_word;

  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire [0:0]command_reg;
  wire \command_reg_reg[7]_0 ;
  wire [0:0]control_high_word;
  wire [8:0]control_low_word;
  wire \dina2_ext_DP_reg_n_0_[0] ;
  wire \dina2_ext_DP_reg_n_0_[1] ;
  wire \dina2_ext_DP_reg_n_0_[28] ;
  wire \dina2_ext_DP_reg_n_0_[30] ;
  wire [11:0]dina2_ext_word;
  wire [31:0]dina3_ext_DP;
  wire [31:0]dina3_ext_low_word;
  wire [31:9]dina_ext_DP;
  wire [31:0]dina_ext_low_word;
  wire [8:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [31:0]dma_bram_dina;
  wire [31:0]dma_bram_doutb;
  wire dma_bram_en;
  wire [0:0]dout_ram;
  wire forward;
  wire grant_ext;
  wire nextstate1__6;
  wire [6:0]rom_base_addr;
  wire wea_ext_core;

  FDRE \command_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\command_reg_reg[7]_0 ),
        .Q(command_reg),
        .R(control_high_word));
  FDRE \dina2_ext_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[0]),
        .Q(\dina2_ext_DP_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[1]),
        .Q(\dina2_ext_DP_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[10]),
        .Q(\dina2_ext_DP_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[2]),
        .Q(forward),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[11]),
        .Q(\dina2_ext_DP_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[3]),
        .Q(rom_base_addr[0]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[4]),
        .Q(rom_base_addr[1]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[5]),
        .Q(rom_base_addr[2]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[6]),
        .Q(rom_base_addr[3]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[7]),
        .Q(rom_base_addr[4]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[8]),
        .Q(rom_base_addr[5]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[9]),
        .Q(rom_base_addr[6]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[0]),
        .Q(dina3_ext_DP[0]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[10]),
        .Q(dina3_ext_DP[10]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[11]),
        .Q(dina3_ext_DP[11]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[12]),
        .Q(dina3_ext_DP[12]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[13]),
        .Q(dina3_ext_DP[13]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[14]),
        .Q(dina3_ext_DP[14]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[15]),
        .Q(dina3_ext_DP[15]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[16]),
        .Q(dina3_ext_DP[16]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[17]),
        .Q(dina3_ext_DP[17]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[18]),
        .Q(dina3_ext_DP[18]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[19]),
        .Q(dina3_ext_DP[19]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[1]),
        .Q(dina3_ext_DP[1]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[20]),
        .Q(dina3_ext_DP[20]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[21]),
        .Q(dina3_ext_DP[21]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[22]),
        .Q(dina3_ext_DP[22]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[23]),
        .Q(dina3_ext_DP[23]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[24]),
        .Q(dina3_ext_DP[24]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[25]),
        .Q(dina3_ext_DP[25]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[26]),
        .Q(dina3_ext_DP[26]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[27]),
        .Q(dina3_ext_DP[27]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[28]),
        .Q(dina3_ext_DP[28]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[29]),
        .Q(dina3_ext_DP[29]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[2]),
        .Q(dina3_ext_DP[2]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[30]),
        .Q(dina3_ext_DP[30]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[31]),
        .Q(dina3_ext_DP[31]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[3]),
        .Q(dina3_ext_DP[3]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[4]),
        .Q(dina3_ext_DP[4]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[5]),
        .Q(dina3_ext_DP[5]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[6]),
        .Q(dina3_ext_DP[6]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[7]),
        .Q(dina3_ext_DP[7]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[8]),
        .Q(dina3_ext_DP[8]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[9]),
        .Q(dina3_ext_DP[9]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[10]),
        .Q(dina_ext_DP[10]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[11]),
        .Q(dina_ext_DP[11]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[12]),
        .Q(dina_ext_DP[12]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[13]),
        .Q(dina_ext_DP[13]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[14]),
        .Q(dina_ext_DP[14]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[15]),
        .Q(dina_ext_DP[15]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[16]),
        .Q(dina_ext_DP[16]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[17]),
        .Q(dina_ext_DP[17]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[18]),
        .Q(dina_ext_DP[18]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[19]),
        .Q(dina_ext_DP[19]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[20]),
        .Q(dina_ext_DP[20]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[21]),
        .Q(dina_ext_DP[21]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[22]),
        .Q(dina_ext_DP[22]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[23]),
        .Q(dina_ext_DP[23]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[24]),
        .Q(dina_ext_DP[24]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[25]),
        .Q(dina_ext_DP[25]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[26]),
        .Q(dina_ext_DP[26]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[27]),
        .Q(dina_ext_DP[27]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[28]),
        .Q(dina_ext_DP[28]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[29]),
        .Q(dina_ext_DP[29]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[30]),
        .Q(dina_ext_DP[30]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[31]),
        .Q(dina_ext_DP[31]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[9]),
        .Q(dina_ext_DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT open_ntt
       (.\DELAY_BLOCK[17].shift_array_reg[18][0] (command_reg),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(dina_ext_DP),
        .clk(clk),
        .control_low_word(control_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .dma_bram_byte_wea(dma_bram_byte_wea),
        .dma_bram_dina(dma_bram_dina),
        .dma_bram_doutb(dma_bram_doutb),
        .dma_bram_en(dma_bram_en),
        .dout_ram(dout_ram),
        .grant_ext(grant_ext),
        .\montgomery_factor_DP_reg[31] (dina3_ext_DP),
        .nextstate1__6(nextstate1__6),
        .\poly_base_b_DP_reg[0] ({\dina2_ext_DP_reg_n_0_[30] ,\dina2_ext_DP_reg_n_0_[28] ,rom_base_addr,forward,\dina2_ext_DP_reg_n_0_[1] ,\dina2_ext_DP_reg_n_0_[0] }),
        .wea_ext_core(wea_ext_core));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper
   (dma_bram_doutb,
    dout_ext_low_word,
    status,
    clk,
    dina_ext_low_word,
    control_high_word,
    control_low_word,
    dina2_ext_word,
    dina3_ext_low_word,
    dma_bram_abs_addr,
    dma_bram_en,
    dma_bram_byte_wea,
    dma_bram_dina);
  output [31:0]dma_bram_doutb;
  output [31:0]dout_ext_low_word;
  output [30:0]status;
  input clk;
  input [31:0]dina_ext_low_word;
  input [1:0]control_high_word;
  input [11:0]control_low_word;
  input [11:0]dina2_ext_word;
  input [31:0]dina3_ext_low_word;
  input [8:0]dma_bram_abs_addr;
  input dma_bram_en;
  input [7:0]dma_bram_byte_wea;
  input [31:0]dma_bram_dina;

  wire [9:9]IR_data;
  wire ISA_CTRL_n_31;
  wire ISA_CTRL_n_32;
  wire clk;
  wire [7:7]command_reg;
  wire [1:0]control_high_word;
  wire [11:0]control_low_word;
  wire [29:0]cycle_count_reg;
  wire [11:0]dina2_ext_word;
  wire [31:0]dina3_ext_low_word;
  wire [31:0]dina_ext_low_word;
  wire [8:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [31:0]dma_bram_dina;
  wire [31:0]dma_bram_doutb;
  wire dma_bram_en;
  wire done_all_computation;
  wire [31:0]dout_ext_low_word;
  wire grant_ext;
  wire nextstate1__6;
  wire [30:0]status;
  wire wea_ext_core;
  wire wea_ext_core0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore CORE
       (.\FSM_sequential_state_reg[1] (ISA_CTRL_n_31),
        .clk(clk),
        .command_reg(command_reg),
        .\command_reg_reg[7]_0 (ISA_CTRL_n_32),
        .control_high_word(control_high_word[0]),
        .control_low_word(control_low_word[8:0]),
        .dina2_ext_word(dina2_ext_word),
        .dina3_ext_low_word(dina3_ext_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .dma_bram_byte_wea(dma_bram_byte_wea),
        .dma_bram_dina(dma_bram_dina),
        .dma_bram_doutb(dma_bram_doutb),
        .dma_bram_en(dma_bram_en),
        .dout_ram(IR_data),
        .grant_ext(grant_ext),
        .nextstate1__6(nextstate1__6),
        .wea_ext_core(wea_ext_core));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control ISA_CTRL
       (.D({cycle_count_reg,done_all_computation}),
        .Q(IR_data),
        .clk(clk),
        .command_reg(command_reg),
        .control_high_word(control_high_word),
        .control_low_word({control_low_word[10:9],control_low_word[4:0]}),
        .dina_ext_low_word(dina_ext_low_word[9:0]),
        .\dout_ram_reg[3] (ISA_CTRL_n_31),
        .\dout_ram_reg[7] (ISA_CTRL_n_32),
        .nextstate1__6(nextstate1__6));
  FDRE \dout_ext_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[0]),
        .Q(dout_ext_low_word[0]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[10]),
        .Q(dout_ext_low_word[10]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[11]),
        .Q(dout_ext_low_word[11]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[12]),
        .Q(dout_ext_low_word[12]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[13]),
        .Q(dout_ext_low_word[13]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[14]),
        .Q(dout_ext_low_word[14]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[15]),
        .Q(dout_ext_low_word[15]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[16]),
        .Q(dout_ext_low_word[16]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[17]),
        .Q(dout_ext_low_word[17]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[18]),
        .Q(dout_ext_low_word[18]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[19]),
        .Q(dout_ext_low_word[19]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[1]),
        .Q(dout_ext_low_word[1]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[20]),
        .Q(dout_ext_low_word[20]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[21]),
        .Q(dout_ext_low_word[21]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[22]),
        .Q(dout_ext_low_word[22]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[23]),
        .Q(dout_ext_low_word[23]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[24]),
        .Q(dout_ext_low_word[24]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[25]),
        .Q(dout_ext_low_word[25]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[26]),
        .Q(dout_ext_low_word[26]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[27]),
        .Q(dout_ext_low_word[27]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[28]),
        .Q(dout_ext_low_word[28]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[29]),
        .Q(dout_ext_low_word[29]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[2]),
        .Q(dout_ext_low_word[2]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[30]),
        .Q(dout_ext_low_word[30]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[31]),
        .Q(dout_ext_low_word[31]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[3]),
        .Q(dout_ext_low_word[3]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[4]),
        .Q(dout_ext_low_word[4]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[5]),
        .Q(dout_ext_low_word[5]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[6]),
        .Q(dout_ext_low_word[6]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[7]),
        .Q(dout_ext_low_word[7]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[8]),
        .Q(dout_ext_low_word[8]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[9]),
        .Q(dout_ext_low_word[9]),
        .R(1'b0));
  FDRE grant_ext_reg
       (.C(clk),
        .CE(1'b1),
        .D(control_low_word[11]),
        .Q(grant_ext),
        .R(1'b0));
  FDRE \status_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(done_all_computation),
        .Q(status[0]),
        .R(1'b0));
  FDRE \status_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[8]),
        .Q(status[9]),
        .R(1'b0));
  FDRE \status_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[9]),
        .Q(status[10]),
        .R(1'b0));
  FDRE \status_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[10]),
        .Q(status[11]),
        .R(1'b0));
  FDRE \status_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[11]),
        .Q(status[12]),
        .R(1'b0));
  FDRE \status_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[12]),
        .Q(status[13]),
        .R(1'b0));
  FDRE \status_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[13]),
        .Q(status[14]),
        .R(1'b0));
  FDRE \status_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[14]),
        .Q(status[15]),
        .R(1'b0));
  FDRE \status_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[15]),
        .Q(status[16]),
        .R(1'b0));
  FDRE \status_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[16]),
        .Q(status[17]),
        .R(1'b0));
  FDRE \status_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[17]),
        .Q(status[18]),
        .R(1'b0));
  FDRE \status_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[18]),
        .Q(status[19]),
        .R(1'b0));
  FDRE \status_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[19]),
        .Q(status[20]),
        .R(1'b0));
  FDRE \status_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[20]),
        .Q(status[21]),
        .R(1'b0));
  FDRE \status_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[21]),
        .Q(status[22]),
        .R(1'b0));
  FDRE \status_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[22]),
        .Q(status[23]),
        .R(1'b0));
  FDRE \status_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[23]),
        .Q(status[24]),
        .R(1'b0));
  FDRE \status_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[24]),
        .Q(status[25]),
        .R(1'b0));
  FDRE \status_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[25]),
        .Q(status[26]),
        .R(1'b0));
  FDRE \status_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[26]),
        .Q(status[27]),
        .R(1'b0));
  FDRE \status_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[27]),
        .Q(status[28]),
        .R(1'b0));
  FDRE \status_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[0]),
        .Q(status[1]),
        .R(1'b0));
  FDRE \status_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[28]),
        .Q(status[29]),
        .R(1'b0));
  FDRE \status_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[29]),
        .Q(status[30]),
        .R(1'b0));
  FDRE \status_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[1]),
        .Q(status[2]),
        .R(1'b0));
  FDRE \status_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[2]),
        .Q(status[3]),
        .R(1'b0));
  FDRE \status_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[3]),
        .Q(status[4]),
        .R(1'b0));
  FDRE \status_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[4]),
        .Q(status[5]),
        .R(1'b0));
  FDRE \status_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[5]),
        .Q(status[6]),
        .R(1'b0));
  FDRE \status_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[6]),
        .Q(status[7]),
        .R(1'b0));
  FDRE \status_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[7]),
        .Q(status[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    wea_ext_core_i_1
       (.I0(control_low_word[9]),
        .I1(control_low_word[10]),
        .O(wea_ext_core0));
  FDRE wea_ext_core_reg
       (.C(clk),
        .CE(1'b1),
        .D(wea_ext_core0),
        .Q(wea_ext_core),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler
   (WEBWE,
    valid_delay_DP_reg_0,
    ADDRBWRADDR,
    DIBDI,
    DIADI,
    \wdata_internal_DP_reg[0][1][31]_0 ,
    \wdata_internal_DP_reg[0][1][15]_0 ,
    \waddr_internal_DP_reg[6]_0 ,
    clk,
    \waddr_internal_DP_reg[5]_0 ,
    \waddr_internal_DP_reg[4]_0 ,
    \waddr_internal_DP_reg[3]_0 ,
    \waddr_internal_DP_reg[2]_0 ,
    \waddr_internal_DP_reg[1]_0 ,
    \waddr_internal_DP_reg[0]_0 ,
    done_DP,
    ram_reg,
    \genblk2[0].io_ram_wen_local_b0 ,
    \genblk2[0].io_ram_wen_local_b1 ,
    sub_opcode,
    ntt_opcode,
    ram_reg_0,
    ram_reg_1,
    D,
    \shift_array_reg[0][31] ,
    \shift_array_reg[0][31]_0 );
  output [0:0]WEBWE;
  output [0:0]valid_delay_DP_reg_0;
  output [6:0]ADDRBWRADDR;
  output [15:0]DIBDI;
  output [15:0]DIADI;
  output [15:0]\wdata_internal_DP_reg[0][1][31]_0 ;
  output [15:0]\wdata_internal_DP_reg[0][1][15]_0 ;
  input \waddr_internal_DP_reg[6]_0 ;
  input clk;
  input \waddr_internal_DP_reg[5]_0 ;
  input \waddr_internal_DP_reg[4]_0 ;
  input \waddr_internal_DP_reg[3]_0 ;
  input \waddr_internal_DP_reg[2]_0 ;
  input \waddr_internal_DP_reg[1]_0 ;
  input \waddr_internal_DP_reg[0]_0 ;
  input done_DP;
  input ram_reg;
  input \genblk2[0].io_ram_wen_local_b0 ;
  input \genblk2[0].io_ram_wen_local_b1 ;
  input sub_opcode;
  input ntt_opcode;
  input [6:0]ram_reg_0;
  input [31:0]ram_reg_1;
  input [1:0]D;
  input [31:0]\shift_array_reg[0][31] ;
  input [31:0]\shift_array_reg[0][31]_0 ;

  wire [6:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [31:0]\DELAY_BLOCK[0].shift_array_reg[1]_23 ;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire done_DP;
  wire \genblk1[0].sr_wdata_o0_n_0 ;
  wire \genblk1[0].sr_wdata_o0_n_1 ;
  wire \genblk1[0].sr_wdata_o0_n_10 ;
  wire \genblk1[0].sr_wdata_o0_n_11 ;
  wire \genblk1[0].sr_wdata_o0_n_12 ;
  wire \genblk1[0].sr_wdata_o0_n_13 ;
  wire \genblk1[0].sr_wdata_o0_n_14 ;
  wire \genblk1[0].sr_wdata_o0_n_15 ;
  wire \genblk1[0].sr_wdata_o0_n_16 ;
  wire \genblk1[0].sr_wdata_o0_n_17 ;
  wire \genblk1[0].sr_wdata_o0_n_18 ;
  wire \genblk1[0].sr_wdata_o0_n_19 ;
  wire \genblk1[0].sr_wdata_o0_n_2 ;
  wire \genblk1[0].sr_wdata_o0_n_20 ;
  wire \genblk1[0].sr_wdata_o0_n_21 ;
  wire \genblk1[0].sr_wdata_o0_n_22 ;
  wire \genblk1[0].sr_wdata_o0_n_23 ;
  wire \genblk1[0].sr_wdata_o0_n_24 ;
  wire \genblk1[0].sr_wdata_o0_n_25 ;
  wire \genblk1[0].sr_wdata_o0_n_26 ;
  wire \genblk1[0].sr_wdata_o0_n_27 ;
  wire \genblk1[0].sr_wdata_o0_n_28 ;
  wire \genblk1[0].sr_wdata_o0_n_29 ;
  wire \genblk1[0].sr_wdata_o0_n_3 ;
  wire \genblk1[0].sr_wdata_o0_n_30 ;
  wire \genblk1[0].sr_wdata_o0_n_31 ;
  wire \genblk1[0].sr_wdata_o0_n_4 ;
  wire \genblk1[0].sr_wdata_o0_n_5 ;
  wire \genblk1[0].sr_wdata_o0_n_6 ;
  wire \genblk1[0].sr_wdata_o0_n_7 ;
  wire \genblk1[0].sr_wdata_o0_n_8 ;
  wire \genblk1[0].sr_wdata_o0_n_9 ;
  wire \genblk2[0].io_ram_wen_local_b0 ;
  wire \genblk2[0].io_ram_wen_local_b1 ;
  wire ident_store_delay;
  wire [6:0]ntt_core_ram_waddr;
  wire [31:0]\ntt_core_ram_wdata[0][0]_25 ;
  wire [31:0]\ntt_core_ram_wdata[0][1]_26 ;
  wire ntt_opcode;
  wire [31:0]\op0[0]_32 ;
  wire [31:0]\op1[0]_33 ;
  wire ram_reg;
  wire [6:0]ram_reg_0;
  wire [31:0]ram_reg_1;
  wire [31:0]\shift_array_reg[0][31] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0]_24 ;
  wire sr_ident_store_n_0;
  wire sr_ident_store_n_2;
  wire sr_waddr_n_0;
  wire sr_waddr_n_1;
  wire sr_waddr_n_2;
  wire sr_waddr_n_3;
  wire sr_waddr_n_4;
  wire sr_waddr_n_5;
  wire sr_waddr_n_6;
  wire sub_opcode;
  wire swap_reg_n_0;
  wire [0:0]valid_delay_DP_reg_0;
  wire \waddr_internal_DP_reg[0]_0 ;
  wire \waddr_internal_DP_reg[1]_0 ;
  wire \waddr_internal_DP_reg[2]_0 ;
  wire \waddr_internal_DP_reg[3]_0 ;
  wire \waddr_internal_DP_reg[4]_0 ;
  wire \waddr_internal_DP_reg[5]_0 ;
  wire \waddr_internal_DP_reg[6]_0 ;
  wire [15:0]\wdata_internal_DP_reg[0][1][15]_0 ;
  wire [15:0]\wdata_internal_DP_reg[0][1][31]_0 ;
  wire wen;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_23 \genblk1[0].sr_wdata_e0 
       (.D(\op0[0]_32 ),
        .Q(ident_store_delay),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0]_24 ),
        .\wdata_internal_DP_reg[0][0][0] (swap_reg_n_0),
        .\wdata_internal_DP_reg[0][0][31] ({\genblk1[0].sr_wdata_o0_n_0 ,\genblk1[0].sr_wdata_o0_n_1 ,\genblk1[0].sr_wdata_o0_n_2 ,\genblk1[0].sr_wdata_o0_n_3 ,\genblk1[0].sr_wdata_o0_n_4 ,\genblk1[0].sr_wdata_o0_n_5 ,\genblk1[0].sr_wdata_o0_n_6 ,\genblk1[0].sr_wdata_o0_n_7 ,\genblk1[0].sr_wdata_o0_n_8 ,\genblk1[0].sr_wdata_o0_n_9 ,\genblk1[0].sr_wdata_o0_n_10 ,\genblk1[0].sr_wdata_o0_n_11 ,\genblk1[0].sr_wdata_o0_n_12 ,\genblk1[0].sr_wdata_o0_n_13 ,\genblk1[0].sr_wdata_o0_n_14 ,\genblk1[0].sr_wdata_o0_n_15 ,\genblk1[0].sr_wdata_o0_n_16 ,\genblk1[0].sr_wdata_o0_n_17 ,\genblk1[0].sr_wdata_o0_n_18 ,\genblk1[0].sr_wdata_o0_n_19 ,\genblk1[0].sr_wdata_o0_n_20 ,\genblk1[0].sr_wdata_o0_n_21 ,\genblk1[0].sr_wdata_o0_n_22 ,\genblk1[0].sr_wdata_o0_n_23 ,\genblk1[0].sr_wdata_o0_n_24 ,\genblk1[0].sr_wdata_o0_n_25 ,\genblk1[0].sr_wdata_o0_n_26 ,\genblk1[0].sr_wdata_o0_n_27 ,\genblk1[0].sr_wdata_o0_n_28 ,\genblk1[0].sr_wdata_o0_n_29 ,\genblk1[0].sr_wdata_o0_n_30 ,\genblk1[0].sr_wdata_o0_n_31 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_24 \genblk1[0].sr_wdata_e1 
       (.Q(\shift_array_reg[0]_24 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_25 \genblk1[0].sr_wdata_o0 
       (.Q({\genblk1[0].sr_wdata_o0_n_0 ,\genblk1[0].sr_wdata_o0_n_1 ,\genblk1[0].sr_wdata_o0_n_2 ,\genblk1[0].sr_wdata_o0_n_3 ,\genblk1[0].sr_wdata_o0_n_4 ,\genblk1[0].sr_wdata_o0_n_5 ,\genblk1[0].sr_wdata_o0_n_6 ,\genblk1[0].sr_wdata_o0_n_7 ,\genblk1[0].sr_wdata_o0_n_8 ,\genblk1[0].sr_wdata_o0_n_9 ,\genblk1[0].sr_wdata_o0_n_10 ,\genblk1[0].sr_wdata_o0_n_11 ,\genblk1[0].sr_wdata_o0_n_12 ,\genblk1[0].sr_wdata_o0_n_13 ,\genblk1[0].sr_wdata_o0_n_14 ,\genblk1[0].sr_wdata_o0_n_15 ,\genblk1[0].sr_wdata_o0_n_16 ,\genblk1[0].sr_wdata_o0_n_17 ,\genblk1[0].sr_wdata_o0_n_18 ,\genblk1[0].sr_wdata_o0_n_19 ,\genblk1[0].sr_wdata_o0_n_20 ,\genblk1[0].sr_wdata_o0_n_21 ,\genblk1[0].sr_wdata_o0_n_22 ,\genblk1[0].sr_wdata_o0_n_23 ,\genblk1[0].sr_wdata_o0_n_24 ,\genblk1[0].sr_wdata_o0_n_25 ,\genblk1[0].sr_wdata_o0_n_26 ,\genblk1[0].sr_wdata_o0_n_27 ,\genblk1[0].sr_wdata_o0_n_28 ,\genblk1[0].sr_wdata_o0_n_29 ,\genblk1[0].sr_wdata_o0_n_30 ,\genblk1[0].sr_wdata_o0_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\DELAY_BLOCK[0].shift_array_reg[1]_23 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4_26 \genblk1[0].sr_wdata_o1 
       (.D(\op1[0]_33 ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_23 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31] ),
        .\wdata_internal_DP_reg[0][1][0] (ident_store_delay),
        .\wdata_internal_DP_reg[0][1][0]_0 (swap_reg_n_0),
        .\wdata_internal_DP_reg[0][1][31] (\shift_array_reg[0]_24 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(ntt_core_ram_waddr[6]),
        .I1(ram_reg),
        .I2(ram_reg_0[6]),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [6]),
        .I1(ram_reg),
        .I2(ram_reg_1[6]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ntt_core_ram_waddr[5]),
        .I1(ram_reg),
        .I2(ram_reg_0[5]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [5]),
        .I1(ram_reg),
        .I2(ram_reg_1[5]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(ntt_core_ram_waddr[4]),
        .I1(ram_reg),
        .I2(ram_reg_0[4]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [4]),
        .I1(ram_reg),
        .I2(ram_reg_1[4]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(ntt_core_ram_waddr[3]),
        .I1(ram_reg),
        .I2(ram_reg_0[3]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [3]),
        .I1(ram_reg),
        .I2(ram_reg_1[3]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14
       (.I0(ntt_core_ram_waddr[2]),
        .I1(ram_reg),
        .I2(ram_reg_0[2]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [2]),
        .I1(ram_reg),
        .I2(ram_reg_1[2]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(ntt_core_ram_waddr[1]),
        .I1(ram_reg),
        .I2(ram_reg_0[1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [1]),
        .I1(ram_reg),
        .I2(ram_reg_1[1]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(ntt_core_ram_waddr[0]),
        .I1(ram_reg),
        .I2(ram_reg_0[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [0]),
        .I1(ram_reg),
        .I2(ram_reg_1[0]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(\ntt_core_ram_wdata[0][0]_25 [15]),
        .I1(ram_reg),
        .I2(ram_reg_1[15]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [31]),
        .I1(ram_reg),
        .I2(ram_reg_1[31]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(\ntt_core_ram_wdata[0][0]_25 [14]),
        .I1(ram_reg),
        .I2(ram_reg_1[14]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [30]),
        .I1(ram_reg),
        .I2(ram_reg_1[30]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(\ntt_core_ram_wdata[0][0]_25 [13]),
        .I1(ram_reg),
        .I2(ram_reg_1[13]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [29]),
        .I1(ram_reg),
        .I2(ram_reg_1[29]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [15]),
        .I1(ram_reg),
        .I2(ram_reg_1[15]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(\ntt_core_ram_wdata[0][0]_25 [12]),
        .I1(ram_reg),
        .I2(ram_reg_1[12]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [28]),
        .I1(ram_reg),
        .I2(ram_reg_1[28]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(\ntt_core_ram_wdata[0][0]_25 [11]),
        .I1(ram_reg),
        .I2(ram_reg_1[11]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [27]),
        .I1(ram_reg),
        .I2(ram_reg_1[27]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(\ntt_core_ram_wdata[0][0]_25 [10]),
        .I1(ram_reg),
        .I2(ram_reg_1[10]),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [26]),
        .I1(ram_reg),
        .I2(ram_reg_1[26]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(\ntt_core_ram_wdata[0][0]_25 [9]),
        .I1(ram_reg),
        .I2(ram_reg_1[9]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [25]),
        .I1(ram_reg),
        .I2(ram_reg_1[25]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(\ntt_core_ram_wdata[0][0]_25 [8]),
        .I1(ram_reg),
        .I2(ram_reg_1[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [24]),
        .I1(ram_reg),
        .I2(ram_reg_1[24]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(\ntt_core_ram_wdata[0][0]_25 [7]),
        .I1(ram_reg),
        .I2(ram_reg_1[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [23]),
        .I1(ram_reg),
        .I2(ram_reg_1[23]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(\ntt_core_ram_wdata[0][0]_25 [6]),
        .I1(ram_reg),
        .I2(ram_reg_1[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [22]),
        .I1(ram_reg),
        .I2(ram_reg_1[22]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(\ntt_core_ram_wdata[0][0]_25 [5]),
        .I1(ram_reg),
        .I2(ram_reg_1[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [21]),
        .I1(ram_reg),
        .I2(ram_reg_1[21]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(\ntt_core_ram_wdata[0][0]_25 [4]),
        .I1(ram_reg),
        .I2(ram_reg_1[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [20]),
        .I1(ram_reg),
        .I2(ram_reg_1[20]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(\ntt_core_ram_wdata[0][0]_25 [3]),
        .I1(ram_reg),
        .I2(ram_reg_1[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [19]),
        .I1(ram_reg),
        .I2(ram_reg_1[19]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [14]),
        .I1(ram_reg),
        .I2(ram_reg_1[14]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(\ntt_core_ram_wdata[0][0]_25 [2]),
        .I1(ram_reg),
        .I2(ram_reg_1[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [18]),
        .I1(ram_reg),
        .I2(ram_reg_1[18]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(\ntt_core_ram_wdata[0][0]_25 [1]),
        .I1(ram_reg),
        .I2(ram_reg_1[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [17]),
        .I1(ram_reg),
        .I2(ram_reg_1[17]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(\ntt_core_ram_wdata[0][0]_25 [0]),
        .I1(ram_reg),
        .I2(ram_reg_1[0]),
        .O(DIADI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [16]),
        .I1(ram_reg),
        .I2(ram_reg_1[16]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_33
       (.I0(wen),
        .I1(done_DP),
        .I2(ram_reg),
        .I3(\genblk2[0].io_ram_wen_local_b1 ),
        .O(valid_delay_DP_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33__0
       (.I0(\ntt_core_ram_wdata[0][0]_25 [31]),
        .I1(ram_reg),
        .I2(ram_reg_1[31]),
        .O(DIBDI[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(\ntt_core_ram_wdata[0][0]_25 [30]),
        .I1(ram_reg),
        .I2(ram_reg_1[30]),
        .O(DIBDI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35
       (.I0(\ntt_core_ram_wdata[0][0]_25 [29]),
        .I1(ram_reg),
        .I2(ram_reg_1[29]),
        .O(DIBDI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36
       (.I0(\ntt_core_ram_wdata[0][0]_25 [28]),
        .I1(ram_reg),
        .I2(ram_reg_1[28]),
        .O(DIBDI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37
       (.I0(\ntt_core_ram_wdata[0][0]_25 [27]),
        .I1(ram_reg),
        .I2(ram_reg_1[27]),
        .O(DIBDI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38
       (.I0(\ntt_core_ram_wdata[0][0]_25 [26]),
        .I1(ram_reg),
        .I2(ram_reg_1[26]),
        .O(DIBDI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39
       (.I0(\ntt_core_ram_wdata[0][0]_25 [25]),
        .I1(ram_reg),
        .I2(ram_reg_1[25]),
        .O(DIBDI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [13]),
        .I1(ram_reg),
        .I2(ram_reg_1[13]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_40
       (.I0(\ntt_core_ram_wdata[0][0]_25 [24]),
        .I1(ram_reg),
        .I2(ram_reg_1[24]),
        .O(DIBDI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41
       (.I0(\ntt_core_ram_wdata[0][0]_25 [23]),
        .I1(ram_reg),
        .I2(ram_reg_1[23]),
        .O(DIBDI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_42
       (.I0(\ntt_core_ram_wdata[0][0]_25 [22]),
        .I1(ram_reg),
        .I2(ram_reg_1[22]),
        .O(DIBDI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_43
       (.I0(\ntt_core_ram_wdata[0][0]_25 [21]),
        .I1(ram_reg),
        .I2(ram_reg_1[21]),
        .O(DIBDI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_44
       (.I0(\ntt_core_ram_wdata[0][0]_25 [20]),
        .I1(ram_reg),
        .I2(ram_reg_1[20]),
        .O(DIBDI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_45
       (.I0(\ntt_core_ram_wdata[0][0]_25 [19]),
        .I1(ram_reg),
        .I2(ram_reg_1[19]),
        .O(DIBDI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_46
       (.I0(\ntt_core_ram_wdata[0][0]_25 [18]),
        .I1(ram_reg),
        .I2(ram_reg_1[18]),
        .O(DIBDI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_47
       (.I0(\ntt_core_ram_wdata[0][0]_25 [17]),
        .I1(ram_reg),
        .I2(ram_reg_1[17]),
        .O(DIBDI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_48
       (.I0(\ntt_core_ram_wdata[0][0]_25 [16]),
        .I1(ram_reg),
        .I2(ram_reg_1[16]),
        .O(DIBDI[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_49
       (.I0(wen),
        .I1(done_DP),
        .I2(ram_reg),
        .I3(\genblk2[0].io_ram_wen_local_b0 ),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [12]),
        .I1(ram_reg),
        .I2(ram_reg_1[12]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [11]),
        .I1(ram_reg),
        .I2(ram_reg_1[11]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [10]),
        .I1(ram_reg),
        .I2(ram_reg_1[10]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [9]),
        .I1(ram_reg),
        .I2(ram_reg_1[9]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [8]),
        .I1(ram_reg),
        .I2(ram_reg_1[8]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(\ntt_core_ram_wdata[0][1]_26 [7]),
        .I1(ram_reg),
        .I2(ram_reg_1[7]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_27 sr_ident_store
       (.D(D),
        .\DELAY_BLOCK[0].shift_array_reg[1][0]_0 (sr_ident_store_n_0),
        .Q({ident_store_delay,sr_ident_store_n_2}),
        .clk(clk),
        .ntt_opcode(ntt_opcode),
        .sub_opcode(sub_opcode),
        .swap_reg(swap_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_28 sr_waddr
       (.clk(clk),
        .clk_0(sr_waddr_n_0),
        .clk_1(sr_waddr_n_1),
        .clk_2(sr_waddr_n_2),
        .clk_3(sr_waddr_n_3),
        .clk_4(sr_waddr_n_4),
        .clk_5(sr_waddr_n_5),
        .clk_6(sr_waddr_n_6),
        .\waddr_internal_DP_reg[0] (\waddr_internal_DP_reg[0]_0 ),
        .\waddr_internal_DP_reg[1] (\waddr_internal_DP_reg[1]_0 ),
        .\waddr_internal_DP_reg[2] (\waddr_internal_DP_reg[2]_0 ),
        .\waddr_internal_DP_reg[3] (\waddr_internal_DP_reg[3]_0 ),
        .\waddr_internal_DP_reg[4] (\waddr_internal_DP_reg[4]_0 ),
        .\waddr_internal_DP_reg[5] (\waddr_internal_DP_reg[5]_0 ),
        .\waddr_internal_DP_reg[6] (\waddr_internal_DP_reg[6]_0 ));
  FDRE swap_reg
       (.C(clk),
        .CE(1'b1),
        .D(sr_ident_store_n_0),
        .Q(swap_reg_n_0),
        .R(1'b0));
  FDRE valid_delay_DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(sr_ident_store_n_2),
        .Q(wen),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_6),
        .Q(ntt_core_ram_waddr[0]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_5),
        .Q(ntt_core_ram_waddr[1]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_4),
        .Q(ntt_core_ram_waddr[2]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_3),
        .Q(ntt_core_ram_waddr[3]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_2),
        .Q(ntt_core_ram_waddr[4]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_1),
        .Q(ntt_core_ram_waddr[5]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_0),
        .Q(ntt_core_ram_waddr[6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [0]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [0]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [10]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [10]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [11]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [11]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [12]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [12]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [13]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [13]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [14]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [14]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [15]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [15]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [16]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [16]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [17]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [17]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [18]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [18]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [19]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [19]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [1]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [1]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [20]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [20]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [21]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [21]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [22]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [22]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [23]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [23]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [24]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [24]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [25]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [25]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [26]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [26]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [27]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [27]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [28]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [28]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [29]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [29]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [2]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [2]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [30]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [30]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [31]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [31]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [3]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [3]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [4]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [4]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [5]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [6]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [7]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [7]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [8]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [8]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_32 [9]),
        .Q(\ntt_core_ram_wdata[0][0]_25 [9]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [0]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [0]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [10]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [10]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [11]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [11]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [12]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [12]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [13]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [13]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [14]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [14]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [15]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [15]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [16]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [16]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [17]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [17]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [18]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [18]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [19]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [19]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [1]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [1]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [20]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [20]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [21]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [21]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [22]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [22]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [23]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [23]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [24]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [24]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [25]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [25]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [26]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [26]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [27]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [27]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [28]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [28]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [29]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [29]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [2]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [2]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [30]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [30]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [31]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [31]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [3]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [3]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [4]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [4]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [5]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [6]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [7]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [7]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [8]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [8]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op1[0]_33 [9]),
        .Q(\ntt_core_ram_wdata[0][1]_26 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith
   (valid_PolyArith,
    waddr_polyArith,
    sub_opcode,
    valid_1DP,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    B,
    A,
    Q,
    swap_polyArith,
    clk,
    valid_1DP_reg_0,
    mult_opcode_reg_0,
    D,
    \shift_array_reg[0][31] ,
    ntt_opcode,
    \shift_array_reg[0][31]_0 ,
    \genblk1[0].bf_c_reg[0][31]_0 );
  output valid_PolyArith;
  output [6:0]waddr_polyArith;
  output sub_opcode;
  output valid_1DP;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output ram_reg_23;
  output ram_reg_24;
  output ram_reg_25;
  output ram_reg_26;
  output ram_reg_27;
  output ram_reg_28;
  output ram_reg_29;
  output ram_reg_30;
  output [7:0]B;
  output [23:0]A;
  output [31:0]Q;
  input swap_polyArith;
  input clk;
  input valid_1DP_reg_0;
  input [1:0]mult_opcode_reg_0;
  input [6:0]D;
  input [31:0]\shift_array_reg[0][31] ;
  input ntt_opcode;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]\genblk1[0].bf_c_reg[0][31]_0 ;

  wire [23:0]A;
  wire [7:0]B;
  wire [6:0]D;
  wire [31:0]\DELAY_BLOCK[0].shift_array_reg[1]_4 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  wire [31:0]Q;
  wire [6:0]addr_1DP;
  wire [31:0]\bf_a_polyArith[0]_6 ;
  wire [31:0]\bf_b_polyArith[0]_7 ;
  wire clk;
  wire \genblk1[0].bf_c[0][0]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][10]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][11]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][12]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][13]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][14]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][15]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][16]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][17]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][18]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][19]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][1]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][20]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][21]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][22]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][23]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][24]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][25]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][26]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][27]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][28]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][29]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][2]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][30]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][31]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][3]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][4]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][5]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][6]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][7]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][8]_i_1_n_0 ;
  wire \genblk1[0].bf_c[0][9]_i_1_n_0 ;
  wire [31:0]\genblk1[0].bf_c_reg[0][31]_0 ;
  wire \genblk1[0].sr1_n_0 ;
  wire \genblk1[0].sr1_n_1 ;
  wire \genblk1[0].sr1_n_10 ;
  wire \genblk1[0].sr1_n_11 ;
  wire \genblk1[0].sr1_n_12 ;
  wire \genblk1[0].sr1_n_13 ;
  wire \genblk1[0].sr1_n_14 ;
  wire \genblk1[0].sr1_n_15 ;
  wire \genblk1[0].sr1_n_16 ;
  wire \genblk1[0].sr1_n_17 ;
  wire \genblk1[0].sr1_n_18 ;
  wire \genblk1[0].sr1_n_19 ;
  wire \genblk1[0].sr1_n_2 ;
  wire \genblk1[0].sr1_n_20 ;
  wire \genblk1[0].sr1_n_21 ;
  wire \genblk1[0].sr1_n_22 ;
  wire \genblk1[0].sr1_n_23 ;
  wire \genblk1[0].sr1_n_24 ;
  wire \genblk1[0].sr1_n_25 ;
  wire \genblk1[0].sr1_n_26 ;
  wire \genblk1[0].sr1_n_27 ;
  wire \genblk1[0].sr1_n_28 ;
  wire \genblk1[0].sr1_n_29 ;
  wire \genblk1[0].sr1_n_3 ;
  wire \genblk1[0].sr1_n_30 ;
  wire \genblk1[0].sr1_n_31 ;
  wire \genblk1[0].sr1_n_4 ;
  wire \genblk1[0].sr1_n_5 ;
  wire \genblk1[0].sr1_n_6 ;
  wire \genblk1[0].sr1_n_7 ;
  wire \genblk1[0].sr1_n_8 ;
  wire \genblk1[0].sr1_n_9 ;
  wire \genblk1[0].sr3_n_0 ;
  wire \genblk1[0].sr3_n_1 ;
  wire \genblk1[0].sr3_n_10 ;
  wire \genblk1[0].sr3_n_11 ;
  wire \genblk1[0].sr3_n_12 ;
  wire \genblk1[0].sr3_n_13 ;
  wire \genblk1[0].sr3_n_14 ;
  wire \genblk1[0].sr3_n_15 ;
  wire \genblk1[0].sr3_n_16 ;
  wire \genblk1[0].sr3_n_17 ;
  wire \genblk1[0].sr3_n_18 ;
  wire \genblk1[0].sr3_n_19 ;
  wire \genblk1[0].sr3_n_2 ;
  wire \genblk1[0].sr3_n_20 ;
  wire \genblk1[0].sr3_n_21 ;
  wire \genblk1[0].sr3_n_22 ;
  wire \genblk1[0].sr3_n_23 ;
  wire \genblk1[0].sr3_n_24 ;
  wire \genblk1[0].sr3_n_25 ;
  wire \genblk1[0].sr3_n_26 ;
  wire \genblk1[0].sr3_n_27 ;
  wire \genblk1[0].sr3_n_28 ;
  wire \genblk1[0].sr3_n_29 ;
  wire \genblk1[0].sr3_n_3 ;
  wire \genblk1[0].sr3_n_30 ;
  wire \genblk1[0].sr3_n_31 ;
  wire \genblk1[0].sr3_n_4 ;
  wire \genblk1[0].sr3_n_5 ;
  wire \genblk1[0].sr3_n_6 ;
  wire \genblk1[0].sr3_n_7 ;
  wire \genblk1[0].sr3_n_8 ;
  wire \genblk1[0].sr3_n_9 ;
  wire mult_opcode;
  wire [1:0]mult_opcode_reg_0;
  wire ntt_opcode;
  wire [31:0]\op_a[0]_34 ;
  wire [31:0]\op_b[0]_35 ;
  wire p_0_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [31:0]\shift_array_reg[0][31] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0]_5 ;
  wire sub_opcode;
  wire sub_opcode_i_1_n_0;
  wire swap_polyArith;
  wire valid_1DP;
  wire valid_1DP_reg_0;
  wire valid_2DP;
  wire valid_PolyArith;
  wire [6:0]waddr_polyArith;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [0]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [0]),
        .O(ram_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [10]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [10]),
        .O(ram_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [11]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [11]),
        .O(ram_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [12]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [12]),
        .O(ram_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [13]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [13]),
        .O(ram_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [14]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [14]),
        .O(ram_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [15]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [15]),
        .O(ram_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [16]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [16]),
        .O(ram_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [17]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [17]),
        .O(ram_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [18]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [18]),
        .O(ram_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [19]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [19]),
        .O(ram_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [1]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [1]),
        .O(ram_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [20]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [20]),
        .O(ram_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [21]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [21]),
        .O(ram_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [22]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [22]),
        .O(ram_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [23]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [23]),
        .O(ram_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [24]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [24]),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [25]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [25]),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [26]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [26]),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [27]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [27]),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [28]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [28]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [29]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [29]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [2]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [2]),
        .O(ram_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [30]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [30]),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [31]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [31]),
        .O(ram_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [3]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [3]),
        .O(ram_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [4]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [4]),
        .O(ram_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [5]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [5]),
        .O(ram_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [6]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [6]),
        .O(ram_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [7]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [7]),
        .O(ram_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [8]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [8]),
        .O(ram_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1 
       (.I0(\shift_array_reg[0][31] [9]),
        .I1(ntt_opcode),
        .I2(\bf_a_polyArith[0]_6 [9]),
        .O(ram_reg_21));
  FDRE \addr_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(addr_1DP[0]),
        .R(1'b0));
  FDRE \addr_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(addr_1DP[1]),
        .R(1'b0));
  FDRE \addr_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(addr_1DP[2]),
        .R(1'b0));
  FDRE \addr_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(addr_1DP[3]),
        .R(1'b0));
  FDRE \addr_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(addr_1DP[4]),
        .R(1'b0));
  FDRE \addr_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(addr_1DP[5]),
        .R(1'b0));
  FDRE \addr_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(addr_1DP[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][0]_i_1 
       (.I0(\shift_array_reg[0]_5 [0]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [0]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][10]_i_1 
       (.I0(\shift_array_reg[0]_5 [10]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [10]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][11]_i_1 
       (.I0(\shift_array_reg[0]_5 [11]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [11]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][12]_i_1 
       (.I0(\shift_array_reg[0]_5 [12]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [12]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][13]_i_1 
       (.I0(\shift_array_reg[0]_5 [13]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [13]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][14]_i_1 
       (.I0(\shift_array_reg[0]_5 [14]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [14]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [14]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][15]_i_1 
       (.I0(\shift_array_reg[0]_5 [15]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [15]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][16]_i_1 
       (.I0(\shift_array_reg[0]_5 [16]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [16]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][17]_i_1 
       (.I0(\shift_array_reg[0]_5 [17]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [17]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [17]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][18]_i_1 
       (.I0(\shift_array_reg[0]_5 [18]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [18]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [18]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][19]_i_1 
       (.I0(\shift_array_reg[0]_5 [19]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [19]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][1]_i_1 
       (.I0(\shift_array_reg[0]_5 [1]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [1]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][20]_i_1 
       (.I0(\shift_array_reg[0]_5 [20]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [20]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][21]_i_1 
       (.I0(\shift_array_reg[0]_5 [21]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [21]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][22]_i_1 
       (.I0(\shift_array_reg[0]_5 [22]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [22]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [22]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][23]_i_1 
       (.I0(\shift_array_reg[0]_5 [23]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [23]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [23]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][24]_i_1 
       (.I0(\shift_array_reg[0]_5 [24]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [24]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][25]_i_1 
       (.I0(\shift_array_reg[0]_5 [25]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [25]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][26]_i_1 
       (.I0(\shift_array_reg[0]_5 [26]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [26]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [26]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][27]_i_1 
       (.I0(\shift_array_reg[0]_5 [27]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [27]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [27]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][28]_i_1 
       (.I0(\shift_array_reg[0]_5 [28]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [28]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [28]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][29]_i_1 
       (.I0(\shift_array_reg[0]_5 [29]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [29]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][2]_i_1 
       (.I0(\shift_array_reg[0]_5 [2]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][30]_i_1 
       (.I0(\shift_array_reg[0]_5 [30]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [30]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [30]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][31]_i_1 
       (.I0(\shift_array_reg[0]_5 [31]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [31]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [31]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][3]_i_1 
       (.I0(\shift_array_reg[0]_5 [3]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][4]_i_1 
       (.I0(\shift_array_reg[0]_5 [4]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [4]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][5]_i_1 
       (.I0(\shift_array_reg[0]_5 [5]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [5]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][6]_i_1 
       (.I0(\shift_array_reg[0]_5 [6]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [6]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][7]_i_1 
       (.I0(\shift_array_reg[0]_5 [7]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [7]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][8]_i_1 
       (.I0(\shift_array_reg[0]_5 [8]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [8]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][9]_i_1 
       (.I0(\shift_array_reg[0]_5 [9]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [9]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_a[0]_34 [9]));
  FDRE \genblk1[0].bf_a_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [0]),
        .Q(\bf_a_polyArith[0]_6 [0]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [10]),
        .Q(\bf_a_polyArith[0]_6 [10]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [11]),
        .Q(\bf_a_polyArith[0]_6 [11]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [12]),
        .Q(\bf_a_polyArith[0]_6 [12]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [13]),
        .Q(\bf_a_polyArith[0]_6 [13]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [14]),
        .Q(\bf_a_polyArith[0]_6 [14]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [15]),
        .Q(\bf_a_polyArith[0]_6 [15]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [16]),
        .Q(\bf_a_polyArith[0]_6 [16]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [17]),
        .Q(\bf_a_polyArith[0]_6 [17]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [18]),
        .Q(\bf_a_polyArith[0]_6 [18]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [19]),
        .Q(\bf_a_polyArith[0]_6 [19]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [1]),
        .Q(\bf_a_polyArith[0]_6 [1]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [20]),
        .Q(\bf_a_polyArith[0]_6 [20]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [21]),
        .Q(\bf_a_polyArith[0]_6 [21]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [22]),
        .Q(\bf_a_polyArith[0]_6 [22]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [23]),
        .Q(\bf_a_polyArith[0]_6 [23]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [24]),
        .Q(\bf_a_polyArith[0]_6 [24]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [25]),
        .Q(\bf_a_polyArith[0]_6 [25]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [26]),
        .Q(\bf_a_polyArith[0]_6 [26]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [27]),
        .Q(\bf_a_polyArith[0]_6 [27]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [28]),
        .Q(\bf_a_polyArith[0]_6 [28]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [29]),
        .Q(\bf_a_polyArith[0]_6 [29]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [2]),
        .Q(\bf_a_polyArith[0]_6 [2]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [30]),
        .Q(\bf_a_polyArith[0]_6 [30]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [31]),
        .Q(\bf_a_polyArith[0]_6 [31]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [3]),
        .Q(\bf_a_polyArith[0]_6 [3]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [4]),
        .Q(\bf_a_polyArith[0]_6 [4]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [5]),
        .Q(\bf_a_polyArith[0]_6 [5]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [6]),
        .Q(\bf_a_polyArith[0]_6 [6]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [7]),
        .Q(\bf_a_polyArith[0]_6 [7]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [8]),
        .Q(\bf_a_polyArith[0]_6 [8]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_34 [9]),
        .Q(\bf_a_polyArith[0]_6 [9]),
        .R(mult_opcode));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][0]_i_1 
       (.I0(\genblk1[0].sr1_n_31 ),
        .I1(\genblk1[0].sr3_n_31 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][10]_i_1 
       (.I0(\genblk1[0].sr1_n_21 ),
        .I1(\genblk1[0].sr3_n_21 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][11]_i_1 
       (.I0(\genblk1[0].sr1_n_20 ),
        .I1(\genblk1[0].sr3_n_20 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][12]_i_1 
       (.I0(\genblk1[0].sr1_n_19 ),
        .I1(\genblk1[0].sr3_n_19 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][13]_i_1 
       (.I0(\genblk1[0].sr1_n_18 ),
        .I1(\genblk1[0].sr3_n_18 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][14]_i_1 
       (.I0(\genblk1[0].sr1_n_17 ),
        .I1(\genblk1[0].sr3_n_17 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [14]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][15]_i_1 
       (.I0(\genblk1[0].sr1_n_16 ),
        .I1(\genblk1[0].sr3_n_16 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][16]_i_1 
       (.I0(\genblk1[0].sr1_n_15 ),
        .I1(\genblk1[0].sr3_n_15 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][17]_i_1 
       (.I0(\genblk1[0].sr1_n_14 ),
        .I1(\genblk1[0].sr3_n_14 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][18]_i_1 
       (.I0(\genblk1[0].sr1_n_13 ),
        .I1(\genblk1[0].sr3_n_13 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [18]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][19]_i_1 
       (.I0(\genblk1[0].sr1_n_12 ),
        .I1(\genblk1[0].sr3_n_12 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][1]_i_1 
       (.I0(\genblk1[0].sr1_n_30 ),
        .I1(\genblk1[0].sr3_n_30 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][20]_i_1 
       (.I0(\genblk1[0].sr1_n_11 ),
        .I1(\genblk1[0].sr3_n_11 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [20]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][21]_i_1 
       (.I0(\genblk1[0].sr1_n_10 ),
        .I1(\genblk1[0].sr3_n_10 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [21]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][22]_i_1 
       (.I0(\genblk1[0].sr1_n_9 ),
        .I1(\genblk1[0].sr3_n_9 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][23]_i_1 
       (.I0(\genblk1[0].sr1_n_8 ),
        .I1(\genblk1[0].sr3_n_8 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [23]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][24]_i_1 
       (.I0(\genblk1[0].sr1_n_7 ),
        .I1(\genblk1[0].sr3_n_7 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [24]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][25]_i_1 
       (.I0(\genblk1[0].sr1_n_6 ),
        .I1(\genblk1[0].sr3_n_6 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [25]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][26]_i_1 
       (.I0(\genblk1[0].sr1_n_5 ),
        .I1(\genblk1[0].sr3_n_5 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [26]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][27]_i_1 
       (.I0(\genblk1[0].sr1_n_4 ),
        .I1(\genblk1[0].sr3_n_4 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [27]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][28]_i_1 
       (.I0(\genblk1[0].sr1_n_3 ),
        .I1(\genblk1[0].sr3_n_3 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [28]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][29]_i_1 
       (.I0(\genblk1[0].sr1_n_2 ),
        .I1(\genblk1[0].sr3_n_2 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [29]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][2]_i_1 
       (.I0(\genblk1[0].sr1_n_29 ),
        .I1(\genblk1[0].sr3_n_29 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][30]_i_1 
       (.I0(\genblk1[0].sr1_n_1 ),
        .I1(\genblk1[0].sr3_n_1 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [30]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][31]_i_1 
       (.I0(\genblk1[0].sr1_n_0 ),
        .I1(\genblk1[0].sr3_n_0 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [31]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][3]_i_1 
       (.I0(\genblk1[0].sr1_n_28 ),
        .I1(\genblk1[0].sr3_n_28 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][4]_i_1 
       (.I0(\genblk1[0].sr1_n_27 ),
        .I1(\genblk1[0].sr3_n_27 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][5]_i_1 
       (.I0(\genblk1[0].sr1_n_26 ),
        .I1(\genblk1[0].sr3_n_26 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][6]_i_1 
       (.I0(\genblk1[0].sr1_n_25 ),
        .I1(\genblk1[0].sr3_n_25 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][7]_i_1 
       (.I0(\genblk1[0].sr1_n_24 ),
        .I1(\genblk1[0].sr3_n_24 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][8]_i_1 
       (.I0(\genblk1[0].sr1_n_23 ),
        .I1(\genblk1[0].sr3_n_23 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][9]_i_1 
       (.I0(\genblk1[0].sr1_n_22 ),
        .I1(\genblk1[0].sr3_n_22 ),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\op_b[0]_35 [9]));
  FDRE \genblk1[0].bf_b_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [0]),
        .Q(\bf_b_polyArith[0]_7 [0]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [10]),
        .Q(\bf_b_polyArith[0]_7 [10]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [11]),
        .Q(\bf_b_polyArith[0]_7 [11]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [12]),
        .Q(\bf_b_polyArith[0]_7 [12]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [13]),
        .Q(\bf_b_polyArith[0]_7 [13]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [14]),
        .Q(\bf_b_polyArith[0]_7 [14]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [15]),
        .Q(\bf_b_polyArith[0]_7 [15]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [16]),
        .Q(\bf_b_polyArith[0]_7 [16]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [17]),
        .Q(\bf_b_polyArith[0]_7 [17]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [18]),
        .Q(\bf_b_polyArith[0]_7 [18]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [19]),
        .Q(\bf_b_polyArith[0]_7 [19]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [1]),
        .Q(\bf_b_polyArith[0]_7 [1]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [20]),
        .Q(\bf_b_polyArith[0]_7 [20]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [21]),
        .Q(\bf_b_polyArith[0]_7 [21]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [22]),
        .Q(\bf_b_polyArith[0]_7 [22]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [23]),
        .Q(\bf_b_polyArith[0]_7 [23]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [24]),
        .Q(\bf_b_polyArith[0]_7 [24]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [25]),
        .Q(\bf_b_polyArith[0]_7 [25]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [26]),
        .Q(\bf_b_polyArith[0]_7 [26]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [27]),
        .Q(\bf_b_polyArith[0]_7 [27]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [28]),
        .Q(\bf_b_polyArith[0]_7 [28]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [29]),
        .Q(\bf_b_polyArith[0]_7 [29]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [2]),
        .Q(\bf_b_polyArith[0]_7 [2]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [30]),
        .Q(\bf_b_polyArith[0]_7 [30]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [31]),
        .Q(\bf_b_polyArith[0]_7 [31]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [3]),
        .Q(\bf_b_polyArith[0]_7 [3]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [4]),
        .Q(\bf_b_polyArith[0]_7 [4]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [5]),
        .Q(\bf_b_polyArith[0]_7 [5]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [6]),
        .Q(\bf_b_polyArith[0]_7 [6]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [7]),
        .Q(\bf_b_polyArith[0]_7 [7]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [8]),
        .Q(\bf_b_polyArith[0]_7 [8]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_35 [9]),
        .Q(\bf_b_polyArith[0]_7 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][0]_i_1 
       (.I0(\shift_array_reg[0]_5 [0]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [0]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [0]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][10]_i_1 
       (.I0(\shift_array_reg[0]_5 [10]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [10]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [10]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][11]_i_1 
       (.I0(\shift_array_reg[0]_5 [11]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [11]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [11]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][12]_i_1 
       (.I0(\shift_array_reg[0]_5 [12]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [12]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [12]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][13]_i_1 
       (.I0(\shift_array_reg[0]_5 [13]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [13]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [13]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][14]_i_1 
       (.I0(\shift_array_reg[0]_5 [14]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [14]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [14]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][15]_i_1 
       (.I0(\shift_array_reg[0]_5 [15]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [15]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [15]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][16]_i_1 
       (.I0(\shift_array_reg[0]_5 [16]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [16]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [16]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][17]_i_1 
       (.I0(\shift_array_reg[0]_5 [17]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [17]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [17]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][18]_i_1 
       (.I0(\shift_array_reg[0]_5 [18]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [18]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [18]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][19]_i_1 
       (.I0(\shift_array_reg[0]_5 [19]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [19]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [19]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][1]_i_1 
       (.I0(\shift_array_reg[0]_5 [1]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [1]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [1]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][20]_i_1 
       (.I0(\shift_array_reg[0]_5 [20]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [20]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [20]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][21]_i_1 
       (.I0(\shift_array_reg[0]_5 [21]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [21]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [21]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][22]_i_1 
       (.I0(\shift_array_reg[0]_5 [22]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [22]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [22]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][23]_i_1 
       (.I0(\shift_array_reg[0]_5 [23]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [23]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [23]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][24]_i_1 
       (.I0(\shift_array_reg[0]_5 [24]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [24]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [24]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][25]_i_1 
       (.I0(\shift_array_reg[0]_5 [25]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [25]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [25]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][26]_i_1 
       (.I0(\shift_array_reg[0]_5 [26]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [26]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [26]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][27]_i_1 
       (.I0(\shift_array_reg[0]_5 [27]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [27]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [27]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][28]_i_1 
       (.I0(\shift_array_reg[0]_5 [28]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [28]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [28]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][29]_i_1 
       (.I0(\shift_array_reg[0]_5 [29]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [29]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [29]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][2]_i_1 
       (.I0(\shift_array_reg[0]_5 [2]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [2]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][30]_i_1 
       (.I0(\shift_array_reg[0]_5 [30]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [30]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [30]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][31]_i_1 
       (.I0(\shift_array_reg[0]_5 [31]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [31]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [31]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][3]_i_1 
       (.I0(\shift_array_reg[0]_5 [3]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [3]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][4]_i_1 
       (.I0(\shift_array_reg[0]_5 [4]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [4]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [4]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][5]_i_1 
       (.I0(\shift_array_reg[0]_5 [5]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [5]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [5]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][6]_i_1 
       (.I0(\shift_array_reg[0]_5 [6]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [6]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [6]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][7]_i_1 
       (.I0(\shift_array_reg[0]_5 [7]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [7]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [7]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][8]_i_1 
       (.I0(\shift_array_reg[0]_5 [8]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [8]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [8]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][9]_i_1 
       (.I0(\shift_array_reg[0]_5 [9]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_4 [9]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [9]),
        .I4(mult_opcode),
        .O(\genblk1[0].bf_c[0][9]_i_1_n_0 ));
  FDRE \genblk1[0].bf_c_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].bf_c[0][9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg \genblk1[0].sr0 
       (.Q(\shift_array_reg[0]_5 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_19 \genblk1[0].sr1 
       (.D(\shift_array_reg[0]_5 ),
        .Q({\genblk1[0].sr1_n_0 ,\genblk1[0].sr1_n_1 ,\genblk1[0].sr1_n_2 ,\genblk1[0].sr1_n_3 ,\genblk1[0].sr1_n_4 ,\genblk1[0].sr1_n_5 ,\genblk1[0].sr1_n_6 ,\genblk1[0].sr1_n_7 ,\genblk1[0].sr1_n_8 ,\genblk1[0].sr1_n_9 ,\genblk1[0].sr1_n_10 ,\genblk1[0].sr1_n_11 ,\genblk1[0].sr1_n_12 ,\genblk1[0].sr1_n_13 ,\genblk1[0].sr1_n_14 ,\genblk1[0].sr1_n_15 ,\genblk1[0].sr1_n_16 ,\genblk1[0].sr1_n_17 ,\genblk1[0].sr1_n_18 ,\genblk1[0].sr1_n_19 ,\genblk1[0].sr1_n_20 ,\genblk1[0].sr1_n_21 ,\genblk1[0].sr1_n_22 ,\genblk1[0].sr1_n_23 ,\genblk1[0].sr1_n_24 ,\genblk1[0].sr1_n_25 ,\genblk1[0].sr1_n_26 ,\genblk1[0].sr1_n_27 ,\genblk1[0].sr1_n_28 ,\genblk1[0].sr1_n_29 ,\genblk1[0].sr1_n_30 ,\genblk1[0].sr1_n_31 }),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4_20 \genblk1[0].sr2 
       (.Q(\DELAY_BLOCK[0].shift_array_reg[1]_4 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_21 \genblk1[0].sr3 
       (.D(\DELAY_BLOCK[0].shift_array_reg[1]_4 ),
        .Q({\genblk1[0].sr3_n_0 ,\genblk1[0].sr3_n_1 ,\genblk1[0].sr3_n_2 ,\genblk1[0].sr3_n_3 ,\genblk1[0].sr3_n_4 ,\genblk1[0].sr3_n_5 ,\genblk1[0].sr3_n_6 ,\genblk1[0].sr3_n_7 ,\genblk1[0].sr3_n_8 ,\genblk1[0].sr3_n_9 ,\genblk1[0].sr3_n_10 ,\genblk1[0].sr3_n_11 ,\genblk1[0].sr3_n_12 ,\genblk1[0].sr3_n_13 ,\genblk1[0].sr3_n_14 ,\genblk1[0].sr3_n_15 ,\genblk1[0].sr3_n_16 ,\genblk1[0].sr3_n_17 ,\genblk1[0].sr3_n_18 ,\genblk1[0].sr3_n_19 ,\genblk1[0].sr3_n_20 ,\genblk1[0].sr3_n_21 ,\genblk1[0].sr3_n_22 ,\genblk1[0].sr3_n_23 ,\genblk1[0].sr3_n_24 ,\genblk1[0].sr3_n_25 ,\genblk1[0].sr3_n_26 ,\genblk1[0].sr3_n_27 ,\genblk1[0].sr3_n_28 ,\genblk1[0].sr3_n_29 ,\genblk1[0].sr3_n_30 ,\genblk1[0].sr3_n_31 }),
        .clk(clk));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_18__0 
       (.I0(\shift_array_reg[0][31]_0 [23]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [23]),
        .O(A[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_19__0 
       (.I0(\shift_array_reg[0][31]_0 [22]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [22]),
        .O(A[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_20__0 
       (.I0(\shift_array_reg[0][31]_0 [21]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [21]),
        .O(A[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_21__0 
       (.I0(\shift_array_reg[0][31]_0 [20]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [20]),
        .O(A[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_22__0 
       (.I0(\shift_array_reg[0][31]_0 [19]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [19]),
        .O(A[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_23__0 
       (.I0(\shift_array_reg[0][31]_0 [18]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [18]),
        .O(A[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_24__0 
       (.I0(\shift_array_reg[0][31]_0 [17]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_25__0 
       (.I0(\shift_array_reg[0][31]_0 [16]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_26__0 
       (.I0(\shift_array_reg[0][31]_0 [15]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_27__0 
       (.I0(\shift_array_reg[0][31]_0 [14]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_28__0 
       (.I0(\shift_array_reg[0][31]_0 [13]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_29__0 
       (.I0(\shift_array_reg[0][31]_0 [12]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_30__0 
       (.I0(\shift_array_reg[0][31]_0 [11]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_31__0 
       (.I0(\shift_array_reg[0][31]_0 [10]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_32__0 
       (.I0(\shift_array_reg[0][31]_0 [9]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_33__0 
       (.I0(\shift_array_reg[0][31]_0 [8]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_34__0 
       (.I0(\shift_array_reg[0][31]_0 [7]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_35__0 
       (.I0(\shift_array_reg[0][31]_0 [6]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_36__0 
       (.I0(\shift_array_reg[0][31]_0 [5]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_37__0 
       (.I0(\shift_array_reg[0][31]_0 [4]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_38__0 
       (.I0(\shift_array_reg[0][31]_0 [3]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_39__0 
       (.I0(\shift_array_reg[0][31]_0 [2]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_40__0 
       (.I0(\shift_array_reg[0][31]_0 [1]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_41__0 
       (.I0(\shift_array_reg[0][31]_0 [0]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [31]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [31]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_2__0 
       (.I0(\shift_array_reg[0][31]_0 [30]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [30]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_3__0 
       (.I0(\shift_array_reg[0][31]_0 [29]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [29]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_4__0 
       (.I0(\shift_array_reg[0][31]_0 [28]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [28]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_5__0 
       (.I0(\shift_array_reg[0][31]_0 [27]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [27]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_6__0 
       (.I0(\shift_array_reg[0][31]_0 [26]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [26]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_7__0 
       (.I0(\shift_array_reg[0][31]_0 [25]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [25]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_8__0 
       (.I0(\shift_array_reg[0][31]_0 [24]),
        .I1(ntt_opcode),
        .I2(\bf_b_polyArith[0]_7 [24]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mult_opcode_i_1
       (.I0(mult_opcode_reg_0[0]),
        .I1(mult_opcode_reg_0[1]),
        .O(p_0_in));
  FDRE mult_opcode_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(mult_opcode),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7 sr_addr
       (.D(D),
        .\DELAY_BLOCK[19].shift_array_reg[20][0]_0 (sub_opcode),
        .Q(addr_1DP),
        .clk(clk),
        .waddr_polyArith(waddr_polyArith));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_22 sr_swap
       (.\DELAY_BLOCK[1].shift_array_reg[2]_0 (\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .clk(clk),
        .swap_polyArith(swap_polyArith));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6 sr_valid
       (.clk(clk),
        .sub_opcode(sub_opcode),
        .valid_1DP(valid_1DP),
        .valid_2DP(valid_2DP),
        .valid_PolyArith(valid_PolyArith));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sub_opcode_i_1
       (.I0(mult_opcode_reg_0[0]),
        .I1(mult_opcode_reg_0[1]),
        .O(sub_opcode_i_1_n_0));
  FDRE sub_opcode_reg
       (.C(clk),
        .CE(1'b1),
        .D(sub_opcode_i_1_n_0),
        .Q(sub_opcode),
        .R(1'b0));
  FDRE valid_1DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_1DP_reg_0),
        .Q(valid_1DP),
        .R(1'b0));
  FDRE valid_2DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_1DP),
        .Q(valid_2DP),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control
   (D,
    \dout_ram_reg[3] ,
    \dout_ram_reg[7] ,
    Q,
    control_high_word,
    clk,
    nextstate1__6,
    control_low_word,
    command_reg,
    dina_ext_low_word);
  output [30:0]D;
  output \dout_ram_reg[3] ;
  output \dout_ram_reg[7] ;
  output [0:0]Q;
  input [1:0]control_high_word;
  input clk;
  input nextstate1__6;
  input [6:0]control_low_word;
  input [0:0]command_reg;
  input [9:0]dina_ext_low_word;

  wire [30:0]D;
  wire IR_address0;
  wire [0:0]Q;
  wire clk;
  wire [0:0]command_reg;
  wire [1:0]control_high_word;
  wire [6:0]control_low_word;
  wire \cycle_count[0]_i_2_n_0 ;
  wire \cycle_count_reg[0]_i_1_n_0 ;
  wire \cycle_count_reg[0]_i_1_n_1 ;
  wire \cycle_count_reg[0]_i_1_n_2 ;
  wire \cycle_count_reg[0]_i_1_n_3 ;
  wire \cycle_count_reg[0]_i_1_n_4 ;
  wire \cycle_count_reg[0]_i_1_n_5 ;
  wire \cycle_count_reg[0]_i_1_n_6 ;
  wire \cycle_count_reg[0]_i_1_n_7 ;
  wire \cycle_count_reg[12]_i_1_n_0 ;
  wire \cycle_count_reg[12]_i_1_n_1 ;
  wire \cycle_count_reg[12]_i_1_n_2 ;
  wire \cycle_count_reg[12]_i_1_n_3 ;
  wire \cycle_count_reg[12]_i_1_n_4 ;
  wire \cycle_count_reg[12]_i_1_n_5 ;
  wire \cycle_count_reg[12]_i_1_n_6 ;
  wire \cycle_count_reg[12]_i_1_n_7 ;
  wire \cycle_count_reg[16]_i_1_n_0 ;
  wire \cycle_count_reg[16]_i_1_n_1 ;
  wire \cycle_count_reg[16]_i_1_n_2 ;
  wire \cycle_count_reg[16]_i_1_n_3 ;
  wire \cycle_count_reg[16]_i_1_n_4 ;
  wire \cycle_count_reg[16]_i_1_n_5 ;
  wire \cycle_count_reg[16]_i_1_n_6 ;
  wire \cycle_count_reg[16]_i_1_n_7 ;
  wire \cycle_count_reg[20]_i_1_n_0 ;
  wire \cycle_count_reg[20]_i_1_n_1 ;
  wire \cycle_count_reg[20]_i_1_n_2 ;
  wire \cycle_count_reg[20]_i_1_n_3 ;
  wire \cycle_count_reg[20]_i_1_n_4 ;
  wire \cycle_count_reg[20]_i_1_n_5 ;
  wire \cycle_count_reg[20]_i_1_n_6 ;
  wire \cycle_count_reg[20]_i_1_n_7 ;
  wire \cycle_count_reg[24]_i_1_n_0 ;
  wire \cycle_count_reg[24]_i_1_n_1 ;
  wire \cycle_count_reg[24]_i_1_n_2 ;
  wire \cycle_count_reg[24]_i_1_n_3 ;
  wire \cycle_count_reg[24]_i_1_n_4 ;
  wire \cycle_count_reg[24]_i_1_n_5 ;
  wire \cycle_count_reg[24]_i_1_n_6 ;
  wire \cycle_count_reg[24]_i_1_n_7 ;
  wire \cycle_count_reg[28]_i_1_n_3 ;
  wire \cycle_count_reg[28]_i_1_n_6 ;
  wire \cycle_count_reg[28]_i_1_n_7 ;
  wire \cycle_count_reg[4]_i_1_n_0 ;
  wire \cycle_count_reg[4]_i_1_n_1 ;
  wire \cycle_count_reg[4]_i_1_n_2 ;
  wire \cycle_count_reg[4]_i_1_n_3 ;
  wire \cycle_count_reg[4]_i_1_n_4 ;
  wire \cycle_count_reg[4]_i_1_n_5 ;
  wire \cycle_count_reg[4]_i_1_n_6 ;
  wire \cycle_count_reg[4]_i_1_n_7 ;
  wire \cycle_count_reg[8]_i_1_n_0 ;
  wire \cycle_count_reg[8]_i_1_n_1 ;
  wire \cycle_count_reg[8]_i_1_n_2 ;
  wire \cycle_count_reg[8]_i_1_n_3 ;
  wire \cycle_count_reg[8]_i_1_n_4 ;
  wire \cycle_count_reg[8]_i_1_n_5 ;
  wire \cycle_count_reg[8]_i_1_n_6 ;
  wire \cycle_count_reg[8]_i_1_n_7 ;
  wire [9:0]dina_ext_low_word;
  wire \dout_ram_reg[3] ;
  wire \dout_ram_reg[7] ;
  wire inc_IR_address;
  wire [2:0]nextstate;
  wire nextstate1__6;
  wire [4:0]p_0_in__7;
  wire [4:0]raddr;
  wire [2:0]state;
  wire [3:1]\NLW_cycle_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cycle_count_reg[28]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hDF55)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(nextstate1__6),
        .I3(state[2]),
        .O(nextstate[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(nextstate[0]),
        .Q(state[0]),
        .R(control_high_word[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(nextstate[1]),
        .Q(state[1]),
        .R(control_high_word[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(nextstate[2]),
        .Q(state[2]),
        .R(control_high_word[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \IR_address[0]_i_1 
       (.I0(raddr[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \IR_address[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \IR_address[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \IR_address[3]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(p_0_in__7[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \IR_address[4]_i_1 
       (.I0(control_high_word[0]),
        .I1(control_high_word[1]),
        .O(IR_address0));
  LUT3 #(
    .INIT(8'h09)) 
    \IR_address[4]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(inc_IR_address));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \IR_address[4]_i_3 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(p_0_in__7[4]));
  FDRE \IR_address_reg[0] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__7[0]),
        .Q(raddr[0]),
        .R(IR_address0));
  FDRE \IR_address_reg[1] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__7[1]),
        .Q(raddr[1]),
        .R(IR_address0));
  FDRE \IR_address_reg[2] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__7[2]),
        .Q(raddr[2]),
        .R(IR_address0));
  FDRE \IR_address_reg[3] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__7[3]),
        .Q(raddr[3]),
        .R(IR_address0));
  FDRE \IR_address_reg[4] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__7[4]),
        .Q(raddr[4]),
        .R(IR_address0));
  LUT1 #(
    .INIT(2'h1)) 
    \cycle_count[0]_i_2 
       (.I0(D[1]),
        .O(\cycle_count[0]_i_2_n_0 ));
  FDRE \cycle_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_7 ),
        .Q(D[1]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cycle_count_reg[0]_i_1_n_0 ,\cycle_count_reg[0]_i_1_n_1 ,\cycle_count_reg[0]_i_1_n_2 ,\cycle_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cycle_count_reg[0]_i_1_n_4 ,\cycle_count_reg[0]_i_1_n_5 ,\cycle_count_reg[0]_i_1_n_6 ,\cycle_count_reg[0]_i_1_n_7 }),
        .S({D[4:2],\cycle_count[0]_i_2_n_0 }));
  FDRE \cycle_count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_5 ),
        .Q(D[11]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_4 ),
        .Q(D[12]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_7 ),
        .Q(D[13]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[12]_i_1 
       (.CI(\cycle_count_reg[8]_i_1_n_0 ),
        .CO({\cycle_count_reg[12]_i_1_n_0 ,\cycle_count_reg[12]_i_1_n_1 ,\cycle_count_reg[12]_i_1_n_2 ,\cycle_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[12]_i_1_n_4 ,\cycle_count_reg[12]_i_1_n_5 ,\cycle_count_reg[12]_i_1_n_6 ,\cycle_count_reg[12]_i_1_n_7 }),
        .S(D[16:13]));
  FDRE \cycle_count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_6 ),
        .Q(D[14]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_5 ),
        .Q(D[15]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_4 ),
        .Q(D[16]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_7 ),
        .Q(D[17]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[16]_i_1 
       (.CI(\cycle_count_reg[12]_i_1_n_0 ),
        .CO({\cycle_count_reg[16]_i_1_n_0 ,\cycle_count_reg[16]_i_1_n_1 ,\cycle_count_reg[16]_i_1_n_2 ,\cycle_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[16]_i_1_n_4 ,\cycle_count_reg[16]_i_1_n_5 ,\cycle_count_reg[16]_i_1_n_6 ,\cycle_count_reg[16]_i_1_n_7 }),
        .S(D[20:17]));
  FDRE \cycle_count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_6 ),
        .Q(D[18]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_5 ),
        .Q(D[19]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_4 ),
        .Q(D[20]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_6 ),
        .Q(D[2]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_7 ),
        .Q(D[21]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[20]_i_1 
       (.CI(\cycle_count_reg[16]_i_1_n_0 ),
        .CO({\cycle_count_reg[20]_i_1_n_0 ,\cycle_count_reg[20]_i_1_n_1 ,\cycle_count_reg[20]_i_1_n_2 ,\cycle_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[20]_i_1_n_4 ,\cycle_count_reg[20]_i_1_n_5 ,\cycle_count_reg[20]_i_1_n_6 ,\cycle_count_reg[20]_i_1_n_7 }),
        .S(D[24:21]));
  FDRE \cycle_count_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_6 ),
        .Q(D[22]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_5 ),
        .Q(D[23]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_4 ),
        .Q(D[24]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_7 ),
        .Q(D[25]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[24]_i_1 
       (.CI(\cycle_count_reg[20]_i_1_n_0 ),
        .CO({\cycle_count_reg[24]_i_1_n_0 ,\cycle_count_reg[24]_i_1_n_1 ,\cycle_count_reg[24]_i_1_n_2 ,\cycle_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[24]_i_1_n_4 ,\cycle_count_reg[24]_i_1_n_5 ,\cycle_count_reg[24]_i_1_n_6 ,\cycle_count_reg[24]_i_1_n_7 }),
        .S(D[28:25]));
  FDRE \cycle_count_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_6 ),
        .Q(D[26]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_5 ),
        .Q(D[27]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_4 ),
        .Q(D[28]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[28]_i_1_n_7 ),
        .Q(D[29]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[28]_i_1 
       (.CI(\cycle_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_cycle_count_reg[28]_i_1_CO_UNCONNECTED [3:1],\cycle_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cycle_count_reg[28]_i_1_O_UNCONNECTED [3:2],\cycle_count_reg[28]_i_1_n_6 ,\cycle_count_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,D[30:29]}));
  FDRE \cycle_count_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[28]_i_1_n_6 ),
        .Q(D[30]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_5 ),
        .Q(D[3]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_4 ),
        .Q(D[4]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_7 ),
        .Q(D[5]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[4]_i_1 
       (.CI(\cycle_count_reg[0]_i_1_n_0 ),
        .CO({\cycle_count_reg[4]_i_1_n_0 ,\cycle_count_reg[4]_i_1_n_1 ,\cycle_count_reg[4]_i_1_n_2 ,\cycle_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[4]_i_1_n_4 ,\cycle_count_reg[4]_i_1_n_5 ,\cycle_count_reg[4]_i_1_n_6 ,\cycle_count_reg[4]_i_1_n_7 }),
        .S(D[8:5]));
  FDRE \cycle_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_6 ),
        .Q(D[6]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_5 ),
        .Q(D[7]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_4 ),
        .Q(D[8]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_7 ),
        .Q(D[9]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[8]_i_1 
       (.CI(\cycle_count_reg[4]_i_1_n_0 ),
        .CO({\cycle_count_reg[8]_i_1_n_0 ,\cycle_count_reg[8]_i_1_n_1 ,\cycle_count_reg[8]_i_1_n_2 ,\cycle_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[8]_i_1_n_4 ,\cycle_count_reg[8]_i_1_n_5 ,\cycle_count_reg[8]_i_1_n_6 ,\cycle_count_reg[8]_i_1_n_7 }),
        .S(D[12:9]));
  FDRE \cycle_count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_6 ),
        .Q(D[10]),
        .R(control_high_word[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0 ins_ram
       (.D(nextstate[2:1]),
        .Q(state),
        .clk(clk),
        .command_reg(command_reg),
        .control_low_word(control_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .\dout_ram_reg[3]_0 (\dout_ram_reg[3] ),
        .\dout_ram_reg[7]_0 (\dout_ram_reg[7] ),
        .\dout_ram_reg[7]_1 (raddr),
        .\dout_ram_reg[9]_0 (Q),
        .nextstate1__6(nextstate1__6));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \status[0]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore
   (WEBWE,
    valid_delay_DP_reg,
    ADDRARDADDR,
    nextstate1__6,
    ADDRBWRADDR,
    DIBDI,
    DIADI,
    \wdata_internal_DP_reg[0][1][31] ,
    \wdata_internal_DP_reg[0][1][15] ,
    clk,
    \DELAY_BLOCK[17].shift_array_reg[18][0] ,
    dina_ext_low_word,
    Q,
    \poly_base_b_DP_reg[0]_0 ,
    \genblk2[0].io_ram_wen_local_b0 ,
    \genblk2[0].io_ram_wen_local_b1 ,
    ram_reg,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    \FSM_sequential_state_reg[1] ,
    dout_ram,
    D,
    \shift_array_reg[0][31] ,
    ram_reg_0,
    ram_reg_1,
    \montgomery_factor_DP_reg[31]_0 );
  output [0:0]WEBWE;
  output [0:0]valid_delay_DP_reg;
  output [7:0]ADDRARDADDR;
  output nextstate1__6;
  output [7:0]ADDRBWRADDR;
  output [15:0]DIBDI;
  output [15:0]DIADI;
  output [15:0]\wdata_internal_DP_reg[0][1][31] ;
  output [15:0]\wdata_internal_DP_reg[0][1][15] ;
  input clk;
  input \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  input [8:0]dina_ext_low_word;
  input [22:0]Q;
  input [11:0]\poly_base_b_DP_reg[0]_0 ;
  input \genblk2[0].io_ram_wen_local_b0 ;
  input \genblk2[0].io_ram_wen_local_b1 ;
  input ram_reg;
  input grant_ext;
  input [6:0]dma_bram_abs_addr;
  input [6:0]control_low_word;
  input \FSM_sequential_state_reg[1] ;
  input [0:0]dout_ram;
  input [31:0]D;
  input [31:0]\shift_array_reg[0][31] ;
  input [7:0]ram_reg_0;
  input [31:0]ram_reg_1;
  input [31:0]\montgomery_factor_DP_reg[31]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire \FSM_sequential_state_reg[1] ;
  wire [22:0]Q;
  wire [0:0]WEBWE;
  wire addr_delay_bf_n_0;
  wire addr_delay_bf_n_1;
  wire addr_delay_bf_n_2;
  wire addr_delay_bf_n_3;
  wire addr_delay_bf_n_4;
  wire addr_delay_bf_n_5;
  wire addr_delay_bf_n_6;
  wire addr_delay_bf_n_7;
  wire addr_gen_nr_n_10;
  wire addr_gen_nr_n_11;
  wire addr_gen_nr_n_12;
  wire addr_gen_nr_n_13;
  wire addr_gen_nr_n_14;
  wire addr_gen_nr_n_15;
  wire addr_gen_nr_n_8;
  wire addr_gen_nr_n_9;
  wire addr_gen_polyArith_n_1;
  wire addr_gen_polyArith_n_11;
  wire addr_gen_rn_n_1;
  wire addr_gen_rn_n_10;
  wire addr_gen_rn_n_3;
  wire addr_gen_rn_n_4;
  wire addr_gen_rn_n_5;
  wire addr_gen_rn_n_6;
  wire addr_gen_rn_n_7;
  wire addr_gen_rn_n_8;
  wire addr_gen_rn_n_9;
  wire [31:0]\bf_c_polyArith[0]_8 ;
  wire [31:0]\btf_out[0][0]_36 ;
  wire [31:0]\btf_out[0][1]_37 ;
  wire clk;
  wire [6:0]control_low_word;
  wire core_rst;
  wire data_shuffler_PolyArith_n_10;
  wire data_shuffler_PolyArith_n_11;
  wire data_shuffler_PolyArith_n_12;
  wire data_shuffler_PolyArith_n_13;
  wire data_shuffler_PolyArith_n_14;
  wire data_shuffler_PolyArith_n_15;
  wire data_shuffler_PolyArith_n_16;
  wire data_shuffler_PolyArith_n_17;
  wire data_shuffler_PolyArith_n_18;
  wire data_shuffler_PolyArith_n_19;
  wire data_shuffler_PolyArith_n_20;
  wire data_shuffler_PolyArith_n_21;
  wire data_shuffler_PolyArith_n_22;
  wire data_shuffler_PolyArith_n_23;
  wire data_shuffler_PolyArith_n_24;
  wire data_shuffler_PolyArith_n_25;
  wire data_shuffler_PolyArith_n_26;
  wire data_shuffler_PolyArith_n_27;
  wire data_shuffler_PolyArith_n_28;
  wire data_shuffler_PolyArith_n_29;
  wire data_shuffler_PolyArith_n_30;
  wire data_shuffler_PolyArith_n_31;
  wire data_shuffler_PolyArith_n_32;
  wire data_shuffler_PolyArith_n_33;
  wire data_shuffler_PolyArith_n_34;
  wire data_shuffler_PolyArith_n_35;
  wire data_shuffler_PolyArith_n_36;
  wire data_shuffler_PolyArith_n_37;
  wire data_shuffler_PolyArith_n_38;
  wire data_shuffler_PolyArith_n_39;
  wire data_shuffler_PolyArith_n_40;
  wire data_shuffler_PolyArith_n_41;
  wire data_shuffler_PolyArith_n_42;
  wire data_shuffler_PolyArith_n_43;
  wire data_shuffler_PolyArith_n_44;
  wire data_shuffler_PolyArith_n_45;
  wire data_shuffler_PolyArith_n_46;
  wire data_shuffler_PolyArith_n_47;
  wire data_shuffler_PolyArith_n_48;
  wire data_shuffler_PolyArith_n_49;
  wire data_shuffler_PolyArith_n_50;
  wire data_shuffler_PolyArith_n_51;
  wire data_shuffler_PolyArith_n_52;
  wire data_shuffler_PolyArith_n_53;
  wire data_shuffler_PolyArith_n_54;
  wire data_shuffler_PolyArith_n_55;
  wire data_shuffler_PolyArith_n_56;
  wire data_shuffler_PolyArith_n_57;
  wire data_shuffler_PolyArith_n_58;
  wire data_shuffler_PolyArith_n_59;
  wire data_shuffler_PolyArith_n_60;
  wire data_shuffler_PolyArith_n_61;
  wire data_shuffler_PolyArith_n_62;
  wire data_shuffler_PolyArith_n_63;
  wire data_shuffler_PolyArith_n_64;
  wire data_shuffler_PolyArith_n_65;
  wire data_shuffler_PolyArith_n_66;
  wire data_shuffler_PolyArith_n_67;
  wire data_shuffler_PolyArith_n_68;
  wire data_shuffler_PolyArith_n_69;
  wire data_shuffler_PolyArith_n_70;
  wire data_shuffler_PolyArith_n_71;
  wire data_shuffler_PolyArith_n_72;
  wire data_shuffler_PolyArith_n_73;
  wire [8:0]dina_ext_low_word;
  wire [6:0]dma_bram_abs_addr;
  wire done_DP;
  wire done_delay1_n_1;
  wire done_internal;
  wire done_polyArith;
  wire [0:0]dout_ram;
  wire forward_internal;
  wire \genblk2[0].io_ram_wen_local_b0 ;
  wire \genblk2[0].io_ram_wen_local_b1 ;
  wire [31:0]\genblk8[0].q_reg ;
  wire \genblk8[0].sr_opcode_n_0 ;
  wire grant_ext;
  wire [7:7]m;
  wire [31:0]montgomery_factor_DP;
  wire [31:0]\montgomery_factor_DP_reg[31]_0 ;
  wire nextstate1__6;
  wire [7:7]ntt_core_ram_waddr;
  wire ntt_opcode;
  wire ntt_opcode_i_1_n_0;
  wire [11:0]\poly_base_b_DP_reg[0]_0 ;
  wire \poly_base_b_DP_reg_n_0_[0] ;
  wire [6:0]raddr_polyArith;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [31:0]ram_reg_1;
  wire [6:0]rom_base_addr_reg;
  wire rst_tw_gen;
  wire [31:0]\shift_array_reg[0][31] ;
  wire sr_forward_n_1;
  wire sub_opcode;
  wire swap_polyArith;
  wire tw_gen_n_1;
  wire tw_gen_n_10;
  wire tw_gen_n_11;
  wire tw_gen_n_12;
  wire tw_gen_n_13;
  wire tw_gen_n_14;
  wire tw_gen_n_15;
  wire tw_gen_n_16;
  wire tw_gen_n_17;
  wire tw_gen_n_18;
  wire tw_gen_n_19;
  wire tw_gen_n_2;
  wire tw_gen_n_20;
  wire tw_gen_n_21;
  wire tw_gen_n_22;
  wire tw_gen_n_23;
  wire tw_gen_n_24;
  wire tw_gen_n_25;
  wire tw_gen_n_26;
  wire tw_gen_n_27;
  wire tw_gen_n_28;
  wire tw_gen_n_29;
  wire tw_gen_n_3;
  wire tw_gen_n_30;
  wire tw_gen_n_31;
  wire tw_gen_n_32;
  wire tw_gen_n_4;
  wire tw_gen_n_5;
  wire tw_gen_n_6;
  wire tw_gen_n_7;
  wire tw_gen_n_8;
  wire tw_gen_n_9;
  wire valid_1DP;
  wire valid_PolyArith;
  wire [0:0]valid_delay_DP_reg;
  wire valid_delay_bf_n_0;
  wire [6:0]waddr_polyArith;
  wire [15:0]\wdata_internal_DP_reg[0][1][15] ;
  wire [15:0]\wdata_internal_DP_reg[0][1][31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14 addr_delay_bf
       (.D(addr_delay_bf_n_0),
        .\DELAY_BLOCK[17].shift_array_reg[18][0]_0 (addr_delay_bf_n_7),
        .\DELAY_BLOCK[17].shift_array_reg[18][0]_1 (addr_gen_nr_n_15),
        .\DELAY_BLOCK[17].shift_array_reg[18][1]_0 (addr_delay_bf_n_6),
        .\DELAY_BLOCK[17].shift_array_reg[18][1]_1 (addr_gen_nr_n_14),
        .\DELAY_BLOCK[17].shift_array_reg[18][2]_0 (addr_delay_bf_n_5),
        .\DELAY_BLOCK[17].shift_array_reg[18][2]_1 (addr_gen_nr_n_13),
        .\DELAY_BLOCK[17].shift_array_reg[18][3]_0 (addr_delay_bf_n_4),
        .\DELAY_BLOCK[17].shift_array_reg[18][3]_1 (addr_gen_nr_n_12),
        .\DELAY_BLOCK[17].shift_array_reg[18][4]_0 (addr_delay_bf_n_3),
        .\DELAY_BLOCK[17].shift_array_reg[18][4]_1 (addr_gen_nr_n_11),
        .\DELAY_BLOCK[17].shift_array_reg[18][5]_0 (addr_delay_bf_n_2),
        .\DELAY_BLOCK[17].shift_array_reg[18][5]_1 (addr_gen_nr_n_10),
        .\DELAY_BLOCK[17].shift_array_reg[18][6]_0 (addr_delay_bf_n_1),
        .\DELAY_BLOCK[17].shift_array_reg[18][6]_1 (addr_gen_nr_n_9),
        .\DELAY_BLOCK[17].shift_array_reg[18][7]_0 (addr_gen_nr_n_8),
        .clk(clk),
        .ntt_opcode(ntt_opcode),
        .waddr_polyArith(waddr_polyArith));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen addr_gen_nr
       (.ADDRARDADDR(ADDRARDADDR[6:0]),
        .\DELAY_BLOCK[17].shift_array_reg[18][7] ({addr_gen_rn_n_3,addr_gen_rn_n_4,addr_gen_rn_n_5,addr_gen_rn_n_6,addr_gen_rn_n_7,addr_gen_rn_n_8,addr_gen_rn_n_9,addr_gen_rn_n_10}),
        .E(addr_gen_rn_n_1),
        .Q(raddr_polyArith),
        .clk(clk),
        .control_low_word(control_low_word),
        .core_rst(core_rst),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .done_internal(done_internal),
        .forward_internal(forward_internal),
        .grant_ext(grant_ext),
        .\j_reg[0]_0 (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .m(m),
        .ram_reg(addr_gen_polyArith_n_1),
        .ram_reg_0(sr_forward_n_1),
        .rst_tw_gen(rst_tw_gen),
        .\shift_array_reg[0][0] (addr_gen_nr_n_15),
        .\shift_array_reg[0][1] (addr_gen_nr_n_14),
        .\shift_array_reg[0][2] (addr_gen_nr_n_13),
        .\shift_array_reg[0][3] (addr_gen_nr_n_12),
        .\shift_array_reg[0][4] (addr_gen_nr_n_11),
        .\shift_array_reg[0][5] (addr_gen_nr_n_10),
        .\shift_array_reg[0][6] (addr_gen_nr_n_9),
        .\shift_array_reg[0][7] (addr_gen_nr_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith addr_gen_polyArith
       (.ADDRARDADDR(ADDRARDADDR[7]),
        .D({ntt_core_ram_waddr,\poly_base_b_DP_reg_n_0_[0] }),
        .Q(raddr_polyArith),
        .SR(addr_gen_polyArith_n_1),
        .clk(clk),
        .done_polyArith(done_polyArith),
        .ntt_opcode(ntt_opcode),
        .o_reg_0(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .ram_reg(ram_reg),
        .rst_tw_gen(rst_tw_gen),
        .sub_opcode(sub_opcode),
        .swap_polyArith(swap_polyArith),
        .valid_1DP(valid_1DP),
        .valid_reg_0(addr_gen_polyArith_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0 addr_gen_rn
       (.E(addr_gen_rn_n_1),
        .Q({addr_gen_rn_n_3,addr_gen_rn_n_4,addr_gen_rn_n_5,addr_gen_rn_n_6,addr_gen_rn_n_7,addr_gen_rn_n_8,addr_gen_rn_n_9,addr_gen_rn_n_10}),
        .SR(core_rst),
        .clk(clk),
        .\j_reg[0]_0 (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .m(m));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler data_shuffler
       (.ADDRBWRADDR(ADDRBWRADDR[6:0]),
        .D({addr_delay_bf_n_0,valid_delay_bf_n_0}),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .WEBWE(WEBWE),
        .clk(clk),
        .done_DP(done_DP),
        .\genblk2[0].io_ram_wen_local_b0 (\genblk2[0].io_ram_wen_local_b0 ),
        .\genblk2[0].io_ram_wen_local_b1 (\genblk2[0].io_ram_wen_local_b1 ),
        .ntt_opcode(ntt_opcode),
        .ram_reg(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .ram_reg_0(ram_reg_0[6:0]),
        .ram_reg_1(ram_reg_1),
        .\shift_array_reg[0][31] (\btf_out[0][1]_37 ),
        .\shift_array_reg[0][31]_0 (\btf_out[0][0]_36 ),
        .sub_opcode(sub_opcode),
        .valid_delay_DP_reg_0(valid_delay_DP_reg),
        .\waddr_internal_DP_reg[0]_0 (addr_delay_bf_n_7),
        .\waddr_internal_DP_reg[1]_0 (addr_delay_bf_n_6),
        .\waddr_internal_DP_reg[2]_0 (addr_delay_bf_n_5),
        .\waddr_internal_DP_reg[3]_0 (addr_delay_bf_n_4),
        .\waddr_internal_DP_reg[4]_0 (addr_delay_bf_n_3),
        .\waddr_internal_DP_reg[5]_0 (addr_delay_bf_n_2),
        .\waddr_internal_DP_reg[6]_0 (addr_delay_bf_n_1),
        .\wdata_internal_DP_reg[0][1][15]_0 (\wdata_internal_DP_reg[0][1][15] ),
        .\wdata_internal_DP_reg[0][1][31]_0 (\wdata_internal_DP_reg[0][1][31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith data_shuffler_PolyArith
       (.A({data_shuffler_PolyArith_n_50,data_shuffler_PolyArith_n_51,data_shuffler_PolyArith_n_52,data_shuffler_PolyArith_n_53,data_shuffler_PolyArith_n_54,data_shuffler_PolyArith_n_55,data_shuffler_PolyArith_n_56,data_shuffler_PolyArith_n_57,data_shuffler_PolyArith_n_58,data_shuffler_PolyArith_n_59,data_shuffler_PolyArith_n_60,data_shuffler_PolyArith_n_61,data_shuffler_PolyArith_n_62,data_shuffler_PolyArith_n_63,data_shuffler_PolyArith_n_64,data_shuffler_PolyArith_n_65,data_shuffler_PolyArith_n_66,data_shuffler_PolyArith_n_67,data_shuffler_PolyArith_n_68,data_shuffler_PolyArith_n_69,data_shuffler_PolyArith_n_70,data_shuffler_PolyArith_n_71,data_shuffler_PolyArith_n_72,data_shuffler_PolyArith_n_73}),
        .B({data_shuffler_PolyArith_n_42,data_shuffler_PolyArith_n_43,data_shuffler_PolyArith_n_44,data_shuffler_PolyArith_n_45,data_shuffler_PolyArith_n_46,data_shuffler_PolyArith_n_47,data_shuffler_PolyArith_n_48,data_shuffler_PolyArith_n_49}),
        .D(raddr_polyArith),
        .Q(\bf_c_polyArith[0]_8 ),
        .clk(clk),
        .\genblk1[0].bf_c_reg[0][31]_0 (montgomery_factor_DP),
        .mult_opcode_reg_0(\poly_base_b_DP_reg[0]_0 [1:0]),
        .ntt_opcode(ntt_opcode),
        .ram_reg(data_shuffler_PolyArith_n_10),
        .ram_reg_0(data_shuffler_PolyArith_n_11),
        .ram_reg_1(data_shuffler_PolyArith_n_12),
        .ram_reg_10(data_shuffler_PolyArith_n_21),
        .ram_reg_11(data_shuffler_PolyArith_n_22),
        .ram_reg_12(data_shuffler_PolyArith_n_23),
        .ram_reg_13(data_shuffler_PolyArith_n_24),
        .ram_reg_14(data_shuffler_PolyArith_n_25),
        .ram_reg_15(data_shuffler_PolyArith_n_26),
        .ram_reg_16(data_shuffler_PolyArith_n_27),
        .ram_reg_17(data_shuffler_PolyArith_n_28),
        .ram_reg_18(data_shuffler_PolyArith_n_29),
        .ram_reg_19(data_shuffler_PolyArith_n_30),
        .ram_reg_2(data_shuffler_PolyArith_n_13),
        .ram_reg_20(data_shuffler_PolyArith_n_31),
        .ram_reg_21(data_shuffler_PolyArith_n_32),
        .ram_reg_22(data_shuffler_PolyArith_n_33),
        .ram_reg_23(data_shuffler_PolyArith_n_34),
        .ram_reg_24(data_shuffler_PolyArith_n_35),
        .ram_reg_25(data_shuffler_PolyArith_n_36),
        .ram_reg_26(data_shuffler_PolyArith_n_37),
        .ram_reg_27(data_shuffler_PolyArith_n_38),
        .ram_reg_28(data_shuffler_PolyArith_n_39),
        .ram_reg_29(data_shuffler_PolyArith_n_40),
        .ram_reg_3(data_shuffler_PolyArith_n_14),
        .ram_reg_30(data_shuffler_PolyArith_n_41),
        .ram_reg_4(data_shuffler_PolyArith_n_15),
        .ram_reg_5(data_shuffler_PolyArith_n_16),
        .ram_reg_6(data_shuffler_PolyArith_n_17),
        .ram_reg_7(data_shuffler_PolyArith_n_18),
        .ram_reg_8(data_shuffler_PolyArith_n_19),
        .ram_reg_9(data_shuffler_PolyArith_n_20),
        .\shift_array_reg[0][31] (D),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31] ),
        .sub_opcode(sub_opcode),
        .swap_polyArith(swap_polyArith),
        .valid_1DP(valid_1DP),
        .valid_1DP_reg_0(addr_gen_polyArith_n_11),
        .valid_PolyArith(valid_PolyArith),
        .waddr_polyArith(waddr_polyArith));
  FDRE done_DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_delay1_n_1),
        .Q(done_DP),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16 done_delay1
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .clk(clk),
        .done_DP(done_DP),
        .done_DP_reg(done_delay1_n_1),
        .done_DP_reg_0(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .done_internal(done_internal),
        .done_polyArith(done_polyArith),
        .dout_ram(dout_ram),
        .nextstate1__6(nextstate1__6),
        .ntt_opcode(ntt_opcode));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni \genblk8[0].btf 
       (.A({tw_gen_n_1,tw_gen_n_2,tw_gen_n_3,tw_gen_n_4,tw_gen_n_5,tw_gen_n_6,tw_gen_n_7,tw_gen_n_8,tw_gen_n_9,tw_gen_n_10,tw_gen_n_11,tw_gen_n_12,tw_gen_n_13,tw_gen_n_14,tw_gen_n_15,tw_gen_n_16,tw_gen_n_17}),
        .B({data_shuffler_PolyArith_n_42,data_shuffler_PolyArith_n_43,data_shuffler_PolyArith_n_44,data_shuffler_PolyArith_n_45,data_shuffler_PolyArith_n_46,data_shuffler_PolyArith_n_47,data_shuffler_PolyArith_n_48,data_shuffler_PolyArith_n_49}),
        .\DELAY_BLOCK[12].shift_array_reg[13][0] (data_shuffler_PolyArith_n_41),
        .\DELAY_BLOCK[12].shift_array_reg[13][10] (data_shuffler_PolyArith_n_31),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] (data_shuffler_PolyArith_n_30),
        .\DELAY_BLOCK[12].shift_array_reg[13][12] (data_shuffler_PolyArith_n_29),
        .\DELAY_BLOCK[12].shift_array_reg[13][13] (data_shuffler_PolyArith_n_28),
        .\DELAY_BLOCK[12].shift_array_reg[13][14] (data_shuffler_PolyArith_n_27),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] (data_shuffler_PolyArith_n_26),
        .\DELAY_BLOCK[12].shift_array_reg[13][16] (data_shuffler_PolyArith_n_25),
        .\DELAY_BLOCK[12].shift_array_reg[13][17] (data_shuffler_PolyArith_n_24),
        .\DELAY_BLOCK[12].shift_array_reg[13][18] (data_shuffler_PolyArith_n_23),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] (data_shuffler_PolyArith_n_22),
        .\DELAY_BLOCK[12].shift_array_reg[13][1] (data_shuffler_PolyArith_n_40),
        .\DELAY_BLOCK[12].shift_array_reg[13][20] (data_shuffler_PolyArith_n_21),
        .\DELAY_BLOCK[12].shift_array_reg[13][21] (data_shuffler_PolyArith_n_20),
        .\DELAY_BLOCK[12].shift_array_reg[13][22] (data_shuffler_PolyArith_n_19),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] (data_shuffler_PolyArith_n_18),
        .\DELAY_BLOCK[12].shift_array_reg[13][24] (data_shuffler_PolyArith_n_17),
        .\DELAY_BLOCK[12].shift_array_reg[13][25] (data_shuffler_PolyArith_n_16),
        .\DELAY_BLOCK[12].shift_array_reg[13][26] (data_shuffler_PolyArith_n_15),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] (data_shuffler_PolyArith_n_14),
        .\DELAY_BLOCK[12].shift_array_reg[13][28] (data_shuffler_PolyArith_n_13),
        .\DELAY_BLOCK[12].shift_array_reg[13][29] (data_shuffler_PolyArith_n_12),
        .\DELAY_BLOCK[12].shift_array_reg[13][2] (data_shuffler_PolyArith_n_39),
        .\DELAY_BLOCK[12].shift_array_reg[13][30] (data_shuffler_PolyArith_n_11),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] (data_shuffler_PolyArith_n_10),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (data_shuffler_PolyArith_n_38),
        .\DELAY_BLOCK[12].shift_array_reg[13][4] (data_shuffler_PolyArith_n_37),
        .\DELAY_BLOCK[12].shift_array_reg[13][5] (data_shuffler_PolyArith_n_36),
        .\DELAY_BLOCK[12].shift_array_reg[13][6] (data_shuffler_PolyArith_n_35),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] (data_shuffler_PolyArith_n_34),
        .\DELAY_BLOCK[12].shift_array_reg[13][8] (data_shuffler_PolyArith_n_33),
        .\DELAY_BLOCK[12].shift_array_reg[13][9] (data_shuffler_PolyArith_n_32),
        .Q(Q),
        .clk(clk),
        .dif_by_2_DP_reg_0(\genblk8[0].sr_opcode_n_0 ),
        .\genblk3[0].genblk1[0].p_product_reg[0] ({data_shuffler_PolyArith_n_50,data_shuffler_PolyArith_n_51,data_shuffler_PolyArith_n_52,data_shuffler_PolyArith_n_53,data_shuffler_PolyArith_n_54,data_shuffler_PolyArith_n_55,data_shuffler_PolyArith_n_56,data_shuffler_PolyArith_n_57,data_shuffler_PolyArith_n_58,data_shuffler_PolyArith_n_59,data_shuffler_PolyArith_n_60,data_shuffler_PolyArith_n_61,data_shuffler_PolyArith_n_62,data_shuffler_PolyArith_n_63,data_shuffler_PolyArith_n_64,data_shuffler_PolyArith_n_65,data_shuffler_PolyArith_n_66,data_shuffler_PolyArith_n_67,data_shuffler_PolyArith_n_68,data_shuffler_PolyArith_n_69,data_shuffler_PolyArith_n_70,data_shuffler_PolyArith_n_71,data_shuffler_PolyArith_n_72,data_shuffler_PolyArith_n_73}),
        .\genblk3[0].genblk1[1].p_product_reg[1] ({tw_gen_n_18,tw_gen_n_19,tw_gen_n_20,tw_gen_n_21,tw_gen_n_22,tw_gen_n_23,tw_gen_n_24,tw_gen_n_25,tw_gen_n_26,tw_gen_n_27,tw_gen_n_28,tw_gen_n_29,tw_gen_n_30,tw_gen_n_31,tw_gen_n_32}),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\y_reg[31] (\btf_out[0][0]_36 ),
        .\y_reg[31]_0 (\btf_out[0][1]_37 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8 \genblk8[0].sr_opcode 
       (.\DELAY_BLOCK[0].shift_array_reg[1][0]_0 (\genblk8[0].sr_opcode_n_0 ),
        .clk(clk),
        .forward_internal(forward_internal),
        .\shift_array_reg[0][1]_0 (\poly_base_b_DP_reg[0]_0 [1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4 \genblk8[0].sr_q 
       (.Q(Q),
        .clk(clk),
        .dina_ext_low_word(dina_ext_low_word),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ));
  FDRE \montgomery_factor_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [0]),
        .Q(montgomery_factor_DP[0]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [10]),
        .Q(montgomery_factor_DP[10]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [11]),
        .Q(montgomery_factor_DP[11]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [12]),
        .Q(montgomery_factor_DP[12]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [13]),
        .Q(montgomery_factor_DP[13]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [14]),
        .Q(montgomery_factor_DP[14]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [15]),
        .Q(montgomery_factor_DP[15]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [16]),
        .Q(montgomery_factor_DP[16]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [17]),
        .Q(montgomery_factor_DP[17]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [18]),
        .Q(montgomery_factor_DP[18]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [19]),
        .Q(montgomery_factor_DP[19]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [1]),
        .Q(montgomery_factor_DP[1]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [20]),
        .Q(montgomery_factor_DP[20]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [21]),
        .Q(montgomery_factor_DP[21]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [22]),
        .Q(montgomery_factor_DP[22]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [23]),
        .Q(montgomery_factor_DP[23]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [24]),
        .Q(montgomery_factor_DP[24]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [25]),
        .Q(montgomery_factor_DP[25]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [26]),
        .Q(montgomery_factor_DP[26]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [27]),
        .Q(montgomery_factor_DP[27]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [28]),
        .Q(montgomery_factor_DP[28]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [29]),
        .Q(montgomery_factor_DP[29]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [2]),
        .Q(montgomery_factor_DP[2]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [30]),
        .Q(montgomery_factor_DP[30]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [31]),
        .Q(montgomery_factor_DP[31]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [3]),
        .Q(montgomery_factor_DP[3]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [4]),
        .Q(montgomery_factor_DP[4]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [5]),
        .Q(montgomery_factor_DP[5]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [6]),
        .Q(montgomery_factor_DP[6]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [7]),
        .Q(montgomery_factor_DP[7]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [8]),
        .Q(montgomery_factor_DP[8]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [9]),
        .Q(montgomery_factor_DP[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ntt_opcode_i_1
       (.I0(\poly_base_b_DP_reg[0]_0 [1]),
        .I1(\poly_base_b_DP_reg[0]_0 [0]),
        .O(ntt_opcode_i_1_n_0));
  FDRE ntt_opcode_reg
       (.C(clk),
        .CE(1'b1),
        .D(ntt_opcode_i_1_n_0),
        .Q(ntt_opcode),
        .R(1'b0));
  FDRE \poly_base_a_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [10]),
        .Q(ntt_core_ram_waddr),
        .R(1'b0));
  FDRE \poly_base_b_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [11]),
        .Q(\poly_base_b_DP_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ntt_core_ram_waddr),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .I2(ram_reg_0[7]),
        .O(ADDRBWRADDR[7]));
  FDRE \rom_base_addr_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [3]),
        .Q(rom_base_addr_reg[0]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [4]),
        .Q(rom_base_addr_reg[1]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [5]),
        .Q(rom_base_addr_reg[2]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [6]),
        .Q(rom_base_addr_reg[3]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [7]),
        .Q(rom_base_addr_reg[4]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [8]),
        .Q(rom_base_addr_reg[5]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\poly_base_b_DP_reg[0]_0 [9]),
        .Q(rom_base_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_0 sr_forward
       (.\DELAY_BLOCK[0].shift_array_reg[1][0]_0 (sr_forward_n_1),
        .clk(clk),
        .forward_internal(forward_internal),
        .rst_tw_gen(rst_tw_gen),
        .\shift_array_reg[0][0]_0 (\poly_base_b_DP_reg[0]_0 [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen tw_gen
       (.A({tw_gen_n_1,tw_gen_n_2,tw_gen_n_3,tw_gen_n_4,tw_gen_n_5,tw_gen_n_6,tw_gen_n_7,tw_gen_n_8,tw_gen_n_9,tw_gen_n_10,tw_gen_n_11,tw_gen_n_12,tw_gen_n_13,tw_gen_n_14,tw_gen_n_15,tw_gen_n_16,tw_gen_n_17}),
        .Q(Q),
        .clk(clk),
        .forward_internal(forward_internal),
        .\genblk1[0].bf_c_reg[0][31] ({tw_gen_n_18,tw_gen_n_19,tw_gen_n_20,tw_gen_n_21,tw_gen_n_22,tw_gen_n_23,tw_gen_n_24,tw_gen_n_25,tw_gen_n_26,tw_gen_n_27,tw_gen_n_28,tw_gen_n_29,tw_gen_n_30,tw_gen_n_31,tw_gen_n_32}),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\bf_c_polyArith[0]_8 ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .ntt_opcode(ntt_opcode),
        .\rom_base_addr_reg_reg[6] (rom_base_addr_reg),
        .rst_tw_gen(rst_tw_gen),
        .\s_i_reg[2] (\DELAY_BLOCK[17].shift_array_reg[18][0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15 valid_delay_bf
       (.D(valid_delay_bf_n_0),
        .\DELAY_BLOCK[17].shift_array_reg[18][0]_0 (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .clk(clk),
        .ntt_opcode(ntt_opcode),
        .valid_PolyArith(valid_PolyArith));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT
   (nextstate1__6,
    dma_bram_doutb,
    clk,
    \DELAY_BLOCK[17].shift_array_reg[18][0] ,
    dina_ext_low_word,
    Q,
    \poly_base_b_DP_reg[0] ,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    wea_ext_core,
    dma_bram_en,
    dma_bram_byte_wea,
    \FSM_sequential_state_reg[1] ,
    dout_ram,
    dma_bram_dina,
    \montgomery_factor_DP_reg[31] );
  output nextstate1__6;
  output [31:0]dma_bram_doutb;
  input clk;
  input \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  input [31:0]dina_ext_low_word;
  input [22:0]Q;
  input [11:0]\poly_base_b_DP_reg[0] ;
  input grant_ext;
  input [8:0]dma_bram_abs_addr;
  input [8:0]control_low_word;
  input wea_ext_core;
  input dma_bram_en;
  input [7:0]dma_bram_byte_wea;
  input \FSM_sequential_state_reg[1] ;
  input [0:0]dout_ram;
  input [31:0]dma_bram_dina;
  input [31:0]\montgomery_factor_DP_reg[31] ;

  wire \DELAY_BLOCK[0].shift_array_reg[1] ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire [22:0]Q;
  wire clk;
  wire [8:0]control_low_word;
  wire [7:0]core_rwaddr;
  wire [31:0]core_wdata;
  wire core_wea__0;
  wire [31:0]dina_ext_low_word;
  wire [8:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [31:0]dma_bram_dina;
  wire [31:0]dma_bram_doutb;
  wire dma_bram_en;
  wire [0:0]dout_ram;
  wire [31:0]\genblk2[0].io_ram_rdata_DP_reg[0] ;
  wire [7:0]\genblk2[0].io_ram_waddr_low_DP ;
  wire [31:0]\genblk2[0].io_ram_wdata_DP ;
  wire \genblk2[0].io_ram_wen_local_b0 ;
  wire \genblk2[0].io_ram_wen_local_b00 ;
  wire \genblk2[0].io_ram_wen_local_b0_i_3_n_0 ;
  wire \genblk2[0].io_ram_wen_local_b1 ;
  wire \genblk2[0].io_ram_wen_local_b10 ;
  wire \genblk2[0].poly_mem_n_64 ;
  wire grant_ext;
  wire [31:0]\montgomery_factor_DP_reg[31] ;
  wire nextstate1__6;
  wire ntt_core_n_0;
  wire ntt_core_n_1;
  wire ntt_core_n_11;
  wire ntt_core_n_12;
  wire ntt_core_n_13;
  wire ntt_core_n_14;
  wire ntt_core_n_15;
  wire ntt_core_n_16;
  wire ntt_core_n_17;
  wire ntt_core_n_18;
  wire ntt_core_n_19;
  wire ntt_core_n_2;
  wire ntt_core_n_20;
  wire ntt_core_n_21;
  wire ntt_core_n_22;
  wire ntt_core_n_23;
  wire ntt_core_n_24;
  wire ntt_core_n_25;
  wire ntt_core_n_26;
  wire ntt_core_n_27;
  wire ntt_core_n_28;
  wire ntt_core_n_29;
  wire ntt_core_n_3;
  wire ntt_core_n_30;
  wire ntt_core_n_31;
  wire ntt_core_n_32;
  wire ntt_core_n_33;
  wire ntt_core_n_34;
  wire ntt_core_n_35;
  wire ntt_core_n_36;
  wire ntt_core_n_37;
  wire ntt_core_n_38;
  wire ntt_core_n_39;
  wire ntt_core_n_4;
  wire ntt_core_n_40;
  wire ntt_core_n_41;
  wire ntt_core_n_42;
  wire ntt_core_n_43;
  wire ntt_core_n_44;
  wire ntt_core_n_45;
  wire ntt_core_n_46;
  wire ntt_core_n_47;
  wire ntt_core_n_48;
  wire ntt_core_n_49;
  wire ntt_core_n_5;
  wire ntt_core_n_50;
  wire ntt_core_n_51;
  wire ntt_core_n_52;
  wire ntt_core_n_53;
  wire ntt_core_n_54;
  wire ntt_core_n_55;
  wire ntt_core_n_56;
  wire ntt_core_n_57;
  wire ntt_core_n_58;
  wire ntt_core_n_59;
  wire ntt_core_n_6;
  wire ntt_core_n_60;
  wire ntt_core_n_61;
  wire ntt_core_n_62;
  wire ntt_core_n_63;
  wire ntt_core_n_64;
  wire ntt_core_n_65;
  wire ntt_core_n_66;
  wire ntt_core_n_67;
  wire ntt_core_n_68;
  wire ntt_core_n_69;
  wire ntt_core_n_7;
  wire ntt_core_n_70;
  wire ntt_core_n_71;
  wire ntt_core_n_72;
  wire ntt_core_n_73;
  wire ntt_core_n_74;
  wire ntt_core_n_75;
  wire ntt_core_n_76;
  wire ntt_core_n_77;
  wire ntt_core_n_78;
  wire ntt_core_n_79;
  wire ntt_core_n_8;
  wire ntt_core_n_80;
  wire ntt_core_n_81;
  wire ntt_core_n_82;
  wire ntt_core_n_9;
  wire [31:0]p_0_in;
  wire [11:0]\poly_base_b_DP_reg[0] ;
  wire [31:0]\ram_rdata[0][0]_28 ;
  wire [31:0]\ram_rdata[0][1]_29 ;
  wire wea_ext_core;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0 \genblk2[0].bank_sel_shift 
       (.\DELAY_BLOCK[0].shift_array_reg[1] (\DELAY_BLOCK[0].shift_array_reg[1] ),
        .clk(clk),
        .control_low_word(control_low_word[8]),
        .dma_bram_abs_addr(dma_bram_abs_addr[8]),
        .grant_ext(grant_ext));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [0]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [10]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [11]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [12]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [13]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [14]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [15]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [16]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [17]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [18]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [19]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [1]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [20]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [21]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [22]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[23]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [23]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[24]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [24]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[25]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [25]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[26]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [26]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[27]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [27]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[28]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [28]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[29]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [29]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [2]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[30]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [30]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [31]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [3]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [4]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [5]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [6]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [7]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [8]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[0]_i_1 
       (.I0(control_low_word[0]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[0]),
        .O(core_rwaddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[1]_i_1 
       (.I0(control_low_word[1]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[1]),
        .O(core_rwaddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[2]_i_1 
       (.I0(control_low_word[2]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[2]),
        .O(core_rwaddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[3]_i_1 
       (.I0(control_low_word[3]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[3]),
        .O(core_rwaddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[4]_i_1 
       (.I0(control_low_word[4]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[4]),
        .O(core_rwaddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[5]_i_1 
       (.I0(control_low_word[5]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[5]),
        .O(core_rwaddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[6]_i_1 
       (.I0(control_low_word[6]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[6]),
        .O(core_rwaddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[7]_i_1 
       (.I0(control_low_word[7]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[7]),
        .O(core_rwaddr[7]));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[0]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [0]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[1]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [1]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[2]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [2]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[3]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [3]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[4]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [4]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[5]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [5]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[6]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [6]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[7]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[0]_i_1 
       (.I0(dina_ext_low_word[0]),
        .I1(grant_ext),
        .I2(dma_bram_dina[0]),
        .O(core_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[10]_i_1 
       (.I0(dina_ext_low_word[10]),
        .I1(grant_ext),
        .I2(dma_bram_dina[10]),
        .O(core_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[11]_i_1 
       (.I0(dina_ext_low_word[11]),
        .I1(grant_ext),
        .I2(dma_bram_dina[11]),
        .O(core_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[12]_i_1 
       (.I0(dina_ext_low_word[12]),
        .I1(grant_ext),
        .I2(dma_bram_dina[12]),
        .O(core_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[13]_i_1 
       (.I0(dina_ext_low_word[13]),
        .I1(grant_ext),
        .I2(dma_bram_dina[13]),
        .O(core_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[14]_i_1 
       (.I0(dina_ext_low_word[14]),
        .I1(grant_ext),
        .I2(dma_bram_dina[14]),
        .O(core_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[15]_i_1 
       (.I0(dina_ext_low_word[15]),
        .I1(grant_ext),
        .I2(dma_bram_dina[15]),
        .O(core_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[16]_i_1 
       (.I0(dina_ext_low_word[16]),
        .I1(grant_ext),
        .I2(dma_bram_dina[16]),
        .O(core_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[17]_i_1 
       (.I0(dina_ext_low_word[17]),
        .I1(grant_ext),
        .I2(dma_bram_dina[17]),
        .O(core_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[18]_i_1 
       (.I0(dina_ext_low_word[18]),
        .I1(grant_ext),
        .I2(dma_bram_dina[18]),
        .O(core_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[19]_i_1 
       (.I0(dina_ext_low_word[19]),
        .I1(grant_ext),
        .I2(dma_bram_dina[19]),
        .O(core_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[1]_i_1 
       (.I0(dina_ext_low_word[1]),
        .I1(grant_ext),
        .I2(dma_bram_dina[1]),
        .O(core_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[20]_i_1 
       (.I0(dina_ext_low_word[20]),
        .I1(grant_ext),
        .I2(dma_bram_dina[20]),
        .O(core_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[21]_i_1 
       (.I0(dina_ext_low_word[21]),
        .I1(grant_ext),
        .I2(dma_bram_dina[21]),
        .O(core_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[22]_i_1 
       (.I0(dina_ext_low_word[22]),
        .I1(grant_ext),
        .I2(dma_bram_dina[22]),
        .O(core_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[23]_i_1 
       (.I0(dina_ext_low_word[23]),
        .I1(grant_ext),
        .I2(dma_bram_dina[23]),
        .O(core_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[24]_i_1 
       (.I0(dina_ext_low_word[24]),
        .I1(grant_ext),
        .I2(dma_bram_dina[24]),
        .O(core_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[25]_i_1 
       (.I0(dina_ext_low_word[25]),
        .I1(grant_ext),
        .I2(dma_bram_dina[25]),
        .O(core_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[26]_i_1 
       (.I0(dina_ext_low_word[26]),
        .I1(grant_ext),
        .I2(dma_bram_dina[26]),
        .O(core_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[27]_i_1 
       (.I0(dina_ext_low_word[27]),
        .I1(grant_ext),
        .I2(dma_bram_dina[27]),
        .O(core_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[28]_i_1 
       (.I0(dina_ext_low_word[28]),
        .I1(grant_ext),
        .I2(dma_bram_dina[28]),
        .O(core_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[29]_i_1 
       (.I0(dina_ext_low_word[29]),
        .I1(grant_ext),
        .I2(dma_bram_dina[29]),
        .O(core_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[2]_i_1 
       (.I0(dina_ext_low_word[2]),
        .I1(grant_ext),
        .I2(dma_bram_dina[2]),
        .O(core_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[30]_i_1 
       (.I0(dina_ext_low_word[30]),
        .I1(grant_ext),
        .I2(dma_bram_dina[30]),
        .O(core_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[31]_i_1 
       (.I0(dina_ext_low_word[31]),
        .I1(grant_ext),
        .I2(dma_bram_dina[31]),
        .O(core_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[3]_i_1 
       (.I0(dina_ext_low_word[3]),
        .I1(grant_ext),
        .I2(dma_bram_dina[3]),
        .O(core_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[4]_i_1 
       (.I0(dina_ext_low_word[4]),
        .I1(grant_ext),
        .I2(dma_bram_dina[4]),
        .O(core_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[5]_i_1 
       (.I0(dina_ext_low_word[5]),
        .I1(grant_ext),
        .I2(dma_bram_dina[5]),
        .O(core_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[6]_i_1 
       (.I0(dina_ext_low_word[6]),
        .I1(grant_ext),
        .I2(dma_bram_dina[6]),
        .O(core_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[7]_i_1 
       (.I0(dina_ext_low_word[7]),
        .I1(grant_ext),
        .I2(dma_bram_dina[7]),
        .O(core_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[8]_i_1 
       (.I0(dina_ext_low_word[8]),
        .I1(grant_ext),
        .I2(dma_bram_dina[8]),
        .O(core_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[9]_i_1 
       (.I0(dina_ext_low_word[9]),
        .I1(grant_ext),
        .I2(dma_bram_dina[9]),
        .O(core_wdata[9]));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[0]),
        .Q(\genblk2[0].io_ram_wdata_DP [0]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[10]),
        .Q(\genblk2[0].io_ram_wdata_DP [10]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[11]),
        .Q(\genblk2[0].io_ram_wdata_DP [11]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[12]),
        .Q(\genblk2[0].io_ram_wdata_DP [12]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[13]),
        .Q(\genblk2[0].io_ram_wdata_DP [13]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[14]),
        .Q(\genblk2[0].io_ram_wdata_DP [14]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[15]),
        .Q(\genblk2[0].io_ram_wdata_DP [15]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[16]),
        .Q(\genblk2[0].io_ram_wdata_DP [16]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[17]),
        .Q(\genblk2[0].io_ram_wdata_DP [17]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[18]),
        .Q(\genblk2[0].io_ram_wdata_DP [18]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[19]),
        .Q(\genblk2[0].io_ram_wdata_DP [19]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[1]),
        .Q(\genblk2[0].io_ram_wdata_DP [1]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[20]),
        .Q(\genblk2[0].io_ram_wdata_DP [20]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[21]),
        .Q(\genblk2[0].io_ram_wdata_DP [21]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[22]),
        .Q(\genblk2[0].io_ram_wdata_DP [22]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[23]),
        .Q(\genblk2[0].io_ram_wdata_DP [23]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[24]),
        .Q(\genblk2[0].io_ram_wdata_DP [24]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[25]),
        .Q(\genblk2[0].io_ram_wdata_DP [25]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[26]),
        .Q(\genblk2[0].io_ram_wdata_DP [26]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[27]),
        .Q(\genblk2[0].io_ram_wdata_DP [27]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[28]),
        .Q(\genblk2[0].io_ram_wdata_DP [28]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[29]),
        .Q(\genblk2[0].io_ram_wdata_DP [29]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[2]),
        .Q(\genblk2[0].io_ram_wdata_DP [2]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[30]),
        .Q(\genblk2[0].io_ram_wdata_DP [30]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[31]),
        .Q(\genblk2[0].io_ram_wdata_DP [31]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[3]),
        .Q(\genblk2[0].io_ram_wdata_DP [3]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[4]),
        .Q(\genblk2[0].io_ram_wdata_DP [4]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[5]),
        .Q(\genblk2[0].io_ram_wdata_DP [5]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[6]),
        .Q(\genblk2[0].io_ram_wdata_DP [6]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[7]),
        .Q(\genblk2[0].io_ram_wdata_DP [7]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[8]),
        .Q(\genblk2[0].io_ram_wdata_DP [8]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[9]),
        .Q(\genblk2[0].io_ram_wdata_DP [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h1D00)) 
    \genblk2[0].io_ram_wen_local_b0_i_1 
       (.I0(dma_bram_abs_addr[8]),
        .I1(grant_ext),
        .I2(control_low_word[8]),
        .I3(core_wea__0),
        .O(\genblk2[0].io_ram_wen_local_b00 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \genblk2[0].io_ram_wen_local_b0_i_2 
       (.I0(wea_ext_core),
        .I1(grant_ext),
        .I2(dma_bram_en),
        .I3(dma_bram_byte_wea[1]),
        .I4(dma_bram_byte_wea[0]),
        .I5(\genblk2[0].io_ram_wen_local_b0_i_3_n_0 ),
        .O(core_wea__0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \genblk2[0].io_ram_wen_local_b0_i_3 
       (.I0(dma_bram_byte_wea[2]),
        .I1(dma_bram_byte_wea[3]),
        .I2(dma_bram_byte_wea[4]),
        .I3(dma_bram_byte_wea[5]),
        .I4(dma_bram_byte_wea[7]),
        .I5(dma_bram_byte_wea[6]),
        .O(\genblk2[0].io_ram_wen_local_b0_i_3_n_0 ));
  FDRE \genblk2[0].io_ram_wen_local_b0_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_wen_local_b00 ),
        .Q(\genblk2[0].io_ram_wen_local_b0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \genblk2[0].io_ram_wen_local_b1_i_1 
       (.I0(core_wea__0),
        .I1(dma_bram_abs_addr[8]),
        .I2(grant_ext),
        .I3(control_low_word[8]),
        .O(\genblk2[0].io_ram_wen_local_b10 ));
  FDRE \genblk2[0].io_ram_wen_local_b1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_wen_local_b10 ),
        .Q(\genblk2[0].io_ram_wen_local_b1 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM \genblk2[0].poly_mem 
       (.ADDRARDADDR({ntt_core_n_2,ntt_core_n_3,ntt_core_n_4,ntt_core_n_5,ntt_core_n_6,ntt_core_n_7,ntt_core_n_8,ntt_core_n_9}),
        .ADDRBWRADDR({ntt_core_n_11,ntt_core_n_12,ntt_core_n_13,ntt_core_n_14,ntt_core_n_15,ntt_core_n_16,ntt_core_n_17,ntt_core_n_18}),
        .D(\ram_rdata[0][0]_28 ),
        .\DELAY_BLOCK[0].shift_array_reg[1] (\DELAY_BLOCK[0].shift_array_reg[1] ),
        .DIADI({ntt_core_n_35,ntt_core_n_36,ntt_core_n_37,ntt_core_n_38,ntt_core_n_39,ntt_core_n_40,ntt_core_n_41,ntt_core_n_42,ntt_core_n_43,ntt_core_n_44,ntt_core_n_45,ntt_core_n_46,ntt_core_n_47,ntt_core_n_48,ntt_core_n_49,ntt_core_n_50}),
        .DIBDI({ntt_core_n_19,ntt_core_n_20,ntt_core_n_21,ntt_core_n_22,ntt_core_n_23,ntt_core_n_24,ntt_core_n_25,ntt_core_n_26,ntt_core_n_27,ntt_core_n_28,ntt_core_n_29,ntt_core_n_30,ntt_core_n_31,ntt_core_n_32,ntt_core_n_33,ntt_core_n_34}),
        .WEBWE(ntt_core_n_0),
        .clk(clk),
        .control_low_word(control_low_word[7]),
        .\control_low_word[7] (\genblk2[0].poly_mem_n_64 ),
        .dma_bram_abs_addr(dma_bram_abs_addr[7]),
        .grant_ext(grant_ext),
        .ram_reg(\ram_rdata[0][1]_29 ),
        .ram_reg_0(p_0_in),
        .ram_reg_1({ntt_core_n_67,ntt_core_n_68,ntt_core_n_69,ntt_core_n_70,ntt_core_n_71,ntt_core_n_72,ntt_core_n_73,ntt_core_n_74,ntt_core_n_75,ntt_core_n_76,ntt_core_n_77,ntt_core_n_78,ntt_core_n_79,ntt_core_n_80,ntt_core_n_81,ntt_core_n_82}),
        .ram_reg_2({ntt_core_n_51,ntt_core_n_52,ntt_core_n_53,ntt_core_n_54,ntt_core_n_55,ntt_core_n_56,ntt_core_n_57,ntt_core_n_58,ntt_core_n_59,ntt_core_n_60,ntt_core_n_61,ntt_core_n_62,ntt_core_n_63,ntt_core_n_64,ntt_core_n_65,ntt_core_n_66}),
        .ram_reg_3(ntt_core_n_1),
        .ram_reg_4(\DELAY_BLOCK[17].shift_array_reg[18][0] ));
  FDRE \io_ram_rdata_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [0]),
        .Q(dma_bram_doutb[0]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [10]),
        .Q(dma_bram_doutb[10]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [11]),
        .Q(dma_bram_doutb[11]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [12]),
        .Q(dma_bram_doutb[12]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [13]),
        .Q(dma_bram_doutb[13]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [14]),
        .Q(dma_bram_doutb[14]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [15]),
        .Q(dma_bram_doutb[15]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [16]),
        .Q(dma_bram_doutb[16]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [17]),
        .Q(dma_bram_doutb[17]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [18]),
        .Q(dma_bram_doutb[18]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [19]),
        .Q(dma_bram_doutb[19]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [1]),
        .Q(dma_bram_doutb[1]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [20]),
        .Q(dma_bram_doutb[20]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [21]),
        .Q(dma_bram_doutb[21]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [22]),
        .Q(dma_bram_doutb[22]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [23]),
        .Q(dma_bram_doutb[23]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [24]),
        .Q(dma_bram_doutb[24]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [25]),
        .Q(dma_bram_doutb[25]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [26]),
        .Q(dma_bram_doutb[26]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [27]),
        .Q(dma_bram_doutb[27]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [28]),
        .Q(dma_bram_doutb[28]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [29]),
        .Q(dma_bram_doutb[29]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [2]),
        .Q(dma_bram_doutb[2]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [30]),
        .Q(dma_bram_doutb[30]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [31]),
        .Q(dma_bram_doutb[31]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [3]),
        .Q(dma_bram_doutb[3]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [4]),
        .Q(dma_bram_doutb[4]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [5]),
        .Q(dma_bram_doutb[5]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [6]),
        .Q(dma_bram_doutb[6]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [7]),
        .Q(dma_bram_doutb[7]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [8]),
        .Q(dma_bram_doutb[8]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP_reg[0] [9]),
        .Q(dma_bram_doutb[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore ntt_core
       (.ADDRARDADDR({ntt_core_n_2,ntt_core_n_3,ntt_core_n_4,ntt_core_n_5,ntt_core_n_6,ntt_core_n_7,ntt_core_n_8,ntt_core_n_9}),
        .ADDRBWRADDR({ntt_core_n_11,ntt_core_n_12,ntt_core_n_13,ntt_core_n_14,ntt_core_n_15,ntt_core_n_16,ntt_core_n_17,ntt_core_n_18}),
        .D(\ram_rdata[0][0]_28 ),
        .\DELAY_BLOCK[17].shift_array_reg[18][0] (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .DIADI({ntt_core_n_35,ntt_core_n_36,ntt_core_n_37,ntt_core_n_38,ntt_core_n_39,ntt_core_n_40,ntt_core_n_41,ntt_core_n_42,ntt_core_n_43,ntt_core_n_44,ntt_core_n_45,ntt_core_n_46,ntt_core_n_47,ntt_core_n_48,ntt_core_n_49,ntt_core_n_50}),
        .DIBDI({ntt_core_n_19,ntt_core_n_20,ntt_core_n_21,ntt_core_n_22,ntt_core_n_23,ntt_core_n_24,ntt_core_n_25,ntt_core_n_26,ntt_core_n_27,ntt_core_n_28,ntt_core_n_29,ntt_core_n_30,ntt_core_n_31,ntt_core_n_32,ntt_core_n_33,ntt_core_n_34}),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .WEBWE(ntt_core_n_0),
        .clk(clk),
        .control_low_word(control_low_word[6:0]),
        .dina_ext_low_word(dina_ext_low_word[8:0]),
        .dma_bram_abs_addr(dma_bram_abs_addr[6:0]),
        .dout_ram(dout_ram),
        .\genblk2[0].io_ram_wen_local_b0 (\genblk2[0].io_ram_wen_local_b0 ),
        .\genblk2[0].io_ram_wen_local_b1 (\genblk2[0].io_ram_wen_local_b1 ),
        .grant_ext(grant_ext),
        .\montgomery_factor_DP_reg[31]_0 (\montgomery_factor_DP_reg[31] ),
        .nextstate1__6(nextstate1__6),
        .\poly_base_b_DP_reg[0]_0 (\poly_base_b_DP_reg[0] ),
        .ram_reg(\genblk2[0].poly_mem_n_64 ),
        .ram_reg_0(\genblk2[0].io_ram_waddr_low_DP ),
        .ram_reg_1(\genblk2[0].io_ram_wdata_DP ),
        .\shift_array_reg[0][31] (\ram_rdata[0][1]_29 ),
        .valid_delay_DP_reg(ntt_core_n_1),
        .\wdata_internal_DP_reg[0][1][15] ({ntt_core_n_67,ntt_core_n_68,ntt_core_n_69,ntt_core_n_70,ntt_core_n_71,ntt_core_n_72,ntt_core_n_73,ntt_core_n_74,ntt_core_n_75,ntt_core_n_76,ntt_core_n_77,ntt_core_n_78,ntt_core_n_79,ntt_core_n_80,ntt_core_n_81,ntt_core_n_82}),
        .\wdata_internal_DP_reg[0][1][31] ({ntt_core_n_51,ntt_core_n_52,ntt_core_n_53,ntt_core_n_54,ntt_core_n_55,ntt_core_n_56,ntt_core_n_57,ntt_core_n_58,ntt_core_n_59,ntt_core_n_60,ntt_core_n_61,ntt_core_n_62,ntt_core_n_63,ntt_core_n_64,ntt_core_n_65,ntt_core_n_66}));
endmodule

(* CHECK_LICENSE_TYPE = "OpenNTT_BD_ComputeCoreWrapper_0_0,ComputeCoreWrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ComputeCoreWrapper,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    control_low_word,
    control_high_word,
    dina_ext_low_word,
    dina_ext_high_word,
    dina2_ext_word,
    dina3_ext_low_word,
    dina3_ext_high_word,
    dout_ext_low_word,
    dout_ext_high_word,
    status,
    dma_bram_byte_wea,
    dma_bram_abs_addr,
    dma_bram_dina,
    dma_bram_doutb,
    dma_bram_en);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN OpenNTT_BD_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  input [31:0]control_low_word;
  input [31:0]control_high_word;
  input [31:0]dina_ext_low_word;
  input [31:0]dina_ext_high_word;
  input [31:0]dina2_ext_word;
  input [31:0]dina3_ext_low_word;
  input [31:0]dina3_ext_high_word;
  output [31:0]dout_ext_low_word;
  output [31:0]dout_ext_high_word;
  output [31:0]status;
  input [7:0]dma_bram_byte_wea;
  input [19:0]dma_bram_abs_addr;
  input [63:0]dma_bram_dina;
  output [63:0]dma_bram_doutb;
  input dma_bram_en;

  wire \<const0> ;
  wire clk;
  wire [31:0]control_high_word;
  wire [31:0]control_low_word;
  wire [31:0]dina2_ext_word;
  wire [31:0]dina3_ext_low_word;
  wire [31:0]dina_ext_low_word;
  wire [19:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [63:0]dma_bram_dina;
  wire [31:0]\^dma_bram_doutb ;
  wire dma_bram_en;
  wire [31:0]dout_ext_low_word;
  wire [31:0]\^status ;

  assign dma_bram_doutb[63] = \<const0> ;
  assign dma_bram_doutb[62] = \<const0> ;
  assign dma_bram_doutb[61] = \<const0> ;
  assign dma_bram_doutb[60] = \<const0> ;
  assign dma_bram_doutb[59] = \<const0> ;
  assign dma_bram_doutb[58] = \<const0> ;
  assign dma_bram_doutb[57] = \<const0> ;
  assign dma_bram_doutb[56] = \<const0> ;
  assign dma_bram_doutb[55] = \<const0> ;
  assign dma_bram_doutb[54] = \<const0> ;
  assign dma_bram_doutb[53] = \<const0> ;
  assign dma_bram_doutb[52] = \<const0> ;
  assign dma_bram_doutb[51] = \<const0> ;
  assign dma_bram_doutb[50] = \<const0> ;
  assign dma_bram_doutb[49] = \<const0> ;
  assign dma_bram_doutb[48] = \<const0> ;
  assign dma_bram_doutb[47] = \<const0> ;
  assign dma_bram_doutb[46] = \<const0> ;
  assign dma_bram_doutb[45] = \<const0> ;
  assign dma_bram_doutb[44] = \<const0> ;
  assign dma_bram_doutb[43] = \<const0> ;
  assign dma_bram_doutb[42] = \<const0> ;
  assign dma_bram_doutb[41] = \<const0> ;
  assign dma_bram_doutb[40] = \<const0> ;
  assign dma_bram_doutb[39] = \<const0> ;
  assign dma_bram_doutb[38] = \<const0> ;
  assign dma_bram_doutb[37] = \<const0> ;
  assign dma_bram_doutb[36] = \<const0> ;
  assign dma_bram_doutb[35] = \<const0> ;
  assign dma_bram_doutb[34] = \<const0> ;
  assign dma_bram_doutb[33] = \<const0> ;
  assign dma_bram_doutb[32] = \<const0> ;
  assign dma_bram_doutb[31:0] = \^dma_bram_doutb [31:0];
  assign dout_ext_high_word[31] = \<const0> ;
  assign dout_ext_high_word[30] = \<const0> ;
  assign dout_ext_high_word[29] = \<const0> ;
  assign dout_ext_high_word[28] = \<const0> ;
  assign dout_ext_high_word[27] = \<const0> ;
  assign dout_ext_high_word[26] = \<const0> ;
  assign dout_ext_high_word[25] = \<const0> ;
  assign dout_ext_high_word[24] = \<const0> ;
  assign dout_ext_high_word[23] = \<const0> ;
  assign dout_ext_high_word[22] = \<const0> ;
  assign dout_ext_high_word[21] = \<const0> ;
  assign dout_ext_high_word[20] = \<const0> ;
  assign dout_ext_high_word[19] = \<const0> ;
  assign dout_ext_high_word[18] = \<const0> ;
  assign dout_ext_high_word[17] = \<const0> ;
  assign dout_ext_high_word[16] = \<const0> ;
  assign dout_ext_high_word[15] = \<const0> ;
  assign dout_ext_high_word[14] = \<const0> ;
  assign dout_ext_high_word[13] = \<const0> ;
  assign dout_ext_high_word[12] = \<const0> ;
  assign dout_ext_high_word[11] = \<const0> ;
  assign dout_ext_high_word[10] = \<const0> ;
  assign dout_ext_high_word[9] = \<const0> ;
  assign dout_ext_high_word[8] = \<const0> ;
  assign dout_ext_high_word[7] = \<const0> ;
  assign dout_ext_high_word[6] = \<const0> ;
  assign dout_ext_high_word[5] = \<const0> ;
  assign dout_ext_high_word[4] = \<const0> ;
  assign dout_ext_high_word[3] = \<const0> ;
  assign dout_ext_high_word[2] = \<const0> ;
  assign dout_ext_high_word[1] = \<const0> ;
  assign dout_ext_high_word[0] = \<const0> ;
  assign status[31:2] = \^status [31:2];
  assign status[1] = \<const0> ;
  assign status[0] = \^status [0];
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper inst
       (.clk(clk),
        .control_high_word(control_high_word[1:0]),
        .control_low_word({control_low_word[22:20],control_low_word[8:0]}),
        .dina2_ext_word({dina2_ext_word[30],dina2_ext_word[28],dina2_ext_word[9:0]}),
        .dina3_ext_low_word(dina3_ext_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr[11:3]),
        .dma_bram_byte_wea(dma_bram_byte_wea),
        .dma_bram_dina(dma_bram_dina[31:0]),
        .dma_bram_doutb(\^dma_bram_doutb ),
        .dma_bram_en(dma_bram_en),
        .dout_ext_low_word(dout_ext_low_word),
        .status({\^status [31:2],\^status [0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM
   (D,
    ram_reg,
    \control_low_word[7] ,
    ram_reg_0,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEBWE,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    control_low_word,
    dma_bram_abs_addr,
    grant_ext,
    ram_reg_4,
    \DELAY_BLOCK[0].shift_array_reg[1] );
  output [31:0]D;
  output [31:0]ram_reg;
  output \control_low_word[7] ;
  output [31:0]ram_reg_0;
  input clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [15:0]DIBDI;
  input [0:0]WEBWE;
  input [15:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]control_low_word;
  input [0:0]dma_bram_abs_addr;
  input grant_ext;
  input ram_reg_4;
  input \DELAY_BLOCK[0].shift_array_reg[1] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire \DELAY_BLOCK[0].shift_array_reg[1] ;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire [0:0]control_low_word;
  wire \control_low_word[7] ;
  wire [0:0]dma_bram_abs_addr;
  wire grant_ext;
  wire [31:0]ram_reg;
  wire [31:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram ram_bank0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .WEBWE(WEBWE),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_30 ram_bank1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .\DELAY_BLOCK[0].shift_array_reg[1] (\DELAY_BLOCK[0].shift_array_reg[1] ),
        .clk(clk),
        .control_low_word(control_low_word),
        .\control_low_word[7] (\control_low_word[7] ),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .grant_ext(grant_ext),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen
   (rst_tw_gen,
    A,
    \genblk1[0].bf_c_reg[0][31] ,
    clk,
    forward_internal,
    Q,
    \genblk8[0].q_reg ,
    ntt_opcode,
    \s_i_reg[2] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \rom_base_addr_reg_reg[6] );
  output rst_tw_gen;
  output [16:0]A;
  output [14:0]\genblk1[0].bf_c_reg[0][31] ;
  input clk;
  input forward_internal;
  input [22:0]Q;
  input [31:0]\genblk8[0].q_reg ;
  input ntt_opcode;
  input \s_i_reg[2] ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [6:0]\rom_base_addr_reg_reg[6] ;

  wire [16:0]A;
  wire [31:0]B0;
  wire [31:0]B__3;
  wire [22:0]Q;
  wire [54:22]T2H;
  wire clk;
  wire dit_nr_n_1;
  wire dit_nr_n_16;
  wire dit_nr_n_17;
  wire dit_nr_n_18;
  wire dit_nr_n_19;
  wire dit_nr_n_20;
  wire dit_nr_n_21;
  wire dit_nr_n_22;
  wire dit_nr_n_23;
  wire dit_nr_n_24;
  wire dit_nr_n_25;
  wire dit_nr_n_26;
  wire dit_nr_n_27;
  wire dit_nr_n_28;
  wire dit_nr_n_29;
  wire dit_nr_n_30;
  wire dit_nr_n_31;
  wire dit_nr_n_32;
  wire dit_nr_n_33;
  wire dit_nr_n_34;
  wire dit_nr_n_35;
  wire dit_nr_n_36;
  wire dit_nr_n_37;
  wire dit_nr_n_38;
  wire dit_nr_n_39;
  wire dit_nr_n_40;
  wire dit_nr_n_6;
  wire dit_nr_n_74;
  wire dit_nr_n_75;
  wire dit_nr_n_76;
  wire dit_nr_n_77;
  wire dit_nr_n_78;
  wire dit_nr_n_79;
  wire dit_nr_n_80;
  wire dit_nr_n_81;
  wire dit_rn_n_0;
  wire dit_rn_n_103;
  wire dit_rn_n_104;
  wire dit_rn_n_105;
  wire dit_rn_n_106;
  wire dit_rn_n_107;
  wire dit_rn_n_108;
  wire dit_rn_n_109;
  wire dit_rn_n_110;
  wire dit_rn_n_111;
  wire dit_rn_n_112;
  wire dit_rn_n_113;
  wire dit_rn_n_114;
  wire dit_rn_n_115;
  wire dit_rn_n_116;
  wire dit_rn_n_117;
  wire dit_rn_n_118;
  wire dit_rn_n_119;
  wire dit_rn_n_120;
  wire dit_rn_n_121;
  wire dit_rn_n_122;
  wire dit_rn_n_123;
  wire dit_rn_n_124;
  wire dit_rn_n_125;
  wire dit_rn_n_126;
  wire dit_rn_n_127;
  wire dit_rn_n_128;
  wire dit_rn_n_129;
  wire dit_rn_n_130;
  wire dit_rn_n_131;
  wire dit_rn_n_132;
  wire dit_rn_n_133;
  wire dit_rn_n_134;
  wire dit_rn_n_34;
  wire dit_rn_n_38;
  wire dit_rn_n_39;
  wire dit_rn_n_40;
  wire dit_rn_n_41;
  wire dit_rn_n_42;
  wire dit_rn_n_43;
  wire dit_rn_n_44;
  wire dit_rn_n_45;
  wire dit_rn_n_46;
  wire dit_rn_n_47;
  wire dit_rn_n_48;
  wire dit_rn_n_49;
  wire dit_rn_n_50;
  wire dit_rn_n_51;
  wire dit_rn_n_52;
  wire dit_rn_n_53;
  wire dit_rn_n_54;
  wire dit_rn_n_55;
  wire dit_rn_n_56;
  wire dit_rn_n_57;
  wire dit_rn_n_58;
  wire dit_rn_n_59;
  wire dit_rn_n_60;
  wire dit_rn_n_61;
  wire dit_rn_n_62;
  wire dit_rn_n_63;
  wire dit_rn_n_64;
  wire dit_rn_n_65;
  wire dit_rn_n_66;
  wire dit_rn_n_67;
  wire dit_rn_n_68;
  wire dit_rn_n_69;
  wire dit_rn_n_70;
  wire forward_internal;
  wire forward_reg;
  wire [14:0]\genblk1[0].bf_c_reg[0][31] ;
  wire \genblk1[0].intmul_i_n_0 ;
  wire \genblk1[0].intmul_i_n_1 ;
  wire \genblk1[0].intmul_i_n_10 ;
  wire \genblk1[0].intmul_i_n_11 ;
  wire \genblk1[0].intmul_i_n_12 ;
  wire \genblk1[0].intmul_i_n_13 ;
  wire \genblk1[0].intmul_i_n_2 ;
  wire \genblk1[0].intmul_i_n_22 ;
  wire \genblk1[0].intmul_i_n_24 ;
  wire \genblk1[0].intmul_i_n_25 ;
  wire \genblk1[0].intmul_i_n_26 ;
  wire \genblk1[0].intmul_i_n_27 ;
  wire \genblk1[0].intmul_i_n_28 ;
  wire \genblk1[0].intmul_i_n_29 ;
  wire \genblk1[0].intmul_i_n_3 ;
  wire \genblk1[0].intmul_i_n_30 ;
  wire \genblk1[0].intmul_i_n_31 ;
  wire \genblk1[0].intmul_i_n_4 ;
  wire \genblk1[0].intmul_i_n_5 ;
  wire \genblk1[0].intmul_i_n_6 ;
  wire \genblk1[0].intmul_i_n_7 ;
  wire \genblk1[0].intmul_i_n_8 ;
  wire \genblk1[0].intmul_i_n_9 ;
  wire [6:3]\genblk1[0].tw_gen_pe/i_i_reg__0 ;
  wire \genblk1[0].tw_gen_pe/stage_done_initial ;
  wire [2:0]\genblk1[0].tw_gen_pe/tmp_i ;
  wire [31:0]\genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg ;
  wire [0:0]\genblk1[0].tw_gen_pe/tw_rom_addr_reg ;
  wire \genblk1[0].tw_gen_pe/update_mult_adv ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk8[0].q_reg ;
  wire [8:8]\mr/genblk1[0].wsu/T2 ;
  wire ntt_opcode;
  wire p_0_in34_in;
  wire p_0_in38_in;
  wire p_0_in42_in;
  wire p_0_in46_in;
  wire p_0_in50_in;
  wire p_0_in54_in;
  wire p_0_in58_in;
  wire p_0_in62_in;
  wire [0:0]p_0_in__2;
  wire [6:1]rom_base_addr_reg;
  wire [6:0]\rom_base_addr_reg_reg[6] ;
  wire rst_tw_gen;
  wire \s_i_reg[2] ;
  wire tw_out_internal_DN1;
  wire [31:0]tw_out_internal_DP;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR dit_nr
       (.A({dit_nr_n_17,dit_nr_n_18,dit_nr_n_19,dit_nr_n_20,dit_nr_n_21,dit_nr_n_22,dit_nr_n_23,dit_nr_n_24,dit_nr_n_25,dit_nr_n_26,dit_nr_n_27,dit_nr_n_28,dit_nr_n_29,dit_nr_n_30,dit_nr_n_31,dit_nr_n_32,dit_nr_n_33,dit_nr_n_34,dit_nr_n_35,dit_nr_n_36,dit_nr_n_37,dit_nr_n_38,dit_nr_n_39,dit_nr_n_40}),
        .B({dit_nr_n_74,dit_nr_n_75,dit_nr_n_76,dit_nr_n_77,dit_nr_n_78,dit_nr_n_79,dit_nr_n_80,dit_nr_n_81}),
        .B0(B0),
        .D(p_0_in__2),
        .E(dit_nr_n_1),
        .Q(\genblk1[0].tw_gen_pe/i_i_reg__0 ),
        .SR(rst_tw_gen),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk3[0].genblk1[0].p_product_reg[0] (dit_rn_n_0),
        .\genblk3[0].genblk1[1].p_product_reg[1] ({dit_rn_n_103,dit_rn_n_104,dit_rn_n_105,dit_rn_n_106,dit_rn_n_107,dit_rn_n_108,dit_rn_n_109,dit_rn_n_110,dit_rn_n_111,dit_rn_n_112,dit_rn_n_113,dit_rn_n_114,dit_rn_n_115,dit_rn_n_116,dit_rn_n_117,dit_rn_n_118,dit_rn_n_119,dit_rn_n_120,dit_rn_n_121,dit_rn_n_122,dit_rn_n_123,dit_rn_n_124,dit_rn_n_125,dit_rn_n_126,dit_rn_n_127,dit_rn_n_128,dit_rn_n_129,dit_rn_n_130,dit_rn_n_131,dit_rn_n_132,dit_rn_n_133,dit_rn_n_134}),
        .\genblk3[1].genblk1[0].p_product_reg[2] ({dit_rn_n_39,dit_rn_n_40,dit_rn_n_41,dit_rn_n_42,dit_rn_n_43,dit_rn_n_44,dit_rn_n_45,dit_rn_n_46,dit_rn_n_47,dit_rn_n_48,dit_rn_n_49,dit_rn_n_50,dit_rn_n_51,dit_rn_n_52,dit_rn_n_53,dit_rn_n_54,dit_rn_n_55,dit_rn_n_56,dit_rn_n_57,dit_rn_n_58,dit_rn_n_59,dit_rn_n_60,dit_rn_n_61,dit_rn_n_62,dit_rn_n_63,dit_rn_n_64,dit_rn_n_65,dit_rn_n_66,dit_rn_n_67,dit_rn_n_68,dit_rn_n_69,dit_rn_n_70}),
        .\genblk3[1].genblk1[0].p_product_reg[2]_0 (\genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg ),
        .\i_i_reg[2] (dit_nr_n_16),
        .ntt_opcode(ntt_opcode),
        .\rom_base_addr_reg_reg[6] (rom_base_addr_reg),
        .\rom_base_addr_reg_reg[6]_0 (\rom_base_addr_reg_reg[6] ),
        .\s_i_reg[2] (\s_i_reg[2] ),
        .stage_done_initial(\genblk1[0].tw_gen_pe/stage_done_initial ),
        .\tmp_i_reg[6] (dit_nr_n_6),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31] (tw_out_internal_DP),
        .\tw_out_internal_DP_reg[31]_0 (B__3),
        .\tw_rom_addr[6]_i_8 (\genblk1[0].tw_gen_pe/tmp_i ),
        .\tw_rom_addr_reg[0] (dit_rn_n_38),
        .\tw_rom_addr_reg[0]_0 (dit_rn_n_34),
        .\tw_rom_addr_reg[0]_1 (\genblk1[0].tw_gen_pe/tw_rom_addr_reg ),
        .update_mult_adv(\genblk1[0].tw_gen_pe/update_mult_adv ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN dit_rn
       (.A(A),
        .D(\genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg ),
        .\DELAY_BLOCK[1].shift_array_reg[2][0] (dit_rn_n_0),
        .E(dit_nr_n_1),
        .Q(\genblk1[0].tw_gen_pe/tw_rom_addr_reg ),
        .SR(rst_tw_gen),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk1[0].bf_c_reg[0][31] (\genblk1[0].bf_c_reg[0][31] ),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 (tw_out_internal_DP),
        .\i_i_reg[5] (dit_rn_n_34),
        .ntt_opcode(ntt_opcode),
        .\omega_c_reg[31] ({dit_rn_n_103,dit_rn_n_104,dit_rn_n_105,dit_rn_n_106,dit_rn_n_107,dit_rn_n_108,dit_rn_n_109,dit_rn_n_110,dit_rn_n_111,dit_rn_n_112,dit_rn_n_113,dit_rn_n_114,dit_rn_n_115,dit_rn_n_116,dit_rn_n_117,dit_rn_n_118,dit_rn_n_119,dit_rn_n_120,dit_rn_n_121,dit_rn_n_122,dit_rn_n_123,dit_rn_n_124,dit_rn_n_125,dit_rn_n_126,dit_rn_n_127,dit_rn_n_128,dit_rn_n_129,dit_rn_n_130,dit_rn_n_131,dit_rn_n_132,dit_rn_n_133,dit_rn_n_134}),
        .stage_done_initial(\genblk1[0].tw_gen_pe/stage_done_initial ),
        .\tmp_i_reg[2] (\genblk1[0].tw_gen_pe/tmp_i ),
        .\tmp_i_reg[6] (dit_rn_n_38),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31] ({dit_rn_n_39,dit_rn_n_40,dit_rn_n_41,dit_rn_n_42,dit_rn_n_43,dit_rn_n_44,dit_rn_n_45,dit_rn_n_46,dit_rn_n_47,dit_rn_n_48,dit_rn_n_49,dit_rn_n_50,dit_rn_n_51,dit_rn_n_52,dit_rn_n_53,dit_rn_n_54,dit_rn_n_55,dit_rn_n_56,dit_rn_n_57,dit_rn_n_58,dit_rn_n_59,dit_rn_n_60,dit_rn_n_61,dit_rn_n_62,dit_rn_n_63,dit_rn_n_64,dit_rn_n_65,dit_rn_n_66,dit_rn_n_67,dit_rn_n_68,dit_rn_n_69,dit_rn_n_70}),
        .\tw_out_internal_DP_reg[31]_0 (B__3),
        .\tw_rom_addr[6]_i_4__0 (dit_nr_n_16),
        .\tw_rom_addr_reg[0] (p_0_in__2),
        .\tw_rom_addr_reg[0]_0 (\genblk1[0].tw_gen_pe/i_i_reg__0 ),
        .\tw_rom_addr_reg[0]_1 (dit_nr_n_6),
        .\tw_rom_addr_reg[6] (rom_base_addr_reg),
        .update_mult_adv(\genblk1[0].tw_gen_pe/update_mult_adv ));
  FDRE forward_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(forward_internal),
        .Q(forward_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul \genblk1[0].intmul_i 
       (.A({dit_nr_n_17,dit_nr_n_18,dit_nr_n_19,dit_nr_n_20,dit_nr_n_21,dit_nr_n_22,dit_nr_n_23,dit_nr_n_24,dit_nr_n_25,dit_nr_n_26,dit_nr_n_27,dit_nr_n_28,dit_nr_n_29,dit_nr_n_30,dit_nr_n_31,dit_nr_n_32,dit_nr_n_33,dit_nr_n_34,dit_nr_n_35,dit_nr_n_36,dit_nr_n_37,dit_nr_n_38,dit_nr_n_39,dit_nr_n_40}),
        .B({dit_nr_n_74,dit_nr_n_75,dit_nr_n_76,dit_nr_n_77,dit_nr_n_78,dit_nr_n_79,dit_nr_n_80,dit_nr_n_81}),
        .B0(B0),
        .\D_reg[8]_0 (\genblk1[0].intmul_i_n_22 ),
        .\D_reg[8]_1 ({\mr/genblk1[0].wsu/T2 ,\genblk1[0].intmul_i_n_24 ,\genblk1[0].intmul_i_n_25 ,\genblk1[0].intmul_i_n_26 ,\genblk1[0].intmul_i_n_27 ,\genblk1[0].intmul_i_n_28 ,\genblk1[0].intmul_i_n_29 ,\genblk1[0].intmul_i_n_30 ,\genblk1[0].intmul_i_n_31 }),
        .P({p_0_in62_in,p_0_in58_in,p_0_in54_in,p_0_in50_in,p_0_in46_in,p_0_in42_in,p_0_in38_in,p_0_in34_in}),
        .Q(T2H),
        .clk(clk),
        .\low_add_reg[17]_0 (\genblk1[0].intmul_i_n_13 ),
        .\low_add_reg[18]_0 (\genblk1[0].intmul_i_n_12 ),
        .\low_add_reg[19]_0 (\genblk1[0].intmul_i_n_11 ),
        .\low_add_reg[20]_0 (\genblk1[0].intmul_i_n_10 ),
        .\low_add_reg[21]_0 (\genblk1[0].intmul_i_n_9 ),
        .\low_add_reg[22]_0 (\genblk1[0].intmul_i_n_8 ),
        .\low_add_reg[23]_0 (\genblk1[0].intmul_i_n_7 ),
        .\low_add_reg[24]_0 (\genblk1[0].intmul_i_n_6 ),
        .\low_add_reg[25]_0 (\genblk1[0].intmul_i_n_5 ),
        .\low_add_reg[26]_0 (\genblk1[0].intmul_i_n_4 ),
        .\low_add_reg[27]_0 (\genblk1[0].intmul_i_n_3 ),
        .\low_add_reg[28]_0 (\genblk1[0].intmul_i_n_2 ),
        .\low_add_reg[29]_0 (\genblk1[0].intmul_i_n_1 ),
        .\low_add_reg[30]_0 (\genblk1[0].intmul_i_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred \genblk1[0].modred_i 
       (.\B_reg[31] (B__3),
        .D(T2H),
        .P({p_0_in62_in,p_0_in58_in,p_0_in54_in,p_0_in50_in,p_0_in46_in,p_0_in42_in,p_0_in38_in,p_0_in34_in}),
        .Q(Q),
        .\T2H_reg_reg[1][10] (\genblk1[0].intmul_i_n_11 ),
        .\T2H_reg_reg[1][11] (\genblk1[0].intmul_i_n_10 ),
        .\T2H_reg_reg[1][12] (\genblk1[0].intmul_i_n_9 ),
        .\T2H_reg_reg[1][13] (\genblk1[0].intmul_i_n_8 ),
        .\T2H_reg_reg[1][14] (\genblk1[0].intmul_i_n_7 ),
        .\T2H_reg_reg[1][15] (\genblk1[0].intmul_i_n_6 ),
        .\T2H_reg_reg[1][16] (\genblk1[0].intmul_i_n_5 ),
        .\T2H_reg_reg[1][17] (\genblk1[0].intmul_i_n_4 ),
        .\T2H_reg_reg[1][18] (\genblk1[0].intmul_i_n_3 ),
        .\T2H_reg_reg[1][19] (\genblk1[0].intmul_i_n_2 ),
        .\T2H_reg_reg[1][20] (\genblk1[0].intmul_i_n_1 ),
        .\T2H_reg_reg[1][21] (\genblk1[0].intmul_i_n_0 ),
        .\T2H_reg_reg[1][8] (\genblk1[0].intmul_i_n_13 ),
        .\T2H_reg_reg[1][9] (\genblk1[0].intmul_i_n_12 ),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\genblk1[0].intmul_i_n_22 ),
        .\m_delay_reg[0]_0 ({\mr/genblk1[0].wsu/T2 ,\genblk1[0].intmul_i_n_24 ,\genblk1[0].intmul_i_n_25 ,\genblk1[0].intmul_i_n_26 ,\genblk1[0].intmul_i_n_27 ,\genblk1[0].intmul_i_n_28 ,\genblk1[0].intmul_i_n_29 ,\genblk1[0].intmul_i_n_30 ,\genblk1[0].intmul_i_n_31 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR
   (stage_done_initial,
    E,
    Q,
    \tmp_i_reg[6] ,
    SR,
    update_mult_adv,
    \rom_base_addr_reg_reg[6] ,
    D,
    \i_i_reg[2] ,
    A,
    \tw_out_internal_DP_reg[31] ,
    tw_out_internal_DN1,
    B,
    B0,
    clk,
    \tw_rom_addr_reg[0] ,
    \tw_rom_addr_reg[0]_0 ,
    \tw_rom_addr_reg[0]_1 ,
    ntt_opcode,
    \s_i_reg[2] ,
    \tw_rom_addr[6]_i_8 ,
    forward_reg,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \tw_out_internal_DP_reg[31]_0 ,
    \genblk3[1].genblk1[0].p_product_reg[2]_0 ,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \rom_base_addr_reg_reg[6]_0 );
  output stage_done_initial;
  output [0:0]E;
  output [3:0]Q;
  output [0:0]\tmp_i_reg[6] ;
  output [0:0]SR;
  output update_mult_adv;
  output [5:0]\rom_base_addr_reg_reg[6] ;
  output [0:0]D;
  output \i_i_reg[2] ;
  output [23:0]A;
  output [31:0]\tw_out_internal_DP_reg[31] ;
  output tw_out_internal_DN1;
  output [7:0]B;
  output [31:0]B0;
  input clk;
  input \tw_rom_addr_reg[0] ;
  input \tw_rom_addr_reg[0]_0 ;
  input [0:0]\tw_rom_addr_reg[0]_1 ;
  input ntt_opcode;
  input \s_i_reg[2] ;
  input [2:0]\tw_rom_addr[6]_i_8 ;
  input forward_reg;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  input \genblk3[0].genblk1[0].p_product_reg[0] ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [6:0]\rom_base_addr_reg_reg[6]_0 ;

  wire [23:0]A;
  wire [7:0]B;
  wire [31:0]B0;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk;
  wire forward_reg;
  wire \genblk3[0].genblk1[0].p_product_reg[0] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  wire \i_i_reg[2] ;
  wire ntt_opcode;
  wire [5:0]\rom_base_addr_reg_reg[6] ;
  wire [6:0]\rom_base_addr_reg_reg[6]_0 ;
  wire \s_i_reg[2] ;
  wire stage_done_initial;
  wire [0:0]\tmp_i_reg[6] ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [2:0]\tw_rom_addr[6]_i_8 ;
  wire \tw_rom_addr_reg[0] ;
  wire \tw_rom_addr_reg[0]_0 ;
  wire [0:0]\tw_rom_addr_reg[0]_1 ;
  wire update_mult_adv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule \genblk1[0].tw_gen_pe 
       (.A(A),
        .B(B),
        .B0(B0),
        .D(D),
        .\DELAY_BLOCK[0].shift_array_reg[1][4] (tw_out_internal_DN1),
        .E(E),
        .Q(Q),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk3[0].genblk1[0].p_product_reg[0] (\genblk3[0].genblk1[0].p_product_reg[0] ),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\genblk3[1].genblk1[0].p_product_reg[2] ),
        .\genblk3[1].genblk1[0].p_product_reg[2]_0 (\genblk3[1].genblk1[0].p_product_reg[2]_0 ),
        .\i_i_reg[2]_0 (\i_i_reg[2] ),
        .\i_i_reg[5]_0 (stage_done_initial),
        .ntt_opcode(ntt_opcode),
        .ntt_opcode_reg(SR),
        .\rom_base_addr_reg_reg[6]_0 (\rom_base_addr_reg_reg[6] ),
        .\rom_base_addr_reg_reg[6]_1 (\rom_base_addr_reg_reg[6]_0 ),
        .\s_i_reg[2]_0 (\s_i_reg[2] ),
        .\tmp_i_reg[6]_0 (\tmp_i_reg[6] ),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31] ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_rom_addr[6]_i_8 (\tw_rom_addr[6]_i_8 ),
        .\tw_rom_addr_reg[0]_0 (\tw_rom_addr_reg[0] ),
        .\tw_rom_addr_reg[0]_1 (\tw_rom_addr_reg[0]_0 ),
        .\tw_rom_addr_reg[0]_2 (\tw_rom_addr_reg[0]_1 ),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule
   (\i_i_reg[5]_0 ,
    E,
    Q,
    \tmp_i_reg[6]_0 ,
    ntt_opcode_reg,
    update_mult_adv,
    \rom_base_addr_reg_reg[6]_0 ,
    D,
    \i_i_reg[2]_0 ,
    A,
    \tw_out_internal_DP_reg[31]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][4] ,
    B,
    B0,
    clk,
    \tw_rom_addr_reg[0]_0 ,
    \tw_rom_addr_reg[0]_1 ,
    \tw_rom_addr_reg[0]_2 ,
    ntt_opcode,
    \s_i_reg[2]_0 ,
    \tw_rom_addr[6]_i_8 ,
    forward_reg,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \tw_out_internal_DP_reg[31]_1 ,
    \genblk3[1].genblk1[0].p_product_reg[2]_0 ,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \rom_base_addr_reg_reg[6]_1 );
  output \i_i_reg[5]_0 ;
  output [0:0]E;
  output [3:0]Q;
  output [0:0]\tmp_i_reg[6]_0 ;
  output ntt_opcode_reg;
  output update_mult_adv;
  output [5:0]\rom_base_addr_reg_reg[6]_0 ;
  output [0:0]D;
  output \i_i_reg[2]_0 ;
  output [23:0]A;
  output [31:0]\tw_out_internal_DP_reg[31]_0 ;
  output \DELAY_BLOCK[0].shift_array_reg[1][4] ;
  output [7:0]B;
  output [31:0]B0;
  input clk;
  input \tw_rom_addr_reg[0]_0 ;
  input \tw_rom_addr_reg[0]_1 ;
  input [0:0]\tw_rom_addr_reg[0]_2 ;
  input ntt_opcode;
  input \s_i_reg[2]_0 ;
  input [2:0]\tw_rom_addr[6]_i_8 ;
  input forward_reg;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  input \genblk3[0].genblk1[0].p_product_reg[0] ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [6:0]\rom_base_addr_reg_reg[6]_1 ;

  wire [23:0]A;
  wire [7:0]B;
  wire [31:0]B0;
  wire [0:0]D;
  wire \DELAY_BLOCK[0].shift_array_reg[1][4] ;
  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [0:0]\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ;
  wire [2:1]\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 ;
  wire forward_reg;
  wire \genblk3[0].genblk1[0].p_product_reg[0] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  wire i_del0_n_0;
  wire \i_i[4]_i_1_n_0 ;
  wire \i_i_reg[2]_0 ;
  wire \i_i_reg[5]_0 ;
  wire [31:0]\modmult_a_forw[0]_30 ;
  wire ntt_opcode;
  wire ntt_opcode_reg;
  wire [31:0]omega_c;
  wire [2:0]p_0_in;
  wire [6:0]p_0_in__0;
  wire [6:0]p_0_in__1;
  wire [0:0]rom_base_addr_reg;
  wire [5:0]\rom_base_addr_reg_reg[6]_0 ;
  wire [6:0]\rom_base_addr_reg_reg[6]_1 ;
  wire [2:0]s_i;
  wire s_i0;
  wire \s_i_reg[2]_0 ;
  wire \shift_array[0][0]_i_2_n_0 ;
  wire [31:0]\shift_array_reg[0]_15 ;
  wire [6:0]tmp_i;
  wire [0:0]\tmp_i_reg[6]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire \tw_rom_addr[4]_i_2_n_0 ;
  wire \tw_rom_addr[6]_i_1_n_0 ;
  wire \tw_rom_addr[6]_i_3_n_0 ;
  wire \tw_rom_addr[6]_i_4_n_0 ;
  wire \tw_rom_addr[6]_i_5__0_n_0 ;
  wire \tw_rom_addr[6]_i_6_n_0 ;
  wire \tw_rom_addr[6]_i_7_n_0 ;
  wire [2:0]\tw_rom_addr[6]_i_8 ;
  wire [6:0]tw_rom_addr_reg;
  wire \tw_rom_addr_reg[0]_0 ;
  wire \tw_rom_addr_reg[0]_1 ;
  wire [0:0]\tw_rom_addr_reg[0]_2 ;
  wire update_mult;
  wire update_mult_adv;
  wire update_mult_adv00_in;
  wire update_mult_adv_0;
  wire update_mult_delay_n_2;
  wire update_mult_delay_n_5;

  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_1 
       (.I0(omega_c[16]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [16]),
        .O(B0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_10 
       (.I0(omega_c[7]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [7]),
        .O(B0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_11 
       (.I0(omega_c[6]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [6]),
        .O(B0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_12 
       (.I0(omega_c[5]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [5]),
        .O(B0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_13 
       (.I0(omega_c[4]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [4]),
        .O(B0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_14 
       (.I0(omega_c[3]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [3]),
        .O(B0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_15 
       (.I0(omega_c[2]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [2]),
        .O(B0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_16 
       (.I0(omega_c[1]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [1]),
        .O(B0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_17 
       (.I0(omega_c[0]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [0]),
        .O(B0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_2 
       (.I0(omega_c[15]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [15]),
        .O(B0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_3 
       (.I0(omega_c[14]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [14]),
        .O(B0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_4 
       (.I0(omega_c[13]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [13]),
        .O(B0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_5 
       (.I0(omega_c[12]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [12]),
        .O(B0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_6 
       (.I0(omega_c[11]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [11]),
        .O(B0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_7 
       (.I0(omega_c[10]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [10]),
        .O(B0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_8 
       (.I0(omega_c[9]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [9]),
        .O(B0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_9 
       (.I0(omega_c[8]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [8]),
        .O(B0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_1 
       (.I0(omega_c[31]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [31]),
        .O(B0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_10 
       (.I0(omega_c[22]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [22]),
        .O(B0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_11 
       (.I0(omega_c[21]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [21]),
        .O(B0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_12 
       (.I0(omega_c[20]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [20]),
        .O(B0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_13 
       (.I0(omega_c[19]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [19]),
        .O(B0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_14 
       (.I0(omega_c[18]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [18]),
        .O(B0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_15 
       (.I0(omega_c[17]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [17]),
        .O(B0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_2 
       (.I0(omega_c[30]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [30]),
        .O(B0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_3 
       (.I0(omega_c[29]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [29]),
        .O(B0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_4 
       (.I0(omega_c[28]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [28]),
        .O(B0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_5 
       (.I0(omega_c[27]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [27]),
        .O(B0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_6 
       (.I0(omega_c[26]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [26]),
        .O(B0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_7 
       (.I0(omega_c[25]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [25]),
        .O(B0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_8 
       (.I0(omega_c[24]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [24]),
        .O(B0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_9 
       (.I0(omega_c[23]),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] [23]),
        .O(B0[23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13 i_del0
       (.\DELAY_BLOCK[0].shift_array_reg[1][4]_0 (\DELAY_BLOCK[0].shift_array_reg[1][4] ),
        .\DELAY_BLOCK[1].shift_array_reg[2][0] (i_del0_n_0),
        .Q({Q,\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 }),
        .clk(clk),
        .\genblk3[0].genblk1[0].p_product_reg[0] (\genblk3[0].genblk1[0].p_product_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_i[0]_i_1 
       (.I0(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_i[1]_i_1 
       (.I0(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .I1(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_i[2]_i_1 
       (.I0(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .I1(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .I2(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_i[3]_i_1 
       (.I0(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .I1(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .I2(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .I3(Q[0]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_i[4]_i_1 
       (.I0(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .I1(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .I2(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\i_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_i[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .I3(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .I4(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .I5(Q[2]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_i[6]_i_1 
       (.I0(Q[2]),
        .I1(update_mult_delay_n_2),
        .I2(Q[3]),
        .O(p_0_in__0[6]));
  FDRE \i_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .R(ntt_opcode_reg));
  FDRE \i_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .R(ntt_opcode_reg));
  FDRE \i_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .R(ntt_opcode_reg));
  FDRE \i_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(Q[0]),
        .R(ntt_opcode_reg));
  FDRE \i_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_i[4]_i_1_n_0 ),
        .Q(Q[1]),
        .R(ntt_opcode_reg));
  FDRE \i_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(Q[2]),
        .R(ntt_opcode_reg));
  FDRE \i_i_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(Q[3]),
        .R(ntt_opcode_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_1 is_omega_c_addr_delay
       (.E(E),
        .clk(clk),
        .\shift_array_reg[0][0]_0 (\i_i_reg[5]_0 ));
  FDSE \omega_c_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [0]),
        .Q(omega_c[0]),
        .S(ntt_opcode_reg));
  FDRE \omega_c_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [10]),
        .Q(omega_c[10]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [11]),
        .Q(omega_c[11]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [12]),
        .Q(omega_c[12]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [13]),
        .Q(omega_c[13]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [14]),
        .Q(omega_c[14]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [15]),
        .Q(omega_c[15]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [16]),
        .Q(omega_c[16]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [17]),
        .Q(omega_c[17]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [18]),
        .Q(omega_c[18]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [19]),
        .Q(omega_c[19]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [1]),
        .Q(omega_c[1]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [20]),
        .Q(omega_c[20]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [21]),
        .Q(omega_c[21]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [22]),
        .Q(omega_c[22]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [23]),
        .Q(omega_c[23]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [24]),
        .Q(omega_c[24]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [25]),
        .Q(omega_c[25]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [26]),
        .Q(omega_c[26]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [27]),
        .Q(omega_c[27]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [28]),
        .Q(omega_c[28]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [29]),
        .Q(omega_c[29]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [2]),
        .Q(omega_c[2]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [30]),
        .Q(omega_c[30]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [31]),
        .Q(omega_c[31]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [3]),
        .Q(omega_c[3]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [4]),
        .Q(omega_c[4]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [5]),
        .Q(omega_c[5]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [6]),
        .Q(omega_c[6]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [7]),
        .Q(omega_c[7]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [8]),
        .Q(omega_c[8]),
        .R(ntt_opcode_reg));
  FDRE \omega_c_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_15 [9]),
        .Q(omega_c[9]),
        .R(ntt_opcode_reg));
  FDRE \rom_base_addr_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [0]),
        .Q(rom_base_addr_reg),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [1]),
        .Q(\rom_base_addr_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [2]),
        .Q(\rom_base_addr_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [3]),
        .Q(\rom_base_addr_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [4]),
        .Q(\rom_base_addr_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [5]),
        .Q(\rom_base_addr_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rom_base_addr_reg_reg[6]_1 [6]),
        .Q(\rom_base_addr_reg_reg[6]_0 [5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s_i[0]_i_1 
       (.I0(s_i[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_i[1]_i_1 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \s_i[2]_i_1__0 
       (.I0(ntt_opcode),
        .I1(\s_i_reg[2]_0 ),
        .O(ntt_opcode_reg));
  LUT4 #(
    .INIT(16'h4CCC)) 
    \s_i[2]_i_2 
       (.I0(s_i[2]),
        .I1(\i_i_reg[5]_0 ),
        .I2(s_i[1]),
        .I3(s_i[0]),
        .O(s_i0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_i[2]_i_3 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .I2(s_i[2]),
        .O(p_0_in[2]));
  FDRE \s_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in[0]),
        .Q(s_i[0]),
        .R(ntt_opcode_reg));
  FDRE \s_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in[1]),
        .Q(s_i[1]),
        .R(ntt_opcode_reg));
  FDRE \s_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in[2]),
        .Q(s_i[2]),
        .R(ntt_opcode_reg));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \shift_array[0][0]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\shift_array[0][0]_i_2_n_0 ),
        .O(\i_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \shift_array[0][0]_i_2 
       (.I0(Q[0]),
        .I1(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .I2(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .I3(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .O(\shift_array[0][0]_i_2_n_0 ));
  FDSE \tmp_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[1]),
        .Q(tmp_i[0]),
        .S(ntt_opcode_reg));
  FDSE \tmp_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[2]),
        .Q(tmp_i[1]),
        .S(ntt_opcode_reg));
  FDSE \tmp_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[3]),
        .Q(tmp_i[2]),
        .S(ntt_opcode_reg));
  FDSE \tmp_i_reg[3] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[4]),
        .Q(tmp_i[3]),
        .S(ntt_opcode_reg));
  FDSE \tmp_i_reg[4] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[5]),
        .Q(tmp_i[4]),
        .S(ntt_opcode_reg));
  FDSE \tmp_i_reg[5] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[6]),
        .Q(tmp_i[5]),
        .S(ntt_opcode_reg));
  FDSE \tmp_i_reg[6] 
       (.C(clk),
        .CE(s_i0),
        .D(1'b0),
        .Q(tmp_i[6]),
        .S(ntt_opcode_reg));
  FDRE \tw_out_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [0]),
        .Q(\tw_out_internal_DP_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [10]),
        .Q(\tw_out_internal_DP_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [11]),
        .Q(\tw_out_internal_DP_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [12]),
        .Q(\tw_out_internal_DP_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [13]),
        .Q(\tw_out_internal_DP_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [14]),
        .Q(\tw_out_internal_DP_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [15]),
        .Q(\tw_out_internal_DP_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [16]),
        .Q(\tw_out_internal_DP_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [17]),
        .Q(\tw_out_internal_DP_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [18]),
        .Q(\tw_out_internal_DP_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [19]),
        .Q(\tw_out_internal_DP_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [1]),
        .Q(\tw_out_internal_DP_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [20]),
        .Q(\tw_out_internal_DP_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [21]),
        .Q(\tw_out_internal_DP_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [22]),
        .Q(\tw_out_internal_DP_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [23]),
        .Q(\tw_out_internal_DP_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [24]),
        .Q(\tw_out_internal_DP_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [25]),
        .Q(\tw_out_internal_DP_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [26]),
        .Q(\tw_out_internal_DP_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [27]),
        .Q(\tw_out_internal_DP_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [28]),
        .Q(\tw_out_internal_DP_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [29]),
        .Q(\tw_out_internal_DP_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [2]),
        .Q(\tw_out_internal_DP_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [30]),
        .Q(\tw_out_internal_DP_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [31]),
        .Q(\tw_out_internal_DP_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [3]),
        .Q(\tw_out_internal_DP_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [4]),
        .Q(\tw_out_internal_DP_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [5]),
        .Q(\tw_out_internal_DP_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [6]),
        .Q(\tw_out_internal_DP_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [7]),
        .Q(\tw_out_internal_DP_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [8]),
        .Q(\tw_out_internal_DP_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_30 [9]),
        .Q(\tw_out_internal_DP_reg[31]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom tw_rom
       (.A(A),
        .B(B),
        .D(\shift_array_reg[0]_15 ),
        .Q(tw_rom_addr_reg),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk3[0].genblk1[0].p_product_reg[0] (i_del0_n_0),
        .\genblk3[0].genblk1[0].p_product_reg[0]_0 (update_mult_delay_n_5),
        .\genblk3[0].genblk1[0].p_product_reg[0]_1 (\DELAY_BLOCK[0].shift_array_reg[1][4] ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\genblk3[1].genblk1[0].p_product_reg[2] ),
        .\genblk3[1].genblk1[0].p_product_reg[2]_0 (\tw_out_internal_DP_reg[31]_1 ),
        .\genblk3[1].genblk1[0].p_product_reg[2]_1 (\genblk3[1].genblk1[0].p_product_reg[2]_0 ),
        .\genblk3[1].genblk1[0].p_product_reg[2]_2 (\tw_out_internal_DP_reg[31]_0 ),
        .update_mult(update_mult));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \tw_rom_addr[0]_i_1 
       (.I0(rom_base_addr_reg),
        .I1(ntt_opcode_reg),
        .I2(tw_rom_addr_reg[0]),
        .O(p_0_in__1[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    \tw_rom_addr[0]_i_1__0 
       (.I0(rom_base_addr_reg),
        .I1(ntt_opcode_reg),
        .I2(\tw_rom_addr_reg[0]_2 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hF606)) 
    \tw_rom_addr[1]_i_1__0 
       (.I0(tw_rom_addr_reg[1]),
        .I1(tw_rom_addr_reg[0]),
        .I2(ntt_opcode_reg),
        .I3(\rom_base_addr_reg_reg[6]_0 [0]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \tw_rom_addr[2]_i_1__0 
       (.I0(tw_rom_addr_reg[2]),
        .I1(tw_rom_addr_reg[1]),
        .I2(tw_rom_addr_reg[0]),
        .I3(ntt_opcode_reg),
        .I4(\rom_base_addr_reg_reg[6]_0 [1]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \tw_rom_addr[3]_i_1__0 
       (.I0(tw_rom_addr_reg[3]),
        .I1(tw_rom_addr_reg[2]),
        .I2(tw_rom_addr_reg[0]),
        .I3(tw_rom_addr_reg[1]),
        .I4(ntt_opcode_reg),
        .I5(\rom_base_addr_reg_reg[6]_0 [2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \tw_rom_addr[4]_i_1__0 
       (.I0(tw_rom_addr_reg[4]),
        .I1(\tw_rom_addr[4]_i_2_n_0 ),
        .I2(ntt_opcode_reg),
        .I3(\rom_base_addr_reg_reg[6]_0 [3]),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tw_rom_addr[4]_i_2 
       (.I0(tw_rom_addr_reg[3]),
        .I1(tw_rom_addr_reg[1]),
        .I2(tw_rom_addr_reg[0]),
        .I3(tw_rom_addr_reg[2]),
        .O(\tw_rom_addr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \tw_rom_addr[5]_i_1__0 
       (.I0(tw_rom_addr_reg[5]),
        .I1(\tw_rom_addr[6]_i_5__0_n_0 ),
        .I2(ntt_opcode_reg),
        .I3(\rom_base_addr_reg_reg[6]_0 [4]),
        .O(p_0_in__1[5]));
  LUT3 #(
    .INIT(8'hEA)) 
    \tw_rom_addr[6]_i_1 
       (.I0(\tw_rom_addr[6]_i_3_n_0 ),
        .I1(update_mult_adv_0),
        .I2(\tw_rom_addr[6]_i_4_n_0 ),
        .O(\tw_rom_addr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \tw_rom_addr[6]_i_1__0 
       (.I0(\tw_rom_addr[6]_i_3_n_0 ),
        .I1(\tw_rom_addr_reg[0]_0 ),
        .I2(\tw_rom_addr_reg[0]_1 ),
        .I3(update_mult_adv00_in),
        .I4(\tw_rom_addr[6]_i_4_n_0 ),
        .O(\tmp_i_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFA600A6)) 
    \tw_rom_addr[6]_i_2__0 
       (.I0(tw_rom_addr_reg[6]),
        .I1(tw_rom_addr_reg[5]),
        .I2(\tw_rom_addr[6]_i_5__0_n_0 ),
        .I3(ntt_opcode_reg),
        .I4(\rom_base_addr_reg_reg[6]_0 [5]),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \tw_rom_addr[6]_i_3 
       (.I0(ntt_opcode_reg),
        .I1(\i_i_reg[5]_0 ),
        .I2(\tw_rom_addr[6]_i_4_n_0 ),
        .I3(\tw_rom_addr[6]_i_6_n_0 ),
        .O(\tw_rom_addr[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \tw_rom_addr[6]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .I5(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .O(\tw_rom_addr[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tw_rom_addr[6]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(update_mult_delay_n_2),
        .O(update_mult_adv00_in));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tw_rom_addr[6]_i_5__0 
       (.I0(tw_rom_addr_reg[2]),
        .I1(tw_rom_addr_reg[0]),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[3]),
        .I4(tw_rom_addr_reg[4]),
        .O(\tw_rom_addr[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \tw_rom_addr[6]_i_6 
       (.I0(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg ),
        .I1(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [1]),
        .I2(\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 [2]),
        .I3(Q[0]),
        .I4(\tw_rom_addr[6]_i_7_n_0 ),
        .I5(Q[1]),
        .O(\tw_rom_addr[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tw_rom_addr[6]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\tw_rom_addr[6]_i_7_n_0 ));
  FDRE \tw_rom_addr_reg[0] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(tw_rom_addr_reg[0]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[1] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(tw_rom_addr_reg[1]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[2] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(tw_rom_addr_reg[2]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[3] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(tw_rom_addr_reg[3]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[4] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(tw_rom_addr_reg[4]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[5] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(tw_rom_addr_reg[5]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[6] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(tw_rom_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_2 update_mult_delay
       (.D(\modmult_a_forw[0]_30 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 (tmp_i),
        .\DELAY_BLOCK[1].shift_array_reg[2][0]_0 (update_mult_delay_n_5),
        .\DELAY_BLOCK[1].shift_array_reg[2][0]_1 (\tw_rom_addr_reg[0]_1 ),
        .\DELAY_BLOCK[1].shift_array_reg[2][0]_2 (\tw_rom_addr_reg[0]_0 ),
        .Q({Q,\dit_rn/genblk1[0].tw_gen_pe/i_i_reg__0 ,\dit_rn/genblk1[0].tw_gen_pe/i_i_reg }),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk3[0].genblk1[0].p_product_reg[0] (\genblk3[0].genblk1[0].p_product_reg[0] ),
        .\i_i_reg[0] (update_mult_delay_n_2),
        .\i_i_reg[2] (\i_i_reg[2]_0 ),
        .\tw_out_internal_DP_reg[0] (\DELAY_BLOCK[0].shift_array_reg[1][4] ),
        .\tw_out_internal_DP_reg[31] (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_1 ),
        .\tw_out_internal_DP_reg[31]_1 (\shift_array_reg[0]_15 ),
        .\tw_rom_addr[6]_i_8 (\tw_rom_addr[6]_i_8 ),
        .update_mult(update_mult),
        .update_mult_adv(update_mult_adv),
        .update_mult_adv_0(update_mult_adv_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN
   (\DELAY_BLOCK[1].shift_array_reg[2][0] ,
    D,
    Q,
    \i_i_reg[5] ,
    \tmp_i_reg[2] ,
    \tmp_i_reg[6] ,
    \tw_out_internal_DP_reg[31] ,
    A,
    \genblk1[0].bf_c_reg[0][31] ,
    \omega_c_reg[31] ,
    update_mult_adv,
    clk,
    stage_done_initial,
    \tw_rom_addr_reg[0] ,
    SR,
    \tw_rom_addr_reg[6] ,
    \tw_rom_addr_reg[0]_0 ,
    \tw_rom_addr[6]_i_4__0 ,
    \tw_out_internal_DP_reg[31]_0 ,
    tw_out_internal_DN1,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    forward_reg,
    ntt_opcode,
    E,
    \tw_rom_addr_reg[0]_1 );
  output \DELAY_BLOCK[1].shift_array_reg[2][0] ;
  output [31:0]D;
  output [0:0]Q;
  output \i_i_reg[5] ;
  output [2:0]\tmp_i_reg[2] ;
  output \tmp_i_reg[6] ;
  output [31:0]\tw_out_internal_DP_reg[31] ;
  output [16:0]A;
  output [14:0]\genblk1[0].bf_c_reg[0][31] ;
  output [31:0]\omega_c_reg[31] ;
  input update_mult_adv;
  input clk;
  input stage_done_initial;
  input [0:0]\tw_rom_addr_reg[0] ;
  input [0:0]SR;
  input [5:0]\tw_rom_addr_reg[6] ;
  input [3:0]\tw_rom_addr_reg[0]_0 ;
  input \tw_rom_addr[6]_i_4__0 ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input tw_out_internal_DN1;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input forward_reg;
  input ntt_opcode;
  input [0:0]E;
  input [0:0]\tw_rom_addr_reg[0]_1 ;

  wire [16:0]A;
  wire [31:0]D;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire clk;
  wire forward_reg;
  wire [14:0]\genblk1[0].bf_c_reg[0][31] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire \i_i_reg[5] ;
  wire ntt_opcode;
  wire [31:0]\omega_c_reg[31] ;
  wire stage_done_initial;
  wire [2:0]\tmp_i_reg[2] ;
  wire \tmp_i_reg[6] ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire \tw_rom_addr[6]_i_4__0 ;
  wire [0:0]\tw_rom_addr_reg[0] ;
  wire [3:0]\tw_rom_addr_reg[0]_0 ;
  wire [0:0]\tw_rom_addr_reg[0]_1 ;
  wire [5:0]\tw_rom_addr_reg[6] ;
  wire update_mult_adv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule \genblk1[0].tw_gen_pe 
       (.A(A),
        .D(D),
        .\DELAY_BLOCK[1].shift_array_reg[2][0] (\DELAY_BLOCK[1].shift_array_reg[2][0] ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk1[0].bf_c_reg[0][31] (\genblk1[0].bf_c_reg[0][31] ),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 (\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .\i_i_reg[5] (\i_i_reg[5] ),
        .ntt_opcode(ntt_opcode),
        .\omega_c_reg[31]_0 (\omega_c_reg[31] ),
        .stage_done_initial(stage_done_initial),
        .\tmp_i_reg[2]_0 (\tmp_i_reg[2] ),
        .\tmp_i_reg[6]_0 (\tmp_i_reg[6] ),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31] ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_rom_addr[6]_i_4__0 (\tw_rom_addr[6]_i_4__0 ),
        .\tw_rom_addr_reg[0]_0 (\tw_rom_addr_reg[0]_0 ),
        .\tw_rom_addr_reg[0]_1 (\tw_rom_addr_reg[0]_1 ),
        .\tw_rom_addr_reg[0]_2 (\tw_rom_addr_reg[0] ),
        .\tw_rom_addr_reg[6]_0 (\tw_rom_addr_reg[6] ),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule
   (\DELAY_BLOCK[1].shift_array_reg[2][0] ,
    D,
    Q,
    \i_i_reg[5] ,
    \tmp_i_reg[6]_0 ,
    \tmp_i_reg[2]_0 ,
    \tw_out_internal_DP_reg[31]_0 ,
    A,
    \genblk1[0].bf_c_reg[0][31] ,
    \omega_c_reg[31]_0 ,
    update_mult_adv,
    clk,
    stage_done_initial,
    SR,
    \tw_rom_addr_reg[6]_0 ,
    \tw_rom_addr_reg[0]_0 ,
    \tw_rom_addr[6]_i_4__0 ,
    \tw_out_internal_DP_reg[31]_1 ,
    tw_out_internal_DN1,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    forward_reg,
    ntt_opcode,
    E,
    \tw_rom_addr_reg[0]_1 ,
    \tw_rom_addr_reg[0]_2 );
  output \DELAY_BLOCK[1].shift_array_reg[2][0] ;
  output [31:0]D;
  output [0:0]Q;
  output \i_i_reg[5] ;
  output \tmp_i_reg[6]_0 ;
  output [2:0]\tmp_i_reg[2]_0 ;
  output [31:0]\tw_out_internal_DP_reg[31]_0 ;
  output [16:0]A;
  output [14:0]\genblk1[0].bf_c_reg[0][31] ;
  output [31:0]\omega_c_reg[31]_0 ;
  input update_mult_adv;
  input clk;
  input stage_done_initial;
  input [0:0]SR;
  input [5:0]\tw_rom_addr_reg[6]_0 ;
  input [3:0]\tw_rom_addr_reg[0]_0 ;
  input \tw_rom_addr[6]_i_4__0 ;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;
  input tw_out_internal_DN1;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input forward_reg;
  input ntt_opcode;
  input [0:0]E;
  input [0:0]\tw_rom_addr_reg[0]_1 ;
  input [0:0]\tw_rom_addr_reg[0]_2 ;

  wire [16:0]A;
  wire [31:0]D;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire clk;
  wire forward_reg;
  wire [14:0]\genblk1[0].bf_c_reg[0][31] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire \i_i_reg[5] ;
  wire [31:0]\modmult_a_inv[0]_31 ;
  wire ntt_opcode;
  wire [31:0]\omega_c_reg[31]_0 ;
  wire [6:1]p_0_in__2;
  wire [2:0]s_i;
  wire s_i0;
  wire \s_i[0]_i_1__0_n_0 ;
  wire \s_i[1]_i_1__0_n_0 ;
  wire \s_i[2]_i_2__0_n_0 ;
  wire stage_done_initial;
  wire [7:3]tmp_i;
  wire [2:0]\tmp_i_reg[2]_0 ;
  wire \tmp_i_reg[6]_0 ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire \tw_rom_addr[4]_i_2__0_n_0 ;
  wire \tw_rom_addr[6]_i_4__0 ;
  wire \tw_rom_addr[6]_i_6__0_n_0 ;
  wire [6:1]tw_rom_addr_reg;
  wire [3:0]\tw_rom_addr_reg[0]_0 ;
  wire [0:0]\tw_rom_addr_reg[0]_1 ;
  wire [0:0]\tw_rom_addr_reg[0]_2 ;
  wire [5:0]\tw_rom_addr_reg[6]_0 ;
  wire update_mult_adv;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_10__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [7]),
        .I1(\tw_out_internal_DP_reg[31]_0 [7]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [7]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_11__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [6]),
        .I1(\tw_out_internal_DP_reg[31]_0 [6]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [6]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_12__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [5]),
        .I1(\tw_out_internal_DP_reg[31]_0 [5]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [5]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_13__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [4]),
        .I1(\tw_out_internal_DP_reg[31]_0 [4]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [4]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_14__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [3]),
        .I1(\tw_out_internal_DP_reg[31]_0 [3]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [3]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_15__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [2]),
        .I1(\tw_out_internal_DP_reg[31]_0 [2]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [2]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_16__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [1]),
        .I1(\tw_out_internal_DP_reg[31]_0 [1]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [1]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_17__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [0]),
        .I1(\tw_out_internal_DP_reg[31]_0 [0]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [0]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_1__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [16]),
        .I1(\tw_out_internal_DP_reg[31]_0 [16]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [16]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_2__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [15]),
        .I1(\tw_out_internal_DP_reg[31]_0 [15]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [15]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_3__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [14]),
        .I1(\tw_out_internal_DP_reg[31]_0 [14]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [14]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_4__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [13]),
        .I1(\tw_out_internal_DP_reg[31]_0 [13]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [13]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_5__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [12]),
        .I1(\tw_out_internal_DP_reg[31]_0 [12]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [12]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_6__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [11]),
        .I1(\tw_out_internal_DP_reg[31]_0 [11]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [11]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_7__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [10]),
        .I1(\tw_out_internal_DP_reg[31]_0 [10]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [10]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_8__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [9]),
        .I1(\tw_out_internal_DP_reg[31]_0 [9]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [9]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_9__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [8]),
        .I1(\tw_out_internal_DP_reg[31]_0 [8]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [8]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_10__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [22]),
        .I1(\tw_out_internal_DP_reg[31]_0 [22]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [22]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_11__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [21]),
        .I1(\tw_out_internal_DP_reg[31]_0 [21]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [21]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_12__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [20]),
        .I1(\tw_out_internal_DP_reg[31]_0 [20]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [20]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_13__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [19]),
        .I1(\tw_out_internal_DP_reg[31]_0 [19]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [19]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_14__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [18]),
        .I1(\tw_out_internal_DP_reg[31]_0 [18]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [18]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_15__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [17]),
        .I1(\tw_out_internal_DP_reg[31]_0 [17]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [17]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_1__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [31]),
        .I1(\tw_out_internal_DP_reg[31]_0 [31]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [31]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_2__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [30]),
        .I1(\tw_out_internal_DP_reg[31]_0 [30]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [30]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_3__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [29]),
        .I1(\tw_out_internal_DP_reg[31]_0 [29]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [29]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_4__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [28]),
        .I1(\tw_out_internal_DP_reg[31]_0 [28]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [28]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_5__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [27]),
        .I1(\tw_out_internal_DP_reg[31]_0 [27]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [27]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_6__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [26]),
        .I1(\tw_out_internal_DP_reg[31]_0 [26]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [26]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [9]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_7__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [25]),
        .I1(\tw_out_internal_DP_reg[31]_0 [25]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [25]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_8__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [24]),
        .I1(\tw_out_internal_DP_reg[31]_0 [24]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [24]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_9__0 
       (.I0(\genblk3[0].genblk1[1].p_product_reg[1] [23]),
        .I1(\tw_out_internal_DP_reg[31]_0 [23]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 [23]),
        .I3(forward_reg),
        .I4(ntt_opcode),
        .O(\genblk1[0].bf_c_reg[0][31] [6]));
  FDSE \omega_c_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\omega_c_reg[31]_0 [0]),
        .S(SR));
  FDRE \omega_c_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(\omega_c_reg[31]_0 [10]),
        .R(SR));
  FDRE \omega_c_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(\omega_c_reg[31]_0 [11]),
        .R(SR));
  FDRE \omega_c_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(\omega_c_reg[31]_0 [12]),
        .R(SR));
  FDRE \omega_c_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(\omega_c_reg[31]_0 [13]),
        .R(SR));
  FDRE \omega_c_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(\omega_c_reg[31]_0 [14]),
        .R(SR));
  FDRE \omega_c_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(\omega_c_reg[31]_0 [15]),
        .R(SR));
  FDRE \omega_c_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(\omega_c_reg[31]_0 [16]),
        .R(SR));
  FDRE \omega_c_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(\omega_c_reg[31]_0 [17]),
        .R(SR));
  FDRE \omega_c_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(\omega_c_reg[31]_0 [18]),
        .R(SR));
  FDRE \omega_c_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(\omega_c_reg[31]_0 [19]),
        .R(SR));
  FDRE \omega_c_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\omega_c_reg[31]_0 [1]),
        .R(SR));
  FDRE \omega_c_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(\omega_c_reg[31]_0 [20]),
        .R(SR));
  FDRE \omega_c_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(\omega_c_reg[31]_0 [21]),
        .R(SR));
  FDRE \omega_c_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(\omega_c_reg[31]_0 [22]),
        .R(SR));
  FDRE \omega_c_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(\omega_c_reg[31]_0 [23]),
        .R(SR));
  FDRE \omega_c_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(\omega_c_reg[31]_0 [24]),
        .R(SR));
  FDRE \omega_c_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(\omega_c_reg[31]_0 [25]),
        .R(SR));
  FDRE \omega_c_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(\omega_c_reg[31]_0 [26]),
        .R(SR));
  FDRE \omega_c_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(\omega_c_reg[31]_0 [27]),
        .R(SR));
  FDRE \omega_c_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(\omega_c_reg[31]_0 [28]),
        .R(SR));
  FDRE \omega_c_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(\omega_c_reg[31]_0 [29]),
        .R(SR));
  FDRE \omega_c_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\omega_c_reg[31]_0 [2]),
        .R(SR));
  FDRE \omega_c_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(\omega_c_reg[31]_0 [30]),
        .R(SR));
  FDRE \omega_c_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(\omega_c_reg[31]_0 [31]),
        .R(SR));
  FDRE \omega_c_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\omega_c_reg[31]_0 [3]),
        .R(SR));
  FDRE \omega_c_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\omega_c_reg[31]_0 [4]),
        .R(SR));
  FDRE \omega_c_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\omega_c_reg[31]_0 [5]),
        .R(SR));
  FDRE \omega_c_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\omega_c_reg[31]_0 [6]),
        .R(SR));
  FDRE \omega_c_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\omega_c_reg[31]_0 [7]),
        .R(SR));
  FDRE \omega_c_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(\omega_c_reg[31]_0 [8]),
        .R(SR));
  FDRE \omega_c_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(\omega_c_reg[31]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s_i[0]_i_1__0 
       (.I0(s_i[0]),
        .O(\s_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_i[1]_i_1__0 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .O(\s_i[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4CCC)) 
    \s_i[2]_i_1 
       (.I0(s_i[2]),
        .I1(stage_done_initial),
        .I2(s_i[1]),
        .I3(s_i[0]),
        .O(s_i0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_i[2]_i_2__0 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .I2(s_i[2]),
        .O(\s_i[2]_i_2__0_n_0 ));
  FDRE \s_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[0]_i_1__0_n_0 ),
        .Q(s_i[0]),
        .R(SR));
  FDRE \s_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[1]_i_1__0_n_0 ),
        .Q(s_i[1]),
        .R(SR));
  FDRE \s_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[2]_i_2__0_n_0 ),
        .Q(s_i[2]),
        .R(SR));
  FDRE \tmp_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[2]_0 [1]),
        .Q(\tmp_i_reg[2]_0 [0]),
        .R(SR));
  FDRE \tmp_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[2]_0 [2]),
        .Q(\tmp_i_reg[2]_0 [1]),
        .R(SR));
  FDRE \tmp_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[3]),
        .Q(\tmp_i_reg[2]_0 [2]),
        .R(SR));
  FDRE \tmp_i_reg[3] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[4]),
        .Q(tmp_i[3]),
        .R(SR));
  FDRE \tmp_i_reg[4] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[5]),
        .Q(tmp_i[4]),
        .R(SR));
  FDRE \tmp_i_reg[5] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[6]),
        .Q(tmp_i[5]),
        .R(SR));
  FDRE \tmp_i_reg[6] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[7]),
        .Q(tmp_i[6]),
        .R(SR));
  FDSE \tmp_i_reg[7] 
       (.C(clk),
        .CE(s_i0),
        .D(1'b0),
        .Q(tmp_i[7]),
        .S(SR));
  FDRE \tw_out_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [0]),
        .Q(\tw_out_internal_DP_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [10]),
        .Q(\tw_out_internal_DP_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [11]),
        .Q(\tw_out_internal_DP_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [12]),
        .Q(\tw_out_internal_DP_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [13]),
        .Q(\tw_out_internal_DP_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [14]),
        .Q(\tw_out_internal_DP_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [15]),
        .Q(\tw_out_internal_DP_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [16]),
        .Q(\tw_out_internal_DP_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [17]),
        .Q(\tw_out_internal_DP_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [18]),
        .Q(\tw_out_internal_DP_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [19]),
        .Q(\tw_out_internal_DP_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [1]),
        .Q(\tw_out_internal_DP_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [20]),
        .Q(\tw_out_internal_DP_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [21]),
        .Q(\tw_out_internal_DP_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [22]),
        .Q(\tw_out_internal_DP_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [23]),
        .Q(\tw_out_internal_DP_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [24]),
        .Q(\tw_out_internal_DP_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [25]),
        .Q(\tw_out_internal_DP_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [26]),
        .Q(\tw_out_internal_DP_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [27]),
        .Q(\tw_out_internal_DP_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [28]),
        .Q(\tw_out_internal_DP_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [29]),
        .Q(\tw_out_internal_DP_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [2]),
        .Q(\tw_out_internal_DP_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [30]),
        .Q(\tw_out_internal_DP_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [31]),
        .Q(\tw_out_internal_DP_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [3]),
        .Q(\tw_out_internal_DP_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [4]),
        .Q(\tw_out_internal_DP_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [5]),
        .Q(\tw_out_internal_DP_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [6]),
        .Q(\tw_out_internal_DP_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [7]),
        .Q(\tw_out_internal_DP_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [8]),
        .Q(\tw_out_internal_DP_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_inv[0]_31 [9]),
        .Q(\tw_out_internal_DP_reg[31]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0 tw_rom
       (.D(D),
        .Q({tw_rom_addr_reg,Q}),
        .clk(clk));
  LUT4 #(
    .INIT(16'hF606)) 
    \tw_rom_addr[1]_i_1 
       (.I0(tw_rom_addr_reg[1]),
        .I1(Q),
        .I2(SR),
        .I3(\tw_rom_addr_reg[6]_0 [0]),
        .O(p_0_in__2[1]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \tw_rom_addr[2]_i_1 
       (.I0(tw_rom_addr_reg[2]),
        .I1(tw_rom_addr_reg[1]),
        .I2(Q),
        .I3(SR),
        .I4(\tw_rom_addr_reg[6]_0 [1]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \tw_rom_addr[3]_i_1 
       (.I0(tw_rom_addr_reg[3]),
        .I1(tw_rom_addr_reg[2]),
        .I2(Q),
        .I3(tw_rom_addr_reg[1]),
        .I4(SR),
        .I5(\tw_rom_addr_reg[6]_0 [2]),
        .O(p_0_in__2[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \tw_rom_addr[4]_i_1 
       (.I0(tw_rom_addr_reg[4]),
        .I1(\tw_rom_addr[4]_i_2__0_n_0 ),
        .I2(SR),
        .I3(\tw_rom_addr_reg[6]_0 [3]),
        .O(p_0_in__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tw_rom_addr[4]_i_2__0 
       (.I0(tw_rom_addr_reg[3]),
        .I1(tw_rom_addr_reg[1]),
        .I2(Q),
        .I3(tw_rom_addr_reg[2]),
        .O(\tw_rom_addr[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \tw_rom_addr[5]_i_1 
       (.I0(tw_rom_addr_reg[5]),
        .I1(\tw_rom_addr[6]_i_6__0_n_0 ),
        .I2(SR),
        .I3(\tw_rom_addr_reg[6]_0 [4]),
        .O(p_0_in__2[5]));
  LUT5 #(
    .INIT(32'hFFA600A6)) 
    \tw_rom_addr[6]_i_2 
       (.I0(tw_rom_addr_reg[6]),
        .I1(tw_rom_addr_reg[5]),
        .I2(\tw_rom_addr[6]_i_6__0_n_0 ),
        .I3(SR),
        .I4(\tw_rom_addr_reg[6]_0 [5]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tw_rom_addr[6]_i_6__0 
       (.I0(tw_rom_addr_reg[2]),
        .I1(Q),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[3]),
        .I4(tw_rom_addr_reg[4]),
        .O(\tw_rom_addr[6]_i_6__0_n_0 ));
  FDRE \tw_rom_addr_reg[0] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(\tw_rom_addr_reg[0]_2 ),
        .Q(Q),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[1] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(p_0_in__2[1]),
        .Q(tw_rom_addr_reg[1]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[2] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(p_0_in__2[2]),
        .Q(tw_rom_addr_reg[2]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[3] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(p_0_in__2[3]),
        .Q(tw_rom_addr_reg[3]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[4] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(p_0_in__2[4]),
        .Q(tw_rom_addr_reg[4]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[5] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(p_0_in__2[5]),
        .Q(tw_rom_addr_reg[5]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[6] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[0]_1 ),
        .D(p_0_in__2[6]),
        .Q(tw_rom_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5 update_mult_delay
       (.D(\modmult_a_inv[0]_31 ),
        .\DELAY_BLOCK[1].shift_array_reg[2][0]_0 (\DELAY_BLOCK[1].shift_array_reg[2][0] ),
        .Q({tmp_i,\tmp_i_reg[2]_0 }),
        .clk(clk),
        .\i_i_reg[5] (\i_i_reg[5] ),
        .\tmp_i_reg[6] (\tmp_i_reg[6]_0 ),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31] (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_1 ),
        .\tw_out_internal_DP_reg[31]_1 (D),
        .\tw_rom_addr[6]_i_4__0_0 (\tw_rom_addr[6]_i_4__0 ),
        .\tw_rom_addr_reg[0] (\tw_rom_addr_reg[0]_0 ),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub
   (D,
    Q,
    \msub_res_reg_reg[31] ,
    \msub_res_reg_reg[31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    DI,
    S,
    \msub_reg_reg[7] ,
    \msub_reg_reg[7]_0 ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[11]_0 ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[15]_0 ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[19]_0 ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[23]_0 ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[27]_0 ,
    \msub_reg_reg[31] ,
    \msub_reg_reg[31]_0 ,
    \genblk8[0].q_reg ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \y_reg[3]_0 ,
    \y_reg[11]_0 ,
    \y_reg[15]_0 ,
    \y_reg[19]_0 ,
    \y_reg[23]_0 ,
    \y_reg[27]_0 ,
    \y_reg[31]_0 ,
    \madd_reg_reg[32] ,
    clk,
    \madd_reg_reg[31] );
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\msub_res_reg_reg[31] ;
  output [31:0]\msub_res_reg_reg[31]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[7]_0 ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[11]_0 ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[15]_0 ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[19]_0 ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[23]_0 ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[27]_0 ;
  input [3:0]\msub_reg_reg[31] ;
  input [3:0]\msub_reg_reg[31]_0 ;
  input [22:0]\genblk8[0].q_reg ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [0:0]\y_reg[3]_0 ;
  input [3:0]\y_reg[11]_0 ;
  input [3:0]\y_reg[15]_0 ;
  input [3:0]\y_reg[19]_0 ;
  input [3:0]\y_reg[23]_0 ;
  input [3:0]\y_reg[27]_0 ;
  input [2:0]\y_reg[31]_0 ;
  input [32:0]\madd_reg_reg[32] ;
  input clk;
  input [31:0]\madd_reg_reg[31] ;

  wire [31:0]D;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire clk;
  wire [22:0]\genblk8[0].q_reg ;
  wire [31:0]\madd_reg_reg[31] ;
  wire [32:0]\madd_reg_reg[32] ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[11]_0 ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[15]_0 ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[19]_0 ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[23]_0 ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[27]_0 ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[31]_0 ;
  wire [3:0]\msub_reg_reg[7] ;
  wire [3:0]\msub_reg_reg[7]_0 ;
  wire [31:0]\msub_res_reg_reg[31] ;
  wire [31:0]\msub_res_reg_reg[31]_0 ;
  wire [3:0]\y_reg[11] ;
  wire [3:0]\y_reg[11]_0 ;
  wire [3:0]\y_reg[15] ;
  wire [3:0]\y_reg[15]_0 ;
  wire [3:0]\y_reg[19] ;
  wire [3:0]\y_reg[19]_0 ;
  wire [3:0]\y_reg[23] ;
  wire [3:0]\y_reg[23]_0 ;
  wire [3:0]\y_reg[27] ;
  wire [3:0]\y_reg[27]_0 ;
  wire [2:0]\y_reg[31] ;
  wire [2:0]\y_reg[31]_0 ;
  wire [0:0]\y_reg[3] ;
  wire [0:0]\y_reg[3]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd modadd_i
       (.D(D),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\madd_reg_reg[11]_0 (\msub_reg_reg[11] ),
        .\madd_reg_reg[15]_0 (\msub_reg_reg[15] ),
        .\madd_reg_reg[19]_0 (\msub_reg_reg[19] ),
        .\madd_reg_reg[23]_0 (\msub_reg_reg[23] ),
        .\madd_reg_reg[27]_0 (\msub_reg_reg[27] ),
        .\madd_reg_reg[31]_0 (\madd_reg_reg[31] ),
        .\madd_reg_reg[31]_1 (\msub_reg_reg[31] ),
        .\madd_reg_reg[32]_0 (\madd_reg_reg[32] ),
        .\madd_reg_reg[7]_0 (\msub_reg_reg[7] ),
        .\y_reg[11] (\y_reg[11] ),
        .\y_reg[15] (\y_reg[15] ),
        .\y_reg[19] (\y_reg[19] ),
        .\y_reg[23] (\y_reg[23] ),
        .\y_reg[27] (\y_reg[27] ),
        .\y_reg[31] (\y_reg[31] ),
        .\y_reg[3] (\y_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub modsub_i
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\msub_reg_reg[11]_0 (\msub_reg_reg[11] ),
        .\msub_reg_reg[11]_1 (\msub_reg_reg[11]_0 ),
        .\msub_reg_reg[15]_0 (\msub_reg_reg[15] ),
        .\msub_reg_reg[15]_1 (\msub_reg_reg[15]_0 ),
        .\msub_reg_reg[19]_0 (\msub_reg_reg[19] ),
        .\msub_reg_reg[19]_1 (\msub_reg_reg[19]_0 ),
        .\msub_reg_reg[23]_0 (\msub_reg_reg[23] ),
        .\msub_reg_reg[23]_1 (\msub_reg_reg[23]_0 ),
        .\msub_reg_reg[27]_0 (\msub_reg_reg[27] ),
        .\msub_reg_reg[27]_1 (\msub_reg_reg[27]_0 ),
        .\msub_reg_reg[31]_0 (\msub_reg_reg[31] ),
        .\msub_reg_reg[31]_1 (\msub_reg_reg[31]_0 ),
        .\msub_reg_reg[7]_0 (\msub_reg_reg[7] ),
        .\msub_reg_reg[7]_1 (\msub_reg_reg[7]_0 ),
        .\msub_res_reg_reg[31]_0 (\msub_res_reg_reg[31] ),
        .\msub_res_reg_reg[31]_1 (\msub_res_reg_reg[31]_0 ),
        .\y_reg[11] (\y_reg[11]_0 ),
        .\y_reg[15] (\y_reg[15]_0 ),
        .\y_reg[19] (\y_reg[19]_0 ),
        .\y_reg[23] (\y_reg[23]_0 ),
        .\y_reg[27] (\y_reg[27]_0 ),
        .\y_reg[31] (\y_reg[31]_0 ),
        .\y_reg[3] (\y_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul
   (\DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    DI,
    S,
    \B_reg[31] ,
    \B_reg[7] ,
    \B_reg[11] ,
    \B_reg[15] ,
    \B_reg[19] ,
    \B_reg[23] ,
    \B_reg[27] ,
    \B_reg[31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][30] ,
    \DELAY_BLOCK[12].shift_array_reg[13][29] ,
    \DELAY_BLOCK[12].shift_array_reg[13][28] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][26] ,
    \DELAY_BLOCK[12].shift_array_reg[13][25] ,
    \DELAY_BLOCK[12].shift_array_reg[13][24] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][22] ,
    \DELAY_BLOCK[12].shift_array_reg[13][21] ,
    \DELAY_BLOCK[12].shift_array_reg[13][20] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][18] ,
    \DELAY_BLOCK[12].shift_array_reg[13][17] ,
    \DELAY_BLOCK[12].shift_array_reg[13][16] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][14] ,
    \DELAY_BLOCK[12].shift_array_reg[13][13] ,
    \DELAY_BLOCK[12].shift_array_reg[13][12] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][10] ,
    \DELAY_BLOCK[12].shift_array_reg[13][9] ,
    \DELAY_BLOCK[12].shift_array_reg[13][8] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][6] ,
    \DELAY_BLOCK[12].shift_array_reg[13][5] ,
    \DELAY_BLOCK[12].shift_array_reg[13][4] ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][2] ,
    \DELAY_BLOCK[12].shift_array_reg[13][1] ,
    \DELAY_BLOCK[12].shift_array_reg[13][0] ,
    Q,
    A,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    B,
    \genblk8[0].q_reg ,
    \madd_reg_reg[3] ,
    \madd_reg_reg[7] ,
    \madd_reg_reg[11] ,
    \madd_reg_reg[15] ,
    \madd_reg_reg[19] ,
    \madd_reg_reg[23] ,
    \madd_reg_reg[27] ,
    \madd_reg_reg[31] );
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]DI;
  output [3:0]S;
  output [31:0]\B_reg[31] ;
  output [3:0]\B_reg[7] ;
  output [3:0]\B_reg[11] ;
  output [3:0]\B_reg[15] ;
  output [3:0]\B_reg[19] ;
  output [3:0]\B_reg[23] ;
  output [3:0]\B_reg[27] ;
  output [3:0]\B_reg[31]_0 ;
  output [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  input [22:0]Q;
  input [16:0]A;
  input [23:0]\genblk3[0].genblk1[0].p_product_reg[0] ;
  input [14:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [7:0]B;
  input [31:0]\genblk8[0].q_reg ;
  input [3:0]\madd_reg_reg[3] ;
  input [3:0]\madd_reg_reg[7] ;
  input [3:0]\madd_reg_reg[11] ;
  input [3:0]\madd_reg_reg[15] ;
  input [3:0]\madd_reg_reg[19] ;
  input [3:0]\madd_reg_reg[23] ;
  input [3:0]\madd_reg_reg[27] ;
  input [3:0]\madd_reg_reg[31] ;

  wire [16:0]A;
  wire [7:0]B;
  wire [3:0]\B_reg[11] ;
  wire [3:0]\B_reg[15] ;
  wire [3:0]\B_reg[19] ;
  wire [3:0]\B_reg[23] ;
  wire [3:0]\B_reg[27] ;
  wire [31:0]\B_reg[31] ;
  wire [3:0]\B_reg[31]_0 ;
  wire [3:0]\B_reg[7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  wire [3:0]DI;
  wire [22:0]Q;
  wire [3:0]S;
  wire [54:22]T2H;
  wire clk;
  wire [23:0]\genblk3[0].genblk1[0].p_product_reg[0] ;
  wire [14:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk8[0].q_reg ;
  wire intmul_i_n_0;
  wire intmul_i_n_1;
  wire intmul_i_n_10;
  wire intmul_i_n_11;
  wire intmul_i_n_12;
  wire intmul_i_n_13;
  wire intmul_i_n_2;
  wire intmul_i_n_22;
  wire intmul_i_n_24;
  wire intmul_i_n_25;
  wire intmul_i_n_26;
  wire intmul_i_n_27;
  wire intmul_i_n_28;
  wire intmul_i_n_29;
  wire intmul_i_n_3;
  wire intmul_i_n_30;
  wire intmul_i_n_31;
  wire intmul_i_n_4;
  wire intmul_i_n_5;
  wire intmul_i_n_6;
  wire intmul_i_n_7;
  wire intmul_i_n_8;
  wire intmul_i_n_9;
  wire [3:0]\madd_reg_reg[11] ;
  wire [3:0]\madd_reg_reg[15] ;
  wire [3:0]\madd_reg_reg[19] ;
  wire [3:0]\madd_reg_reg[23] ;
  wire [3:0]\madd_reg_reg[27] ;
  wire [3:0]\madd_reg_reg[31] ;
  wire [3:0]\madd_reg_reg[3] ;
  wire [3:0]\madd_reg_reg[7] ;
  wire [8:8]\mr/genblk1[0].wsu/T2 ;
  wire p_0_in34_in;
  wire p_0_in38_in;
  wire p_0_in42_in;
  wire p_0_in46_in;
  wire p_0_in50_in;
  wire p_0_in54_in;
  wire p_0_in58_in;
  wire p_0_in62_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10 a_sr_i
       (.\DELAY_BLOCK[12].shift_array_reg[13][0]_0 (\DELAY_BLOCK[12].shift_array_reg[13][0] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][10]_0 (\DELAY_BLOCK[12].shift_array_reg[13][10] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_0 (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_1 (\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][12]_0 (\DELAY_BLOCK[12].shift_array_reg[13][12] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][13]_0 (\DELAY_BLOCK[12].shift_array_reg[13][13] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][14]_0 (\DELAY_BLOCK[12].shift_array_reg[13][14] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_0 (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_1 (\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][16]_0 (\DELAY_BLOCK[12].shift_array_reg[13][16] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][17]_0 (\DELAY_BLOCK[12].shift_array_reg[13][17] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][18]_0 (\DELAY_BLOCK[12].shift_array_reg[13][18] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_0 (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_1 (\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][1]_0 (\DELAY_BLOCK[12].shift_array_reg[13][1] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][20]_0 (\DELAY_BLOCK[12].shift_array_reg[13][20] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][21]_0 (\DELAY_BLOCK[12].shift_array_reg[13][21] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][22]_0 (\DELAY_BLOCK[12].shift_array_reg[13][22] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_0 (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_1 (\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][24]_0 (\DELAY_BLOCK[12].shift_array_reg[13][24] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][25]_0 (\DELAY_BLOCK[12].shift_array_reg[13][25] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][26]_0 (\DELAY_BLOCK[12].shift_array_reg[13][26] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_0 (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_1 (\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][28]_0 (\DELAY_BLOCK[12].shift_array_reg[13][28] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][29]_0 (\DELAY_BLOCK[12].shift_array_reg[13][29] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][2]_0 (\DELAY_BLOCK[12].shift_array_reg[13][2] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][30]_0 (\DELAY_BLOCK[12].shift_array_reg[13][30] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_0 (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_1 (\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_2 (\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3]_0 (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][4]_0 (\DELAY_BLOCK[12].shift_array_reg[13][4] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][5]_0 (\DELAY_BLOCK[12].shift_array_reg[13][5] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][6]_0 (\DELAY_BLOCK[12].shift_array_reg[13][6] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_0 (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_1 (\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][8]_0 (\DELAY_BLOCK[12].shift_array_reg[13][8] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][9]_0 (\DELAY_BLOCK[12].shift_array_reg[13][9] ),
        .DI(DI),
        .clk(clk),
        .\madd_reg_reg[11] (\madd_reg_reg[11] ),
        .\madd_reg_reg[15] (\madd_reg_reg[15] ),
        .\madd_reg_reg[19] (\madd_reg_reg[19] ),
        .\madd_reg_reg[23] (\madd_reg_reg[23] ),
        .\madd_reg_reg[27] (\madd_reg_reg[27] ),
        .\madd_reg_reg[31] (\madd_reg_reg[31] ),
        .\madd_reg_reg[3] (\madd_reg_reg[3] ),
        .\madd_reg_reg[7] (\madd_reg_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4 intmul_i
       (.A(A),
        .B(B),
        .\D_reg[8]_0 (intmul_i_n_22),
        .\D_reg[8]_1 ({\mr/genblk1[0].wsu/T2 ,intmul_i_n_24,intmul_i_n_25,intmul_i_n_26,intmul_i_n_27,intmul_i_n_28,intmul_i_n_29,intmul_i_n_30,intmul_i_n_31}),
        .P({p_0_in62_in,p_0_in58_in,p_0_in54_in,p_0_in50_in,p_0_in46_in,p_0_in42_in,p_0_in38_in,p_0_in34_in}),
        .Q(T2H),
        .clk(clk),
        .\genblk3[0].genblk1[0].p_product_reg[0]_0 (\genblk3[0].genblk1[0].p_product_reg[0] ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\low_add_reg[17]_0 (intmul_i_n_13),
        .\low_add_reg[18]_0 (intmul_i_n_12),
        .\low_add_reg[19]_0 (intmul_i_n_11),
        .\low_add_reg[20]_0 (intmul_i_n_10),
        .\low_add_reg[21]_0 (intmul_i_n_9),
        .\low_add_reg[22]_0 (intmul_i_n_8),
        .\low_add_reg[23]_0 (intmul_i_n_7),
        .\low_add_reg[24]_0 (intmul_i_n_6),
        .\low_add_reg[25]_0 (intmul_i_n_5),
        .\low_add_reg[26]_0 (intmul_i_n_4),
        .\low_add_reg[27]_0 (intmul_i_n_3),
        .\low_add_reg[28]_0 (intmul_i_n_2),
        .\low_add_reg[29]_0 (intmul_i_n_1),
        .\low_add_reg[30]_0 (intmul_i_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5 modred_i
       (.\B_reg[11] (\B_reg[11] ),
        .\B_reg[15] (\B_reg[15] ),
        .\B_reg[19] (\B_reg[19] ),
        .\B_reg[23] (\B_reg[23] ),
        .\B_reg[27] (\B_reg[27] ),
        .\B_reg[31] (\B_reg[31] ),
        .\B_reg[31]_0 (\B_reg[31]_0 ),
        .\B_reg[7] (\B_reg[7] ),
        .D(T2H),
        .DI(DI),
        .P({p_0_in62_in,p_0_in58_in,p_0_in54_in,p_0_in50_in,p_0_in46_in,p_0_in42_in,p_0_in38_in,p_0_in34_in}),
        .Q(Q),
        .S(S),
        .\T2H_reg_reg[1][10] (intmul_i_n_11),
        .\T2H_reg_reg[1][11] (intmul_i_n_10),
        .\T2H_reg_reg[1][12] (intmul_i_n_9),
        .\T2H_reg_reg[1][13] (intmul_i_n_8),
        .\T2H_reg_reg[1][14] (intmul_i_n_7),
        .\T2H_reg_reg[1][15] (intmul_i_n_6),
        .\T2H_reg_reg[1][16] (intmul_i_n_5),
        .\T2H_reg_reg[1][17] (intmul_i_n_4),
        .\T2H_reg_reg[1][18] (intmul_i_n_3),
        .\T2H_reg_reg[1][19] (intmul_i_n_2),
        .\T2H_reg_reg[1][20] (intmul_i_n_1),
        .\T2H_reg_reg[1][21] (intmul_i_n_0),
        .\T2H_reg_reg[1][8] (intmul_i_n_13),
        .\T2H_reg_reg[1][9] (intmul_i_n_12),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (intmul_i_n_22),
        .\m_delay_reg[0]_0 ({\mr/genblk1[0].wsu/T2 ,intmul_i_n_24,intmul_i_n_25,intmul_i_n_26,intmul_i_n_27,intmul_i_n_28,intmul_i_n_29,intmul_i_n_30,intmul_i_n_31}),
        .\msub_reg_reg[11] (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\msub_reg_reg[15] (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\msub_reg_reg[19] (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\msub_reg_reg[23] (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\msub_reg_reg[27] (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\msub_reg_reg[31] (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\msub_reg_reg[7] (\DELAY_BLOCK[12].shift_array_reg[13][7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni
   (\y_reg[31] ,
    \y_reg[31]_0 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][30] ,
    \DELAY_BLOCK[12].shift_array_reg[13][29] ,
    \DELAY_BLOCK[12].shift_array_reg[13][28] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][26] ,
    \DELAY_BLOCK[12].shift_array_reg[13][25] ,
    \DELAY_BLOCK[12].shift_array_reg[13][24] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][22] ,
    \DELAY_BLOCK[12].shift_array_reg[13][21] ,
    \DELAY_BLOCK[12].shift_array_reg[13][20] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][18] ,
    \DELAY_BLOCK[12].shift_array_reg[13][17] ,
    \DELAY_BLOCK[12].shift_array_reg[13][16] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][14] ,
    \DELAY_BLOCK[12].shift_array_reg[13][13] ,
    \DELAY_BLOCK[12].shift_array_reg[13][12] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][10] ,
    \DELAY_BLOCK[12].shift_array_reg[13][9] ,
    \DELAY_BLOCK[12].shift_array_reg[13][8] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][6] ,
    \DELAY_BLOCK[12].shift_array_reg[13][5] ,
    \DELAY_BLOCK[12].shift_array_reg[13][4] ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][2] ,
    \DELAY_BLOCK[12].shift_array_reg[13][1] ,
    \DELAY_BLOCK[12].shift_array_reg[13][0] ,
    Q,
    A,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    B,
    dif_by_2_DP_reg_0,
    \genblk8[0].q_reg );
  output [31:0]\y_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  input [22:0]Q;
  input [16:0]A;
  input [23:0]\genblk3[0].genblk1[0].p_product_reg[0] ;
  input [14:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input [7:0]B;
  input dif_by_2_DP_reg_0;
  input [31:0]\genblk8[0].q_reg ;

  wire [16:0]A;
  wire [7:0]B;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  wire [22:0]Q;
  wire btf_addsub_i_n_0;
  wire btf_addsub_i_n_1;
  wire btf_addsub_i_n_10;
  wire btf_addsub_i_n_100;
  wire btf_addsub_i_n_101;
  wire btf_addsub_i_n_102;
  wire btf_addsub_i_n_103;
  wire btf_addsub_i_n_104;
  wire btf_addsub_i_n_105;
  wire btf_addsub_i_n_106;
  wire btf_addsub_i_n_107;
  wire btf_addsub_i_n_108;
  wire btf_addsub_i_n_109;
  wire btf_addsub_i_n_11;
  wire btf_addsub_i_n_110;
  wire btf_addsub_i_n_111;
  wire btf_addsub_i_n_112;
  wire btf_addsub_i_n_113;
  wire btf_addsub_i_n_114;
  wire btf_addsub_i_n_115;
  wire btf_addsub_i_n_116;
  wire btf_addsub_i_n_117;
  wire btf_addsub_i_n_118;
  wire btf_addsub_i_n_119;
  wire btf_addsub_i_n_12;
  wire btf_addsub_i_n_120;
  wire btf_addsub_i_n_121;
  wire btf_addsub_i_n_122;
  wire btf_addsub_i_n_123;
  wire btf_addsub_i_n_124;
  wire btf_addsub_i_n_125;
  wire btf_addsub_i_n_126;
  wire btf_addsub_i_n_127;
  wire btf_addsub_i_n_128;
  wire btf_addsub_i_n_129;
  wire btf_addsub_i_n_13;
  wire btf_addsub_i_n_130;
  wire btf_addsub_i_n_131;
  wire btf_addsub_i_n_132;
  wire btf_addsub_i_n_133;
  wire btf_addsub_i_n_134;
  wire btf_addsub_i_n_135;
  wire btf_addsub_i_n_136;
  wire btf_addsub_i_n_137;
  wire btf_addsub_i_n_138;
  wire btf_addsub_i_n_139;
  wire btf_addsub_i_n_14;
  wire btf_addsub_i_n_140;
  wire btf_addsub_i_n_141;
  wire btf_addsub_i_n_142;
  wire btf_addsub_i_n_143;
  wire btf_addsub_i_n_144;
  wire btf_addsub_i_n_145;
  wire btf_addsub_i_n_146;
  wire btf_addsub_i_n_147;
  wire btf_addsub_i_n_148;
  wire btf_addsub_i_n_149;
  wire btf_addsub_i_n_15;
  wire btf_addsub_i_n_150;
  wire btf_addsub_i_n_151;
  wire btf_addsub_i_n_152;
  wire btf_addsub_i_n_153;
  wire btf_addsub_i_n_154;
  wire btf_addsub_i_n_155;
  wire btf_addsub_i_n_156;
  wire btf_addsub_i_n_157;
  wire btf_addsub_i_n_158;
  wire btf_addsub_i_n_159;
  wire btf_addsub_i_n_16;
  wire btf_addsub_i_n_17;
  wire btf_addsub_i_n_18;
  wire btf_addsub_i_n_19;
  wire btf_addsub_i_n_2;
  wire btf_addsub_i_n_20;
  wire btf_addsub_i_n_21;
  wire btf_addsub_i_n_22;
  wire btf_addsub_i_n_23;
  wire btf_addsub_i_n_24;
  wire btf_addsub_i_n_25;
  wire btf_addsub_i_n_26;
  wire btf_addsub_i_n_27;
  wire btf_addsub_i_n_28;
  wire btf_addsub_i_n_29;
  wire btf_addsub_i_n_3;
  wire btf_addsub_i_n_30;
  wire btf_addsub_i_n_31;
  wire btf_addsub_i_n_32;
  wire btf_addsub_i_n_33;
  wire btf_addsub_i_n_34;
  wire btf_addsub_i_n_35;
  wire btf_addsub_i_n_36;
  wire btf_addsub_i_n_37;
  wire btf_addsub_i_n_38;
  wire btf_addsub_i_n_39;
  wire btf_addsub_i_n_4;
  wire btf_addsub_i_n_40;
  wire btf_addsub_i_n_41;
  wire btf_addsub_i_n_42;
  wire btf_addsub_i_n_43;
  wire btf_addsub_i_n_44;
  wire btf_addsub_i_n_45;
  wire btf_addsub_i_n_46;
  wire btf_addsub_i_n_47;
  wire btf_addsub_i_n_48;
  wire btf_addsub_i_n_49;
  wire btf_addsub_i_n_5;
  wire btf_addsub_i_n_50;
  wire btf_addsub_i_n_51;
  wire btf_addsub_i_n_52;
  wire btf_addsub_i_n_53;
  wire btf_addsub_i_n_54;
  wire btf_addsub_i_n_55;
  wire btf_addsub_i_n_56;
  wire btf_addsub_i_n_57;
  wire btf_addsub_i_n_58;
  wire btf_addsub_i_n_59;
  wire btf_addsub_i_n_6;
  wire btf_addsub_i_n_60;
  wire btf_addsub_i_n_61;
  wire btf_addsub_i_n_62;
  wire btf_addsub_i_n_63;
  wire btf_addsub_i_n_64;
  wire btf_addsub_i_n_65;
  wire btf_addsub_i_n_66;
  wire btf_addsub_i_n_67;
  wire btf_addsub_i_n_68;
  wire btf_addsub_i_n_69;
  wire btf_addsub_i_n_7;
  wire btf_addsub_i_n_70;
  wire btf_addsub_i_n_71;
  wire btf_addsub_i_n_72;
  wire btf_addsub_i_n_73;
  wire btf_addsub_i_n_74;
  wire btf_addsub_i_n_75;
  wire btf_addsub_i_n_76;
  wire btf_addsub_i_n_77;
  wire btf_addsub_i_n_78;
  wire btf_addsub_i_n_79;
  wire btf_addsub_i_n_8;
  wire btf_addsub_i_n_80;
  wire btf_addsub_i_n_81;
  wire btf_addsub_i_n_82;
  wire btf_addsub_i_n_83;
  wire btf_addsub_i_n_84;
  wire btf_addsub_i_n_85;
  wire btf_addsub_i_n_86;
  wire btf_addsub_i_n_87;
  wire btf_addsub_i_n_88;
  wire btf_addsub_i_n_89;
  wire btf_addsub_i_n_9;
  wire btf_addsub_i_n_90;
  wire btf_addsub_i_n_91;
  wire btf_addsub_i_n_92;
  wire btf_addsub_i_n_93;
  wire btf_addsub_i_n_94;
  wire btf_addsub_i_n_95;
  wire btf_addsub_i_n_96;
  wire btf_addsub_i_n_97;
  wire btf_addsub_i_n_98;
  wire btf_addsub_i_n_99;
  wire btf_modmul_i_n_0;
  wire btf_modmul_i_n_1;
  wire btf_modmul_i_n_10;
  wire btf_modmul_i_n_11;
  wire btf_modmul_i_n_12;
  wire btf_modmul_i_n_13;
  wire btf_modmul_i_n_14;
  wire btf_modmul_i_n_15;
  wire btf_modmul_i_n_16;
  wire btf_modmul_i_n_17;
  wire btf_modmul_i_n_18;
  wire btf_modmul_i_n_19;
  wire btf_modmul_i_n_2;
  wire btf_modmul_i_n_20;
  wire btf_modmul_i_n_21;
  wire btf_modmul_i_n_22;
  wire btf_modmul_i_n_23;
  wire btf_modmul_i_n_24;
  wire btf_modmul_i_n_25;
  wire btf_modmul_i_n_26;
  wire btf_modmul_i_n_27;
  wire btf_modmul_i_n_28;
  wire btf_modmul_i_n_29;
  wire btf_modmul_i_n_3;
  wire btf_modmul_i_n_30;
  wire btf_modmul_i_n_31;
  wire btf_modmul_i_n_32;
  wire btf_modmul_i_n_33;
  wire btf_modmul_i_n_34;
  wire btf_modmul_i_n_35;
  wire btf_modmul_i_n_36;
  wire btf_modmul_i_n_37;
  wire btf_modmul_i_n_38;
  wire btf_modmul_i_n_39;
  wire btf_modmul_i_n_4;
  wire btf_modmul_i_n_40;
  wire btf_modmul_i_n_41;
  wire btf_modmul_i_n_42;
  wire btf_modmul_i_n_43;
  wire btf_modmul_i_n_44;
  wire btf_modmul_i_n_45;
  wire btf_modmul_i_n_46;
  wire btf_modmul_i_n_47;
  wire btf_modmul_i_n_48;
  wire btf_modmul_i_n_49;
  wire btf_modmul_i_n_5;
  wire btf_modmul_i_n_50;
  wire btf_modmul_i_n_51;
  wire btf_modmul_i_n_52;
  wire btf_modmul_i_n_53;
  wire btf_modmul_i_n_54;
  wire btf_modmul_i_n_55;
  wire btf_modmul_i_n_56;
  wire btf_modmul_i_n_57;
  wire btf_modmul_i_n_58;
  wire btf_modmul_i_n_59;
  wire btf_modmul_i_n_6;
  wire btf_modmul_i_n_60;
  wire btf_modmul_i_n_61;
  wire btf_modmul_i_n_62;
  wire btf_modmul_i_n_63;
  wire btf_modmul_i_n_64;
  wire btf_modmul_i_n_65;
  wire btf_modmul_i_n_66;
  wire btf_modmul_i_n_67;
  wire btf_modmul_i_n_68;
  wire btf_modmul_i_n_69;
  wire btf_modmul_i_n_7;
  wire btf_modmul_i_n_70;
  wire btf_modmul_i_n_71;
  wire btf_modmul_i_n_72;
  wire btf_modmul_i_n_73;
  wire btf_modmul_i_n_74;
  wire btf_modmul_i_n_75;
  wire btf_modmul_i_n_76;
  wire btf_modmul_i_n_77;
  wire btf_modmul_i_n_78;
  wire btf_modmul_i_n_79;
  wire btf_modmul_i_n_8;
  wire btf_modmul_i_n_80;
  wire btf_modmul_i_n_81;
  wire btf_modmul_i_n_82;
  wire btf_modmul_i_n_83;
  wire btf_modmul_i_n_84;
  wire btf_modmul_i_n_85;
  wire btf_modmul_i_n_86;
  wire btf_modmul_i_n_87;
  wire btf_modmul_i_n_88;
  wire btf_modmul_i_n_89;
  wire btf_modmul_i_n_9;
  wire btf_modmul_i_n_90;
  wire btf_modmul_i_n_91;
  wire btf_modmul_i_n_92;
  wire btf_modmul_i_n_93;
  wire btf_modmul_i_n_94;
  wire btf_modmul_i_n_95;
  wire clk;
  wire dif_by_2_DP;
  wire dif_by_2_DP_reg_0;
  wire [31:0]e_bf_1DP;
  wire [31:0]e_div;
  wire e_divby2_i_n_32;
  wire e_divby2_i_n_33;
  wire e_divby2_i_n_34;
  wire e_divby2_i_n_35;
  wire e_divby2_i_n_36;
  wire e_divby2_i_n_37;
  wire e_divby2_i_n_38;
  wire e_divby2_i_n_39;
  wire e_divby2_i_n_40;
  wire e_divby2_i_n_41;
  wire e_divby2_i_n_42;
  wire e_divby2_i_n_43;
  wire e_divby2_i_n_44;
  wire e_divby2_i_n_45;
  wire e_divby2_i_n_46;
  wire e_divby2_i_n_47;
  wire e_divby2_i_n_48;
  wire e_divby2_i_n_49;
  wire e_divby2_i_n_50;
  wire e_divby2_i_n_51;
  wire e_divby2_i_n_52;
  wire e_divby2_i_n_53;
  wire e_divby2_i_n_54;
  wire e_divby2_i_n_55;
  wire [23:0]\genblk3[0].genblk1[0].p_product_reg[0] ;
  wire [14:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk8[0].q_reg ;
  wire [32:0]madd;
  wire [31:0]o_bf_1DP;
  wire [31:0]o_div;
  wire o_divby2_i_n_32;
  wire o_divby2_i_n_33;
  wire o_divby2_i_n_34;
  wire o_divby2_i_n_35;
  wire o_divby2_i_n_36;
  wire o_divby2_i_n_37;
  wire o_divby2_i_n_38;
  wire o_divby2_i_n_39;
  wire o_divby2_i_n_40;
  wire o_divby2_i_n_41;
  wire o_divby2_i_n_42;
  wire o_divby2_i_n_43;
  wire o_divby2_i_n_44;
  wire o_divby2_i_n_45;
  wire o_divby2_i_n_46;
  wire o_divby2_i_n_47;
  wire o_divby2_i_n_48;
  wire o_divby2_i_n_49;
  wire o_divby2_i_n_50;
  wire o_divby2_i_n_51;
  wire o_divby2_i_n_52;
  wire o_divby2_i_n_53;
  wire o_divby2_i_n_54;
  wire o_divby2_i_n_55;
  wire [31:0]\y_reg[31] ;
  wire [31:0]\y_reg[31]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub btf_addsub_i
       (.D({btf_addsub_i_n_0,btf_addsub_i_n_1,btf_addsub_i_n_2,btf_addsub_i_n_3,btf_addsub_i_n_4,btf_addsub_i_n_5,btf_addsub_i_n_6,btf_addsub_i_n_7,btf_addsub_i_n_8,btf_addsub_i_n_9,btf_addsub_i_n_10,btf_addsub_i_n_11,btf_addsub_i_n_12,btf_addsub_i_n_13,btf_addsub_i_n_14,btf_addsub_i_n_15,btf_addsub_i_n_16,btf_addsub_i_n_17,btf_addsub_i_n_18,btf_addsub_i_n_19,btf_addsub_i_n_20,btf_addsub_i_n_21,btf_addsub_i_n_22,btf_addsub_i_n_23,btf_addsub_i_n_24,btf_addsub_i_n_25,btf_addsub_i_n_26,btf_addsub_i_n_27,btf_addsub_i_n_28,btf_addsub_i_n_29,btf_addsub_i_n_30,btf_addsub_i_n_31}),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] ({btf_addsub_i_n_136,btf_addsub_i_n_137,btf_addsub_i_n_138,btf_addsub_i_n_139}),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] ({btf_addsub_i_n_140,btf_addsub_i_n_141,btf_addsub_i_n_142,btf_addsub_i_n_143}),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] ({btf_addsub_i_n_144,btf_addsub_i_n_145,btf_addsub_i_n_146,btf_addsub_i_n_147}),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] ({btf_addsub_i_n_148,btf_addsub_i_n_149,btf_addsub_i_n_150,btf_addsub_i_n_151}),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] ({btf_addsub_i_n_152,btf_addsub_i_n_153,btf_addsub_i_n_154,btf_addsub_i_n_155}),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] ({btf_addsub_i_n_156,btf_addsub_i_n_157,btf_addsub_i_n_158,btf_addsub_i_n_159}),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] ({btf_addsub_i_n_128,btf_addsub_i_n_129,btf_addsub_i_n_130,btf_addsub_i_n_131}),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] ({btf_addsub_i_n_132,btf_addsub_i_n_133,btf_addsub_i_n_134,btf_addsub_i_n_135}),
        .DI({btf_modmul_i_n_28,btf_modmul_i_n_29,btf_modmul_i_n_30,btf_modmul_i_n_31}),
        .Q({btf_addsub_i_n_32,btf_addsub_i_n_33,btf_addsub_i_n_34,btf_addsub_i_n_35,btf_addsub_i_n_36,btf_addsub_i_n_37,btf_addsub_i_n_38,btf_addsub_i_n_39,btf_addsub_i_n_40,btf_addsub_i_n_41,btf_addsub_i_n_42,btf_addsub_i_n_43,btf_addsub_i_n_44,btf_addsub_i_n_45,btf_addsub_i_n_46,btf_addsub_i_n_47,btf_addsub_i_n_48,btf_addsub_i_n_49,btf_addsub_i_n_50,btf_addsub_i_n_51,btf_addsub_i_n_52,btf_addsub_i_n_53,btf_addsub_i_n_54,btf_addsub_i_n_55,btf_addsub_i_n_56,btf_addsub_i_n_57,btf_addsub_i_n_58,btf_addsub_i_n_59,btf_addsub_i_n_60,btf_addsub_i_n_61,btf_addsub_i_n_62,btf_addsub_i_n_63}),
        .S({btf_modmul_i_n_32,btf_modmul_i_n_33,btf_modmul_i_n_34,btf_modmul_i_n_35}),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [31:9]),
        .\madd_reg_reg[31] ({btf_modmul_i_n_36,btf_modmul_i_n_37,btf_modmul_i_n_38,btf_modmul_i_n_39,btf_modmul_i_n_40,btf_modmul_i_n_41,btf_modmul_i_n_42,btf_modmul_i_n_43,btf_modmul_i_n_44,btf_modmul_i_n_45,btf_modmul_i_n_46,btf_modmul_i_n_47,btf_modmul_i_n_48,btf_modmul_i_n_49,btf_modmul_i_n_50,btf_modmul_i_n_51,btf_modmul_i_n_52,btf_modmul_i_n_53,btf_modmul_i_n_54,btf_modmul_i_n_55,btf_modmul_i_n_56,btf_modmul_i_n_57,btf_modmul_i_n_58,btf_modmul_i_n_59,btf_modmul_i_n_60,btf_modmul_i_n_61,btf_modmul_i_n_62,btf_modmul_i_n_63,btf_modmul_i_n_64,btf_modmul_i_n_65,btf_modmul_i_n_66,btf_modmul_i_n_67}),
        .\madd_reg_reg[32] (madd),
        .\msub_reg_reg[11] ({btf_modmul_i_n_20,btf_modmul_i_n_21,btf_modmul_i_n_22,btf_modmul_i_n_23}),
        .\msub_reg_reg[11]_0 ({btf_modmul_i_n_72,btf_modmul_i_n_73,btf_modmul_i_n_74,btf_modmul_i_n_75}),
        .\msub_reg_reg[15] ({btf_modmul_i_n_16,btf_modmul_i_n_17,btf_modmul_i_n_18,btf_modmul_i_n_19}),
        .\msub_reg_reg[15]_0 ({btf_modmul_i_n_76,btf_modmul_i_n_77,btf_modmul_i_n_78,btf_modmul_i_n_79}),
        .\msub_reg_reg[19] ({btf_modmul_i_n_12,btf_modmul_i_n_13,btf_modmul_i_n_14,btf_modmul_i_n_15}),
        .\msub_reg_reg[19]_0 ({btf_modmul_i_n_80,btf_modmul_i_n_81,btf_modmul_i_n_82,btf_modmul_i_n_83}),
        .\msub_reg_reg[23] ({btf_modmul_i_n_8,btf_modmul_i_n_9,btf_modmul_i_n_10,btf_modmul_i_n_11}),
        .\msub_reg_reg[23]_0 ({btf_modmul_i_n_84,btf_modmul_i_n_85,btf_modmul_i_n_86,btf_modmul_i_n_87}),
        .\msub_reg_reg[27] ({btf_modmul_i_n_4,btf_modmul_i_n_5,btf_modmul_i_n_6,btf_modmul_i_n_7}),
        .\msub_reg_reg[27]_0 ({btf_modmul_i_n_88,btf_modmul_i_n_89,btf_modmul_i_n_90,btf_modmul_i_n_91}),
        .\msub_reg_reg[31] ({btf_modmul_i_n_0,btf_modmul_i_n_1,btf_modmul_i_n_2,btf_modmul_i_n_3}),
        .\msub_reg_reg[31]_0 ({btf_modmul_i_n_92,btf_modmul_i_n_93,btf_modmul_i_n_94,btf_modmul_i_n_95}),
        .\msub_reg_reg[7] ({btf_modmul_i_n_24,btf_modmul_i_n_25,btf_modmul_i_n_26,btf_modmul_i_n_27}),
        .\msub_reg_reg[7]_0 ({btf_modmul_i_n_68,btf_modmul_i_n_69,btf_modmul_i_n_70,btf_modmul_i_n_71}),
        .\msub_res_reg_reg[31] ({btf_addsub_i_n_64,btf_addsub_i_n_65,btf_addsub_i_n_66,btf_addsub_i_n_67,btf_addsub_i_n_68,btf_addsub_i_n_69,btf_addsub_i_n_70,btf_addsub_i_n_71,btf_addsub_i_n_72,btf_addsub_i_n_73,btf_addsub_i_n_74,btf_addsub_i_n_75,btf_addsub_i_n_76,btf_addsub_i_n_77,btf_addsub_i_n_78,btf_addsub_i_n_79,btf_addsub_i_n_80,btf_addsub_i_n_81,btf_addsub_i_n_82,btf_addsub_i_n_83,btf_addsub_i_n_84,btf_addsub_i_n_85,btf_addsub_i_n_86,btf_addsub_i_n_87,btf_addsub_i_n_88,btf_addsub_i_n_89,btf_addsub_i_n_90,btf_addsub_i_n_91,btf_addsub_i_n_92,btf_addsub_i_n_93,btf_addsub_i_n_94,btf_addsub_i_n_95}),
        .\msub_res_reg_reg[31]_0 ({btf_addsub_i_n_96,btf_addsub_i_n_97,btf_addsub_i_n_98,btf_addsub_i_n_99,btf_addsub_i_n_100,btf_addsub_i_n_101,btf_addsub_i_n_102,btf_addsub_i_n_103,btf_addsub_i_n_104,btf_addsub_i_n_105,btf_addsub_i_n_106,btf_addsub_i_n_107,btf_addsub_i_n_108,btf_addsub_i_n_109,btf_addsub_i_n_110,btf_addsub_i_n_111,btf_addsub_i_n_112,btf_addsub_i_n_113,btf_addsub_i_n_114,btf_addsub_i_n_115,btf_addsub_i_n_116,btf_addsub_i_n_117,btf_addsub_i_n_118,btf_addsub_i_n_119,btf_addsub_i_n_120,btf_addsub_i_n_121,btf_addsub_i_n_122,btf_addsub_i_n_123,btf_addsub_i_n_124,btf_addsub_i_n_125,btf_addsub_i_n_126,btf_addsub_i_n_127}),
        .\y_reg[11] ({e_divby2_i_n_33,e_divby2_i_n_34,e_divby2_i_n_35,e_divby2_i_n_36}),
        .\y_reg[11]_0 ({o_divby2_i_n_33,o_divby2_i_n_34,o_divby2_i_n_35,o_divby2_i_n_36}),
        .\y_reg[15] ({e_divby2_i_n_37,e_divby2_i_n_38,e_divby2_i_n_39,e_divby2_i_n_40}),
        .\y_reg[15]_0 ({o_divby2_i_n_37,o_divby2_i_n_38,o_divby2_i_n_39,o_divby2_i_n_40}),
        .\y_reg[19] ({e_divby2_i_n_41,e_divby2_i_n_42,e_divby2_i_n_43,e_divby2_i_n_44}),
        .\y_reg[19]_0 ({o_divby2_i_n_41,o_divby2_i_n_42,o_divby2_i_n_43,o_divby2_i_n_44}),
        .\y_reg[23] ({e_divby2_i_n_45,e_divby2_i_n_46,e_divby2_i_n_47,e_divby2_i_n_48}),
        .\y_reg[23]_0 ({o_divby2_i_n_45,o_divby2_i_n_46,o_divby2_i_n_47,o_divby2_i_n_48}),
        .\y_reg[27] ({e_divby2_i_n_49,e_divby2_i_n_50,e_divby2_i_n_51,e_divby2_i_n_52}),
        .\y_reg[27]_0 ({o_divby2_i_n_49,o_divby2_i_n_50,o_divby2_i_n_51,o_divby2_i_n_52}),
        .\y_reg[31] ({e_divby2_i_n_53,e_divby2_i_n_54,e_divby2_i_n_55}),
        .\y_reg[31]_0 ({o_divby2_i_n_53,o_divby2_i_n_54,o_divby2_i_n_55}),
        .\y_reg[3] (e_divby2_i_n_32),
        .\y_reg[3]_0 (o_divby2_i_n_32));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul btf_modmul_i
       (.A(A),
        .B(B),
        .\B_reg[11] ({btf_modmul_i_n_72,btf_modmul_i_n_73,btf_modmul_i_n_74,btf_modmul_i_n_75}),
        .\B_reg[15] ({btf_modmul_i_n_76,btf_modmul_i_n_77,btf_modmul_i_n_78,btf_modmul_i_n_79}),
        .\B_reg[19] ({btf_modmul_i_n_80,btf_modmul_i_n_81,btf_modmul_i_n_82,btf_modmul_i_n_83}),
        .\B_reg[23] ({btf_modmul_i_n_84,btf_modmul_i_n_85,btf_modmul_i_n_86,btf_modmul_i_n_87}),
        .\B_reg[27] ({btf_modmul_i_n_88,btf_modmul_i_n_89,btf_modmul_i_n_90,btf_modmul_i_n_91}),
        .\B_reg[31] ({btf_modmul_i_n_36,btf_modmul_i_n_37,btf_modmul_i_n_38,btf_modmul_i_n_39,btf_modmul_i_n_40,btf_modmul_i_n_41,btf_modmul_i_n_42,btf_modmul_i_n_43,btf_modmul_i_n_44,btf_modmul_i_n_45,btf_modmul_i_n_46,btf_modmul_i_n_47,btf_modmul_i_n_48,btf_modmul_i_n_49,btf_modmul_i_n_50,btf_modmul_i_n_51,btf_modmul_i_n_52,btf_modmul_i_n_53,btf_modmul_i_n_54,btf_modmul_i_n_55,btf_modmul_i_n_56,btf_modmul_i_n_57,btf_modmul_i_n_58,btf_modmul_i_n_59,btf_modmul_i_n_60,btf_modmul_i_n_61,btf_modmul_i_n_62,btf_modmul_i_n_63,btf_modmul_i_n_64,btf_modmul_i_n_65,btf_modmul_i_n_66,btf_modmul_i_n_67}),
        .\B_reg[31]_0 ({btf_modmul_i_n_92,btf_modmul_i_n_93,btf_modmul_i_n_94,btf_modmul_i_n_95}),
        .\B_reg[7] ({btf_modmul_i_n_68,btf_modmul_i_n_69,btf_modmul_i_n_70,btf_modmul_i_n_71}),
        .\DELAY_BLOCK[12].shift_array_reg[13][0] (\DELAY_BLOCK[12].shift_array_reg[13][0] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][10] (\DELAY_BLOCK[12].shift_array_reg[13][10] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] ({btf_modmul_i_n_20,btf_modmul_i_n_21,btf_modmul_i_n_22,btf_modmul_i_n_23}),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_0 (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][12] (\DELAY_BLOCK[12].shift_array_reg[13][12] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][13] (\DELAY_BLOCK[12].shift_array_reg[13][13] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][14] (\DELAY_BLOCK[12].shift_array_reg[13][14] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] ({btf_modmul_i_n_16,btf_modmul_i_n_17,btf_modmul_i_n_18,btf_modmul_i_n_19}),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_0 (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][16] (\DELAY_BLOCK[12].shift_array_reg[13][16] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][17] (\DELAY_BLOCK[12].shift_array_reg[13][17] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][18] (\DELAY_BLOCK[12].shift_array_reg[13][18] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] ({btf_modmul_i_n_12,btf_modmul_i_n_13,btf_modmul_i_n_14,btf_modmul_i_n_15}),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_0 (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][1] (\DELAY_BLOCK[12].shift_array_reg[13][1] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][20] (\DELAY_BLOCK[12].shift_array_reg[13][20] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][21] (\DELAY_BLOCK[12].shift_array_reg[13][21] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][22] (\DELAY_BLOCK[12].shift_array_reg[13][22] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] ({btf_modmul_i_n_8,btf_modmul_i_n_9,btf_modmul_i_n_10,btf_modmul_i_n_11}),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_0 (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][24] (\DELAY_BLOCK[12].shift_array_reg[13][24] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][25] (\DELAY_BLOCK[12].shift_array_reg[13][25] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][26] (\DELAY_BLOCK[12].shift_array_reg[13][26] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] ({btf_modmul_i_n_4,btf_modmul_i_n_5,btf_modmul_i_n_6,btf_modmul_i_n_7}),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_0 (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][28] (\DELAY_BLOCK[12].shift_array_reg[13][28] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][29] (\DELAY_BLOCK[12].shift_array_reg[13][29] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][2] (\DELAY_BLOCK[12].shift_array_reg[13][2] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][30] (\DELAY_BLOCK[12].shift_array_reg[13][30] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] ({btf_modmul_i_n_0,btf_modmul_i_n_1,btf_modmul_i_n_2,btf_modmul_i_n_3}),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_0 (madd),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_1 (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][4] (\DELAY_BLOCK[12].shift_array_reg[13][4] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][5] (\DELAY_BLOCK[12].shift_array_reg[13][5] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][6] (\DELAY_BLOCK[12].shift_array_reg[13][6] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] ({btf_modmul_i_n_24,btf_modmul_i_n_25,btf_modmul_i_n_26,btf_modmul_i_n_27}),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_0 (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][8] (\DELAY_BLOCK[12].shift_array_reg[13][8] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][9] (\DELAY_BLOCK[12].shift_array_reg[13][9] ),
        .DI({btf_modmul_i_n_28,btf_modmul_i_n_29,btf_modmul_i_n_30,btf_modmul_i_n_31}),
        .Q(Q),
        .S({btf_modmul_i_n_32,btf_modmul_i_n_33,btf_modmul_i_n_34,btf_modmul_i_n_35}),
        .clk(clk),
        .\genblk3[0].genblk1[0].p_product_reg[0] (\genblk3[0].genblk1[0].p_product_reg[0] ),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\madd_reg_reg[11] ({btf_addsub_i_n_136,btf_addsub_i_n_137,btf_addsub_i_n_138,btf_addsub_i_n_139}),
        .\madd_reg_reg[15] ({btf_addsub_i_n_140,btf_addsub_i_n_141,btf_addsub_i_n_142,btf_addsub_i_n_143}),
        .\madd_reg_reg[19] ({btf_addsub_i_n_144,btf_addsub_i_n_145,btf_addsub_i_n_146,btf_addsub_i_n_147}),
        .\madd_reg_reg[23] ({btf_addsub_i_n_148,btf_addsub_i_n_149,btf_addsub_i_n_150,btf_addsub_i_n_151}),
        .\madd_reg_reg[27] ({btf_addsub_i_n_152,btf_addsub_i_n_153,btf_addsub_i_n_154,btf_addsub_i_n_155}),
        .\madd_reg_reg[31] ({btf_addsub_i_n_156,btf_addsub_i_n_157,btf_addsub_i_n_158,btf_addsub_i_n_159}),
        .\madd_reg_reg[3] ({btf_addsub_i_n_128,btf_addsub_i_n_129,btf_addsub_i_n_130,btf_addsub_i_n_131}),
        .\madd_reg_reg[7] ({btf_addsub_i_n_132,btf_addsub_i_n_133,btf_addsub_i_n_134,btf_addsub_i_n_135}));
  FDRE dif_by_2_DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(dif_by_2_DP_reg_0),
        .Q(dif_by_2_DP),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_63),
        .Q(e_bf_1DP[0]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_53),
        .Q(e_bf_1DP[10]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_52),
        .Q(e_bf_1DP[11]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_51),
        .Q(e_bf_1DP[12]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_50),
        .Q(e_bf_1DP[13]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_49),
        .Q(e_bf_1DP[14]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_48),
        .Q(e_bf_1DP[15]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_47),
        .Q(e_bf_1DP[16]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_46),
        .Q(e_bf_1DP[17]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_45),
        .Q(e_bf_1DP[18]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_44),
        .Q(e_bf_1DP[19]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_62),
        .Q(e_bf_1DP[1]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_43),
        .Q(e_bf_1DP[20]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_42),
        .Q(e_bf_1DP[21]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_41),
        .Q(e_bf_1DP[22]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_40),
        .Q(e_bf_1DP[23]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_39),
        .Q(e_bf_1DP[24]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_38),
        .Q(e_bf_1DP[25]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_37),
        .Q(e_bf_1DP[26]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_36),
        .Q(e_bf_1DP[27]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_35),
        .Q(e_bf_1DP[28]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_34),
        .Q(e_bf_1DP[29]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_61),
        .Q(e_bf_1DP[2]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_33),
        .Q(e_bf_1DP[30]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_32),
        .Q(e_bf_1DP[31]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_60),
        .Q(e_bf_1DP[3]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_59),
        .Q(e_bf_1DP[4]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_58),
        .Q(e_bf_1DP[5]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_57),
        .Q(e_bf_1DP[6]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_56),
        .Q(e_bf_1DP[7]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_55),
        .Q(e_bf_1DP[8]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_54),
        .Q(e_bf_1DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2 e_divby2_i
       (.D({btf_addsub_i_n_0,btf_addsub_i_n_1,btf_addsub_i_n_2,btf_addsub_i_n_3,btf_addsub_i_n_4,btf_addsub_i_n_5,btf_addsub_i_n_6,btf_addsub_i_n_7,btf_addsub_i_n_8,btf_addsub_i_n_9,btf_addsub_i_n_10,btf_addsub_i_n_11,btf_addsub_i_n_12,btf_addsub_i_n_13,btf_addsub_i_n_14,btf_addsub_i_n_15,btf_addsub_i_n_16,btf_addsub_i_n_17,btf_addsub_i_n_18,btf_addsub_i_n_19,btf_addsub_i_n_20,btf_addsub_i_n_21,btf_addsub_i_n_22,btf_addsub_i_n_23,btf_addsub_i_n_24,btf_addsub_i_n_25,btf_addsub_i_n_26,btf_addsub_i_n_27,btf_addsub_i_n_28,btf_addsub_i_n_29,btf_addsub_i_n_30,btf_addsub_i_n_31}),
        .Q(e_div),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [31:9]),
        .\madd_res_reg_reg[12] ({e_divby2_i_n_33,e_divby2_i_n_34,e_divby2_i_n_35,e_divby2_i_n_36}),
        .\madd_res_reg_reg[16] ({e_divby2_i_n_37,e_divby2_i_n_38,e_divby2_i_n_39,e_divby2_i_n_40}),
        .\madd_res_reg_reg[1] (e_divby2_i_n_32),
        .\madd_res_reg_reg[20] ({e_divby2_i_n_41,e_divby2_i_n_42,e_divby2_i_n_43,e_divby2_i_n_44}),
        .\madd_res_reg_reg[24] ({e_divby2_i_n_45,e_divby2_i_n_46,e_divby2_i_n_47,e_divby2_i_n_48}),
        .\madd_res_reg_reg[28] ({e_divby2_i_n_49,e_divby2_i_n_50,e_divby2_i_n_51,e_divby2_i_n_52}),
        .\madd_res_reg_reg[31] ({e_divby2_i_n_53,e_divby2_i_n_54,e_divby2_i_n_55}),
        .\y_reg[31]_0 ({btf_addsub_i_n_32,btf_addsub_i_n_33,btf_addsub_i_n_34,btf_addsub_i_n_35,btf_addsub_i_n_36,btf_addsub_i_n_37,btf_addsub_i_n_38,btf_addsub_i_n_39,btf_addsub_i_n_40,btf_addsub_i_n_41,btf_addsub_i_n_42,btf_addsub_i_n_43,btf_addsub_i_n_44,btf_addsub_i_n_45,btf_addsub_i_n_46,btf_addsub_i_n_47,btf_addsub_i_n_48,btf_addsub_i_n_49,btf_addsub_i_n_50,btf_addsub_i_n_51,btf_addsub_i_n_52,btf_addsub_i_n_53,btf_addsub_i_n_54,btf_addsub_i_n_62,btf_addsub_i_n_63}));
  FDRE \o_bf_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_127),
        .Q(o_bf_1DP[0]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_117),
        .Q(o_bf_1DP[10]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_116),
        .Q(o_bf_1DP[11]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_115),
        .Q(o_bf_1DP[12]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_114),
        .Q(o_bf_1DP[13]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_113),
        .Q(o_bf_1DP[14]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_112),
        .Q(o_bf_1DP[15]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_111),
        .Q(o_bf_1DP[16]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_110),
        .Q(o_bf_1DP[17]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_109),
        .Q(o_bf_1DP[18]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_108),
        .Q(o_bf_1DP[19]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_126),
        .Q(o_bf_1DP[1]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_107),
        .Q(o_bf_1DP[20]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_106),
        .Q(o_bf_1DP[21]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_105),
        .Q(o_bf_1DP[22]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_104),
        .Q(o_bf_1DP[23]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_103),
        .Q(o_bf_1DP[24]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_102),
        .Q(o_bf_1DP[25]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_101),
        .Q(o_bf_1DP[26]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_100),
        .Q(o_bf_1DP[27]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_99),
        .Q(o_bf_1DP[28]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_98),
        .Q(o_bf_1DP[29]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_125),
        .Q(o_bf_1DP[2]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_97),
        .Q(o_bf_1DP[30]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_96),
        .Q(o_bf_1DP[31]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_124),
        .Q(o_bf_1DP[3]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_123),
        .Q(o_bf_1DP[4]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_122),
        .Q(o_bf_1DP[5]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_121),
        .Q(o_bf_1DP[6]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_120),
        .Q(o_bf_1DP[7]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_119),
        .Q(o_bf_1DP[8]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_118),
        .Q(o_bf_1DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_3 o_divby2_i
       (.D({btf_addsub_i_n_64,btf_addsub_i_n_65,btf_addsub_i_n_66,btf_addsub_i_n_67,btf_addsub_i_n_68,btf_addsub_i_n_69,btf_addsub_i_n_70,btf_addsub_i_n_71,btf_addsub_i_n_72,btf_addsub_i_n_73,btf_addsub_i_n_74,btf_addsub_i_n_75,btf_addsub_i_n_76,btf_addsub_i_n_77,btf_addsub_i_n_78,btf_addsub_i_n_79,btf_addsub_i_n_80,btf_addsub_i_n_81,btf_addsub_i_n_82,btf_addsub_i_n_83,btf_addsub_i_n_84,btf_addsub_i_n_85,btf_addsub_i_n_86,btf_addsub_i_n_87,btf_addsub_i_n_88,btf_addsub_i_n_89,btf_addsub_i_n_90,btf_addsub_i_n_91,btf_addsub_i_n_92,btf_addsub_i_n_93,btf_addsub_i_n_94,btf_addsub_i_n_95}),
        .Q(o_div),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [31:9]),
        .\msub_res_reg_reg[12] ({o_divby2_i_n_33,o_divby2_i_n_34,o_divby2_i_n_35,o_divby2_i_n_36}),
        .\msub_res_reg_reg[16] ({o_divby2_i_n_37,o_divby2_i_n_38,o_divby2_i_n_39,o_divby2_i_n_40}),
        .\msub_res_reg_reg[1] (o_divby2_i_n_32),
        .\msub_res_reg_reg[20] ({o_divby2_i_n_41,o_divby2_i_n_42,o_divby2_i_n_43,o_divby2_i_n_44}),
        .\msub_res_reg_reg[24] ({o_divby2_i_n_45,o_divby2_i_n_46,o_divby2_i_n_47,o_divby2_i_n_48}),
        .\msub_res_reg_reg[28] ({o_divby2_i_n_49,o_divby2_i_n_50,o_divby2_i_n_51,o_divby2_i_n_52}),
        .\msub_res_reg_reg[31] ({o_divby2_i_n_53,o_divby2_i_n_54,o_divby2_i_n_55}),
        .\y_reg[31]_0 ({btf_addsub_i_n_96,btf_addsub_i_n_97,btf_addsub_i_n_98,btf_addsub_i_n_99,btf_addsub_i_n_100,btf_addsub_i_n_101,btf_addsub_i_n_102,btf_addsub_i_n_103,btf_addsub_i_n_104,btf_addsub_i_n_105,btf_addsub_i_n_106,btf_addsub_i_n_107,btf_addsub_i_n_108,btf_addsub_i_n_109,btf_addsub_i_n_110,btf_addsub_i_n_111,btf_addsub_i_n_112,btf_addsub_i_n_113,btf_addsub_i_n_114,btf_addsub_i_n_115,btf_addsub_i_n_116,btf_addsub_i_n_117,btf_addsub_i_n_118,btf_addsub_i_n_126,btf_addsub_i_n_127}));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1 
       (.I0(e_div[0]),
        .I1(e_bf_1DP[0]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1__0 
       (.I0(o_div[0]),
        .I1(o_bf_1DP[0]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][10]_i_1 
       (.I0(e_div[10]),
        .I1(e_bf_1DP[10]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][10]_i_1__0 
       (.I0(o_div[10]),
        .I1(o_bf_1DP[10]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][11]_i_1 
       (.I0(e_div[11]),
        .I1(e_bf_1DP[11]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][11]_i_1__0 
       (.I0(o_div[11]),
        .I1(o_bf_1DP[11]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][12]_i_1 
       (.I0(e_div[12]),
        .I1(e_bf_1DP[12]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][12]_i_1__0 
       (.I0(o_div[12]),
        .I1(o_bf_1DP[12]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][13]_i_1 
       (.I0(e_div[13]),
        .I1(e_bf_1DP[13]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][13]_i_1__0 
       (.I0(o_div[13]),
        .I1(o_bf_1DP[13]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][14]_i_1 
       (.I0(e_div[14]),
        .I1(e_bf_1DP[14]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][14]_i_1__0 
       (.I0(o_div[14]),
        .I1(o_bf_1DP[14]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][15]_i_1 
       (.I0(e_div[15]),
        .I1(e_bf_1DP[15]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][15]_i_1__0 
       (.I0(o_div[15]),
        .I1(o_bf_1DP[15]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][16]_i_1 
       (.I0(e_div[16]),
        .I1(e_bf_1DP[16]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][16]_i_1__0 
       (.I0(o_div[16]),
        .I1(o_bf_1DP[16]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][17]_i_1 
       (.I0(e_div[17]),
        .I1(e_bf_1DP[17]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][17]_i_1__0 
       (.I0(o_div[17]),
        .I1(o_bf_1DP[17]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][18]_i_1 
       (.I0(e_div[18]),
        .I1(e_bf_1DP[18]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][18]_i_1__0 
       (.I0(o_div[18]),
        .I1(o_bf_1DP[18]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][19]_i_1 
       (.I0(e_div[19]),
        .I1(e_bf_1DP[19]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][19]_i_1__0 
       (.I0(o_div[19]),
        .I1(o_bf_1DP[19]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][1]_i_1 
       (.I0(e_div[1]),
        .I1(e_bf_1DP[1]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][1]_i_1__0 
       (.I0(o_div[1]),
        .I1(o_bf_1DP[1]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][20]_i_1 
       (.I0(e_div[20]),
        .I1(e_bf_1DP[20]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][20]_i_1__0 
       (.I0(o_div[20]),
        .I1(o_bf_1DP[20]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][21]_i_1 
       (.I0(e_div[21]),
        .I1(e_bf_1DP[21]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][21]_i_1__0 
       (.I0(o_div[21]),
        .I1(o_bf_1DP[21]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][22]_i_1 
       (.I0(e_div[22]),
        .I1(e_bf_1DP[22]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][22]_i_1__0 
       (.I0(o_div[22]),
        .I1(o_bf_1DP[22]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][23]_i_1 
       (.I0(e_div[23]),
        .I1(e_bf_1DP[23]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][23]_i_1__0 
       (.I0(o_div[23]),
        .I1(o_bf_1DP[23]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][24]_i_1 
       (.I0(e_div[24]),
        .I1(e_bf_1DP[24]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][24]_i_1__0 
       (.I0(o_div[24]),
        .I1(o_bf_1DP[24]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][25]_i_1 
       (.I0(e_div[25]),
        .I1(e_bf_1DP[25]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][25]_i_1__0 
       (.I0(o_div[25]),
        .I1(o_bf_1DP[25]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][26]_i_1 
       (.I0(e_div[26]),
        .I1(e_bf_1DP[26]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][26]_i_1__0 
       (.I0(o_div[26]),
        .I1(o_bf_1DP[26]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][27]_i_1 
       (.I0(e_div[27]),
        .I1(e_bf_1DP[27]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][27]_i_1__0 
       (.I0(o_div[27]),
        .I1(o_bf_1DP[27]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][28]_i_1 
       (.I0(e_div[28]),
        .I1(e_bf_1DP[28]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][28]_i_1__0 
       (.I0(o_div[28]),
        .I1(o_bf_1DP[28]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][29]_i_1 
       (.I0(e_div[29]),
        .I1(e_bf_1DP[29]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][29]_i_1__0 
       (.I0(o_div[29]),
        .I1(o_bf_1DP[29]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][2]_i_1 
       (.I0(e_div[2]),
        .I1(e_bf_1DP[2]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][2]_i_1__0 
       (.I0(o_div[2]),
        .I1(o_bf_1DP[2]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][30]_i_1 
       (.I0(e_div[30]),
        .I1(e_bf_1DP[30]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][30]_i_1__0 
       (.I0(o_div[30]),
        .I1(o_bf_1DP[30]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][31]_i_1 
       (.I0(e_div[31]),
        .I1(e_bf_1DP[31]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][31]_i_1__0 
       (.I0(o_div[31]),
        .I1(o_bf_1DP[31]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][3]_i_1 
       (.I0(e_div[3]),
        .I1(e_bf_1DP[3]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][3]_i_1__0 
       (.I0(o_div[3]),
        .I1(o_bf_1DP[3]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][4]_i_1 
       (.I0(e_div[4]),
        .I1(e_bf_1DP[4]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][4]_i_1__0 
       (.I0(o_div[4]),
        .I1(o_bf_1DP[4]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][5]_i_1 
       (.I0(e_div[5]),
        .I1(e_bf_1DP[5]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][5]_i_1__0 
       (.I0(o_div[5]),
        .I1(o_bf_1DP[5]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][6]_i_1 
       (.I0(e_div[6]),
        .I1(e_bf_1DP[6]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][6]_i_1__0 
       (.I0(o_div[6]),
        .I1(o_bf_1DP[6]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][7]_i_1 
       (.I0(e_div[7]),
        .I1(e_bf_1DP[7]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][7]_i_1__0 
       (.I0(o_div[7]),
        .I1(o_bf_1DP[7]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][8]_i_1 
       (.I0(e_div[8]),
        .I1(e_bf_1DP[8]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][8]_i_1__0 
       (.I0(o_div[8]),
        .I1(o_bf_1DP[8]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][9]_i_1 
       (.I0(e_div[9]),
        .I1(e_bf_1DP[9]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][9]_i_1__0 
       (.I0(o_div[9]),
        .I1(o_bf_1DP[9]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][0]_i_1 
       (.I0(P[0]),
        .I1(\high_reg[0][17] [0]),
        .I2(P[1]),
        .I3(\high_reg[0][17] [1]),
        .I4(\high_reg[1][9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][10]_i_1 
       (.I0(\high_reg[0][24] [0]),
        .I1(P[10]),
        .I2(\high_reg[0][17] [10]),
        .I3(P[11]),
        .I4(\high_reg[0][17] [11]),
        .I5(\high_reg[0][24] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][11]_i_1 
       (.I0(\high_reg[0][24] [1]),
        .I1(P[11]),
        .I2(\high_reg[0][17] [11]),
        .I3(P[12]),
        .I4(\high_reg[0][17] [12]),
        .I5(\high_reg[0][24] [2]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][12]_i_1 
       (.I0(\high_reg[0][24] [2]),
        .I1(P[12]),
        .I2(\high_reg[0][17] [12]),
        .I3(P[13]),
        .I4(\high_reg[0][17] [13]),
        .I5(\high_reg[0][24] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][13]_i_1 
       (.I0(\high_reg[0][24] [3]),
        .I1(P[13]),
        .I2(\high_reg[0][17] [13]),
        .I3(P[14]),
        .I4(\high_reg[0][17] [14]),
        .I5(\high_reg[0][24] [4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][14]_i_1 
       (.I0(\high_reg[0][24] [4]),
        .I1(P[14]),
        .I2(\high_reg[0][17] [14]),
        .I3(P[15]),
        .I4(\high_reg[0][17] [15]),
        .I5(\high_reg[0][24] [5]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][15]_i_1 
       (.I0(\high_reg[0][24] [5]),
        .I1(P[15]),
        .I2(\high_reg[0][17] [15]),
        .I3(P[16]),
        .I4(\high_reg[0][17] [16]),
        .I5(\high_reg[0][24] [6]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][16]_i_1 
       (.I0(\high_reg[0][24] [6]),
        .I1(P[16]),
        .I2(\high_reg[0][17] [16]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .I5(\high_reg[0][24] [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \high[0][17]_i_1 
       (.I0(\high_reg[0][24] [7]),
        .I1(P[17]),
        .I2(\high_reg[0][17] [17]),
        .I3(P[18]),
        .I4(\high_reg[0][24] [8]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][18]_i_1 
       (.I0(\high_reg[0][24] [8]),
        .I1(P[18]),
        .I2(P[19]),
        .I3(\high_reg[0][24] [9]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][19]_i_1 
       (.I0(\high_reg[0][24] [9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(\high_reg[0][24] [10]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][1]_i_1 
       (.I0(P[1]),
        .I1(\high_reg[0][17] [1]),
        .I2(P[2]),
        .I3(\high_reg[0][17] [2]),
        .I4(\high_reg[1][9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][20]_i_1 
       (.I0(\high_reg[0][24] [10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(\high_reg[0][24] [11]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][21]_i_1 
       (.I0(\high_reg[0][24] [11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(\high_reg[0][24] [12]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][22]_i_1 
       (.I0(\high_reg[0][24] [12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(\high_reg[0][24] [13]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][23]_i_1 
       (.I0(\high_reg[0][24] [13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(\high_reg[0][24] [14]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \high[0][24]_i_1 
       (.I0(\high_reg[0][24] [14]),
        .I1(P[24]),
        .I2(\high_reg[0][24] [15]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][2]_i_1 
       (.I0(P[2]),
        .I1(\high_reg[0][17] [2]),
        .I2(P[3]),
        .I3(\high_reg[0][17] [3]),
        .I4(\high_reg[1][9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][3]_i_1 
       (.I0(P[3]),
        .I1(\high_reg[0][17] [3]),
        .I2(P[4]),
        .I3(\high_reg[0][17] [4]),
        .I4(\high_reg[1][9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][4]_i_1 
       (.I0(P[4]),
        .I1(\high_reg[0][17] [4]),
        .I2(P[5]),
        .I3(\high_reg[0][17] [5]),
        .I4(\high_reg[1][9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][5]_i_1 
       (.I0(P[5]),
        .I1(\high_reg[0][17] [5]),
        .I2(P[6]),
        .I3(\high_reg[0][17] [6]),
        .I4(\high_reg[1][9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][6]_i_1 
       (.I0(P[6]),
        .I1(\high_reg[0][17] [6]),
        .I2(P[7]),
        .I3(\high_reg[0][17] [7]),
        .I4(\high_reg[1][9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][7]_i_1 
       (.I0(P[7]),
        .I1(\high_reg[0][17] [7]),
        .I2(P[8]),
        .I3(\high_reg[0][17] [8]),
        .I4(\high_reg[1][9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][8]_i_1 
       (.I0(P[8]),
        .I1(\high_reg[0][17] [8]),
        .I2(P[9]),
        .I3(\high_reg[0][17] [9]),
        .I4(\high_reg[1][9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][9]_i_1 
       (.I0(P[9]),
        .I1(\high_reg[0][17] [9]),
        .I2(P[10]),
        .I3(\high_reg[0][17] [10]),
        .I4(\high_reg[0][24] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    \high[1][10]_i_1 
       (.I0(P[10]),
        .I1(\high_reg[0][17] [10]),
        .I2(\high_reg[0][24] [0]),
        .I3(P[9]),
        .I4(\high_reg[0][17] [9]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [9]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][11]_i_1 
       (.I0(P[11]),
        .I1(\high_reg[0][17] [11]),
        .I2(\high_reg[0][24] [1]),
        .I3(\high_reg[0][24] [0]),
        .I4(P[10]),
        .I5(\high_reg[0][17] [10]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [10]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][12]_i_1 
       (.I0(P[12]),
        .I1(\high_reg[0][17] [12]),
        .I2(\high_reg[0][24] [2]),
        .I3(\high_reg[0][24] [1]),
        .I4(P[11]),
        .I5(\high_reg[0][17] [11]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [11]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][13]_i_1 
       (.I0(P[13]),
        .I1(\high_reg[0][17] [13]),
        .I2(\high_reg[0][24] [3]),
        .I3(\high_reg[0][24] [2]),
        .I4(P[12]),
        .I5(\high_reg[0][17] [12]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [12]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][14]_i_1 
       (.I0(P[14]),
        .I1(\high_reg[0][17] [14]),
        .I2(\high_reg[0][24] [4]),
        .I3(\high_reg[0][24] [3]),
        .I4(P[13]),
        .I5(\high_reg[0][17] [13]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [13]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][15]_i_1 
       (.I0(P[15]),
        .I1(\high_reg[0][17] [15]),
        .I2(\high_reg[0][24] [5]),
        .I3(\high_reg[0][24] [4]),
        .I4(P[14]),
        .I5(\high_reg[0][17] [14]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [14]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][16]_i_1 
       (.I0(P[16]),
        .I1(\high_reg[0][17] [16]),
        .I2(\high_reg[0][24] [6]),
        .I3(\high_reg[0][24] [5]),
        .I4(P[15]),
        .I5(\high_reg[0][17] [15]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [15]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][17]_i_1 
       (.I0(P[17]),
        .I1(\high_reg[0][17] [17]),
        .I2(\high_reg[0][24] [7]),
        .I3(\high_reg[0][24] [6]),
        .I4(P[16]),
        .I5(\high_reg[0][17] [16]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h66606000)) 
    \high[1][18]_i_1 
       (.I0(P[18]),
        .I1(\high_reg[0][24] [8]),
        .I2(\high_reg[0][24] [7]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [17]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][19]_i_1 
       (.I0(P[19]),
        .I1(\high_reg[0][24] [9]),
        .I2(\high_reg[0][24] [8]),
        .I3(P[18]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [18]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][1]_i_1 
       (.I0(\high_reg[0][17] [1]),
        .I1(P[1]),
        .I2(\high_reg[1][9] [0]),
        .I3(P[0]),
        .I4(\high_reg[0][17] [0]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][20]_i_1 
       (.I0(P[20]),
        .I1(\high_reg[0][24] [10]),
        .I2(\high_reg[0][24] [9]),
        .I3(P[19]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][21]_i_1 
       (.I0(P[21]),
        .I1(\high_reg[0][24] [11]),
        .I2(\high_reg[0][24] [10]),
        .I3(P[20]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][22]_i_1 
       (.I0(P[22]),
        .I1(\high_reg[0][24] [12]),
        .I2(\high_reg[0][24] [11]),
        .I3(P[21]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][23]_i_1 
       (.I0(P[23]),
        .I1(\high_reg[0][24] [13]),
        .I2(\high_reg[0][24] [12]),
        .I3(P[22]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][24]_i_1 
       (.I0(P[24]),
        .I1(\high_reg[0][24] [14]),
        .I2(\high_reg[0][24] [13]),
        .I3(P[23]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \high[1][25]_i_1 
       (.I0(\high_reg[0][24] [15]),
        .I1(\high_reg[0][24] [14]),
        .I2(P[24]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [24]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][2]_i_1 
       (.I0(\high_reg[0][17] [2]),
        .I1(P[2]),
        .I2(\high_reg[1][9] [1]),
        .I3(P[1]),
        .I4(\high_reg[0][17] [1]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][3]_i_1 
       (.I0(\high_reg[0][17] [3]),
        .I1(P[3]),
        .I2(\high_reg[1][9] [2]),
        .I3(P[2]),
        .I4(\high_reg[0][17] [2]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][4]_i_1 
       (.I0(\high_reg[0][17] [4]),
        .I1(P[4]),
        .I2(\high_reg[1][9] [3]),
        .I3(P[3]),
        .I4(\high_reg[0][17] [3]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][5]_i_1 
       (.I0(\high_reg[0][17] [5]),
        .I1(P[5]),
        .I2(\high_reg[1][9] [4]),
        .I3(P[4]),
        .I4(\high_reg[0][17] [4]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][6]_i_1 
       (.I0(\high_reg[0][17] [6]),
        .I1(P[6]),
        .I2(\high_reg[1][9] [5]),
        .I3(P[5]),
        .I4(\high_reg[0][17] [5]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][7]_i_1 
       (.I0(\high_reg[0][17] [7]),
        .I1(P[7]),
        .I2(\high_reg[1][9] [6]),
        .I3(P[6]),
        .I4(\high_reg[0][17] [6]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][8]_i_1 
       (.I0(\high_reg[0][17] [8]),
        .I1(P[8]),
        .I2(\high_reg[1][9] [7]),
        .I3(P[7]),
        .I4(\high_reg[0][17] [7]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][9]_i_1 
       (.I0(\high_reg[0][17] [9]),
        .I1(P[9]),
        .I2(\high_reg[1][9] [8]),
        .I3(P[8]),
        .I4(\high_reg[0][17] [8]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [8]));
endmodule

(* ORIG_REF_NAME = "csa_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][0]_i_1 
       (.I0(P[0]),
        .I1(\high_reg[0][17] [0]),
        .I2(P[1]),
        .I3(\high_reg[0][17] [1]),
        .I4(\high_reg[1][9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][10]_i_1 
       (.I0(\high_reg[0][24] [0]),
        .I1(P[10]),
        .I2(\high_reg[0][17] [10]),
        .I3(P[11]),
        .I4(\high_reg[0][17] [11]),
        .I5(\high_reg[0][24] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][11]_i_1 
       (.I0(\high_reg[0][24] [1]),
        .I1(P[11]),
        .I2(\high_reg[0][17] [11]),
        .I3(P[12]),
        .I4(\high_reg[0][17] [12]),
        .I5(\high_reg[0][24] [2]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][12]_i_1 
       (.I0(\high_reg[0][24] [2]),
        .I1(P[12]),
        .I2(\high_reg[0][17] [12]),
        .I3(P[13]),
        .I4(\high_reg[0][17] [13]),
        .I5(\high_reg[0][24] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][13]_i_1 
       (.I0(\high_reg[0][24] [3]),
        .I1(P[13]),
        .I2(\high_reg[0][17] [13]),
        .I3(P[14]),
        .I4(\high_reg[0][17] [14]),
        .I5(\high_reg[0][24] [4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][14]_i_1 
       (.I0(\high_reg[0][24] [4]),
        .I1(P[14]),
        .I2(\high_reg[0][17] [14]),
        .I3(P[15]),
        .I4(\high_reg[0][17] [15]),
        .I5(\high_reg[0][24] [5]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][15]_i_1 
       (.I0(\high_reg[0][24] [5]),
        .I1(P[15]),
        .I2(\high_reg[0][17] [15]),
        .I3(P[16]),
        .I4(\high_reg[0][17] [16]),
        .I5(\high_reg[0][24] [6]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][16]_i_1 
       (.I0(\high_reg[0][24] [6]),
        .I1(P[16]),
        .I2(\high_reg[0][17] [16]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .I5(\high_reg[0][24] [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \high[0][17]_i_1 
       (.I0(\high_reg[0][24] [7]),
        .I1(P[17]),
        .I2(\high_reg[0][17] [17]),
        .I3(P[18]),
        .I4(\high_reg[0][24] [8]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][18]_i_1 
       (.I0(\high_reg[0][24] [8]),
        .I1(P[18]),
        .I2(P[19]),
        .I3(\high_reg[0][24] [9]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][19]_i_1 
       (.I0(\high_reg[0][24] [9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(\high_reg[0][24] [10]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][1]_i_1 
       (.I0(P[1]),
        .I1(\high_reg[0][17] [1]),
        .I2(P[2]),
        .I3(\high_reg[0][17] [2]),
        .I4(\high_reg[1][9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][20]_i_1 
       (.I0(\high_reg[0][24] [10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(\high_reg[0][24] [11]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][21]_i_1 
       (.I0(\high_reg[0][24] [11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(\high_reg[0][24] [12]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][22]_i_1 
       (.I0(\high_reg[0][24] [12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(\high_reg[0][24] [13]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][23]_i_1 
       (.I0(\high_reg[0][24] [13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(\high_reg[0][24] [14]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \high[0][24]_i_1 
       (.I0(\high_reg[0][24] [14]),
        .I1(P[24]),
        .I2(\high_reg[0][24] [15]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][2]_i_1 
       (.I0(P[2]),
        .I1(\high_reg[0][17] [2]),
        .I2(P[3]),
        .I3(\high_reg[0][17] [3]),
        .I4(\high_reg[1][9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][3]_i_1 
       (.I0(P[3]),
        .I1(\high_reg[0][17] [3]),
        .I2(P[4]),
        .I3(\high_reg[0][17] [4]),
        .I4(\high_reg[1][9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][4]_i_1 
       (.I0(P[4]),
        .I1(\high_reg[0][17] [4]),
        .I2(P[5]),
        .I3(\high_reg[0][17] [5]),
        .I4(\high_reg[1][9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][5]_i_1 
       (.I0(P[5]),
        .I1(\high_reg[0][17] [5]),
        .I2(P[6]),
        .I3(\high_reg[0][17] [6]),
        .I4(\high_reg[1][9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][6]_i_1 
       (.I0(P[6]),
        .I1(\high_reg[0][17] [6]),
        .I2(P[7]),
        .I3(\high_reg[0][17] [7]),
        .I4(\high_reg[1][9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][7]_i_1 
       (.I0(P[7]),
        .I1(\high_reg[0][17] [7]),
        .I2(P[8]),
        .I3(\high_reg[0][17] [8]),
        .I4(\high_reg[1][9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][8]_i_1 
       (.I0(P[8]),
        .I1(\high_reg[0][17] [8]),
        .I2(P[9]),
        .I3(\high_reg[0][17] [9]),
        .I4(\high_reg[1][9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][9]_i_1 
       (.I0(P[9]),
        .I1(\high_reg[0][17] [9]),
        .I2(P[10]),
        .I3(\high_reg[0][17] [10]),
        .I4(\high_reg[0][24] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    \high[1][10]_i_1 
       (.I0(P[10]),
        .I1(\high_reg[0][17] [10]),
        .I2(\high_reg[0][24] [0]),
        .I3(P[9]),
        .I4(\high_reg[0][17] [9]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [9]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][11]_i_1 
       (.I0(P[11]),
        .I1(\high_reg[0][17] [11]),
        .I2(\high_reg[0][24] [1]),
        .I3(\high_reg[0][24] [0]),
        .I4(P[10]),
        .I5(\high_reg[0][17] [10]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [10]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][12]_i_1 
       (.I0(P[12]),
        .I1(\high_reg[0][17] [12]),
        .I2(\high_reg[0][24] [2]),
        .I3(\high_reg[0][24] [1]),
        .I4(P[11]),
        .I5(\high_reg[0][17] [11]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [11]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][13]_i_1 
       (.I0(P[13]),
        .I1(\high_reg[0][17] [13]),
        .I2(\high_reg[0][24] [3]),
        .I3(\high_reg[0][24] [2]),
        .I4(P[12]),
        .I5(\high_reg[0][17] [12]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [12]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][14]_i_1 
       (.I0(P[14]),
        .I1(\high_reg[0][17] [14]),
        .I2(\high_reg[0][24] [4]),
        .I3(\high_reg[0][24] [3]),
        .I4(P[13]),
        .I5(\high_reg[0][17] [13]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [13]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][15]_i_1 
       (.I0(P[15]),
        .I1(\high_reg[0][17] [15]),
        .I2(\high_reg[0][24] [5]),
        .I3(\high_reg[0][24] [4]),
        .I4(P[14]),
        .I5(\high_reg[0][17] [14]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [14]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][16]_i_1 
       (.I0(P[16]),
        .I1(\high_reg[0][17] [16]),
        .I2(\high_reg[0][24] [6]),
        .I3(\high_reg[0][24] [5]),
        .I4(P[15]),
        .I5(\high_reg[0][17] [15]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [15]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][17]_i_1 
       (.I0(P[17]),
        .I1(\high_reg[0][17] [17]),
        .I2(\high_reg[0][24] [7]),
        .I3(\high_reg[0][24] [6]),
        .I4(P[16]),
        .I5(\high_reg[0][17] [16]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [16]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h66606000)) 
    \high[1][18]_i_1 
       (.I0(P[18]),
        .I1(\high_reg[0][24] [8]),
        .I2(\high_reg[0][24] [7]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][19]_i_1 
       (.I0(P[19]),
        .I1(\high_reg[0][24] [9]),
        .I2(\high_reg[0][24] [8]),
        .I3(P[18]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [18]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][1]_i_1 
       (.I0(\high_reg[0][17] [1]),
        .I1(P[1]),
        .I2(\high_reg[1][9] [0]),
        .I3(P[0]),
        .I4(\high_reg[0][17] [0]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][20]_i_1 
       (.I0(P[20]),
        .I1(\high_reg[0][24] [10]),
        .I2(\high_reg[0][24] [9]),
        .I3(P[19]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][21]_i_1 
       (.I0(P[21]),
        .I1(\high_reg[0][24] [11]),
        .I2(\high_reg[0][24] [10]),
        .I3(P[20]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [20]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][22]_i_1 
       (.I0(P[22]),
        .I1(\high_reg[0][24] [12]),
        .I2(\high_reg[0][24] [11]),
        .I3(P[21]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [21]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][23]_i_1 
       (.I0(P[23]),
        .I1(\high_reg[0][24] [13]),
        .I2(\high_reg[0][24] [12]),
        .I3(P[22]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][24]_i_1 
       (.I0(P[24]),
        .I1(\high_reg[0][24] [14]),
        .I2(\high_reg[0][24] [13]),
        .I3(P[23]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \high[1][25]_i_1 
       (.I0(\high_reg[0][24] [15]),
        .I1(\high_reg[0][24] [14]),
        .I2(P[24]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [24]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][2]_i_1 
       (.I0(\high_reg[0][17] [2]),
        .I1(P[2]),
        .I2(\high_reg[1][9] [1]),
        .I3(P[1]),
        .I4(\high_reg[0][17] [1]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][3]_i_1 
       (.I0(\high_reg[0][17] [3]),
        .I1(P[3]),
        .I2(\high_reg[1][9] [2]),
        .I3(P[2]),
        .I4(\high_reg[0][17] [2]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][4]_i_1 
       (.I0(\high_reg[0][17] [4]),
        .I1(P[4]),
        .I2(\high_reg[1][9] [3]),
        .I3(P[3]),
        .I4(\high_reg[0][17] [3]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][5]_i_1 
       (.I0(\high_reg[0][17] [5]),
        .I1(P[5]),
        .I2(\high_reg[1][9] [4]),
        .I3(P[4]),
        .I4(\high_reg[0][17] [4]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][6]_i_1 
       (.I0(\high_reg[0][17] [6]),
        .I1(P[6]),
        .I2(\high_reg[1][9] [5]),
        .I3(P[5]),
        .I4(\high_reg[0][17] [5]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][7]_i_1 
       (.I0(\high_reg[0][17] [7]),
        .I1(P[7]),
        .I2(\high_reg[1][9] [6]),
        .I3(P[6]),
        .I4(\high_reg[0][17] [6]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][8]_i_1 
       (.I0(\high_reg[0][17] [8]),
        .I1(P[8]),
        .I2(\high_reg[1][9] [7]),
        .I3(P[7]),
        .I4(\high_reg[0][17] [7]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][9]_i_1 
       (.I0(\high_reg[0][17] [9]),
        .I1(P[9]),
        .I2(\high_reg[1][9] [8]),
        .I3(P[8]),
        .I4(\high_reg[0][17] [8]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[0][24] (\high_reg[0][24] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[0][24] (\high_reg[0][24] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2 \LAYER_LOOP[0].csau 
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[0][24] (\high_reg[0][24] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18 \LAYER_LOOP[0].csau 
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[0][24] (\high_reg[0][24] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[0][24] (\high_reg[0][24] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_6to3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[0][24] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[0][24] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[0][24] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[0][24] (\high_reg[0][24] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2
   (Q,
    \madd_res_reg_reg[1] ,
    \madd_res_reg_reg[12] ,
    \madd_res_reg_reg[16] ,
    \madd_res_reg_reg[20] ,
    \madd_res_reg_reg[24] ,
    \madd_res_reg_reg[28] ,
    \madd_res_reg_reg[31] ,
    D,
    clk,
    \y_reg[31]_0 ,
    \genblk8[0].q_reg );
  output [31:0]Q;
  output [0:0]\madd_res_reg_reg[1] ;
  output [3:0]\madd_res_reg_reg[12] ;
  output [3:0]\madd_res_reg_reg[16] ;
  output [3:0]\madd_res_reg_reg[20] ;
  output [3:0]\madd_res_reg_reg[24] ;
  output [3:0]\madd_res_reg_reg[28] ;
  output [2:0]\madd_res_reg_reg[31] ;
  input [31:0]D;
  input clk;
  input [24:0]\y_reg[31]_0 ;
  input [22:0]\genblk8[0].q_reg ;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [22:0]\genblk8[0].q_reg ;
  wire [3:0]\madd_res_reg_reg[12] ;
  wire [3:0]\madd_res_reg_reg[16] ;
  wire [0:0]\madd_res_reg_reg[1] ;
  wire [3:0]\madd_res_reg_reg[20] ;
  wire [3:0]\madd_res_reg_reg[24] ;
  wire [3:0]\madd_res_reg_reg[28] ;
  wire [2:0]\madd_res_reg_reg[31] ;
  wire [24:0]\y_reg[31]_0 ;

  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_2 
       (.I0(\y_reg[31]_0 [5]),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[12] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_3 
       (.I0(\y_reg[31]_0 [4]),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[12] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_4 
       (.I0(\y_reg[31]_0 [3]),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[12] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_5 
       (.I0(\y_reg[31]_0 [2]),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[12] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_2 
       (.I0(\y_reg[31]_0 [9]),
        .I1(\genblk8[0].q_reg [7]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[16] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_3 
       (.I0(\y_reg[31]_0 [8]),
        .I1(\genblk8[0].q_reg [6]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_4 
       (.I0(\y_reg[31]_0 [7]),
        .I1(\genblk8[0].q_reg [5]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[16] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_5 
       (.I0(\y_reg[31]_0 [6]),
        .I1(\genblk8[0].q_reg [4]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_2 
       (.I0(\y_reg[31]_0 [13]),
        .I1(\genblk8[0].q_reg [11]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[20] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_3 
       (.I0(\y_reg[31]_0 [12]),
        .I1(\genblk8[0].q_reg [10]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[20] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_4 
       (.I0(\y_reg[31]_0 [11]),
        .I1(\genblk8[0].q_reg [9]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[20] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_5 
       (.I0(\y_reg[31]_0 [10]),
        .I1(\genblk8[0].q_reg [8]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[20] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_2 
       (.I0(\y_reg[31]_0 [17]),
        .I1(\genblk8[0].q_reg [15]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[24] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_3 
       (.I0(\y_reg[31]_0 [16]),
        .I1(\genblk8[0].q_reg [14]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[24] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_4 
       (.I0(\y_reg[31]_0 [15]),
        .I1(\genblk8[0].q_reg [13]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[24] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_5 
       (.I0(\y_reg[31]_0 [14]),
        .I1(\genblk8[0].q_reg [12]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[24] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_2 
       (.I0(\y_reg[31]_0 [21]),
        .I1(\genblk8[0].q_reg [19]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[28] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_3 
       (.I0(\y_reg[31]_0 [20]),
        .I1(\genblk8[0].q_reg [18]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[28] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_4 
       (.I0(\y_reg[31]_0 [19]),
        .I1(\genblk8[0].q_reg [17]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[28] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_5 
       (.I0(\y_reg[31]_0 [18]),
        .I1(\genblk8[0].q_reg [16]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[28] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_2 
       (.I0(\y_reg[31]_0 [24]),
        .I1(\genblk8[0].q_reg [22]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[31] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_3 
       (.I0(\y_reg[31]_0 [23]),
        .I1(\genblk8[0].q_reg [21]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[31] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_4 
       (.I0(\y_reg[31]_0 [22]),
        .I1(\genblk8[0].q_reg [20]),
        .I2(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y[3]_i_2 
       (.I0(\y_reg[31]_0 [1]),
        .I1(\y_reg[31]_0 [0]),
        .O(\madd_res_reg_reg[1] ));
  FDRE \y_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \y_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \y_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \y_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \y_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \y_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \y_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \y_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \y_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \y_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \y_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \y_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \y_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \y_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \y_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \y_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \y_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \y_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \y_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \y_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \y_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \y_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \y_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \y_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \y_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \y_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \y_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \y_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \y_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \y_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \y_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \y_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "divby2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_3
   (Q,
    \msub_res_reg_reg[1] ,
    \msub_res_reg_reg[12] ,
    \msub_res_reg_reg[16] ,
    \msub_res_reg_reg[20] ,
    \msub_res_reg_reg[24] ,
    \msub_res_reg_reg[28] ,
    \msub_res_reg_reg[31] ,
    D,
    clk,
    \y_reg[31]_0 ,
    \genblk8[0].q_reg );
  output [31:0]Q;
  output [0:0]\msub_res_reg_reg[1] ;
  output [3:0]\msub_res_reg_reg[12] ;
  output [3:0]\msub_res_reg_reg[16] ;
  output [3:0]\msub_res_reg_reg[20] ;
  output [3:0]\msub_res_reg_reg[24] ;
  output [3:0]\msub_res_reg_reg[28] ;
  output [2:0]\msub_res_reg_reg[31] ;
  input [31:0]D;
  input clk;
  input [24:0]\y_reg[31]_0 ;
  input [22:0]\genblk8[0].q_reg ;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [22:0]\genblk8[0].q_reg ;
  wire [3:0]\msub_res_reg_reg[12] ;
  wire [3:0]\msub_res_reg_reg[16] ;
  wire [0:0]\msub_res_reg_reg[1] ;
  wire [3:0]\msub_res_reg_reg[20] ;
  wire [3:0]\msub_res_reg_reg[24] ;
  wire [3:0]\msub_res_reg_reg[28] ;
  wire [2:0]\msub_res_reg_reg[31] ;
  wire [24:0]\y_reg[31]_0 ;

  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_2 
       (.I0(\y_reg[31]_0 [5]),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[12] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_3 
       (.I0(\y_reg[31]_0 [4]),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[12] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_4 
       (.I0(\y_reg[31]_0 [3]),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[12] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_5 
       (.I0(\y_reg[31]_0 [2]),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[12] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_2 
       (.I0(\y_reg[31]_0 [9]),
        .I1(\genblk8[0].q_reg [7]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[16] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_3 
       (.I0(\y_reg[31]_0 [8]),
        .I1(\genblk8[0].q_reg [6]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_4 
       (.I0(\y_reg[31]_0 [7]),
        .I1(\genblk8[0].q_reg [5]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[16] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_5 
       (.I0(\y_reg[31]_0 [6]),
        .I1(\genblk8[0].q_reg [4]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_2 
       (.I0(\y_reg[31]_0 [13]),
        .I1(\genblk8[0].q_reg [11]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[20] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_3 
       (.I0(\y_reg[31]_0 [12]),
        .I1(\genblk8[0].q_reg [10]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[20] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_4 
       (.I0(\y_reg[31]_0 [11]),
        .I1(\genblk8[0].q_reg [9]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[20] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_5 
       (.I0(\y_reg[31]_0 [10]),
        .I1(\genblk8[0].q_reg [8]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[20] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_2 
       (.I0(\y_reg[31]_0 [17]),
        .I1(\genblk8[0].q_reg [15]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[24] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_3 
       (.I0(\y_reg[31]_0 [16]),
        .I1(\genblk8[0].q_reg [14]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[24] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_4 
       (.I0(\y_reg[31]_0 [15]),
        .I1(\genblk8[0].q_reg [13]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[24] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_5 
       (.I0(\y_reg[31]_0 [14]),
        .I1(\genblk8[0].q_reg [12]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[24] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_2 
       (.I0(\y_reg[31]_0 [21]),
        .I1(\genblk8[0].q_reg [19]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[28] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_3 
       (.I0(\y_reg[31]_0 [20]),
        .I1(\genblk8[0].q_reg [18]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[28] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_4 
       (.I0(\y_reg[31]_0 [19]),
        .I1(\genblk8[0].q_reg [17]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[28] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_5 
       (.I0(\y_reg[31]_0 [18]),
        .I1(\genblk8[0].q_reg [16]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[28] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_2 
       (.I0(\y_reg[31]_0 [24]),
        .I1(\genblk8[0].q_reg [22]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[31] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_3 
       (.I0(\y_reg[31]_0 [23]),
        .I1(\genblk8[0].q_reg [21]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[31] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_4 
       (.I0(\y_reg[31]_0 [22]),
        .I1(\genblk8[0].q_reg [20]),
        .I2(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y[3]_i_2 
       (.I0(\y_reg[31]_0 [1]),
        .I1(\y_reg[31]_0 [0]),
        .O(\msub_res_reg_reg[1] ));
  FDRE \y_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \y_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \y_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \y_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \y_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \y_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \y_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \y_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \y_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \y_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \y_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \y_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \y_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \y_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \y_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \y_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \y_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \y_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \y_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \y_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \y_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \y_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \y_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \y_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \y_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \y_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \y_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \y_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \y_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \y_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \y_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \y_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0
   (p_0_in,
    \To_reg[8] ,
    B,
    \m_delay_reg[0]_0 ,
    clk,
    \m_delay_reg[0]_1 ,
    Q,
    \m_delay_reg[0]_2 );
  output [32:0]p_0_in;
  output \To_reg[8] ;
  output [7:0]B;
  input \m_delay_reg[0]_0 ;
  input clk;
  input [8:0]\m_delay_reg[0]_1 ;
  input [22:0]Q;
  input [8:0]\m_delay_reg[0]_2 ;

  wire [7:0]B;
  wire [22:0]Q;
  wire \To_reg[8] ;
  wire clk;
  wire \m_delay_reg[0]_0 ;
  wire [8:0]\m_delay_reg[0]_1 ;
  wire [8:0]\m_delay_reg[0]_2 ;
  wire \m_delay_reg[0]_i_10__4_n_0 ;
  wire [32:0]p_0_in;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_1 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_0 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],p_0_in}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__4 
       (.I0(\m_delay_reg[0]_2 [4]),
        .I1(\m_delay_reg[0]_2 [2]),
        .I2(\m_delay_reg[0]_2 [0]),
        .I3(\m_delay_reg[0]_2 [1]),
        .I4(\m_delay_reg[0]_2 [3]),
        .I5(\m_delay_reg[0]_2 [5]),
        .O(\m_delay_reg[0]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__4 
       (.I0(\m_delay_reg[0]_2 [8]),
        .I1(\m_delay_reg[0]_2 [6]),
        .I2(\m_delay_reg[0]_i_10__4_n_0 ),
        .I3(\m_delay_reg[0]_2 [7]),
        .O(\To_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__4 
       (.I0(\m_delay_reg[0]_2 [8]),
        .I1(\m_delay_reg[0]_2 [6]),
        .I2(\m_delay_reg[0]_i_10__4_n_0 ),
        .I3(\m_delay_reg[0]_2 [7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__4 
       (.I0(\m_delay_reg[0]_2 [6]),
        .I1(\m_delay_reg[0]_i_10__4_n_0 ),
        .I2(\m_delay_reg[0]_2 [7]),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__4 
       (.I0(\m_delay_reg[0]_i_10__4_n_0 ),
        .I1(\m_delay_reg[0]_2 [6]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__4 
       (.I0(\m_delay_reg[0]_2 [4]),
        .I1(\m_delay_reg[0]_2 [2]),
        .I2(\m_delay_reg[0]_2 [0]),
        .I3(\m_delay_reg[0]_2 [1]),
        .I4(\m_delay_reg[0]_2 [3]),
        .I5(\m_delay_reg[0]_2 [5]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__4 
       (.I0(\m_delay_reg[0]_2 [3]),
        .I1(\m_delay_reg[0]_2 [1]),
        .I2(\m_delay_reg[0]_2 [0]),
        .I3(\m_delay_reg[0]_2 [2]),
        .I4(\m_delay_reg[0]_2 [4]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__4 
       (.I0(\m_delay_reg[0]_2 [2]),
        .I1(\m_delay_reg[0]_2 [0]),
        .I2(\m_delay_reg[0]_2 [1]),
        .I3(\m_delay_reg[0]_2 [3]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__4 
       (.I0(\m_delay_reg[0]_2 [1]),
        .I1(\m_delay_reg[0]_2 [0]),
        .I2(\m_delay_reg[0]_2 [2]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__4 
       (.I0(\m_delay_reg[0]_2 [0]),
        .I1(\m_delay_reg[0]_2 [1]),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14
   (\m_delay_reg[0]_0 ,
    \To_reg[8] ,
    B,
    \m_delay_reg[0]_1 ,
    clk,
    \m_delay_reg[0]_2 ,
    Q,
    \m_delay_reg[0]_3 );
  output [32:0]\m_delay_reg[0]_0 ;
  output \To_reg[8] ;
  output [7:0]B;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]\m_delay_reg[0]_2 ;
  input [22:0]Q;
  input [8:0]\m_delay_reg[0]_3 ;

  wire [7:0]B;
  wire [22:0]Q;
  wire \To_reg[8] ;
  wire clk;
  wire [32:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [8:0]\m_delay_reg[0]_2 ;
  wire [8:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__0_n_0 ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg[0]_0 }),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__0 
       (.I0(\m_delay_reg[0]_3 [4]),
        .I1(\m_delay_reg[0]_3 [2]),
        .I2(\m_delay_reg[0]_3 [0]),
        .I3(\m_delay_reg[0]_3 [1]),
        .I4(\m_delay_reg[0]_3 [3]),
        .I5(\m_delay_reg[0]_3 [5]),
        .O(\m_delay_reg[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__0 
       (.I0(\m_delay_reg[0]_3 [8]),
        .I1(\m_delay_reg[0]_3 [6]),
        .I2(\m_delay_reg[0]_i_10__0_n_0 ),
        .I3(\m_delay_reg[0]_3 [7]),
        .O(\To_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__0 
       (.I0(\m_delay_reg[0]_3 [8]),
        .I1(\m_delay_reg[0]_3 [6]),
        .I2(\m_delay_reg[0]_i_10__0_n_0 ),
        .I3(\m_delay_reg[0]_3 [7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__0 
       (.I0(\m_delay_reg[0]_3 [6]),
        .I1(\m_delay_reg[0]_i_10__0_n_0 ),
        .I2(\m_delay_reg[0]_3 [7]),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__0 
       (.I0(\m_delay_reg[0]_i_10__0_n_0 ),
        .I1(\m_delay_reg[0]_3 [6]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__0 
       (.I0(\m_delay_reg[0]_3 [4]),
        .I1(\m_delay_reg[0]_3 [2]),
        .I2(\m_delay_reg[0]_3 [0]),
        .I3(\m_delay_reg[0]_3 [1]),
        .I4(\m_delay_reg[0]_3 [3]),
        .I5(\m_delay_reg[0]_3 [5]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__0 
       (.I0(\m_delay_reg[0]_3 [3]),
        .I1(\m_delay_reg[0]_3 [1]),
        .I2(\m_delay_reg[0]_3 [0]),
        .I3(\m_delay_reg[0]_3 [2]),
        .I4(\m_delay_reg[0]_3 [4]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__0 
       (.I0(\m_delay_reg[0]_3 [2]),
        .I1(\m_delay_reg[0]_3 [0]),
        .I2(\m_delay_reg[0]_3 [1]),
        .I3(\m_delay_reg[0]_3 [3]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__0 
       (.I0(\m_delay_reg[0]_3 [1]),
        .I1(\m_delay_reg[0]_3 [0]),
        .I2(\m_delay_reg[0]_3 [2]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__0 
       (.I0(\m_delay_reg[0]_3 [0]),
        .I1(\m_delay_reg[0]_3 [1]),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_3 );
  output [39:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [46:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [39:0]P;
  wire [22:0]Q;
  wire clk;
  wire [8:8]\loop_o[1]_18 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [46:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__5_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,\m_delay_reg[0]_3 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({P[39:1],\loop_o[1]_18 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__5 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__5 
       (.I0(\loop_o[1]_18 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__5_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__5 
       (.I0(\loop_o[1]_18 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__5_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__5 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__5_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__5 
       (.I0(\m_delay_reg[0]_i_10__5_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__5 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__5 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__5 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__5 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__5 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_3 );
  output [39:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [46:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [39:0]P;
  wire [22:0]Q;
  wire clk;
  wire [8:8]\loop_o[1]_11 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [46:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__1_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,\m_delay_reg[0]_3 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({P[39:1],\loop_o[1]_11 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__1 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__1 
       (.I0(\loop_o[1]_11 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__1_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__1 
       (.I0(\loop_o[1]_11 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__1_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__1 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__1_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__1 
       (.I0(\m_delay_reg[0]_i_10__1_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__1 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__1 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__1 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__1 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__1 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_3 );
  output [31:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [38:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire clk;
  wire [8:8]\loop_o[2]_19 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [38:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__6_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:40]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:40],P[31:1],\loop_o[2]_19 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__6 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__6 
       (.I0(\loop_o[2]_19 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__6_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__6 
       (.I0(\loop_o[2]_19 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__6_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__6 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__6_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__6 
       (.I0(\m_delay_reg[0]_i_10__6_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__6 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__6 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__6 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__6 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__6 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_3 );
  output [31:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [38:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire clk;
  wire [8:8]\loop_o[2]_12 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [38:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__2_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:40]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:40],P[31:1],\loop_o[2]_12 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__2 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__2 
       (.I0(\loop_o[2]_12 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__2_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__2 
       (.I0(\loop_o[2]_12 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__2_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__2 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__2_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__2 
       (.I0(\m_delay_reg[0]_i_10__2_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__2 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__2 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__2 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__2 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__2 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2
   (P,
    S,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    \m_delay_reg[0]_8 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_9 ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [3:0]\m_delay_reg[0]_6 ;
  output [0:0]\m_delay_reg[0]_7 ;
  input \m_delay_reg[0]_8 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [30:0]\m_delay_reg[0]_9 ;
  input [31:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire [3:0]S;
  wire clk;
  wire [31:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [3:0]\m_delay_reg[0]_6 ;
  wire [0:0]\m_delay_reg[0]_7 ;
  wire \m_delay_reg[0]_8 ;
  wire [30:0]\m_delay_reg[0]_9 ;
  wire \m_delay_reg_n_73_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_1
       (.I0(P[7]),
        .I1(\genblk8[0].q_reg [7]),
        .O(\m_delay_reg[0]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_2
       (.I0(P[6]),
        .I1(\genblk8[0].q_reg [6]),
        .O(\m_delay_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_3
       (.I0(P[5]),
        .I1(\genblk8[0].q_reg [5]),
        .O(\m_delay_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_4
       (.I0(P[4]),
        .I1(\genblk8[0].q_reg [4]),
        .O(\m_delay_reg[0]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_1
       (.I0(P[11]),
        .I1(\genblk8[0].q_reg [11]),
        .O(\m_delay_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_2
       (.I0(P[10]),
        .I1(\genblk8[0].q_reg [10]),
        .O(\m_delay_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_3
       (.I0(P[9]),
        .I1(\genblk8[0].q_reg [9]),
        .O(\m_delay_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_4
       (.I0(P[8]),
        .I1(\genblk8[0].q_reg [8]),
        .O(\m_delay_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_1
       (.I0(P[15]),
        .I1(\genblk8[0].q_reg [15]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_2
       (.I0(P[14]),
        .I1(\genblk8[0].q_reg [14]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_3
       (.I0(P[13]),
        .I1(\genblk8[0].q_reg [13]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_4
       (.I0(P[12]),
        .I1(\genblk8[0].q_reg [12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_1
       (.I0(P[19]),
        .I1(\genblk8[0].q_reg [19]),
        .O(\m_delay_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_2
       (.I0(P[18]),
        .I1(\genblk8[0].q_reg [18]),
        .O(\m_delay_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_3
       (.I0(P[17]),
        .I1(\genblk8[0].q_reg [17]),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_4
       (.I0(P[16]),
        .I1(\genblk8[0].q_reg [16]),
        .O(\m_delay_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_1
       (.I0(P[23]),
        .I1(\genblk8[0].q_reg [23]),
        .O(\m_delay_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_2
       (.I0(P[22]),
        .I1(\genblk8[0].q_reg [22]),
        .O(\m_delay_reg[0]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_3
       (.I0(P[21]),
        .I1(\genblk8[0].q_reg [21]),
        .O(\m_delay_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_4
       (.I0(P[20]),
        .I1(\genblk8[0].q_reg [20]),
        .O(\m_delay_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_1
       (.I0(P[27]),
        .I1(\genblk8[0].q_reg [27]),
        .O(\m_delay_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_2
       (.I0(P[26]),
        .I1(\genblk8[0].q_reg [26]),
        .O(\m_delay_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_3
       (.I0(P[25]),
        .I1(\genblk8[0].q_reg [25]),
        .O(\m_delay_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_4
       (.I0(P[24]),
        .I1(\genblk8[0].q_reg [24]),
        .O(\m_delay_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_1
       (.I0(P[31]),
        .I1(\genblk8[0].q_reg [31]),
        .O(\m_delay_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_2
       (.I0(P[30]),
        .I1(\genblk8[0].q_reg [30]),
        .O(\m_delay_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_3
       (.I0(P[29]),
        .I1(\genblk8[0].q_reg [29]),
        .O(\m_delay_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_4
       (.I0(P[28]),
        .I1(\genblk8[0].q_reg [28]),
        .O(\m_delay_reg[0]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    B_q_carry__7_i_1__0
       (.I0(\m_delay_reg_n_73_[0] ),
        .O(\m_delay_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_1
       (.I0(P[3]),
        .I1(\genblk8[0].q_reg [3]),
        .O(\m_delay_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_2
       (.I0(P[2]),
        .I1(\genblk8[0].q_reg [2]),
        .O(\m_delay_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_3
       (.I0(P[1]),
        .I1(\genblk8[0].q_reg [1]),
        .O(\m_delay_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_4
       (.I0(P[0]),
        .I1(\genblk8[0].q_reg [0]),
        .O(\m_delay_reg[0]_5 [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_9 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_8 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg_n_73_[0] ,P}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11
   (P,
    S,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    \m_delay_reg[0]_8 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_9 ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [3:0]\m_delay_reg[0]_6 ;
  output [0:0]\m_delay_reg[0]_7 ;
  input \m_delay_reg[0]_8 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [30:0]\m_delay_reg[0]_9 ;
  input [31:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire [3:0]S;
  wire clk;
  wire [31:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [3:0]\m_delay_reg[0]_6 ;
  wire [0:0]\m_delay_reg[0]_7 ;
  wire \m_delay_reg[0]_8 ;
  wire [30:0]\m_delay_reg[0]_9 ;
  wire \m_delay_reg_n_73_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_1__0
       (.I0(P[7]),
        .I1(\genblk8[0].q_reg [7]),
        .O(\m_delay_reg[0]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_2__0
       (.I0(P[6]),
        .I1(\genblk8[0].q_reg [6]),
        .O(\m_delay_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_3__0
       (.I0(P[5]),
        .I1(\genblk8[0].q_reg [5]),
        .O(\m_delay_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_4__0
       (.I0(P[4]),
        .I1(\genblk8[0].q_reg [4]),
        .O(\m_delay_reg[0]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_1__0
       (.I0(P[11]),
        .I1(\genblk8[0].q_reg [11]),
        .O(\m_delay_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_2__0
       (.I0(P[10]),
        .I1(\genblk8[0].q_reg [10]),
        .O(\m_delay_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_3__0
       (.I0(P[9]),
        .I1(\genblk8[0].q_reg [9]),
        .O(\m_delay_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_4__0
       (.I0(P[8]),
        .I1(\genblk8[0].q_reg [8]),
        .O(\m_delay_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_1__0
       (.I0(P[15]),
        .I1(\genblk8[0].q_reg [15]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_2__0
       (.I0(P[14]),
        .I1(\genblk8[0].q_reg [14]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_3__0
       (.I0(P[13]),
        .I1(\genblk8[0].q_reg [13]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_4__0
       (.I0(P[12]),
        .I1(\genblk8[0].q_reg [12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_1__0
       (.I0(P[19]),
        .I1(\genblk8[0].q_reg [19]),
        .O(\m_delay_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_2__0
       (.I0(P[18]),
        .I1(\genblk8[0].q_reg [18]),
        .O(\m_delay_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_3__0
       (.I0(P[17]),
        .I1(\genblk8[0].q_reg [17]),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_4__0
       (.I0(P[16]),
        .I1(\genblk8[0].q_reg [16]),
        .O(\m_delay_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_1__0
       (.I0(P[23]),
        .I1(\genblk8[0].q_reg [23]),
        .O(\m_delay_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_2__0
       (.I0(P[22]),
        .I1(\genblk8[0].q_reg [22]),
        .O(\m_delay_reg[0]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_3__0
       (.I0(P[21]),
        .I1(\genblk8[0].q_reg [21]),
        .O(\m_delay_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_4__0
       (.I0(P[20]),
        .I1(\genblk8[0].q_reg [20]),
        .O(\m_delay_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_1__0
       (.I0(P[27]),
        .I1(\genblk8[0].q_reg [27]),
        .O(\m_delay_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_2__0
       (.I0(P[26]),
        .I1(\genblk8[0].q_reg [26]),
        .O(\m_delay_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_3__0
       (.I0(P[25]),
        .I1(\genblk8[0].q_reg [25]),
        .O(\m_delay_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_4__0
       (.I0(P[24]),
        .I1(\genblk8[0].q_reg [24]),
        .O(\m_delay_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_1__0
       (.I0(P[31]),
        .I1(\genblk8[0].q_reg [31]),
        .O(\m_delay_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_2__0
       (.I0(P[30]),
        .I1(\genblk8[0].q_reg [30]),
        .O(\m_delay_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_3__0
       (.I0(P[29]),
        .I1(\genblk8[0].q_reg [29]),
        .O(\m_delay_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_4__0
       (.I0(P[28]),
        .I1(\genblk8[0].q_reg [28]),
        .O(\m_delay_reg[0]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    B_q_carry__7_i_1
       (.I0(\m_delay_reg_n_73_[0] ),
        .O(\m_delay_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_1__0
       (.I0(P[3]),
        .I1(\genblk8[0].q_reg [3]),
        .O(\m_delay_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_2__0
       (.I0(P[2]),
        .I1(\genblk8[0].q_reg [2]),
        .O(\m_delay_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_3__0
       (.I0(P[1]),
        .I1(\genblk8[0].q_reg [1]),
        .O(\m_delay_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_4__0
       (.I0(P[0]),
        .I1(\genblk8[0].q_reg [0]),
        .O(\m_delay_reg[0]_5 [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_9 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_8 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg_n_73_[0] ,P}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul
   (\low_add_reg[30]_0 ,
    \low_add_reg[29]_0 ,
    \low_add_reg[28]_0 ,
    \low_add_reg[27]_0 ,
    \low_add_reg[26]_0 ,
    \low_add_reg[25]_0 ,
    \low_add_reg[24]_0 ,
    \low_add_reg[23]_0 ,
    \low_add_reg[22]_0 ,
    \low_add_reg[21]_0 ,
    \low_add_reg[20]_0 ,
    \low_add_reg[19]_0 ,
    \low_add_reg[18]_0 ,
    \low_add_reg[17]_0 ,
    P,
    \D_reg[8]_0 ,
    \D_reg[8]_1 ,
    Q,
    clk,
    B0,
    A,
    B);
  output \low_add_reg[30]_0 ;
  output \low_add_reg[29]_0 ;
  output \low_add_reg[28]_0 ;
  output \low_add_reg[27]_0 ;
  output \low_add_reg[26]_0 ;
  output \low_add_reg[25]_0 ;
  output \low_add_reg[24]_0 ;
  output \low_add_reg[23]_0 ;
  output \low_add_reg[22]_0 ;
  output \low_add_reg[21]_0 ;
  output \low_add_reg[20]_0 ;
  output \low_add_reg[19]_0 ;
  output \low_add_reg[18]_0 ;
  output \low_add_reg[17]_0 ;
  output [7:0]P;
  output \D_reg[8]_0 ;
  output [8:0]\D_reg[8]_1 ;
  output [32:0]Q;
  input clk;
  input [31:0]B0;
  input [23:0]A;
  input [7:0]B;

  wire [23:0]A;
  wire [7:0]B;
  wire [31:0]B0;
  wire [31:0]D2;
  wire \D[34]_i_2__0_n_0 ;
  wire \D[38]_i_3_n_0 ;
  wire \D[38]_i_4_n_0 ;
  wire \D[38]_i_5_n_0 ;
  wire \D[38]_i_6_n_0 ;
  wire \D[42]_i_3_n_0 ;
  wire \D[42]_i_4_n_0 ;
  wire \D[42]_i_5_n_0 ;
  wire \D[42]_i_6_n_0 ;
  wire \D[46]_i_3_n_0 ;
  wire \D[46]_i_4_n_0 ;
  wire \D[46]_i_5_n_0 ;
  wire \D[46]_i_6_n_0 ;
  wire \D[50]_i_3_n_0 ;
  wire \D[50]_i_4_n_0 ;
  wire \D[50]_i_5_n_0 ;
  wire \D[50]_i_6_n_0 ;
  wire \D[54]_i_3_n_0 ;
  wire \D[54]_i_4_n_0 ;
  wire \D[54]_i_5_n_0 ;
  wire \D[54]_i_6_n_0 ;
  wire \D[58]_i_3_n_0 ;
  wire \D[58]_i_4_n_0 ;
  wire \D[58]_i_5_n_0 ;
  wire \D[58]_i_6_n_0 ;
  wire \D[62]_i_3_n_0 ;
  wire \D[62]_i_4_n_0 ;
  wire \D_reg[34]_i_1__0_n_0 ;
  wire \D_reg[34]_i_1__0_n_1 ;
  wire \D_reg[34]_i_1__0_n_2 ;
  wire \D_reg[34]_i_1__0_n_3 ;
  wire \D_reg[34]_i_1__0_n_4 ;
  wire \D_reg[34]_i_1__0_n_5 ;
  wire \D_reg[34]_i_1__0_n_6 ;
  wire \D_reg[34]_i_1__0_n_7 ;
  wire \D_reg[38]_i_1__0_n_0 ;
  wire \D_reg[38]_i_1__0_n_1 ;
  wire \D_reg[38]_i_1__0_n_2 ;
  wire \D_reg[38]_i_1__0_n_3 ;
  wire \D_reg[38]_i_1__0_n_4 ;
  wire \D_reg[38]_i_1__0_n_5 ;
  wire \D_reg[38]_i_1__0_n_6 ;
  wire \D_reg[38]_i_1__0_n_7 ;
  wire \D_reg[38]_i_2__0_n_0 ;
  wire \D_reg[38]_i_2__0_n_1 ;
  wire \D_reg[38]_i_2__0_n_2 ;
  wire \D_reg[38]_i_2__0_n_3 ;
  wire \D_reg[42]_i_1__0_n_0 ;
  wire \D_reg[42]_i_1__0_n_1 ;
  wire \D_reg[42]_i_1__0_n_2 ;
  wire \D_reg[42]_i_1__0_n_3 ;
  wire \D_reg[42]_i_1__0_n_4 ;
  wire \D_reg[42]_i_1__0_n_5 ;
  wire \D_reg[42]_i_1__0_n_6 ;
  wire \D_reg[42]_i_1__0_n_7 ;
  wire \D_reg[42]_i_2__0_n_0 ;
  wire \D_reg[42]_i_2__0_n_1 ;
  wire \D_reg[42]_i_2__0_n_2 ;
  wire \D_reg[42]_i_2__0_n_3 ;
  wire \D_reg[46]_i_1__0_n_0 ;
  wire \D_reg[46]_i_1__0_n_1 ;
  wire \D_reg[46]_i_1__0_n_2 ;
  wire \D_reg[46]_i_1__0_n_3 ;
  wire \D_reg[46]_i_1__0_n_4 ;
  wire \D_reg[46]_i_1__0_n_5 ;
  wire \D_reg[46]_i_1__0_n_6 ;
  wire \D_reg[46]_i_1__0_n_7 ;
  wire \D_reg[46]_i_2__0_n_0 ;
  wire \D_reg[46]_i_2__0_n_1 ;
  wire \D_reg[46]_i_2__0_n_2 ;
  wire \D_reg[46]_i_2__0_n_3 ;
  wire \D_reg[50]_i_1__0_n_0 ;
  wire \D_reg[50]_i_1__0_n_1 ;
  wire \D_reg[50]_i_1__0_n_2 ;
  wire \D_reg[50]_i_1__0_n_3 ;
  wire \D_reg[50]_i_1__0_n_4 ;
  wire \D_reg[50]_i_1__0_n_5 ;
  wire \D_reg[50]_i_1__0_n_6 ;
  wire \D_reg[50]_i_1__0_n_7 ;
  wire \D_reg[50]_i_2__0_n_0 ;
  wire \D_reg[50]_i_2__0_n_1 ;
  wire \D_reg[50]_i_2__0_n_2 ;
  wire \D_reg[50]_i_2__0_n_3 ;
  wire \D_reg[54]_i_1__0_n_0 ;
  wire \D_reg[54]_i_1__0_n_1 ;
  wire \D_reg[54]_i_1__0_n_2 ;
  wire \D_reg[54]_i_1__0_n_3 ;
  wire \D_reg[54]_i_1__0_n_4 ;
  wire \D_reg[54]_i_1__0_n_5 ;
  wire \D_reg[54]_i_1__0_n_6 ;
  wire \D_reg[54]_i_1__0_n_7 ;
  wire \D_reg[54]_i_2__0_n_0 ;
  wire \D_reg[54]_i_2__0_n_1 ;
  wire \D_reg[54]_i_2__0_n_2 ;
  wire \D_reg[54]_i_2__0_n_3 ;
  wire \D_reg[58]_i_1__0_n_0 ;
  wire \D_reg[58]_i_1__0_n_1 ;
  wire \D_reg[58]_i_1__0_n_2 ;
  wire \D_reg[58]_i_1__0_n_3 ;
  wire \D_reg[58]_i_1__0_n_4 ;
  wire \D_reg[58]_i_1__0_n_5 ;
  wire \D_reg[58]_i_1__0_n_6 ;
  wire \D_reg[58]_i_1__0_n_7 ;
  wire \D_reg[58]_i_2__0_n_0 ;
  wire \D_reg[58]_i_2__0_n_1 ;
  wire \D_reg[58]_i_2__0_n_2 ;
  wire \D_reg[58]_i_2__0_n_3 ;
  wire \D_reg[62]_i_1__0_n_0 ;
  wire \D_reg[62]_i_1__0_n_1 ;
  wire \D_reg[62]_i_1__0_n_2 ;
  wire \D_reg[62]_i_1__0_n_3 ;
  wire \D_reg[62]_i_1__0_n_4 ;
  wire \D_reg[62]_i_1__0_n_5 ;
  wire \D_reg[62]_i_1__0_n_6 ;
  wire \D_reg[62]_i_1__0_n_7 ;
  wire \D_reg[62]_i_2__0_n_0 ;
  wire \D_reg[62]_i_2__0_n_1 ;
  wire \D_reg[62]_i_2__0_n_2 ;
  wire \D_reg[62]_i_2__0_n_3 ;
  wire \D_reg[63]_i_1__0_n_7 ;
  wire \D_reg[63]_i_2__0_n_1 ;
  wire \D_reg[63]_i_2__0_n_2 ;
  wire \D_reg[63]_i_2__0_n_3 ;
  wire \D_reg[8]_0 ;
  wire [8:0]\D_reg[8]_1 ;
  wire \D_reg_n_0_[1] ;
  wire \D_reg_n_0_[2] ;
  wire \D_reg_n_0_[3] ;
  wire \D_reg_n_0_[4] ;
  wire \D_reg_n_0_[5] ;
  wire \D_reg_n_0_[6] ;
  wire \D_reg_n_0_[7] ;
  wire [7:0]P;
  wire [32:0]Q;
  wire [0:0]c0;
  wire [0:0]c0100_out;
  wire [0:0]c0104_out;
  wire [0:0]c0108_out;
  wire [0:0]c0112_out;
  wire [0:0]c0116_out;
  wire [0:0]c0120_out;
  wire [1:1]c0124_out;
  wire [0:0]c0124_out__0;
  wire [1:0]c0128_out;
  wire [1:0]c0132_out;
  wire [1:0]c0136_out;
  wire [1:0]c0140_out;
  wire [1:0]c0144_out;
  wire [1:0]c0148_out;
  wire [1:0]c0152_out;
  wire [1:0]c0156_out;
  wire [1:0]c0160_out;
  wire [1:0]c0164_out;
  wire [1:0]c0168_out;
  wire [1:0]c0172_out;
  wire [1:0]c0176_out;
  wire [1:0]c0180_out;
  wire [1:0]c0184_out;
  wire [1:0]c0188_out;
  wire [1:0]c0192_out;
  wire [1:0]c0196_out;
  wire [1:0]c0200_out;
  wire [1:0]c0204_out;
  wire [1:0]c0208_out;
  wire [1:0]c0212_out;
  wire [1:0]c0216_out;
  wire [1:0]c0220_out;
  wire [1:0]c0224_out;
  wire [0:0]c068_out;
  wire [0:0]c072_out;
  wire [0:0]c076_out;
  wire [0:0]c080_out;
  wire [0:0]c084_out;
  wire [0:0]c088_out;
  wire [0:0]c092_out;
  wire [0:0]c096_out;
  wire clk;
  wire [8:8]\genblk1[0].imul ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_65_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_66_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_67_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_68_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_69_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_70_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_71_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_72_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_73_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_74_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_75_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_76_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_77_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_78_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_79_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_80_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_81_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_82_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_83_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_84_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_85_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_86_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_87_[0] ;
  wire \genblk3[0].genblk1[1].p_product_reg_n_105_[1] ;
  wire \genblk3[1].genblk1[0].p_product_reg_n_105_[2] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_105_[3] ;
  wire [31:0]\high_reg[0]_22 ;
  wire [25:0]\high_reg[1]_21 ;
  wire [32:0]low_add;
  wire [32:17]low_add0;
  wire \low_add[20]_i_5_n_0 ;
  wire \low_add[20]_i_6_n_0 ;
  wire \low_add[20]_i_7_n_0 ;
  wire \low_add[24]_i_6_n_0 ;
  wire \low_add[24]_i_7_n_0 ;
  wire \low_add[24]_i_8_n_0 ;
  wire \low_add[24]_i_9_n_0 ;
  wire \low_add[28]_i_6_n_0 ;
  wire \low_add[28]_i_7_n_0 ;
  wire \low_add[28]_i_8_n_0 ;
  wire \low_add[28]_i_9_n_0 ;
  wire \low_add[32]_i_5_n_0 ;
  wire \low_add[32]_i_6_n_0 ;
  wire \low_add[32]_i_7_n_0 ;
  wire \low_add_reg[17]_0 ;
  wire \low_add_reg[18]_0 ;
  wire \low_add_reg[19]_0 ;
  wire \low_add_reg[20]_0 ;
  wire \low_add_reg[20]_i_1__0_n_0 ;
  wire \low_add_reg[20]_i_1__0_n_1 ;
  wire \low_add_reg[20]_i_1__0_n_2 ;
  wire \low_add_reg[20]_i_1__0_n_3 ;
  wire \low_add_reg[21]_0 ;
  wire \low_add_reg[22]_0 ;
  wire \low_add_reg[23]_0 ;
  wire \low_add_reg[24]_0 ;
  wire \low_add_reg[24]_i_1__0_n_0 ;
  wire \low_add_reg[24]_i_1__0_n_1 ;
  wire \low_add_reg[24]_i_1__0_n_2 ;
  wire \low_add_reg[24]_i_1__0_n_3 ;
  wire \low_add_reg[25]_0 ;
  wire \low_add_reg[26]_0 ;
  wire \low_add_reg[27]_0 ;
  wire \low_add_reg[28]_0 ;
  wire \low_add_reg[28]_i_1__0_n_0 ;
  wire \low_add_reg[28]_i_1__0_n_1 ;
  wire \low_add_reg[28]_i_1__0_n_2 ;
  wire \low_add_reg[28]_i_1__0_n_3 ;
  wire \low_add_reg[29]_0 ;
  wire \low_add_reg[30]_0 ;
  wire \low_add_reg[32]_i_1__0_n_2 ;
  wire \low_add_reg[32]_i_1__0_n_3 ;
  wire \m_delay_reg[0]_i_10__3_n_0 ;
  wire p_0_in101_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in106_in;
  wire p_0_in109_in;
  wire p_0_in10_in;
  wire p_0_in110_in;
  wire p_0_in113_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in118_in;
  wire p_0_in121_in;
  wire p_0_in122_in;
  wire p_0_in125_in;
  wire p_0_in126_in;
  wire p_0_in129_in;
  wire p_0_in130_in;
  wire p_0_in133_in;
  wire p_0_in134_in;
  wire p_0_in137_in;
  wire p_0_in138_in;
  wire p_0_in141_in;
  wire p_0_in142_in;
  wire p_0_in145_in;
  wire p_0_in146_in;
  wire p_0_in149_in;
  wire p_0_in14_in;
  wire p_0_in150_in;
  wire p_0_in153_in;
  wire p_0_in154_in;
  wire p_0_in157_in;
  wire p_0_in158_in;
  wire p_0_in161_in;
  wire p_0_in162_in;
  wire p_0_in165_in;
  wire p_0_in166_in;
  wire p_0_in169_in;
  wire p_0_in170_in;
  wire p_0_in173_in;
  wire p_0_in174_in;
  wire p_0_in177_in;
  wire p_0_in178_in;
  wire p_0_in181_in;
  wire p_0_in182_in;
  wire p_0_in185_in;
  wire p_0_in186_in;
  wire p_0_in189_in;
  wire p_0_in18_in;
  wire p_0_in190_in;
  wire p_0_in194_in;
  wire p_0_in198_in;
  wire p_0_in202_in;
  wire p_0_in206_in;
  wire p_0_in210_in;
  wire p_0_in214_in;
  wire p_0_in218_in;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in2_in;
  wire p_0_in30_in;
  wire p_0_in66_in;
  wire p_0_in6_in;
  wire p_0_in70_in;
  wire p_0_in74_in;
  wire p_0_in78_in;
  wire p_0_in82_in;
  wire p_0_in86_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_0_in98_in;
  wire p_1_in;
  wire p_1_in167_in;
  wire p_1_in171_in;
  wire p_1_in175_in;
  wire p_1_in179_in;
  wire p_1_in183_in;
  wire p_1_in187_in;
  wire p_1_in191_in;
  wire p_1_in195_in;
  wire p_1_in199_in;
  wire p_1_in203_in;
  wire p_1_in207_in;
  wire p_1_in211_in;
  wire p_1_in215_in;
  wire p_1_in219_in;
  wire p_1_in223_in;
  wire p_1_in227_in;
  wire p_1_in231_in;
  wire p_1_in235_in;
  wire p_1_in239_in;
  wire p_1_in243_in;
  wire p_1_in247_in;
  wire [3:0]\NLW_D_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_D_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_D_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:41]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:39]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:25]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:23]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED ;
  wire [2:2]\NLW_low_add_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_low_add_reg[32]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D[34]_i_2__0 
       (.I0(D2[0]),
        .I1(low_add[32]),
        .O(\D[34]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_3 
       (.I0(\high_reg[0]_22 [3]),
        .I1(\high_reg[1]_21 [3]),
        .O(\D[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_4 
       (.I0(\high_reg[0]_22 [2]),
        .I1(\high_reg[1]_21 [2]),
        .O(\D[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_5 
       (.I0(\high_reg[0]_22 [1]),
        .I1(\high_reg[1]_21 [1]),
        .O(\D[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_6 
       (.I0(\high_reg[0]_22 [0]),
        .I1(\high_reg[1]_21 [0]),
        .O(\D[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_3 
       (.I0(\high_reg[0]_22 [7]),
        .I1(\high_reg[1]_21 [7]),
        .O(\D[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_4 
       (.I0(\high_reg[0]_22 [6]),
        .I1(\high_reg[1]_21 [6]),
        .O(\D[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_5 
       (.I0(\high_reg[0]_22 [5]),
        .I1(\high_reg[1]_21 [5]),
        .O(\D[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_6 
       (.I0(\high_reg[0]_22 [4]),
        .I1(\high_reg[1]_21 [4]),
        .O(\D[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_3 
       (.I0(\high_reg[0]_22 [11]),
        .I1(\high_reg[1]_21 [11]),
        .O(\D[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_4 
       (.I0(\high_reg[0]_22 [10]),
        .I1(\high_reg[1]_21 [10]),
        .O(\D[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_5 
       (.I0(\high_reg[0]_22 [9]),
        .I1(\high_reg[1]_21 [9]),
        .O(\D[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_6 
       (.I0(\high_reg[0]_22 [8]),
        .I1(\high_reg[1]_21 [8]),
        .O(\D[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_3 
       (.I0(\high_reg[0]_22 [15]),
        .I1(\high_reg[1]_21 [15]),
        .O(\D[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_4 
       (.I0(\high_reg[0]_22 [14]),
        .I1(\high_reg[1]_21 [14]),
        .O(\D[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_5 
       (.I0(\high_reg[0]_22 [13]),
        .I1(\high_reg[1]_21 [13]),
        .O(\D[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_6 
       (.I0(\high_reg[0]_22 [12]),
        .I1(\high_reg[1]_21 [12]),
        .O(\D[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_3 
       (.I0(\high_reg[0]_22 [19]),
        .I1(\high_reg[1]_21 [19]),
        .O(\D[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_4 
       (.I0(\high_reg[0]_22 [18]),
        .I1(\high_reg[1]_21 [18]),
        .O(\D[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_5 
       (.I0(\high_reg[0]_22 [17]),
        .I1(\high_reg[1]_21 [17]),
        .O(\D[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_6 
       (.I0(\high_reg[0]_22 [16]),
        .I1(\high_reg[1]_21 [16]),
        .O(\D[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_3 
       (.I0(\high_reg[0]_22 [23]),
        .I1(\high_reg[1]_21 [23]),
        .O(\D[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_4 
       (.I0(\high_reg[0]_22 [22]),
        .I1(\high_reg[1]_21 [22]),
        .O(\D[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_5 
       (.I0(\high_reg[0]_22 [21]),
        .I1(\high_reg[1]_21 [21]),
        .O(\D[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_6 
       (.I0(\high_reg[0]_22 [20]),
        .I1(\high_reg[1]_21 [20]),
        .O(\D[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_3 
       (.I0(\high_reg[0]_22 [25]),
        .I1(\high_reg[1]_21 [25]),
        .O(\D[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_4 
       (.I0(\high_reg[0]_22 [24]),
        .I1(\high_reg[1]_21 [24]),
        .O(\D[62]_i_4_n_0 ));
  FDRE \D_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[0]),
        .Q(\D_reg[8]_1 [0]),
        .R(1'b0));
  FDRE \D_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[1]),
        .Q(\D_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \D_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[2]),
        .Q(\D_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \D_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_7 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \D_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \D_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \D_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[34]_i_1__0 
       (.CI(1'b0),
        .CO({\D_reg[34]_i_1__0_n_0 ,\D_reg[34]_i_1__0_n_1 ,\D_reg[34]_i_1__0_n_2 ,\D_reg[34]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D2[0],1'b0}),
        .O({\D_reg[34]_i_1__0_n_4 ,\D_reg[34]_i_1__0_n_5 ,\D_reg[34]_i_1__0_n_6 ,\D_reg[34]_i_1__0_n_7 }),
        .S({D2[2:1],\D[34]_i_2__0_n_0 ,low_add[31]}));
  FDRE \D_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \D_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \D_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \D_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_1__0 
       (.CI(\D_reg[34]_i_1__0_n_0 ),
        .CO({\D_reg[38]_i_1__0_n_0 ,\D_reg[38]_i_1__0_n_1 ,\D_reg[38]_i_1__0_n_2 ,\D_reg[38]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[38]_i_1__0_n_4 ,\D_reg[38]_i_1__0_n_5 ,\D_reg[38]_i_1__0_n_6 ,\D_reg[38]_i_1__0_n_7 }),
        .S(D2[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_2__0 
       (.CI(1'b0),
        .CO({\D_reg[38]_i_2__0_n_0 ,\D_reg[38]_i_2__0_n_1 ,\D_reg[38]_i_2__0_n_2 ,\D_reg[38]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [3:0]),
        .O(D2[3:0]),
        .S({\D[38]_i_3_n_0 ,\D[38]_i_4_n_0 ,\D[38]_i_5_n_0 ,\D[38]_i_6_n_0 }));
  FDRE \D_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \D_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[3]),
        .Q(\D_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \D_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \D_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \D_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_4 ),
        .Q(Q[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_1__0 
       (.CI(\D_reg[38]_i_1__0_n_0 ),
        .CO({\D_reg[42]_i_1__0_n_0 ,\D_reg[42]_i_1__0_n_1 ,\D_reg[42]_i_1__0_n_2 ,\D_reg[42]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[42]_i_1__0_n_4 ,\D_reg[42]_i_1__0_n_5 ,\D_reg[42]_i_1__0_n_6 ,\D_reg[42]_i_1__0_n_7 }),
        .S(D2[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_2__0 
       (.CI(\D_reg[38]_i_2__0_n_0 ),
        .CO({\D_reg[42]_i_2__0_n_0 ,\D_reg[42]_i_2__0_n_1 ,\D_reg[42]_i_2__0_n_2 ,\D_reg[42]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [7:4]),
        .O(D2[7:4]),
        .S({\D[42]_i_3_n_0 ,\D[42]_i_4_n_0 ,\D[42]_i_5_n_0 ,\D[42]_i_6_n_0 }));
  FDRE \D_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_7 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \D_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_6 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \D_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \D_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_4 ),
        .Q(Q[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_1__0 
       (.CI(\D_reg[42]_i_1__0_n_0 ),
        .CO({\D_reg[46]_i_1__0_n_0 ,\D_reg[46]_i_1__0_n_1 ,\D_reg[46]_i_1__0_n_2 ,\D_reg[46]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[46]_i_1__0_n_4 ,\D_reg[46]_i_1__0_n_5 ,\D_reg[46]_i_1__0_n_6 ,\D_reg[46]_i_1__0_n_7 }),
        .S(D2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_2__0 
       (.CI(\D_reg[42]_i_2__0_n_0 ),
        .CO({\D_reg[46]_i_2__0_n_0 ,\D_reg[46]_i_2__0_n_1 ,\D_reg[46]_i_2__0_n_2 ,\D_reg[46]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [11:8]),
        .O(D2[11:8]),
        .S({\D[46]_i_3_n_0 ,\D[46]_i_4_n_0 ,\D[46]_i_5_n_0 ,\D[46]_i_6_n_0 }));
  FDRE \D_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_7 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \D_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_6 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \D_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \D_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[4]),
        .Q(\D_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \D_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_4 ),
        .Q(Q[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_1__0 
       (.CI(\D_reg[46]_i_1__0_n_0 ),
        .CO({\D_reg[50]_i_1__0_n_0 ,\D_reg[50]_i_1__0_n_1 ,\D_reg[50]_i_1__0_n_2 ,\D_reg[50]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[50]_i_1__0_n_4 ,\D_reg[50]_i_1__0_n_5 ,\D_reg[50]_i_1__0_n_6 ,\D_reg[50]_i_1__0_n_7 }),
        .S(D2[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_2__0 
       (.CI(\D_reg[46]_i_2__0_n_0 ),
        .CO({\D_reg[50]_i_2__0_n_0 ,\D_reg[50]_i_2__0_n_1 ,\D_reg[50]_i_2__0_n_2 ,\D_reg[50]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [15:12]),
        .O(D2[15:12]),
        .S({\D[50]_i_3_n_0 ,\D[50]_i_4_n_0 ,\D[50]_i_5_n_0 ,\D[50]_i_6_n_0 }));
  FDRE \D_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_7 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \D_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_6 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \D_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \D_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_4 ),
        .Q(Q[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_1__0 
       (.CI(\D_reg[50]_i_1__0_n_0 ),
        .CO({\D_reg[54]_i_1__0_n_0 ,\D_reg[54]_i_1__0_n_1 ,\D_reg[54]_i_1__0_n_2 ,\D_reg[54]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[54]_i_1__0_n_4 ,\D_reg[54]_i_1__0_n_5 ,\D_reg[54]_i_1__0_n_6 ,\D_reg[54]_i_1__0_n_7 }),
        .S(D2[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_2__0 
       (.CI(\D_reg[50]_i_2__0_n_0 ),
        .CO({\D_reg[54]_i_2__0_n_0 ,\D_reg[54]_i_2__0_n_1 ,\D_reg[54]_i_2__0_n_2 ,\D_reg[54]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [19:16]),
        .O(D2[19:16]),
        .S({\D[54]_i_3_n_0 ,\D[54]_i_4_n_0 ,\D[54]_i_5_n_0 ,\D[54]_i_6_n_0 }));
  FDRE \D_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_7 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \D_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_6 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \D_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \D_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_4 ),
        .Q(Q[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_1__0 
       (.CI(\D_reg[54]_i_1__0_n_0 ),
        .CO({\D_reg[58]_i_1__0_n_0 ,\D_reg[58]_i_1__0_n_1 ,\D_reg[58]_i_1__0_n_2 ,\D_reg[58]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[58]_i_1__0_n_4 ,\D_reg[58]_i_1__0_n_5 ,\D_reg[58]_i_1__0_n_6 ,\D_reg[58]_i_1__0_n_7 }),
        .S(D2[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_2__0 
       (.CI(\D_reg[54]_i_2__0_n_0 ),
        .CO({\D_reg[58]_i_2__0_n_0 ,\D_reg[58]_i_2__0_n_1 ,\D_reg[58]_i_2__0_n_2 ,\D_reg[58]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [23:20]),
        .O(D2[23:20]),
        .S({\D[58]_i_3_n_0 ,\D[58]_i_4_n_0 ,\D[58]_i_5_n_0 ,\D[58]_i_6_n_0 }));
  FDRE \D_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_7 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \D_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[5]),
        .Q(\D_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \D_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_6 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \D_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \D_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_4 ),
        .Q(Q[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_1__0 
       (.CI(\D_reg[58]_i_1__0_n_0 ),
        .CO({\D_reg[62]_i_1__0_n_0 ,\D_reg[62]_i_1__0_n_1 ,\D_reg[62]_i_1__0_n_2 ,\D_reg[62]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[62]_i_1__0_n_4 ,\D_reg[62]_i_1__0_n_5 ,\D_reg[62]_i_1__0_n_6 ,\D_reg[62]_i_1__0_n_7 }),
        .S(D2[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_2__0 
       (.CI(\D_reg[58]_i_2__0_n_0 ),
        .CO({\D_reg[62]_i_2__0_n_0 ,\D_reg[62]_i_2__0_n_1 ,\D_reg[62]_i_2__0_n_2 ,\D_reg[62]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_22 [27:24]),
        .O(D2[27:24]),
        .S({\high_reg[0]_22 [27:26],\D[62]_i_3_n_0 ,\D[62]_i_4_n_0 }));
  FDRE \D_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[63]_i_1__0_n_7 ),
        .Q(Q[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_1__0 
       (.CI(\D_reg[62]_i_1__0_n_0 ),
        .CO(\NLW_D_reg[63]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_D_reg[63]_i_1__0_O_UNCONNECTED [3:1],\D_reg[63]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,D2[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_2__0 
       (.CI(\D_reg[62]_i_2__0_n_0 ),
        .CO({\NLW_D_reg[63]_i_2__0_CO_UNCONNECTED [3],\D_reg[63]_i_2__0_n_1 ,\D_reg[63]_i_2__0_n_2 ,\D_reg[63]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\high_reg[0]_22 [30:28]}),
        .O(D2[31:28]),
        .S(\high_reg[0]_22 [31:28]));
  FDRE \D_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[6]),
        .Q(\D_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \D_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[7]),
        .Q(\D_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \D_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[8]),
        .Q(\genblk1[0].imul ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3 cs0
       (.D({c0224_out[0],c0220_out[0],c0216_out[0],c0212_out[0],c0208_out[0],c0204_out[0],c0200_out[0],c0196_out[0],c0192_out[0],c0188_out[0],c0184_out[0],c0180_out[0],c0176_out[0],c0172_out[0],c0168_out[0],c0164_out[0],c0160_out[0],c0156_out[0],c0152_out[0],c0148_out[0],c0144_out[0],c0140_out[0],c0136_out[0],c0132_out[0],c0128_out[0]}),
        .P({p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in}),
        .\genblk3[1].genblk1[1].p_product_reg[3] ({c0224_out[1],c0220_out[1],c0216_out[1],c0212_out[1],c0208_out[1],c0204_out[1],c0200_out[1],c0196_out[1],c0192_out[1],c0188_out[1],c0184_out[1],c0180_out[1],c0176_out[1],c0172_out[1],c0168_out[1],c0164_out[1],c0160_out[1],c0156_out[1],c0152_out[1],c0148_out[1],c0144_out[1],c0140_out[1],c0136_out[1],c0132_out[1],c0128_out[1]}),
        .\high_reg[0][17] ({p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in}),
        .\high_reg[0][24] ({p_1_in223_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .\high_reg[1][9] ({\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[0].p_product_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED [47:41],\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ,p_0_in66_in,P,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,p_0_in6_in,p_0_in2_in,c0}),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[1].p_product_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED [47:39],p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in,p_0_in118_in,p_0_in114_in,p_0_in110_in,p_0_in106_in,p_0_in102_in,p_0_in98_in,p_0_in94_in,p_0_in90_in,p_0_in86_in,p_0_in82_in,p_0_in78_in,p_0_in74_in,p_0_in70_in,\genblk3[0].genblk1[1].p_product_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[0].p_product_reg[2] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED [47:25],p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in,p_0_in117_in,p_0_in113_in,p_0_in109_in,p_0_in105_in,p_0_in101_in,p_0_in97_in,\genblk3[1].genblk1[0].p_product_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[1].p_product_reg[3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED [47:23],p_1_in,p_1_in247_in,p_1_in243_in,p_1_in239_in,p_1_in235_in,p_1_in231_in,p_1_in227_in,p_1_in223_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][0]_i_1__0 
       (.I0(p_0_in121_in),
        .I1(p_0_in122_in),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .I3(p_0_in118_in),
        .I4(p_0_in117_in),
        .O(c0124_out));
  FDRE \high_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[0]),
        .Q(\high_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \high_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[0]),
        .Q(\high_reg[0]_22 [10]),
        .R(1'b0));
  FDRE \high_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[0]),
        .Q(\high_reg[0]_22 [11]),
        .R(1'b0));
  FDRE \high_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[0]),
        .Q(\high_reg[0]_22 [12]),
        .R(1'b0));
  FDRE \high_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[0]),
        .Q(\high_reg[0]_22 [13]),
        .R(1'b0));
  FDRE \high_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[0]),
        .Q(\high_reg[0]_22 [14]),
        .R(1'b0));
  FDRE \high_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[0]),
        .Q(\high_reg[0]_22 [15]),
        .R(1'b0));
  FDRE \high_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[0]),
        .Q(\high_reg[0]_22 [16]),
        .R(1'b0));
  FDRE \high_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[0]),
        .Q(\high_reg[0]_22 [17]),
        .R(1'b0));
  FDRE \high_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[0]),
        .Q(\high_reg[0]_22 [18]),
        .R(1'b0));
  FDRE \high_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[0]),
        .Q(\high_reg[0]_22 [19]),
        .R(1'b0));
  FDRE \high_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[0]),
        .Q(\high_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \high_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[0]),
        .Q(\high_reg[0]_22 [20]),
        .R(1'b0));
  FDRE \high_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[0]),
        .Q(\high_reg[0]_22 [21]),
        .R(1'b0));
  FDRE \high_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[0]),
        .Q(\high_reg[0]_22 [22]),
        .R(1'b0));
  FDRE \high_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[0]),
        .Q(\high_reg[0]_22 [23]),
        .R(1'b0));
  FDRE \high_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[0]),
        .Q(\high_reg[0]_22 [24]),
        .R(1'b0));
  FDRE \high_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in227_in),
        .Q(\high_reg[0]_22 [25]),
        .R(1'b0));
  FDRE \high_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in231_in),
        .Q(\high_reg[0]_22 [26]),
        .R(1'b0));
  FDRE \high_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in235_in),
        .Q(\high_reg[0]_22 [27]),
        .R(1'b0));
  FDRE \high_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in239_in),
        .Q(\high_reg[0]_22 [28]),
        .R(1'b0));
  FDRE \high_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in243_in),
        .Q(\high_reg[0]_22 [29]),
        .R(1'b0));
  FDRE \high_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[0]),
        .Q(\high_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \high_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in247_in),
        .Q(\high_reg[0]_22 [30]),
        .R(1'b0));
  FDRE \high_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\high_reg[0]_22 [31]),
        .R(1'b0));
  FDRE \high_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[0]),
        .Q(\high_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \high_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[0]),
        .Q(\high_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \high_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[0]),
        .Q(\high_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \high_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[0]),
        .Q(\high_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \high_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[0]),
        .Q(\high_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \high_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[0]),
        .Q(\high_reg[0]_22 [8]),
        .R(1'b0));
  FDRE \high_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[0]),
        .Q(\high_reg[0]_22 [9]),
        .R(1'b0));
  FDRE \high_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0124_out),
        .Q(\high_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \high_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[1]),
        .Q(\high_reg[1]_21 [10]),
        .R(1'b0));
  FDRE \high_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[1]),
        .Q(\high_reg[1]_21 [11]),
        .R(1'b0));
  FDRE \high_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[1]),
        .Q(\high_reg[1]_21 [12]),
        .R(1'b0));
  FDRE \high_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[1]),
        .Q(\high_reg[1]_21 [13]),
        .R(1'b0));
  FDRE \high_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[1]),
        .Q(\high_reg[1]_21 [14]),
        .R(1'b0));
  FDRE \high_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[1]),
        .Q(\high_reg[1]_21 [15]),
        .R(1'b0));
  FDRE \high_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[1]),
        .Q(\high_reg[1]_21 [16]),
        .R(1'b0));
  FDRE \high_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[1]),
        .Q(\high_reg[1]_21 [17]),
        .R(1'b0));
  FDRE \high_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[1]),
        .Q(\high_reg[1]_21 [18]),
        .R(1'b0));
  FDRE \high_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[1]),
        .Q(\high_reg[1]_21 [19]),
        .R(1'b0));
  FDRE \high_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[1]),
        .Q(\high_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \high_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[1]),
        .Q(\high_reg[1]_21 [20]),
        .R(1'b0));
  FDRE \high_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[1]),
        .Q(\high_reg[1]_21 [21]),
        .R(1'b0));
  FDRE \high_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[1]),
        .Q(\high_reg[1]_21 [22]),
        .R(1'b0));
  FDRE \high_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[1]),
        .Q(\high_reg[1]_21 [23]),
        .R(1'b0));
  FDRE \high_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[1]),
        .Q(\high_reg[1]_21 [24]),
        .R(1'b0));
  FDRE \high_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[1]),
        .Q(\high_reg[1]_21 [25]),
        .R(1'b0));
  FDRE \high_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[1]),
        .Q(\high_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \high_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[1]),
        .Q(\high_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \high_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[1]),
        .Q(\high_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \high_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[1]),
        .Q(\high_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \high_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[1]),
        .Q(\high_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \high_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[1]),
        .Q(\high_reg[1]_21 [7]),
        .R(1'b0));
  FDRE \high_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[1]),
        .Q(\high_reg[1]_21 [8]),
        .R(1'b0));
  FDRE \high_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[1]),
        .Q(\high_reg[1]_21 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_2__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ),
        .I1(p_0_in78_in),
        .O(c080_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_3__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ),
        .I1(p_0_in74_in),
        .O(c076_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_4__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ),
        .I1(p_0_in70_in),
        .O(c072_out));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_5 
       (.I0(p_0_in78_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ),
        .I3(p_0_in74_in),
        .O(\low_add[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_6 
       (.I0(p_0_in74_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ),
        .I3(p_0_in70_in),
        .O(\low_add[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_7 
       (.I0(p_0_in70_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ),
        .I2(p_0_in66_in),
        .I3(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(\low_add[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_8__0 
       (.I0(p_0_in66_in),
        .I1(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(c068_out));
  LUT3 #(
    .INIT(8'h96)) 
    \low_add[24]_i_2__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .O(c096_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_3__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ),
        .I1(p_0_in90_in),
        .O(c092_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_4__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ),
        .I1(p_0_in86_in),
        .O(c088_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_5__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ),
        .I1(p_0_in82_in),
        .O(c084_out));
  LUT5 #(
    .INIT(32'h69969696)) 
    \low_add[24]_i_6 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ),
        .I4(p_0_in90_in),
        .O(\low_add[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_7 
       (.I0(p_0_in90_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ),
        .I3(p_0_in86_in),
        .O(\low_add[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_8 
       (.I0(p_0_in86_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ),
        .I3(p_0_in82_in),
        .O(\low_add[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_9 
       (.I0(p_0_in82_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ),
        .I3(p_0_in78_in),
        .O(\low_add[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_2__0 
       (.I0(p_0_in106_in),
        .I1(p_0_in105_in),
        .I2(p_0_in110_in),
        .I3(p_0_in109_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .O(c0112_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_3__0 
       (.I0(p_0_in102_in),
        .I1(p_0_in101_in),
        .I2(p_0_in106_in),
        .I3(p_0_in105_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .O(c0108_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_4__0 
       (.I0(p_0_in98_in),
        .I1(p_0_in97_in),
        .I2(p_0_in102_in),
        .I3(p_0_in101_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .O(c0104_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_5__0 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in98_in),
        .I3(p_0_in97_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .O(c0100_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_6 
       (.I0(c0112_out),
        .I1(p_0_in101_in),
        .I2(p_0_in102_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .I4(p_0_in106_in),
        .I5(p_0_in105_in),
        .O(\low_add[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_7 
       (.I0(c0108_out),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .I4(p_0_in102_in),
        .I5(p_0_in101_in),
        .O(\low_add[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_8 
       (.I0(c0104_out),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I4(p_0_in98_in),
        .I5(p_0_in97_in),
        .O(\low_add[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \low_add[28]_i_9 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I4(p_0_in94_in),
        .I5(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .O(\low_add[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_2__0 
       (.I0(p_0_in118_in),
        .I1(p_0_in117_in),
        .I2(p_0_in122_in),
        .I3(p_0_in121_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .O(c0124_out__0));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_3__0 
       (.I0(p_0_in114_in),
        .I1(p_0_in113_in),
        .I2(p_0_in118_in),
        .I3(p_0_in117_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .O(c0120_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_4__0 
       (.I0(p_0_in110_in),
        .I1(p_0_in109_in),
        .I2(p_0_in114_in),
        .I3(p_0_in113_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .O(c0116_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_5 
       (.I0(c0124_out__0),
        .I1(p_0_in113_in),
        .I2(p_0_in114_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .I4(p_0_in118_in),
        .I5(p_0_in117_in),
        .O(\low_add[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_6 
       (.I0(c0120_out),
        .I1(p_0_in109_in),
        .I2(p_0_in110_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .I4(p_0_in114_in),
        .I5(p_0_in113_in),
        .O(\low_add[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_7 
       (.I0(c0116_out),
        .I1(p_0_in105_in),
        .I2(p_0_in106_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .I4(p_0_in110_in),
        .I5(p_0_in109_in),
        .O(\low_add[32]_i_7_n_0 ));
  FDRE \low_add_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0),
        .Q(low_add[0]),
        .R(1'b0));
  FDRE \low_add_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[17]),
        .Q(\low_add_reg[17]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[18]),
        .Q(\low_add_reg[18]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[19]),
        .Q(\low_add_reg[19]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in2_in),
        .Q(low_add[1]),
        .R(1'b0));
  FDRE \low_add_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[20]),
        .Q(\low_add_reg[20]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[20]_i_1__0 
       (.CI(1'b0),
        .CO({\low_add_reg[20]_i_1__0_n_0 ,\low_add_reg[20]_i_1__0_n_1 ,\low_add_reg[20]_i_1__0_n_2 ,\low_add_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({c080_out,c076_out,c072_out,1'b0}),
        .O(low_add0[20:17]),
        .S({\low_add[20]_i_5_n_0 ,\low_add[20]_i_6_n_0 ,\low_add[20]_i_7_n_0 ,c068_out}));
  FDRE \low_add_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[21]),
        .Q(\low_add_reg[21]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[22]),
        .Q(\low_add_reg[22]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[23]),
        .Q(\low_add_reg[23]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[24]),
        .Q(\low_add_reg[24]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[24]_i_1__0 
       (.CI(\low_add_reg[20]_i_1__0_n_0 ),
        .CO({\low_add_reg[24]_i_1__0_n_0 ,\low_add_reg[24]_i_1__0_n_1 ,\low_add_reg[24]_i_1__0_n_2 ,\low_add_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({c096_out,c092_out,c088_out,c084_out}),
        .O(low_add0[24:21]),
        .S({\low_add[24]_i_6_n_0 ,\low_add[24]_i_7_n_0 ,\low_add[24]_i_8_n_0 ,\low_add[24]_i_9_n_0 }));
  FDRE \low_add_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[25]),
        .Q(\low_add_reg[25]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[26]),
        .Q(\low_add_reg[26]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[27]),
        .Q(\low_add_reg[27]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[28]),
        .Q(\low_add_reg[28]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[28]_i_1__0 
       (.CI(\low_add_reg[24]_i_1__0_n_0 ),
        .CO({\low_add_reg[28]_i_1__0_n_0 ,\low_add_reg[28]_i_1__0_n_1 ,\low_add_reg[28]_i_1__0_n_2 ,\low_add_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({c0112_out,c0108_out,c0104_out,c0100_out}),
        .O(low_add0[28:25]),
        .S({\low_add[28]_i_6_n_0 ,\low_add[28]_i_7_n_0 ,\low_add[28]_i_8_n_0 ,\low_add[28]_i_9_n_0 }));
  FDRE \low_add_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[29]),
        .Q(\low_add_reg[29]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in6_in),
        .Q(low_add[2]),
        .R(1'b0));
  FDRE \low_add_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[30]),
        .Q(\low_add_reg[30]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[31]),
        .Q(low_add[31]),
        .R(1'b0));
  FDRE \low_add_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[32]),
        .Q(low_add[32]),
        .R(1'b0));
  CARRY4 \low_add_reg[32]_i_1__0 
       (.CI(\low_add_reg[28]_i_1__0_n_0 ),
        .CO({low_add0[32],\NLW_low_add_reg[32]_i_1__0_CO_UNCONNECTED [2],\low_add_reg[32]_i_1__0_n_2 ,\low_add_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,c0124_out__0,c0120_out,c0116_out}),
        .O({\NLW_low_add_reg[32]_i_1__0_O_UNCONNECTED [3],low_add0[31:29]}),
        .S({1'b1,\low_add[32]_i_5_n_0 ,\low_add[32]_i_6_n_0 ,\low_add[32]_i_7_n_0 }));
  FDRE \low_add_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(low_add[3]),
        .R(1'b0));
  FDRE \low_add_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in14_in),
        .Q(low_add[4]),
        .R(1'b0));
  FDRE \low_add_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in18_in),
        .Q(low_add[5]),
        .R(1'b0));
  FDRE \low_add_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in22_in),
        .Q(low_add[6]),
        .R(1'b0));
  FDRE \low_add_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in26_in),
        .Q(low_add[7]),
        .R(1'b0));
  FDRE \low_add_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in30_in),
        .Q(low_add[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__3 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(\D_reg[8]_1 [0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(\m_delay_reg[0]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__3 
       (.I0(\genblk1[0].imul ),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10__3_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__3 
       (.I0(\genblk1[0].imul ),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10__3_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_1 [8]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__3 
       (.I0(\D_reg_n_0_[6] ),
        .I1(\m_delay_reg[0]_i_10__3_n_0 ),
        .I2(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_1 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__3 
       (.I0(\m_delay_reg[0]_i_10__3_n_0 ),
        .I1(\D_reg_n_0_[6] ),
        .O(\D_reg[8]_1 [6]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__3 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(\D_reg[8]_1 [0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(\D_reg[8]_1 [5]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__3 
       (.I0(\D_reg_n_0_[3] ),
        .I1(\D_reg_n_0_[1] ),
        .I2(\D_reg[8]_1 [0]),
        .I3(\D_reg_n_0_[2] ),
        .I4(\D_reg_n_0_[4] ),
        .O(\D_reg[8]_1 [4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__3 
       (.I0(\D_reg_n_0_[2] ),
        .I1(\D_reg[8]_1 [0]),
        .I2(\D_reg_n_0_[1] ),
        .I3(\D_reg_n_0_[3] ),
        .O(\D_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__3 
       (.I0(\D_reg_n_0_[1] ),
        .I1(\D_reg[8]_1 [0]),
        .I2(\D_reg_n_0_[2] ),
        .O(\D_reg[8]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__3 
       (.I0(\D_reg[8]_1 [0]),
        .I1(\D_reg_n_0_[1] ),
        .O(\D_reg[8]_1 [1]));
endmodule

(* ORIG_REF_NAME = "intmul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4
   (\low_add_reg[30]_0 ,
    \low_add_reg[29]_0 ,
    \low_add_reg[28]_0 ,
    \low_add_reg[27]_0 ,
    \low_add_reg[26]_0 ,
    \low_add_reg[25]_0 ,
    \low_add_reg[24]_0 ,
    \low_add_reg[23]_0 ,
    \low_add_reg[22]_0 ,
    \low_add_reg[21]_0 ,
    \low_add_reg[20]_0 ,
    \low_add_reg[19]_0 ,
    \low_add_reg[18]_0 ,
    \low_add_reg[17]_0 ,
    P,
    \D_reg[8]_0 ,
    \D_reg[8]_1 ,
    Q,
    clk,
    A,
    \genblk3[0].genblk1[0].p_product_reg[0]_0 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    B);
  output \low_add_reg[30]_0 ;
  output \low_add_reg[29]_0 ;
  output \low_add_reg[28]_0 ;
  output \low_add_reg[27]_0 ;
  output \low_add_reg[26]_0 ;
  output \low_add_reg[25]_0 ;
  output \low_add_reg[24]_0 ;
  output \low_add_reg[23]_0 ;
  output \low_add_reg[22]_0 ;
  output \low_add_reg[21]_0 ;
  output \low_add_reg[20]_0 ;
  output \low_add_reg[19]_0 ;
  output \low_add_reg[18]_0 ;
  output \low_add_reg[17]_0 ;
  output [7:0]P;
  output \D_reg[8]_0 ;
  output [8:0]\D_reg[8]_1 ;
  output [32:0]Q;
  input clk;
  input [16:0]A;
  input [23:0]\genblk3[0].genblk1[0].p_product_reg[0]_0 ;
  input [14:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input [7:0]B;

  wire [16:0]A;
  wire [7:0]B;
  wire [31:0]D2;
  wire \D[34]_i_2_n_0 ;
  wire \D[38]_i_3_n_0 ;
  wire \D[38]_i_4_n_0 ;
  wire \D[38]_i_5_n_0 ;
  wire \D[38]_i_6_n_0 ;
  wire \D[42]_i_3_n_0 ;
  wire \D[42]_i_4_n_0 ;
  wire \D[42]_i_5_n_0 ;
  wire \D[42]_i_6_n_0 ;
  wire \D[46]_i_3_n_0 ;
  wire \D[46]_i_4_n_0 ;
  wire \D[46]_i_5_n_0 ;
  wire \D[46]_i_6_n_0 ;
  wire \D[50]_i_3_n_0 ;
  wire \D[50]_i_4_n_0 ;
  wire \D[50]_i_5_n_0 ;
  wire \D[50]_i_6_n_0 ;
  wire \D[54]_i_3_n_0 ;
  wire \D[54]_i_4_n_0 ;
  wire \D[54]_i_5_n_0 ;
  wire \D[54]_i_6_n_0 ;
  wire \D[58]_i_3_n_0 ;
  wire \D[58]_i_4_n_0 ;
  wire \D[58]_i_5_n_0 ;
  wire \D[58]_i_6_n_0 ;
  wire \D[62]_i_3_n_0 ;
  wire \D[62]_i_4_n_0 ;
  wire \D_reg[34]_i_1_n_0 ;
  wire \D_reg[34]_i_1_n_1 ;
  wire \D_reg[34]_i_1_n_2 ;
  wire \D_reg[34]_i_1_n_3 ;
  wire \D_reg[34]_i_1_n_4 ;
  wire \D_reg[34]_i_1_n_5 ;
  wire \D_reg[34]_i_1_n_6 ;
  wire \D_reg[34]_i_1_n_7 ;
  wire \D_reg[38]_i_1_n_0 ;
  wire \D_reg[38]_i_1_n_1 ;
  wire \D_reg[38]_i_1_n_2 ;
  wire \D_reg[38]_i_1_n_3 ;
  wire \D_reg[38]_i_1_n_4 ;
  wire \D_reg[38]_i_1_n_5 ;
  wire \D_reg[38]_i_1_n_6 ;
  wire \D_reg[38]_i_1_n_7 ;
  wire \D_reg[38]_i_2_n_0 ;
  wire \D_reg[38]_i_2_n_1 ;
  wire \D_reg[38]_i_2_n_2 ;
  wire \D_reg[38]_i_2_n_3 ;
  wire \D_reg[42]_i_1_n_0 ;
  wire \D_reg[42]_i_1_n_1 ;
  wire \D_reg[42]_i_1_n_2 ;
  wire \D_reg[42]_i_1_n_3 ;
  wire \D_reg[42]_i_1_n_4 ;
  wire \D_reg[42]_i_1_n_5 ;
  wire \D_reg[42]_i_1_n_6 ;
  wire \D_reg[42]_i_1_n_7 ;
  wire \D_reg[42]_i_2_n_0 ;
  wire \D_reg[42]_i_2_n_1 ;
  wire \D_reg[42]_i_2_n_2 ;
  wire \D_reg[42]_i_2_n_3 ;
  wire \D_reg[46]_i_1_n_0 ;
  wire \D_reg[46]_i_1_n_1 ;
  wire \D_reg[46]_i_1_n_2 ;
  wire \D_reg[46]_i_1_n_3 ;
  wire \D_reg[46]_i_1_n_4 ;
  wire \D_reg[46]_i_1_n_5 ;
  wire \D_reg[46]_i_1_n_6 ;
  wire \D_reg[46]_i_1_n_7 ;
  wire \D_reg[46]_i_2_n_0 ;
  wire \D_reg[46]_i_2_n_1 ;
  wire \D_reg[46]_i_2_n_2 ;
  wire \D_reg[46]_i_2_n_3 ;
  wire \D_reg[50]_i_1_n_0 ;
  wire \D_reg[50]_i_1_n_1 ;
  wire \D_reg[50]_i_1_n_2 ;
  wire \D_reg[50]_i_1_n_3 ;
  wire \D_reg[50]_i_1_n_4 ;
  wire \D_reg[50]_i_1_n_5 ;
  wire \D_reg[50]_i_1_n_6 ;
  wire \D_reg[50]_i_1_n_7 ;
  wire \D_reg[50]_i_2_n_0 ;
  wire \D_reg[50]_i_2_n_1 ;
  wire \D_reg[50]_i_2_n_2 ;
  wire \D_reg[50]_i_2_n_3 ;
  wire \D_reg[54]_i_1_n_0 ;
  wire \D_reg[54]_i_1_n_1 ;
  wire \D_reg[54]_i_1_n_2 ;
  wire \D_reg[54]_i_1_n_3 ;
  wire \D_reg[54]_i_1_n_4 ;
  wire \D_reg[54]_i_1_n_5 ;
  wire \D_reg[54]_i_1_n_6 ;
  wire \D_reg[54]_i_1_n_7 ;
  wire \D_reg[54]_i_2_n_0 ;
  wire \D_reg[54]_i_2_n_1 ;
  wire \D_reg[54]_i_2_n_2 ;
  wire \D_reg[54]_i_2_n_3 ;
  wire \D_reg[58]_i_1_n_0 ;
  wire \D_reg[58]_i_1_n_1 ;
  wire \D_reg[58]_i_1_n_2 ;
  wire \D_reg[58]_i_1_n_3 ;
  wire \D_reg[58]_i_1_n_4 ;
  wire \D_reg[58]_i_1_n_5 ;
  wire \D_reg[58]_i_1_n_6 ;
  wire \D_reg[58]_i_1_n_7 ;
  wire \D_reg[58]_i_2_n_0 ;
  wire \D_reg[58]_i_2_n_1 ;
  wire \D_reg[58]_i_2_n_2 ;
  wire \D_reg[58]_i_2_n_3 ;
  wire \D_reg[62]_i_1_n_0 ;
  wire \D_reg[62]_i_1_n_1 ;
  wire \D_reg[62]_i_1_n_2 ;
  wire \D_reg[62]_i_1_n_3 ;
  wire \D_reg[62]_i_1_n_4 ;
  wire \D_reg[62]_i_1_n_5 ;
  wire \D_reg[62]_i_1_n_6 ;
  wire \D_reg[62]_i_1_n_7 ;
  wire \D_reg[62]_i_2_n_0 ;
  wire \D_reg[62]_i_2_n_1 ;
  wire \D_reg[62]_i_2_n_2 ;
  wire \D_reg[62]_i_2_n_3 ;
  wire \D_reg[63]_i_1_n_7 ;
  wire \D_reg[63]_i_2_n_1 ;
  wire \D_reg[63]_i_2_n_2 ;
  wire \D_reg[63]_i_2_n_3 ;
  wire \D_reg[8]_0 ;
  wire [8:0]\D_reg[8]_1 ;
  wire \D_reg_n_0_[1] ;
  wire \D_reg_n_0_[2] ;
  wire \D_reg_n_0_[3] ;
  wire \D_reg_n_0_[4] ;
  wire \D_reg_n_0_[5] ;
  wire \D_reg_n_0_[6] ;
  wire \D_reg_n_0_[7] ;
  wire [7:0]P;
  wire [32:0]Q;
  wire [0:0]c0;
  wire [0:0]c0100_out;
  wire [0:0]c0104_out;
  wire [0:0]c0108_out;
  wire [0:0]c0112_out;
  wire [0:0]c0116_out;
  wire [0:0]c0120_out;
  wire [1:1]c0124_out;
  wire [0:0]c0124_out__0;
  wire [1:0]c0128_out;
  wire [1:0]c0132_out;
  wire [1:0]c0136_out;
  wire [1:0]c0140_out;
  wire [1:0]c0144_out;
  wire [1:0]c0148_out;
  wire [1:0]c0152_out;
  wire [1:0]c0156_out;
  wire [1:0]c0160_out;
  wire [1:0]c0164_out;
  wire [1:0]c0168_out;
  wire [1:0]c0172_out;
  wire [1:0]c0176_out;
  wire [1:0]c0180_out;
  wire [1:0]c0184_out;
  wire [1:0]c0188_out;
  wire [1:0]c0192_out;
  wire [1:0]c0196_out;
  wire [1:0]c0200_out;
  wire [1:0]c0204_out;
  wire [1:0]c0208_out;
  wire [1:0]c0212_out;
  wire [1:0]c0216_out;
  wire [1:0]c0220_out;
  wire [1:0]c0224_out;
  wire [0:0]c068_out;
  wire [0:0]c072_out;
  wire [0:0]c076_out;
  wire [0:0]c080_out;
  wire [0:0]c084_out;
  wire [0:0]c088_out;
  wire [0:0]c092_out;
  wire [0:0]c096_out;
  wire clk;
  wire [23:0]\genblk3[0].genblk1[0].p_product_reg[0]_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_65_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_66_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_67_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_68_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_69_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_70_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_71_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_72_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_73_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_74_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_75_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_76_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_77_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_78_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_79_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_80_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_81_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_82_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_83_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_84_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_85_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_86_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_87_[0] ;
  wire [14:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire \genblk3[0].genblk1[1].p_product_reg_n_105_[1] ;
  wire \genblk3[1].genblk1[0].p_product_reg_n_105_[2] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_105_[3] ;
  wire [31:0]\high_reg[0]_14 ;
  wire [25:0]\high_reg[1]_13 ;
  wire [8:8]imul;
  wire [32:0]low_add;
  wire [32:17]low_add0;
  wire \low_add[20]_i_5_n_0 ;
  wire \low_add[20]_i_6_n_0 ;
  wire \low_add[20]_i_7_n_0 ;
  wire \low_add[24]_i_6_n_0 ;
  wire \low_add[24]_i_7_n_0 ;
  wire \low_add[24]_i_8_n_0 ;
  wire \low_add[24]_i_9_n_0 ;
  wire \low_add[28]_i_6_n_0 ;
  wire \low_add[28]_i_7_n_0 ;
  wire \low_add[28]_i_8_n_0 ;
  wire \low_add[28]_i_9_n_0 ;
  wire \low_add[32]_i_5_n_0 ;
  wire \low_add[32]_i_6_n_0 ;
  wire \low_add[32]_i_7_n_0 ;
  wire \low_add_reg[17]_0 ;
  wire \low_add_reg[18]_0 ;
  wire \low_add_reg[19]_0 ;
  wire \low_add_reg[20]_0 ;
  wire \low_add_reg[20]_i_1_n_0 ;
  wire \low_add_reg[20]_i_1_n_1 ;
  wire \low_add_reg[20]_i_1_n_2 ;
  wire \low_add_reg[20]_i_1_n_3 ;
  wire \low_add_reg[21]_0 ;
  wire \low_add_reg[22]_0 ;
  wire \low_add_reg[23]_0 ;
  wire \low_add_reg[24]_0 ;
  wire \low_add_reg[24]_i_1_n_0 ;
  wire \low_add_reg[24]_i_1_n_1 ;
  wire \low_add_reg[24]_i_1_n_2 ;
  wire \low_add_reg[24]_i_1_n_3 ;
  wire \low_add_reg[25]_0 ;
  wire \low_add_reg[26]_0 ;
  wire \low_add_reg[27]_0 ;
  wire \low_add_reg[28]_0 ;
  wire \low_add_reg[28]_i_1_n_0 ;
  wire \low_add_reg[28]_i_1_n_1 ;
  wire \low_add_reg[28]_i_1_n_2 ;
  wire \low_add_reg[28]_i_1_n_3 ;
  wire \low_add_reg[29]_0 ;
  wire \low_add_reg[30]_0 ;
  wire \low_add_reg[32]_i_1_n_2 ;
  wire \low_add_reg[32]_i_1_n_3 ;
  wire \m_delay_reg[0]_i_10_n_0 ;
  wire p_0_in101_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in106_in;
  wire p_0_in109_in;
  wire p_0_in10_in;
  wire p_0_in110_in;
  wire p_0_in113_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in118_in;
  wire p_0_in121_in;
  wire p_0_in122_in;
  wire p_0_in125_in;
  wire p_0_in126_in;
  wire p_0_in129_in;
  wire p_0_in130_in;
  wire p_0_in133_in;
  wire p_0_in134_in;
  wire p_0_in137_in;
  wire p_0_in138_in;
  wire p_0_in141_in;
  wire p_0_in142_in;
  wire p_0_in145_in;
  wire p_0_in146_in;
  wire p_0_in149_in;
  wire p_0_in14_in;
  wire p_0_in150_in;
  wire p_0_in153_in;
  wire p_0_in154_in;
  wire p_0_in157_in;
  wire p_0_in158_in;
  wire p_0_in161_in;
  wire p_0_in162_in;
  wire p_0_in165_in;
  wire p_0_in166_in;
  wire p_0_in169_in;
  wire p_0_in170_in;
  wire p_0_in173_in;
  wire p_0_in174_in;
  wire p_0_in177_in;
  wire p_0_in178_in;
  wire p_0_in181_in;
  wire p_0_in182_in;
  wire p_0_in185_in;
  wire p_0_in186_in;
  wire p_0_in189_in;
  wire p_0_in18_in;
  wire p_0_in190_in;
  wire p_0_in194_in;
  wire p_0_in198_in;
  wire p_0_in202_in;
  wire p_0_in206_in;
  wire p_0_in210_in;
  wire p_0_in214_in;
  wire p_0_in218_in;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in2_in;
  wire p_0_in30_in;
  wire p_0_in66_in;
  wire p_0_in6_in;
  wire p_0_in70_in;
  wire p_0_in74_in;
  wire p_0_in78_in;
  wire p_0_in82_in;
  wire p_0_in86_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_0_in98_in;
  wire p_1_in;
  wire p_1_in167_in;
  wire p_1_in171_in;
  wire p_1_in175_in;
  wire p_1_in179_in;
  wire p_1_in183_in;
  wire p_1_in187_in;
  wire p_1_in191_in;
  wire p_1_in195_in;
  wire p_1_in199_in;
  wire p_1_in203_in;
  wire p_1_in207_in;
  wire p_1_in211_in;
  wire p_1_in215_in;
  wire p_1_in219_in;
  wire p_1_in223_in;
  wire p_1_in227_in;
  wire p_1_in231_in;
  wire p_1_in235_in;
  wire p_1_in239_in;
  wire p_1_in243_in;
  wire p_1_in247_in;
  wire [3:0]\NLW_D_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_D_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D_reg[63]_i_2_CO_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:41]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:39]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:25]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:23]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED ;
  wire [2:2]\NLW_low_add_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_low_add_reg[32]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D[34]_i_2 
       (.I0(D2[0]),
        .I1(low_add[32]),
        .O(\D[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_3 
       (.I0(\high_reg[0]_14 [3]),
        .I1(\high_reg[1]_13 [3]),
        .O(\D[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_4 
       (.I0(\high_reg[0]_14 [2]),
        .I1(\high_reg[1]_13 [2]),
        .O(\D[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_5 
       (.I0(\high_reg[0]_14 [1]),
        .I1(\high_reg[1]_13 [1]),
        .O(\D[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_6 
       (.I0(\high_reg[0]_14 [0]),
        .I1(\high_reg[1]_13 [0]),
        .O(\D[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_3 
       (.I0(\high_reg[0]_14 [7]),
        .I1(\high_reg[1]_13 [7]),
        .O(\D[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_4 
       (.I0(\high_reg[0]_14 [6]),
        .I1(\high_reg[1]_13 [6]),
        .O(\D[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_5 
       (.I0(\high_reg[0]_14 [5]),
        .I1(\high_reg[1]_13 [5]),
        .O(\D[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_6 
       (.I0(\high_reg[0]_14 [4]),
        .I1(\high_reg[1]_13 [4]),
        .O(\D[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_3 
       (.I0(\high_reg[0]_14 [11]),
        .I1(\high_reg[1]_13 [11]),
        .O(\D[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_4 
       (.I0(\high_reg[0]_14 [10]),
        .I1(\high_reg[1]_13 [10]),
        .O(\D[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_5 
       (.I0(\high_reg[0]_14 [9]),
        .I1(\high_reg[1]_13 [9]),
        .O(\D[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_6 
       (.I0(\high_reg[0]_14 [8]),
        .I1(\high_reg[1]_13 [8]),
        .O(\D[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_3 
       (.I0(\high_reg[0]_14 [15]),
        .I1(\high_reg[1]_13 [15]),
        .O(\D[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_4 
       (.I0(\high_reg[0]_14 [14]),
        .I1(\high_reg[1]_13 [14]),
        .O(\D[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_5 
       (.I0(\high_reg[0]_14 [13]),
        .I1(\high_reg[1]_13 [13]),
        .O(\D[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_6 
       (.I0(\high_reg[0]_14 [12]),
        .I1(\high_reg[1]_13 [12]),
        .O(\D[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_3 
       (.I0(\high_reg[0]_14 [19]),
        .I1(\high_reg[1]_13 [19]),
        .O(\D[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_4 
       (.I0(\high_reg[0]_14 [18]),
        .I1(\high_reg[1]_13 [18]),
        .O(\D[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_5 
       (.I0(\high_reg[0]_14 [17]),
        .I1(\high_reg[1]_13 [17]),
        .O(\D[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_6 
       (.I0(\high_reg[0]_14 [16]),
        .I1(\high_reg[1]_13 [16]),
        .O(\D[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_3 
       (.I0(\high_reg[0]_14 [23]),
        .I1(\high_reg[1]_13 [23]),
        .O(\D[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_4 
       (.I0(\high_reg[0]_14 [22]),
        .I1(\high_reg[1]_13 [22]),
        .O(\D[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_5 
       (.I0(\high_reg[0]_14 [21]),
        .I1(\high_reg[1]_13 [21]),
        .O(\D[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_6 
       (.I0(\high_reg[0]_14 [20]),
        .I1(\high_reg[1]_13 [20]),
        .O(\D[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_3 
       (.I0(\high_reg[0]_14 [25]),
        .I1(\high_reg[1]_13 [25]),
        .O(\D[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_4 
       (.I0(\high_reg[0]_14 [24]),
        .I1(\high_reg[1]_13 [24]),
        .O(\D[62]_i_4_n_0 ));
  FDRE \D_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[0]),
        .Q(\D_reg[8]_1 [0]),
        .R(1'b0));
  FDRE \D_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[1]),
        .Q(\D_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \D_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[2]),
        .Q(\D_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \D_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_7 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \D_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_6 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \D_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \D_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_4 ),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[34]_i_1 
       (.CI(1'b0),
        .CO({\D_reg[34]_i_1_n_0 ,\D_reg[34]_i_1_n_1 ,\D_reg[34]_i_1_n_2 ,\D_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D2[0],1'b0}),
        .O({\D_reg[34]_i_1_n_4 ,\D_reg[34]_i_1_n_5 ,\D_reg[34]_i_1_n_6 ,\D_reg[34]_i_1_n_7 }),
        .S({D2[2:1],\D[34]_i_2_n_0 ,low_add[31]}));
  FDRE \D_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_7 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \D_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_6 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \D_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \D_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_4 ),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_1 
       (.CI(\D_reg[34]_i_1_n_0 ),
        .CO({\D_reg[38]_i_1_n_0 ,\D_reg[38]_i_1_n_1 ,\D_reg[38]_i_1_n_2 ,\D_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[38]_i_1_n_4 ,\D_reg[38]_i_1_n_5 ,\D_reg[38]_i_1_n_6 ,\D_reg[38]_i_1_n_7 }),
        .S(D2[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_2 
       (.CI(1'b0),
        .CO({\D_reg[38]_i_2_n_0 ,\D_reg[38]_i_2_n_1 ,\D_reg[38]_i_2_n_2 ,\D_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [3:0]),
        .O(D2[3:0]),
        .S({\D[38]_i_3_n_0 ,\D[38]_i_4_n_0 ,\D[38]_i_5_n_0 ,\D[38]_i_6_n_0 }));
  FDRE \D_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_7 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \D_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[3]),
        .Q(\D_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \D_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_6 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \D_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \D_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_4 ),
        .Q(Q[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_1 
       (.CI(\D_reg[38]_i_1_n_0 ),
        .CO({\D_reg[42]_i_1_n_0 ,\D_reg[42]_i_1_n_1 ,\D_reg[42]_i_1_n_2 ,\D_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[42]_i_1_n_4 ,\D_reg[42]_i_1_n_5 ,\D_reg[42]_i_1_n_6 ,\D_reg[42]_i_1_n_7 }),
        .S(D2[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_2 
       (.CI(\D_reg[38]_i_2_n_0 ),
        .CO({\D_reg[42]_i_2_n_0 ,\D_reg[42]_i_2_n_1 ,\D_reg[42]_i_2_n_2 ,\D_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [7:4]),
        .O(D2[7:4]),
        .S({\D[42]_i_3_n_0 ,\D[42]_i_4_n_0 ,\D[42]_i_5_n_0 ,\D[42]_i_6_n_0 }));
  FDRE \D_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_7 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \D_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_6 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \D_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \D_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_4 ),
        .Q(Q[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_1 
       (.CI(\D_reg[42]_i_1_n_0 ),
        .CO({\D_reg[46]_i_1_n_0 ,\D_reg[46]_i_1_n_1 ,\D_reg[46]_i_1_n_2 ,\D_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[46]_i_1_n_4 ,\D_reg[46]_i_1_n_5 ,\D_reg[46]_i_1_n_6 ,\D_reg[46]_i_1_n_7 }),
        .S(D2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_2 
       (.CI(\D_reg[42]_i_2_n_0 ),
        .CO({\D_reg[46]_i_2_n_0 ,\D_reg[46]_i_2_n_1 ,\D_reg[46]_i_2_n_2 ,\D_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [11:8]),
        .O(D2[11:8]),
        .S({\D[46]_i_3_n_0 ,\D[46]_i_4_n_0 ,\D[46]_i_5_n_0 ,\D[46]_i_6_n_0 }));
  FDRE \D_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_7 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \D_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_6 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \D_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \D_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[4]),
        .Q(\D_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \D_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_4 ),
        .Q(Q[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_1 
       (.CI(\D_reg[46]_i_1_n_0 ),
        .CO({\D_reg[50]_i_1_n_0 ,\D_reg[50]_i_1_n_1 ,\D_reg[50]_i_1_n_2 ,\D_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[50]_i_1_n_4 ,\D_reg[50]_i_1_n_5 ,\D_reg[50]_i_1_n_6 ,\D_reg[50]_i_1_n_7 }),
        .S(D2[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_2 
       (.CI(\D_reg[46]_i_2_n_0 ),
        .CO({\D_reg[50]_i_2_n_0 ,\D_reg[50]_i_2_n_1 ,\D_reg[50]_i_2_n_2 ,\D_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [15:12]),
        .O(D2[15:12]),
        .S({\D[50]_i_3_n_0 ,\D[50]_i_4_n_0 ,\D[50]_i_5_n_0 ,\D[50]_i_6_n_0 }));
  FDRE \D_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_7 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \D_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_6 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \D_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \D_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_4 ),
        .Q(Q[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_1 
       (.CI(\D_reg[50]_i_1_n_0 ),
        .CO({\D_reg[54]_i_1_n_0 ,\D_reg[54]_i_1_n_1 ,\D_reg[54]_i_1_n_2 ,\D_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[54]_i_1_n_4 ,\D_reg[54]_i_1_n_5 ,\D_reg[54]_i_1_n_6 ,\D_reg[54]_i_1_n_7 }),
        .S(D2[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_2 
       (.CI(\D_reg[50]_i_2_n_0 ),
        .CO({\D_reg[54]_i_2_n_0 ,\D_reg[54]_i_2_n_1 ,\D_reg[54]_i_2_n_2 ,\D_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [19:16]),
        .O(D2[19:16]),
        .S({\D[54]_i_3_n_0 ,\D[54]_i_4_n_0 ,\D[54]_i_5_n_0 ,\D[54]_i_6_n_0 }));
  FDRE \D_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_7 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \D_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_6 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \D_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \D_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_4 ),
        .Q(Q[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_1 
       (.CI(\D_reg[54]_i_1_n_0 ),
        .CO({\D_reg[58]_i_1_n_0 ,\D_reg[58]_i_1_n_1 ,\D_reg[58]_i_1_n_2 ,\D_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[58]_i_1_n_4 ,\D_reg[58]_i_1_n_5 ,\D_reg[58]_i_1_n_6 ,\D_reg[58]_i_1_n_7 }),
        .S(D2[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_2 
       (.CI(\D_reg[54]_i_2_n_0 ),
        .CO({\D_reg[58]_i_2_n_0 ,\D_reg[58]_i_2_n_1 ,\D_reg[58]_i_2_n_2 ,\D_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [23:20]),
        .O(D2[23:20]),
        .S({\D[58]_i_3_n_0 ,\D[58]_i_4_n_0 ,\D[58]_i_5_n_0 ,\D[58]_i_6_n_0 }));
  FDRE \D_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_7 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \D_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[5]),
        .Q(\D_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \D_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_6 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \D_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \D_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_4 ),
        .Q(Q[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_1 
       (.CI(\D_reg[58]_i_1_n_0 ),
        .CO({\D_reg[62]_i_1_n_0 ,\D_reg[62]_i_1_n_1 ,\D_reg[62]_i_1_n_2 ,\D_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[62]_i_1_n_4 ,\D_reg[62]_i_1_n_5 ,\D_reg[62]_i_1_n_6 ,\D_reg[62]_i_1_n_7 }),
        .S(D2[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_2 
       (.CI(\D_reg[58]_i_2_n_0 ),
        .CO({\D_reg[62]_i_2_n_0 ,\D_reg[62]_i_2_n_1 ,\D_reg[62]_i_2_n_2 ,\D_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_14 [27:24]),
        .O(D2[27:24]),
        .S({\high_reg[0]_14 [27:26],\D[62]_i_3_n_0 ,\D[62]_i_4_n_0 }));
  FDRE \D_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[63]_i_1_n_7 ),
        .Q(Q[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_1 
       (.CI(\D_reg[62]_i_1_n_0 ),
        .CO(\NLW_D_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_D_reg[63]_i_1_O_UNCONNECTED [3:1],\D_reg[63]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D2[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_2 
       (.CI(\D_reg[62]_i_2_n_0 ),
        .CO({\NLW_D_reg[63]_i_2_CO_UNCONNECTED [3],\D_reg[63]_i_2_n_1 ,\D_reg[63]_i_2_n_2 ,\D_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\high_reg[0]_14 [30:28]}),
        .O(D2[31:28]),
        .S(\high_reg[0]_14 [31:28]));
  FDRE \D_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[6]),
        .Q(\D_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \D_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[7]),
        .Q(\D_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \D_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[8]),
        .Q(imul),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15 cs0
       (.D({c0224_out[0],c0220_out[0],c0216_out[0],c0212_out[0],c0208_out[0],c0204_out[0],c0200_out[0],c0196_out[0],c0192_out[0],c0188_out[0],c0184_out[0],c0180_out[0],c0176_out[0],c0172_out[0],c0168_out[0],c0164_out[0],c0160_out[0],c0156_out[0],c0152_out[0],c0148_out[0],c0144_out[0],c0140_out[0],c0136_out[0],c0132_out[0],c0128_out[0]}),
        .P({p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in}),
        .\genblk3[1].genblk1[1].p_product_reg[3] ({c0224_out[1],c0220_out[1],c0216_out[1],c0212_out[1],c0208_out[1],c0204_out[1],c0200_out[1],c0196_out[1],c0192_out[1],c0188_out[1],c0184_out[1],c0180_out[1],c0176_out[1],c0172_out[1],c0168_out[1],c0164_out[1],c0160_out[1],c0156_out[1],c0152_out[1],c0148_out[1],c0144_out[1],c0140_out[1],c0136_out[1],c0132_out[1],c0128_out[1]}),
        .\high_reg[0][17] ({p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in}),
        .\high_reg[0][24] ({p_1_in223_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .\high_reg[1][9] ({\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[0].p_product_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[0].p_product_reg[0]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED [47:41],\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ,p_0_in66_in,P,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,p_0_in6_in,p_0_in2_in,c0}),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[1].p_product_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[0].p_product_reg[0]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED [47:39],p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in,p_0_in118_in,p_0_in114_in,p_0_in110_in,p_0_in106_in,p_0_in102_in,p_0_in98_in,p_0_in94_in,p_0_in90_in,p_0_in86_in,p_0_in82_in,p_0_in78_in,p_0_in74_in,p_0_in70_in,\genblk3[0].genblk1[1].p_product_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[0].p_product_reg[2] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED [47:25],p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in,p_0_in117_in,p_0_in113_in,p_0_in109_in,p_0_in105_in,p_0_in101_in,p_0_in97_in,\genblk3[1].genblk1[0].p_product_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[1].p_product_reg[3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED [47:23],p_1_in,p_1_in247_in,p_1_in243_in,p_1_in239_in,p_1_in235_in,p_1_in231_in,p_1_in227_in,p_1_in223_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][0]_i_1 
       (.I0(p_0_in121_in),
        .I1(p_0_in122_in),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .I3(p_0_in118_in),
        .I4(p_0_in117_in),
        .O(c0124_out));
  FDRE \high_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[0]),
        .Q(\high_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \high_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[0]),
        .Q(\high_reg[0]_14 [10]),
        .R(1'b0));
  FDRE \high_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[0]),
        .Q(\high_reg[0]_14 [11]),
        .R(1'b0));
  FDRE \high_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[0]),
        .Q(\high_reg[0]_14 [12]),
        .R(1'b0));
  FDRE \high_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[0]),
        .Q(\high_reg[0]_14 [13]),
        .R(1'b0));
  FDRE \high_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[0]),
        .Q(\high_reg[0]_14 [14]),
        .R(1'b0));
  FDRE \high_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[0]),
        .Q(\high_reg[0]_14 [15]),
        .R(1'b0));
  FDRE \high_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[0]),
        .Q(\high_reg[0]_14 [16]),
        .R(1'b0));
  FDRE \high_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[0]),
        .Q(\high_reg[0]_14 [17]),
        .R(1'b0));
  FDRE \high_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[0]),
        .Q(\high_reg[0]_14 [18]),
        .R(1'b0));
  FDRE \high_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[0]),
        .Q(\high_reg[0]_14 [19]),
        .R(1'b0));
  FDRE \high_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[0]),
        .Q(\high_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \high_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[0]),
        .Q(\high_reg[0]_14 [20]),
        .R(1'b0));
  FDRE \high_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[0]),
        .Q(\high_reg[0]_14 [21]),
        .R(1'b0));
  FDRE \high_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[0]),
        .Q(\high_reg[0]_14 [22]),
        .R(1'b0));
  FDRE \high_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[0]),
        .Q(\high_reg[0]_14 [23]),
        .R(1'b0));
  FDRE \high_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[0]),
        .Q(\high_reg[0]_14 [24]),
        .R(1'b0));
  FDRE \high_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in227_in),
        .Q(\high_reg[0]_14 [25]),
        .R(1'b0));
  FDRE \high_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in231_in),
        .Q(\high_reg[0]_14 [26]),
        .R(1'b0));
  FDRE \high_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in235_in),
        .Q(\high_reg[0]_14 [27]),
        .R(1'b0));
  FDRE \high_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in239_in),
        .Q(\high_reg[0]_14 [28]),
        .R(1'b0));
  FDRE \high_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in243_in),
        .Q(\high_reg[0]_14 [29]),
        .R(1'b0));
  FDRE \high_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[0]),
        .Q(\high_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \high_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in247_in),
        .Q(\high_reg[0]_14 [30]),
        .R(1'b0));
  FDRE \high_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\high_reg[0]_14 [31]),
        .R(1'b0));
  FDRE \high_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[0]),
        .Q(\high_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \high_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[0]),
        .Q(\high_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \high_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[0]),
        .Q(\high_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \high_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[0]),
        .Q(\high_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \high_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[0]),
        .Q(\high_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \high_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[0]),
        .Q(\high_reg[0]_14 [8]),
        .R(1'b0));
  FDRE \high_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[0]),
        .Q(\high_reg[0]_14 [9]),
        .R(1'b0));
  FDRE \high_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0124_out),
        .Q(\high_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \high_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[1]),
        .Q(\high_reg[1]_13 [10]),
        .R(1'b0));
  FDRE \high_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[1]),
        .Q(\high_reg[1]_13 [11]),
        .R(1'b0));
  FDRE \high_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[1]),
        .Q(\high_reg[1]_13 [12]),
        .R(1'b0));
  FDRE \high_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[1]),
        .Q(\high_reg[1]_13 [13]),
        .R(1'b0));
  FDRE \high_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[1]),
        .Q(\high_reg[1]_13 [14]),
        .R(1'b0));
  FDRE \high_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[1]),
        .Q(\high_reg[1]_13 [15]),
        .R(1'b0));
  FDRE \high_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[1]),
        .Q(\high_reg[1]_13 [16]),
        .R(1'b0));
  FDRE \high_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[1]),
        .Q(\high_reg[1]_13 [17]),
        .R(1'b0));
  FDRE \high_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[1]),
        .Q(\high_reg[1]_13 [18]),
        .R(1'b0));
  FDRE \high_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[1]),
        .Q(\high_reg[1]_13 [19]),
        .R(1'b0));
  FDRE \high_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[1]),
        .Q(\high_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \high_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[1]),
        .Q(\high_reg[1]_13 [20]),
        .R(1'b0));
  FDRE \high_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[1]),
        .Q(\high_reg[1]_13 [21]),
        .R(1'b0));
  FDRE \high_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[1]),
        .Q(\high_reg[1]_13 [22]),
        .R(1'b0));
  FDRE \high_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[1]),
        .Q(\high_reg[1]_13 [23]),
        .R(1'b0));
  FDRE \high_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[1]),
        .Q(\high_reg[1]_13 [24]),
        .R(1'b0));
  FDRE \high_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[1]),
        .Q(\high_reg[1]_13 [25]),
        .R(1'b0));
  FDRE \high_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[1]),
        .Q(\high_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \high_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[1]),
        .Q(\high_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \high_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[1]),
        .Q(\high_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \high_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[1]),
        .Q(\high_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \high_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[1]),
        .Q(\high_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \high_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[1]),
        .Q(\high_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \high_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[1]),
        .Q(\high_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \high_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[1]),
        .Q(\high_reg[1]_13 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_2 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ),
        .I1(p_0_in78_in),
        .O(c080_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_3 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ),
        .I1(p_0_in74_in),
        .O(c076_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_4 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ),
        .I1(p_0_in70_in),
        .O(c072_out));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_5 
       (.I0(p_0_in78_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ),
        .I3(p_0_in74_in),
        .O(\low_add[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_6 
       (.I0(p_0_in74_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_86_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ),
        .I3(p_0_in70_in),
        .O(\low_add[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_7 
       (.I0(p_0_in70_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_87_[0] ),
        .I2(p_0_in66_in),
        .I3(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(\low_add[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_8 
       (.I0(p_0_in66_in),
        .I1(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(c068_out));
  LUT3 #(
    .INIT(8'h96)) 
    \low_add[24]_i_2 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .O(c096_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_3 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ),
        .I1(p_0_in90_in),
        .O(c092_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_4 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ),
        .I1(p_0_in86_in),
        .O(c088_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_5 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ),
        .I1(p_0_in82_in),
        .O(c084_out));
  LUT5 #(
    .INIT(32'h69969696)) 
    \low_add[24]_i_6 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ),
        .I4(p_0_in90_in),
        .O(\low_add[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_7 
       (.I0(p_0_in90_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_82_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ),
        .I3(p_0_in86_in),
        .O(\low_add[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_8 
       (.I0(p_0_in86_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_83_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ),
        .I3(p_0_in82_in),
        .O(\low_add[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_9 
       (.I0(p_0_in82_in),
        .I1(\genblk3[0].genblk1[0].p_product_reg_n_84_[0] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_85_[0] ),
        .I3(p_0_in78_in),
        .O(\low_add[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_2 
       (.I0(p_0_in106_in),
        .I1(p_0_in105_in),
        .I2(p_0_in110_in),
        .I3(p_0_in109_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .O(c0112_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_3 
       (.I0(p_0_in102_in),
        .I1(p_0_in101_in),
        .I2(p_0_in106_in),
        .I3(p_0_in105_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .O(c0108_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_4 
       (.I0(p_0_in98_in),
        .I1(p_0_in97_in),
        .I2(p_0_in102_in),
        .I3(p_0_in101_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .O(c0104_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_5 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in98_in),
        .I3(p_0_in97_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .O(c0100_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_6 
       (.I0(c0112_out),
        .I1(p_0_in101_in),
        .I2(p_0_in102_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .I4(p_0_in106_in),
        .I5(p_0_in105_in),
        .O(\low_add[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_7 
       (.I0(c0108_out),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .I4(p_0_in102_in),
        .I5(p_0_in101_in),
        .O(\low_add[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_8 
       (.I0(c0104_out),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I4(p_0_in98_in),
        .I5(p_0_in97_in),
        .O(\low_add[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \low_add[28]_i_9 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I4(p_0_in94_in),
        .I5(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .O(\low_add[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_2 
       (.I0(p_0_in118_in),
        .I1(p_0_in117_in),
        .I2(p_0_in122_in),
        .I3(p_0_in121_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .O(c0124_out__0));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_3 
       (.I0(p_0_in114_in),
        .I1(p_0_in113_in),
        .I2(p_0_in118_in),
        .I3(p_0_in117_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .O(c0120_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_4 
       (.I0(p_0_in110_in),
        .I1(p_0_in109_in),
        .I2(p_0_in114_in),
        .I3(p_0_in113_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .O(c0116_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_5 
       (.I0(c0124_out__0),
        .I1(p_0_in113_in),
        .I2(p_0_in114_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .I4(p_0_in118_in),
        .I5(p_0_in117_in),
        .O(\low_add[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_6 
       (.I0(c0120_out),
        .I1(p_0_in109_in),
        .I2(p_0_in110_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .I4(p_0_in114_in),
        .I5(p_0_in113_in),
        .O(\low_add[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_7 
       (.I0(c0116_out),
        .I1(p_0_in105_in),
        .I2(p_0_in106_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .I4(p_0_in110_in),
        .I5(p_0_in109_in),
        .O(\low_add[32]_i_7_n_0 ));
  FDRE \low_add_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0),
        .Q(low_add[0]),
        .R(1'b0));
  FDRE \low_add_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[17]),
        .Q(\low_add_reg[17]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[18]),
        .Q(\low_add_reg[18]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[19]),
        .Q(\low_add_reg[19]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in2_in),
        .Q(low_add[1]),
        .R(1'b0));
  FDRE \low_add_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[20]),
        .Q(\low_add_reg[20]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[20]_i_1 
       (.CI(1'b0),
        .CO({\low_add_reg[20]_i_1_n_0 ,\low_add_reg[20]_i_1_n_1 ,\low_add_reg[20]_i_1_n_2 ,\low_add_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c080_out,c076_out,c072_out,1'b0}),
        .O(low_add0[20:17]),
        .S({\low_add[20]_i_5_n_0 ,\low_add[20]_i_6_n_0 ,\low_add[20]_i_7_n_0 ,c068_out}));
  FDRE \low_add_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[21]),
        .Q(\low_add_reg[21]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[22]),
        .Q(\low_add_reg[22]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[23]),
        .Q(\low_add_reg[23]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[24]),
        .Q(\low_add_reg[24]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[24]_i_1 
       (.CI(\low_add_reg[20]_i_1_n_0 ),
        .CO({\low_add_reg[24]_i_1_n_0 ,\low_add_reg[24]_i_1_n_1 ,\low_add_reg[24]_i_1_n_2 ,\low_add_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c096_out,c092_out,c088_out,c084_out}),
        .O(low_add0[24:21]),
        .S({\low_add[24]_i_6_n_0 ,\low_add[24]_i_7_n_0 ,\low_add[24]_i_8_n_0 ,\low_add[24]_i_9_n_0 }));
  FDRE \low_add_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[25]),
        .Q(\low_add_reg[25]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[26]),
        .Q(\low_add_reg[26]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[27]),
        .Q(\low_add_reg[27]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[28]),
        .Q(\low_add_reg[28]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[28]_i_1 
       (.CI(\low_add_reg[24]_i_1_n_0 ),
        .CO({\low_add_reg[28]_i_1_n_0 ,\low_add_reg[28]_i_1_n_1 ,\low_add_reg[28]_i_1_n_2 ,\low_add_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c0112_out,c0108_out,c0104_out,c0100_out}),
        .O(low_add0[28:25]),
        .S({\low_add[28]_i_6_n_0 ,\low_add[28]_i_7_n_0 ,\low_add[28]_i_8_n_0 ,\low_add[28]_i_9_n_0 }));
  FDRE \low_add_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[29]),
        .Q(\low_add_reg[29]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in6_in),
        .Q(low_add[2]),
        .R(1'b0));
  FDRE \low_add_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[30]),
        .Q(\low_add_reg[30]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[31]),
        .Q(low_add[31]),
        .R(1'b0));
  FDRE \low_add_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[32]),
        .Q(low_add[32]),
        .R(1'b0));
  CARRY4 \low_add_reg[32]_i_1 
       (.CI(\low_add_reg[28]_i_1_n_0 ),
        .CO({low_add0[32],\NLW_low_add_reg[32]_i_1_CO_UNCONNECTED [2],\low_add_reg[32]_i_1_n_2 ,\low_add_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,c0124_out__0,c0120_out,c0116_out}),
        .O({\NLW_low_add_reg[32]_i_1_O_UNCONNECTED [3],low_add0[31:29]}),
        .S({1'b1,\low_add[32]_i_5_n_0 ,\low_add[32]_i_6_n_0 ,\low_add[32]_i_7_n_0 }));
  FDRE \low_add_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(low_add[3]),
        .R(1'b0));
  FDRE \low_add_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in14_in),
        .Q(low_add[4]),
        .R(1'b0));
  FDRE \low_add_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in18_in),
        .Q(low_add[5]),
        .R(1'b0));
  FDRE \low_add_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in22_in),
        .Q(low_add[6]),
        .R(1'b0));
  FDRE \low_add_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in26_in),
        .Q(low_add[7]),
        .R(1'b0));
  FDRE \low_add_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in30_in),
        .Q(low_add[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1 
       (.I0(imul),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(\D_reg[8]_1 [0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(\m_delay_reg[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2 
       (.I0(imul),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_1 [8]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3 
       (.I0(\D_reg_n_0_[6] ),
        .I1(\m_delay_reg[0]_i_10_n_0 ),
        .I2(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_1 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4 
       (.I0(\m_delay_reg[0]_i_10_n_0 ),
        .I1(\D_reg_n_0_[6] ),
        .O(\D_reg[8]_1 [6]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(\D_reg[8]_1 [0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(\D_reg[8]_1 [5]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6 
       (.I0(\D_reg_n_0_[3] ),
        .I1(\D_reg_n_0_[1] ),
        .I2(\D_reg[8]_1 [0]),
        .I3(\D_reg_n_0_[2] ),
        .I4(\D_reg_n_0_[4] ),
        .O(\D_reg[8]_1 [4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7 
       (.I0(\D_reg_n_0_[2] ),
        .I1(\D_reg[8]_1 [0]),
        .I2(\D_reg_n_0_[1] ),
        .I3(\D_reg_n_0_[3] ),
        .O(\D_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8 
       (.I0(\D_reg_n_0_[1] ),
        .I1(\D_reg[8]_1 [0]),
        .I2(\D_reg_n_0_[2] ),
        .O(\D_reg[8]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9 
       (.I0(\D_reg[8]_1 [0]),
        .I1(\D_reg_n_0_[1] ),
        .O(\D_reg[8]_1 [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd
   (D,
    Q,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \genblk8[0].q_reg ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \madd_reg_reg[32]_0 ,
    clk,
    DI,
    \madd_reg_reg[31]_0 ,
    \madd_reg_reg[7]_0 ,
    \madd_reg_reg[11]_0 ,
    \madd_reg_reg[15]_0 ,
    \madd_reg_reg[19]_0 ,
    \madd_reg_reg[23]_0 ,
    \madd_reg_reg[27]_0 ,
    \madd_reg_reg[31]_1 );
  output [31:0]D;
  output [31:0]Q;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input [22:0]\genblk8[0].q_reg ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [32:0]\madd_reg_reg[32]_0 ;
  input clk;
  input [3:0]DI;
  input [31:0]\madd_reg_reg[31]_0 ;
  input [3:0]\madd_reg_reg[7]_0 ;
  input [3:0]\madd_reg_reg[11]_0 ;
  input [3:0]\madd_reg_reg[15]_0 ;
  input [3:0]\madd_reg_reg[19]_0 ;
  input [3:0]\madd_reg_reg[23]_0 ;
  input [3:0]\madd_reg_reg[27]_0 ;
  input [3:0]\madd_reg_reg[31]_1 ;

  wire [31:0]D;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire clk;
  wire [22:0]\genblk8[0].q_reg ;
  wire [32:1]madd_q;
  wire madd_q_carry__0_i_1_n_0;
  wire madd_q_carry__0_i_2_n_0;
  wire madd_q_carry__0_i_3_n_0;
  wire madd_q_carry__0_i_4_n_0;
  wire madd_q_carry__0_n_0;
  wire madd_q_carry__0_n_1;
  wire madd_q_carry__0_n_2;
  wire madd_q_carry__0_n_3;
  wire madd_q_carry__1_i_1_n_0;
  wire madd_q_carry__1_i_2_n_0;
  wire madd_q_carry__1_i_3_n_0;
  wire madd_q_carry__1_i_4_n_0;
  wire madd_q_carry__1_n_0;
  wire madd_q_carry__1_n_1;
  wire madd_q_carry__1_n_2;
  wire madd_q_carry__1_n_3;
  wire madd_q_carry__2_i_1_n_0;
  wire madd_q_carry__2_i_2_n_0;
  wire madd_q_carry__2_i_3_n_0;
  wire madd_q_carry__2_i_4_n_0;
  wire madd_q_carry__2_n_0;
  wire madd_q_carry__2_n_1;
  wire madd_q_carry__2_n_2;
  wire madd_q_carry__2_n_3;
  wire madd_q_carry__3_i_1_n_0;
  wire madd_q_carry__3_i_2_n_0;
  wire madd_q_carry__3_i_3_n_0;
  wire madd_q_carry__3_i_4_n_0;
  wire madd_q_carry__3_n_0;
  wire madd_q_carry__3_n_1;
  wire madd_q_carry__3_n_2;
  wire madd_q_carry__3_n_3;
  wire madd_q_carry__4_i_1_n_0;
  wire madd_q_carry__4_i_2_n_0;
  wire madd_q_carry__4_i_3_n_0;
  wire madd_q_carry__4_i_4_n_0;
  wire madd_q_carry__4_n_0;
  wire madd_q_carry__4_n_1;
  wire madd_q_carry__4_n_2;
  wire madd_q_carry__4_n_3;
  wire madd_q_carry__5_i_1_n_0;
  wire madd_q_carry__5_i_2_n_0;
  wire madd_q_carry__5_i_3_n_0;
  wire madd_q_carry__5_i_4_n_0;
  wire madd_q_carry__5_n_0;
  wire madd_q_carry__5_n_1;
  wire madd_q_carry__5_n_2;
  wire madd_q_carry__5_n_3;
  wire madd_q_carry__6_i_1_n_0;
  wire madd_q_carry__6_i_2_n_0;
  wire madd_q_carry__6_i_3_n_0;
  wire madd_q_carry__6_i_4_n_0;
  wire madd_q_carry__6_n_1;
  wire madd_q_carry__6_n_2;
  wire madd_q_carry__6_n_3;
  wire madd_q_carry_i_1_n_0;
  wire madd_q_carry_i_2_n_0;
  wire madd_q_carry_i_3_n_0;
  wire madd_q_carry_i_4_n_0;
  wire madd_q_carry_n_0;
  wire madd_q_carry_n_1;
  wire madd_q_carry_n_2;
  wire madd_q_carry_n_3;
  wire [3:0]\madd_reg_reg[11]_0 ;
  wire [3:0]\madd_reg_reg[15]_0 ;
  wire [3:0]\madd_reg_reg[19]_0 ;
  wire [3:0]\madd_reg_reg[23]_0 ;
  wire [3:0]\madd_reg_reg[27]_0 ;
  wire [31:0]\madd_reg_reg[31]_0 ;
  wire [3:0]\madd_reg_reg[31]_1 ;
  wire [32:0]\madd_reg_reg[32]_0 ;
  wire [3:0]\madd_reg_reg[7]_0 ;
  wire \madd_reg_reg_n_0_[0] ;
  wire \madd_reg_reg_n_0_[10] ;
  wire \madd_reg_reg_n_0_[11] ;
  wire \madd_reg_reg_n_0_[12] ;
  wire \madd_reg_reg_n_0_[13] ;
  wire \madd_reg_reg_n_0_[14] ;
  wire \madd_reg_reg_n_0_[15] ;
  wire \madd_reg_reg_n_0_[16] ;
  wire \madd_reg_reg_n_0_[17] ;
  wire \madd_reg_reg_n_0_[18] ;
  wire \madd_reg_reg_n_0_[19] ;
  wire \madd_reg_reg_n_0_[1] ;
  wire \madd_reg_reg_n_0_[20] ;
  wire \madd_reg_reg_n_0_[21] ;
  wire \madd_reg_reg_n_0_[22] ;
  wire \madd_reg_reg_n_0_[23] ;
  wire \madd_reg_reg_n_0_[24] ;
  wire \madd_reg_reg_n_0_[25] ;
  wire \madd_reg_reg_n_0_[26] ;
  wire \madd_reg_reg_n_0_[27] ;
  wire \madd_reg_reg_n_0_[28] ;
  wire \madd_reg_reg_n_0_[29] ;
  wire \madd_reg_reg_n_0_[2] ;
  wire \madd_reg_reg_n_0_[30] ;
  wire \madd_reg_reg_n_0_[31] ;
  wire \madd_reg_reg_n_0_[32] ;
  wire \madd_reg_reg_n_0_[3] ;
  wire \madd_reg_reg_n_0_[4] ;
  wire \madd_reg_reg_n_0_[5] ;
  wire \madd_reg_reg_n_0_[6] ;
  wire \madd_reg_reg_n_0_[7] ;
  wire \madd_reg_reg_n_0_[8] ;
  wire \madd_reg_reg_n_0_[9] ;
  wire [31:1]madd_res;
  wire \madd_res_reg[0]_i_1_n_0 ;
  wire [3:0]\y_reg[11] ;
  wire \y_reg[11]_i_1_n_0 ;
  wire \y_reg[11]_i_1_n_1 ;
  wire \y_reg[11]_i_1_n_2 ;
  wire \y_reg[11]_i_1_n_3 ;
  wire [3:0]\y_reg[15] ;
  wire \y_reg[15]_i_1_n_0 ;
  wire \y_reg[15]_i_1_n_1 ;
  wire \y_reg[15]_i_1_n_2 ;
  wire \y_reg[15]_i_1_n_3 ;
  wire [3:0]\y_reg[19] ;
  wire \y_reg[19]_i_1_n_0 ;
  wire \y_reg[19]_i_1_n_1 ;
  wire \y_reg[19]_i_1_n_2 ;
  wire \y_reg[19]_i_1_n_3 ;
  wire [3:0]\y_reg[23] ;
  wire \y_reg[23]_i_1_n_0 ;
  wire \y_reg[23]_i_1_n_1 ;
  wire \y_reg[23]_i_1_n_2 ;
  wire \y_reg[23]_i_1_n_3 ;
  wire [3:0]\y_reg[27] ;
  wire \y_reg[27]_i_1_n_0 ;
  wire \y_reg[27]_i_1_n_1 ;
  wire \y_reg[27]_i_1_n_2 ;
  wire \y_reg[27]_i_1_n_3 ;
  wire [2:0]\y_reg[31] ;
  wire \y_reg[31]_i_1_n_2 ;
  wire \y_reg[31]_i_1_n_3 ;
  wire [0:0]\y_reg[3] ;
  wire \y_reg[3]_i_1_n_0 ;
  wire \y_reg[3]_i_1_n_1 ;
  wire \y_reg[3]_i_1_n_2 ;
  wire \y_reg[3]_i_1_n_3 ;
  wire \y_reg[7]_i_1_n_0 ;
  wire \y_reg[7]_i_1_n_1 ;
  wire \y_reg[7]_i_1_n_2 ;
  wire \y_reg[7]_i_1_n_3 ;
  wire [3:3]NLW_madd_q_carry__6_CO_UNCONNECTED;
  wire [2:2]\NLW_y_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg[31]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry
       (.CI(1'b0),
        .CO({madd_q_carry_n_0,madd_q_carry_n_1,madd_q_carry_n_2,madd_q_carry_n_3}),
        .CYINIT(\madd_reg_reg_n_0_[0] ),
        .DI({\madd_reg_reg_n_0_[4] ,\madd_reg_reg_n_0_[3] ,\madd_reg_reg_n_0_[2] ,\madd_reg_reg_n_0_[1] }),
        .O(madd_q[4:1]),
        .S({madd_q_carry_i_1_n_0,madd_q_carry_i_2_n_0,madd_q_carry_i_3_n_0,madd_q_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__0
       (.CI(madd_q_carry_n_0),
        .CO({madd_q_carry__0_n_0,madd_q_carry__0_n_1,madd_q_carry__0_n_2,madd_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[8] ,\madd_reg_reg_n_0_[7] ,\madd_reg_reg_n_0_[6] ,\madd_reg_reg_n_0_[5] }),
        .O(madd_q[8:5]),
        .S({madd_q_carry__0_i_1_n_0,madd_q_carry__0_i_2_n_0,madd_q_carry__0_i_3_n_0,madd_q_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_1
       (.I0(\madd_reg_reg_n_0_[8] ),
        .O(madd_q_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_2
       (.I0(\madd_reg_reg_n_0_[7] ),
        .O(madd_q_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_3
       (.I0(\madd_reg_reg_n_0_[6] ),
        .O(madd_q_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_4
       (.I0(\madd_reg_reg_n_0_[5] ),
        .O(madd_q_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__1
       (.CI(madd_q_carry__0_n_0),
        .CO({madd_q_carry__1_n_0,madd_q_carry__1_n_1,madd_q_carry__1_n_2,madd_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[12] ,\madd_reg_reg_n_0_[11] ,\madd_reg_reg_n_0_[10] ,\madd_reg_reg_n_0_[9] }),
        .O(madd_q[12:9]),
        .S({madd_q_carry__1_i_1_n_0,madd_q_carry__1_i_2_n_0,madd_q_carry__1_i_3_n_0,madd_q_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_1
       (.I0(\madd_reg_reg_n_0_[12] ),
        .I1(\genblk8[0].q_reg [3]),
        .O(madd_q_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_2
       (.I0(\madd_reg_reg_n_0_[11] ),
        .I1(\genblk8[0].q_reg [2]),
        .O(madd_q_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_3
       (.I0(\madd_reg_reg_n_0_[10] ),
        .I1(\genblk8[0].q_reg [1]),
        .O(madd_q_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_4
       (.I0(\madd_reg_reg_n_0_[9] ),
        .I1(\genblk8[0].q_reg [0]),
        .O(madd_q_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__2
       (.CI(madd_q_carry__1_n_0),
        .CO({madd_q_carry__2_n_0,madd_q_carry__2_n_1,madd_q_carry__2_n_2,madd_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[16] ,\madd_reg_reg_n_0_[15] ,\madd_reg_reg_n_0_[14] ,\madd_reg_reg_n_0_[13] }),
        .O(madd_q[16:13]),
        .S({madd_q_carry__2_i_1_n_0,madd_q_carry__2_i_2_n_0,madd_q_carry__2_i_3_n_0,madd_q_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_1
       (.I0(\madd_reg_reg_n_0_[16] ),
        .I1(\genblk8[0].q_reg [7]),
        .O(madd_q_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_2
       (.I0(\madd_reg_reg_n_0_[15] ),
        .I1(\genblk8[0].q_reg [6]),
        .O(madd_q_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_3
       (.I0(\madd_reg_reg_n_0_[14] ),
        .I1(\genblk8[0].q_reg [5]),
        .O(madd_q_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_4
       (.I0(\madd_reg_reg_n_0_[13] ),
        .I1(\genblk8[0].q_reg [4]),
        .O(madd_q_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__3
       (.CI(madd_q_carry__2_n_0),
        .CO({madd_q_carry__3_n_0,madd_q_carry__3_n_1,madd_q_carry__3_n_2,madd_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[20] ,\madd_reg_reg_n_0_[19] ,\madd_reg_reg_n_0_[18] ,\madd_reg_reg_n_0_[17] }),
        .O(madd_q[20:17]),
        .S({madd_q_carry__3_i_1_n_0,madd_q_carry__3_i_2_n_0,madd_q_carry__3_i_3_n_0,madd_q_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_1
       (.I0(\madd_reg_reg_n_0_[20] ),
        .I1(\genblk8[0].q_reg [11]),
        .O(madd_q_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_2
       (.I0(\madd_reg_reg_n_0_[19] ),
        .I1(\genblk8[0].q_reg [10]),
        .O(madd_q_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_3
       (.I0(\madd_reg_reg_n_0_[18] ),
        .I1(\genblk8[0].q_reg [9]),
        .O(madd_q_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_4
       (.I0(\madd_reg_reg_n_0_[17] ),
        .I1(\genblk8[0].q_reg [8]),
        .O(madd_q_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__4
       (.CI(madd_q_carry__3_n_0),
        .CO({madd_q_carry__4_n_0,madd_q_carry__4_n_1,madd_q_carry__4_n_2,madd_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[24] ,\madd_reg_reg_n_0_[23] ,\madd_reg_reg_n_0_[22] ,\madd_reg_reg_n_0_[21] }),
        .O(madd_q[24:21]),
        .S({madd_q_carry__4_i_1_n_0,madd_q_carry__4_i_2_n_0,madd_q_carry__4_i_3_n_0,madd_q_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_1
       (.I0(\madd_reg_reg_n_0_[24] ),
        .I1(\genblk8[0].q_reg [15]),
        .O(madd_q_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_2
       (.I0(\madd_reg_reg_n_0_[23] ),
        .I1(\genblk8[0].q_reg [14]),
        .O(madd_q_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_3
       (.I0(\madd_reg_reg_n_0_[22] ),
        .I1(\genblk8[0].q_reg [13]),
        .O(madd_q_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_4
       (.I0(\madd_reg_reg_n_0_[21] ),
        .I1(\genblk8[0].q_reg [12]),
        .O(madd_q_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__5
       (.CI(madd_q_carry__4_n_0),
        .CO({madd_q_carry__5_n_0,madd_q_carry__5_n_1,madd_q_carry__5_n_2,madd_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[28] ,\madd_reg_reg_n_0_[27] ,\madd_reg_reg_n_0_[26] ,\madd_reg_reg_n_0_[25] }),
        .O(madd_q[28:25]),
        .S({madd_q_carry__5_i_1_n_0,madd_q_carry__5_i_2_n_0,madd_q_carry__5_i_3_n_0,madd_q_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_1
       (.I0(\madd_reg_reg_n_0_[28] ),
        .I1(\genblk8[0].q_reg [19]),
        .O(madd_q_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_2
       (.I0(\madd_reg_reg_n_0_[27] ),
        .I1(\genblk8[0].q_reg [18]),
        .O(madd_q_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_3
       (.I0(\madd_reg_reg_n_0_[26] ),
        .I1(\genblk8[0].q_reg [17]),
        .O(madd_q_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_4
       (.I0(\madd_reg_reg_n_0_[25] ),
        .I1(\genblk8[0].q_reg [16]),
        .O(madd_q_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__6
       (.CI(madd_q_carry__5_n_0),
        .CO({NLW_madd_q_carry__6_CO_UNCONNECTED[3],madd_q_carry__6_n_1,madd_q_carry__6_n_2,madd_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\madd_reg_reg_n_0_[31] ,\madd_reg_reg_n_0_[30] ,\madd_reg_reg_n_0_[29] }),
        .O(madd_q[32:29]),
        .S({madd_q_carry__6_i_1_n_0,madd_q_carry__6_i_2_n_0,madd_q_carry__6_i_3_n_0,madd_q_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__6_i_1
       (.I0(\madd_reg_reg_n_0_[32] ),
        .O(madd_q_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_2
       (.I0(\madd_reg_reg_n_0_[31] ),
        .I1(\genblk8[0].q_reg [22]),
        .O(madd_q_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_3
       (.I0(\madd_reg_reg_n_0_[30] ),
        .I1(\genblk8[0].q_reg [21]),
        .O(madd_q_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_4
       (.I0(\madd_reg_reg_n_0_[29] ),
        .I1(\genblk8[0].q_reg [20]),
        .O(madd_q_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_1
       (.I0(\madd_reg_reg_n_0_[4] ),
        .O(madd_q_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_2
       (.I0(\madd_reg_reg_n_0_[3] ),
        .O(madd_q_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_3
       (.I0(\madd_reg_reg_n_0_[2] ),
        .O(madd_q_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_4
       (.I0(\madd_reg_reg_n_0_[1] ),
        .O(madd_q_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_2 
       (.I0(\madd_reg_reg[11]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [11]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_3 
       (.I0(\madd_reg_reg[11]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [10]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_4 
       (.I0(\madd_reg_reg[11]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [9]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_5 
       (.I0(\madd_reg_reg[11]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [8]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_2 
       (.I0(\madd_reg_reg[15]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [15]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_3 
       (.I0(\madd_reg_reg[15]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [14]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_4 
       (.I0(\madd_reg_reg[15]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [13]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_5 
       (.I0(\madd_reg_reg[15]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [12]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_2 
       (.I0(\madd_reg_reg[19]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [19]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_3 
       (.I0(\madd_reg_reg[19]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [18]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_4 
       (.I0(\madd_reg_reg[19]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [17]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_5 
       (.I0(\madd_reg_reg[19]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [16]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_2 
       (.I0(\madd_reg_reg[23]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [23]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_3 
       (.I0(\madd_reg_reg[23]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [22]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_4 
       (.I0(\madd_reg_reg[23]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [21]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_5 
       (.I0(\madd_reg_reg[23]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [20]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_2 
       (.I0(\madd_reg_reg[27]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [27]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_3 
       (.I0(\madd_reg_reg[27]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [26]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_4 
       (.I0(\madd_reg_reg[27]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [25]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_5 
       (.I0(\madd_reg_reg[27]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [24]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_2 
       (.I0(\madd_reg_reg[31]_1 [3]),
        .I1(\madd_reg_reg[31]_0 [31]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_3 
       (.I0(\madd_reg_reg[31]_1 [2]),
        .I1(\madd_reg_reg[31]_0 [30]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_4 
       (.I0(\madd_reg_reg[31]_1 [1]),
        .I1(\madd_reg_reg[31]_0 [29]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_5 
       (.I0(\madd_reg_reg[31]_1 [0]),
        .I1(\madd_reg_reg[31]_0 [28]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_2 
       (.I0(DI[3]),
        .I1(\madd_reg_reg[31]_0 [3]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_3 
       (.I0(DI[2]),
        .I1(\madd_reg_reg[31]_0 [2]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_4 
       (.I0(DI[1]),
        .I1(\madd_reg_reg[31]_0 [1]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_5 
       (.I0(DI[0]),
        .I1(\madd_reg_reg[31]_0 [0]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_2 
       (.I0(\madd_reg_reg[7]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [7]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_3 
       (.I0(\madd_reg_reg[7]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [6]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_4 
       (.I0(\madd_reg_reg[7]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [5]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_5 
       (.I0(\madd_reg_reg[7]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [4]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [0]));
  FDRE \madd_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [0]),
        .Q(\madd_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \madd_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [10]),
        .Q(\madd_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \madd_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [11]),
        .Q(\madd_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \madd_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [12]),
        .Q(\madd_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \madd_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [13]),
        .Q(\madd_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \madd_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [14]),
        .Q(\madd_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \madd_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [15]),
        .Q(\madd_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \madd_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [16]),
        .Q(\madd_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \madd_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [17]),
        .Q(\madd_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \madd_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [18]),
        .Q(\madd_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \madd_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [19]),
        .Q(\madd_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \madd_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [1]),
        .Q(\madd_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \madd_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [20]),
        .Q(\madd_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \madd_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [21]),
        .Q(\madd_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \madd_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [22]),
        .Q(\madd_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \madd_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [23]),
        .Q(\madd_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \madd_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [24]),
        .Q(\madd_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \madd_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [25]),
        .Q(\madd_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \madd_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [26]),
        .Q(\madd_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \madd_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [27]),
        .Q(\madd_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \madd_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [28]),
        .Q(\madd_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \madd_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [29]),
        .Q(\madd_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \madd_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [2]),
        .Q(\madd_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \madd_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [30]),
        .Q(\madd_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \madd_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [31]),
        .Q(\madd_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \madd_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [32]),
        .Q(\madd_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \madd_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [3]),
        .Q(\madd_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \madd_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [4]),
        .Q(\madd_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \madd_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [5]),
        .Q(\madd_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \madd_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [6]),
        .Q(\madd_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \madd_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [7]),
        .Q(\madd_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \madd_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [8]),
        .Q(\madd_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \madd_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [9]),
        .Q(\madd_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \madd_res_reg[0]_i_1 
       (.I0(madd_q[32]),
        .I1(\madd_reg_reg_n_0_[0] ),
        .O(\madd_res_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[10]_i_1 
       (.I0(\madd_reg_reg_n_0_[10] ),
        .I1(madd_q[32]),
        .I2(madd_q[10]),
        .O(madd_res[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[11]_i_1 
       (.I0(\madd_reg_reg_n_0_[11] ),
        .I1(madd_q[32]),
        .I2(madd_q[11]),
        .O(madd_res[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[12]_i_1 
       (.I0(\madd_reg_reg_n_0_[12] ),
        .I1(madd_q[32]),
        .I2(madd_q[12]),
        .O(madd_res[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[13]_i_1 
       (.I0(\madd_reg_reg_n_0_[13] ),
        .I1(madd_q[32]),
        .I2(madd_q[13]),
        .O(madd_res[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[14]_i_1 
       (.I0(\madd_reg_reg_n_0_[14] ),
        .I1(madd_q[32]),
        .I2(madd_q[14]),
        .O(madd_res[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[15]_i_1 
       (.I0(\madd_reg_reg_n_0_[15] ),
        .I1(madd_q[32]),
        .I2(madd_q[15]),
        .O(madd_res[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[16]_i_1 
       (.I0(\madd_reg_reg_n_0_[16] ),
        .I1(madd_q[32]),
        .I2(madd_q[16]),
        .O(madd_res[16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[17]_i_1 
       (.I0(\madd_reg_reg_n_0_[17] ),
        .I1(madd_q[32]),
        .I2(madd_q[17]),
        .O(madd_res[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[18]_i_1 
       (.I0(\madd_reg_reg_n_0_[18] ),
        .I1(madd_q[32]),
        .I2(madd_q[18]),
        .O(madd_res[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[19]_i_1 
       (.I0(\madd_reg_reg_n_0_[19] ),
        .I1(madd_q[32]),
        .I2(madd_q[19]),
        .O(madd_res[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[1]_i_1 
       (.I0(\madd_reg_reg_n_0_[1] ),
        .I1(madd_q[32]),
        .I2(madd_q[1]),
        .O(madd_res[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[20]_i_1 
       (.I0(\madd_reg_reg_n_0_[20] ),
        .I1(madd_q[32]),
        .I2(madd_q[20]),
        .O(madd_res[20]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[21]_i_1 
       (.I0(\madd_reg_reg_n_0_[21] ),
        .I1(madd_q[32]),
        .I2(madd_q[21]),
        .O(madd_res[21]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[22]_i_1 
       (.I0(\madd_reg_reg_n_0_[22] ),
        .I1(madd_q[32]),
        .I2(madd_q[22]),
        .O(madd_res[22]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[23]_i_1 
       (.I0(\madd_reg_reg_n_0_[23] ),
        .I1(madd_q[32]),
        .I2(madd_q[23]),
        .O(madd_res[23]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[24]_i_1 
       (.I0(\madd_reg_reg_n_0_[24] ),
        .I1(madd_q[32]),
        .I2(madd_q[24]),
        .O(madd_res[24]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[25]_i_1 
       (.I0(\madd_reg_reg_n_0_[25] ),
        .I1(madd_q[32]),
        .I2(madd_q[25]),
        .O(madd_res[25]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[26]_i_1 
       (.I0(\madd_reg_reg_n_0_[26] ),
        .I1(madd_q[32]),
        .I2(madd_q[26]),
        .O(madd_res[26]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[27]_i_1 
       (.I0(\madd_reg_reg_n_0_[27] ),
        .I1(madd_q[32]),
        .I2(madd_q[27]),
        .O(madd_res[27]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[28]_i_1 
       (.I0(\madd_reg_reg_n_0_[28] ),
        .I1(madd_q[32]),
        .I2(madd_q[28]),
        .O(madd_res[28]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[29]_i_1 
       (.I0(\madd_reg_reg_n_0_[29] ),
        .I1(madd_q[32]),
        .I2(madd_q[29]),
        .O(madd_res[29]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[2]_i_1 
       (.I0(\madd_reg_reg_n_0_[2] ),
        .I1(madd_q[32]),
        .I2(madd_q[2]),
        .O(madd_res[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[30]_i_1 
       (.I0(\madd_reg_reg_n_0_[30] ),
        .I1(madd_q[32]),
        .I2(madd_q[30]),
        .O(madd_res[30]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[31]_i_1 
       (.I0(\madd_reg_reg_n_0_[31] ),
        .I1(madd_q[32]),
        .I2(madd_q[31]),
        .O(madd_res[31]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[3]_i_1 
       (.I0(\madd_reg_reg_n_0_[3] ),
        .I1(madd_q[32]),
        .I2(madd_q[3]),
        .O(madd_res[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[4]_i_1 
       (.I0(\madd_reg_reg_n_0_[4] ),
        .I1(madd_q[32]),
        .I2(madd_q[4]),
        .O(madd_res[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[5]_i_1 
       (.I0(\madd_reg_reg_n_0_[5] ),
        .I1(madd_q[32]),
        .I2(madd_q[5]),
        .O(madd_res[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[6]_i_1 
       (.I0(\madd_reg_reg_n_0_[6] ),
        .I1(madd_q[32]),
        .I2(madd_q[6]),
        .O(madd_res[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[7]_i_1 
       (.I0(\madd_reg_reg_n_0_[7] ),
        .I1(madd_q[32]),
        .I2(madd_q[7]),
        .O(madd_res[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[8]_i_1 
       (.I0(\madd_reg_reg_n_0_[8] ),
        .I1(madd_q[32]),
        .I2(madd_q[8]),
        .O(madd_res[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[9]_i_1 
       (.I0(\madd_reg_reg_n_0_[9] ),
        .I1(madd_q[32]),
        .I2(madd_q[9]),
        .O(madd_res[9]));
  FDRE \madd_res_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_res_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[9]),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 \y_reg[11]_i_1 
       (.CI(\y_reg[7]_i_1_n_0 ),
        .CO({\y_reg[11]_i_1_n_0 ,\y_reg[11]_i_1_n_1 ,\y_reg[11]_i_1_n_2 ,\y_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(D[11:8]),
        .S(\y_reg[11] ));
  CARRY4 \y_reg[15]_i_1 
       (.CI(\y_reg[11]_i_1_n_0 ),
        .CO({\y_reg[15]_i_1_n_0 ,\y_reg[15]_i_1_n_1 ,\y_reg[15]_i_1_n_2 ,\y_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(D[15:12]),
        .S(\y_reg[15] ));
  CARRY4 \y_reg[19]_i_1 
       (.CI(\y_reg[15]_i_1_n_0 ),
        .CO({\y_reg[19]_i_1_n_0 ,\y_reg[19]_i_1_n_1 ,\y_reg[19]_i_1_n_2 ,\y_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(D[19:16]),
        .S(\y_reg[19] ));
  CARRY4 \y_reg[23]_i_1 
       (.CI(\y_reg[19]_i_1_n_0 ),
        .CO({\y_reg[23]_i_1_n_0 ,\y_reg[23]_i_1_n_1 ,\y_reg[23]_i_1_n_2 ,\y_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(D[23:20]),
        .S(\y_reg[23] ));
  CARRY4 \y_reg[27]_i_1 
       (.CI(\y_reg[23]_i_1_n_0 ),
        .CO({\y_reg[27]_i_1_n_0 ,\y_reg[27]_i_1_n_1 ,\y_reg[27]_i_1_n_2 ,\y_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(D[27:24]),
        .S(\y_reg[27] ));
  CARRY4 \y_reg[31]_i_1 
       (.CI(\y_reg[27]_i_1_n_0 ),
        .CO({D[31],\NLW_y_reg[31]_i_1_CO_UNCONNECTED [2],\y_reg[31]_i_1_n_2 ,\y_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[31:29]}),
        .O({\NLW_y_reg[31]_i_1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\y_reg[31] }));
  CARRY4 \y_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y_reg[3]_i_1_n_0 ,\y_reg[3]_i_1_n_1 ,\y_reg[3]_i_1_n_2 ,\y_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[1]}),
        .O(D[3:0]),
        .S({Q[4:2],\y_reg[3] }));
  CARRY4 \y_reg[7]_i_1 
       (.CI(\y_reg[3]_i_1_n_0 ),
        .CO({\y_reg[7]_i_1_n_0 ,\y_reg[7]_i_1_n_1 ,\y_reg[7]_i_1_n_2 ,\y_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(Q[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred
   (\B_reg[31] ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    Q,
    \genblk8[0].q_reg ,
    D);
  output [31:0]\B_reg[31] ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]\m_delay_reg[0]_0 ;
  input [22:0]Q;
  input [31:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire [31:0]\B_reg[31] ;
  wire [32:0]D;
  wire [7:0]P;
  wire [22:0]Q;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire clk;
  wire [31:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [8:0]\m_delay_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0 mr
       (.\B_reg[31]_0 (\B_reg[31] ),
        .D(D),
        .P(P),
        .Q(Q),
        .\T2H_reg_reg[1][10] (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11] (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12] (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13] (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14] (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15] (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16] (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17] (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18] (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19] (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20] (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21] (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8] (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9] (\T2H_reg_reg[1][9] ),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "modred" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5
   (S,
    \B_reg[31] ,
    \B_reg[7] ,
    \B_reg[11] ,
    \B_reg[15] ,
    \B_reg[19] ,
    \B_reg[23] ,
    \B_reg[27] ,
    \B_reg[31]_0 ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    Q,
    DI,
    \msub_reg_reg[7] ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[31] ,
    \genblk8[0].q_reg ,
    D);
  output [3:0]S;
  output [31:0]\B_reg[31] ;
  output [3:0]\B_reg[7] ;
  output [3:0]\B_reg[11] ;
  output [3:0]\B_reg[15] ;
  output [3:0]\B_reg[19] ;
  output [3:0]\B_reg[23] ;
  output [3:0]\B_reg[27] ;
  output [3:0]\B_reg[31]_0 ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]\m_delay_reg[0]_0 ;
  input [22:0]Q;
  input [3:0]DI;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[31] ;
  input [31:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire [3:0]\B_reg[11] ;
  wire [3:0]\B_reg[15] ;
  wire [3:0]\B_reg[19] ;
  wire [3:0]\B_reg[23] ;
  wire [3:0]\B_reg[27] ;
  wire [31:0]\B_reg[31] ;
  wire [3:0]\B_reg[31]_0 ;
  wire [3:0]\B_reg[7] ;
  wire [32:0]D;
  wire [3:0]DI;
  wire [7:0]P;
  wire [22:0]Q;
  wire [3:0]S;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire clk;
  wire [31:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [8:0]\m_delay_reg[0]_0 ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6 mr
       (.\B_reg[11]_0 (\B_reg[11] ),
        .\B_reg[15]_0 (\B_reg[15] ),
        .\B_reg[19]_0 (\B_reg[19] ),
        .\B_reg[23]_0 (\B_reg[23] ),
        .\B_reg[27]_0 (\B_reg[27] ),
        .\B_reg[31]_0 (\B_reg[31] ),
        .\B_reg[31]_1 (\B_reg[31]_0 ),
        .\B_reg[7]_0 (\B_reg[7] ),
        .D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\T2H_reg_reg[1][10] (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11] (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12] (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13] (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14] (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15] (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16] (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17] (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18] (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19] (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20] (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21] (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8] (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9] (\T2H_reg_reg[1][9] ),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ),
        .\msub_reg_reg[11] (\msub_reg_reg[11] ),
        .\msub_reg_reg[15] (\msub_reg_reg[15] ),
        .\msub_reg_reg[19] (\msub_reg_reg[19] ),
        .\msub_reg_reg[23] (\msub_reg_reg[23] ),
        .\msub_reg_reg[27] (\msub_reg_reg[27] ),
        .\msub_reg_reg[31] (\msub_reg_reg[31] ),
        .\msub_reg_reg[7] (\msub_reg_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub
   (\msub_res_reg_reg[31]_0 ,
    \msub_res_reg_reg[31]_1 ,
    DI,
    S,
    \msub_reg_reg[7]_0 ,
    \msub_reg_reg[7]_1 ,
    \msub_reg_reg[11]_0 ,
    \msub_reg_reg[11]_1 ,
    \msub_reg_reg[15]_0 ,
    \msub_reg_reg[15]_1 ,
    \msub_reg_reg[19]_0 ,
    \msub_reg_reg[19]_1 ,
    \msub_reg_reg[23]_0 ,
    \msub_reg_reg[23]_1 ,
    \msub_reg_reg[27]_0 ,
    \msub_reg_reg[27]_1 ,
    \msub_reg_reg[31]_0 ,
    \msub_reg_reg[31]_1 ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \genblk8[0].q_reg ,
    clk);
  output [31:0]\msub_res_reg_reg[31]_0 ;
  output [31:0]\msub_res_reg_reg[31]_1 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\msub_reg_reg[7]_0 ;
  input [3:0]\msub_reg_reg[7]_1 ;
  input [3:0]\msub_reg_reg[11]_0 ;
  input [3:0]\msub_reg_reg[11]_1 ;
  input [3:0]\msub_reg_reg[15]_0 ;
  input [3:0]\msub_reg_reg[15]_1 ;
  input [3:0]\msub_reg_reg[19]_0 ;
  input [3:0]\msub_reg_reg[19]_1 ;
  input [3:0]\msub_reg_reg[23]_0 ;
  input [3:0]\msub_reg_reg[23]_1 ;
  input [3:0]\msub_reg_reg[27]_0 ;
  input [3:0]\msub_reg_reg[27]_1 ;
  input [3:0]\msub_reg_reg[31]_0 ;
  input [3:0]\msub_reg_reg[31]_1 ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [22:0]\genblk8[0].q_reg ;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [22:0]\genblk8[0].q_reg ;
  wire [32:0]msub;
  wire msub_carry__0_n_0;
  wire msub_carry__0_n_1;
  wire msub_carry__0_n_2;
  wire msub_carry__0_n_3;
  wire msub_carry__1_n_0;
  wire msub_carry__1_n_1;
  wire msub_carry__1_n_2;
  wire msub_carry__1_n_3;
  wire msub_carry__2_n_0;
  wire msub_carry__2_n_1;
  wire msub_carry__2_n_2;
  wire msub_carry__2_n_3;
  wire msub_carry__3_n_0;
  wire msub_carry__3_n_1;
  wire msub_carry__3_n_2;
  wire msub_carry__3_n_3;
  wire msub_carry__4_n_0;
  wire msub_carry__4_n_1;
  wire msub_carry__4_n_2;
  wire msub_carry__4_n_3;
  wire msub_carry__5_n_0;
  wire msub_carry__5_n_1;
  wire msub_carry__5_n_2;
  wire msub_carry__5_n_3;
  wire msub_carry__6_n_0;
  wire msub_carry__6_n_1;
  wire msub_carry__6_n_2;
  wire msub_carry__6_n_3;
  wire msub_carry_n_0;
  wire msub_carry_n_1;
  wire msub_carry_n_2;
  wire msub_carry_n_3;
  wire msub_q_carry__0_n_0;
  wire msub_q_carry__0_n_1;
  wire msub_q_carry__0_n_2;
  wire msub_q_carry__0_n_3;
  wire msub_q_carry__1_i_1_n_0;
  wire msub_q_carry__1_i_2_n_0;
  wire msub_q_carry__1_i_3_n_0;
  wire msub_q_carry__1_n_0;
  wire msub_q_carry__1_n_1;
  wire msub_q_carry__1_n_2;
  wire msub_q_carry__1_n_3;
  wire msub_q_carry__2_i_1_n_0;
  wire msub_q_carry__2_i_2_n_0;
  wire msub_q_carry__2_i_3_n_0;
  wire msub_q_carry__2_i_4_n_0;
  wire msub_q_carry__2_n_0;
  wire msub_q_carry__2_n_1;
  wire msub_q_carry__2_n_2;
  wire msub_q_carry__2_n_3;
  wire msub_q_carry__3_i_1_n_0;
  wire msub_q_carry__3_i_2_n_0;
  wire msub_q_carry__3_i_3_n_0;
  wire msub_q_carry__3_i_4_n_0;
  wire msub_q_carry__3_n_0;
  wire msub_q_carry__3_n_1;
  wire msub_q_carry__3_n_2;
  wire msub_q_carry__3_n_3;
  wire msub_q_carry__4_i_1_n_0;
  wire msub_q_carry__4_i_2_n_0;
  wire msub_q_carry__4_i_3_n_0;
  wire msub_q_carry__4_i_4_n_0;
  wire msub_q_carry__4_n_0;
  wire msub_q_carry__4_n_1;
  wire msub_q_carry__4_n_2;
  wire msub_q_carry__4_n_3;
  wire msub_q_carry__5_i_1_n_0;
  wire msub_q_carry__5_i_2_n_0;
  wire msub_q_carry__5_i_3_n_0;
  wire msub_q_carry__5_i_4_n_0;
  wire msub_q_carry__5_n_0;
  wire msub_q_carry__5_n_1;
  wire msub_q_carry__5_n_2;
  wire msub_q_carry__5_n_3;
  wire msub_q_carry__6_i_1_n_0;
  wire msub_q_carry__6_i_2_n_0;
  wire msub_q_carry__6_i_3_n_0;
  wire msub_q_carry__6_i_4_n_0;
  wire msub_q_carry__6_n_1;
  wire msub_q_carry__6_n_2;
  wire msub_q_carry__6_n_3;
  wire msub_q_carry_i_1_n_0;
  wire msub_q_carry_n_0;
  wire msub_q_carry_n_1;
  wire msub_q_carry_n_2;
  wire msub_q_carry_n_3;
  wire [3:0]\msub_reg_reg[11]_0 ;
  wire [3:0]\msub_reg_reg[11]_1 ;
  wire [3:0]\msub_reg_reg[15]_0 ;
  wire [3:0]\msub_reg_reg[15]_1 ;
  wire [3:0]\msub_reg_reg[19]_0 ;
  wire [3:0]\msub_reg_reg[19]_1 ;
  wire [3:0]\msub_reg_reg[23]_0 ;
  wire [3:0]\msub_reg_reg[23]_1 ;
  wire [3:0]\msub_reg_reg[27]_0 ;
  wire [3:0]\msub_reg_reg[27]_1 ;
  wire [3:0]\msub_reg_reg[31]_0 ;
  wire [3:0]\msub_reg_reg[31]_1 ;
  wire [3:0]\msub_reg_reg[7]_0 ;
  wire [3:0]\msub_reg_reg[7]_1 ;
  wire \msub_reg_reg_n_0_[0] ;
  wire \msub_reg_reg_n_0_[10] ;
  wire \msub_reg_reg_n_0_[11] ;
  wire \msub_reg_reg_n_0_[12] ;
  wire \msub_reg_reg_n_0_[13] ;
  wire \msub_reg_reg_n_0_[14] ;
  wire \msub_reg_reg_n_0_[15] ;
  wire \msub_reg_reg_n_0_[16] ;
  wire \msub_reg_reg_n_0_[17] ;
  wire \msub_reg_reg_n_0_[18] ;
  wire \msub_reg_reg_n_0_[19] ;
  wire \msub_reg_reg_n_0_[1] ;
  wire \msub_reg_reg_n_0_[20] ;
  wire \msub_reg_reg_n_0_[21] ;
  wire \msub_reg_reg_n_0_[22] ;
  wire \msub_reg_reg_n_0_[23] ;
  wire \msub_reg_reg_n_0_[24] ;
  wire \msub_reg_reg_n_0_[25] ;
  wire \msub_reg_reg_n_0_[26] ;
  wire \msub_reg_reg_n_0_[27] ;
  wire \msub_reg_reg_n_0_[28] ;
  wire \msub_reg_reg_n_0_[29] ;
  wire \msub_reg_reg_n_0_[2] ;
  wire \msub_reg_reg_n_0_[30] ;
  wire \msub_reg_reg_n_0_[31] ;
  wire \msub_reg_reg_n_0_[32] ;
  wire \msub_reg_reg_n_0_[3] ;
  wire \msub_reg_reg_n_0_[4] ;
  wire \msub_reg_reg_n_0_[5] ;
  wire \msub_reg_reg_n_0_[6] ;
  wire \msub_reg_reg_n_0_[7] ;
  wire \msub_reg_reg_n_0_[8] ;
  wire \msub_reg_reg_n_0_[9] ;
  wire [31:0]msub_res;
  wire [31:0]\msub_res_reg_reg[31]_0 ;
  wire [31:0]\msub_res_reg_reg[31]_1 ;
  wire [3:0]\y_reg[11] ;
  wire \y_reg[11]_i_1__0_n_0 ;
  wire \y_reg[11]_i_1__0_n_1 ;
  wire \y_reg[11]_i_1__0_n_2 ;
  wire \y_reg[11]_i_1__0_n_3 ;
  wire [3:0]\y_reg[15] ;
  wire \y_reg[15]_i_1__0_n_0 ;
  wire \y_reg[15]_i_1__0_n_1 ;
  wire \y_reg[15]_i_1__0_n_2 ;
  wire \y_reg[15]_i_1__0_n_3 ;
  wire [3:0]\y_reg[19] ;
  wire \y_reg[19]_i_1__0_n_0 ;
  wire \y_reg[19]_i_1__0_n_1 ;
  wire \y_reg[19]_i_1__0_n_2 ;
  wire \y_reg[19]_i_1__0_n_3 ;
  wire [3:0]\y_reg[23] ;
  wire \y_reg[23]_i_1__0_n_0 ;
  wire \y_reg[23]_i_1__0_n_1 ;
  wire \y_reg[23]_i_1__0_n_2 ;
  wire \y_reg[23]_i_1__0_n_3 ;
  wire [3:0]\y_reg[27] ;
  wire \y_reg[27]_i_1__0_n_0 ;
  wire \y_reg[27]_i_1__0_n_1 ;
  wire \y_reg[27]_i_1__0_n_2 ;
  wire \y_reg[27]_i_1__0_n_3 ;
  wire [2:0]\y_reg[31] ;
  wire \y_reg[31]_i_1__0_n_2 ;
  wire \y_reg[31]_i_1__0_n_3 ;
  wire [0:0]\y_reg[3] ;
  wire \y_reg[3]_i_1__0_n_0 ;
  wire \y_reg[3]_i_1__0_n_1 ;
  wire \y_reg[3]_i_1__0_n_2 ;
  wire \y_reg[3]_i_1__0_n_3 ;
  wire \y_reg[7]_i_1__0_n_0 ;
  wire \y_reg[7]_i_1__0_n_1 ;
  wire \y_reg[7]_i_1__0_n_2 ;
  wire \y_reg[7]_i_1__0_n_3 ;
  wire [3:0]NLW_msub_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_msub_carry__7_O_UNCONNECTED;
  wire [3:3]NLW_msub_q_carry__6_CO_UNCONNECTED;
  wire [2:2]\NLW_y_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg[31]_i_1__0_O_UNCONNECTED ;

  CARRY4 msub_carry
       (.CI(1'b0),
        .CO({msub_carry_n_0,msub_carry_n_1,msub_carry_n_2,msub_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(msub[3:0]),
        .S(S));
  CARRY4 msub_carry__0
       (.CI(msub_carry_n_0),
        .CO({msub_carry__0_n_0,msub_carry__0_n_1,msub_carry__0_n_2,msub_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[7]_0 ),
        .O(msub[7:4]),
        .S(\msub_reg_reg[7]_1 ));
  CARRY4 msub_carry__1
       (.CI(msub_carry__0_n_0),
        .CO({msub_carry__1_n_0,msub_carry__1_n_1,msub_carry__1_n_2,msub_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[11]_0 ),
        .O(msub[11:8]),
        .S(\msub_reg_reg[11]_1 ));
  CARRY4 msub_carry__2
       (.CI(msub_carry__1_n_0),
        .CO({msub_carry__2_n_0,msub_carry__2_n_1,msub_carry__2_n_2,msub_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[15]_0 ),
        .O(msub[15:12]),
        .S(\msub_reg_reg[15]_1 ));
  CARRY4 msub_carry__3
       (.CI(msub_carry__2_n_0),
        .CO({msub_carry__3_n_0,msub_carry__3_n_1,msub_carry__3_n_2,msub_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[19]_0 ),
        .O(msub[19:16]),
        .S(\msub_reg_reg[19]_1 ));
  CARRY4 msub_carry__4
       (.CI(msub_carry__3_n_0),
        .CO({msub_carry__4_n_0,msub_carry__4_n_1,msub_carry__4_n_2,msub_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[23]_0 ),
        .O(msub[23:20]),
        .S(\msub_reg_reg[23]_1 ));
  CARRY4 msub_carry__5
       (.CI(msub_carry__4_n_0),
        .CO({msub_carry__5_n_0,msub_carry__5_n_1,msub_carry__5_n_2,msub_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[27]_0 ),
        .O(msub[27:24]),
        .S(\msub_reg_reg[27]_1 ));
  CARRY4 msub_carry__6
       (.CI(msub_carry__5_n_0),
        .CO({msub_carry__6_n_0,msub_carry__6_n_1,msub_carry__6_n_2,msub_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[31]_0 ),
        .O(msub[31:28]),
        .S(\msub_reg_reg[31]_1 ));
  CARRY4 msub_carry__7
       (.CI(msub_carry__6_n_0),
        .CO(NLW_msub_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_msub_carry__7_O_UNCONNECTED[3:1],msub[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry
       (.CI(1'b0),
        .CO({msub_q_carry_n_0,msub_q_carry_n_1,msub_q_carry_n_2,msub_q_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\msub_reg_reg_n_0_[0] }),
        .O(msub_res[3:0]),
        .S({\msub_reg_reg_n_0_[3] ,\msub_reg_reg_n_0_[2] ,\msub_reg_reg_n_0_[1] ,msub_q_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__0
       (.CI(msub_q_carry_n_0),
        .CO({msub_q_carry__0_n_0,msub_q_carry__0_n_1,msub_q_carry__0_n_2,msub_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(msub_res[7:4]),
        .S({\msub_reg_reg_n_0_[7] ,\msub_reg_reg_n_0_[6] ,\msub_reg_reg_n_0_[5] ,\msub_reg_reg_n_0_[4] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__1
       (.CI(msub_q_carry__0_n_0),
        .CO({msub_q_carry__1_n_0,msub_q_carry__1_n_1,msub_q_carry__1_n_2,msub_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[11] ,\msub_reg_reg_n_0_[10] ,\msub_reg_reg_n_0_[9] ,1'b0}),
        .O(msub_res[11:8]),
        .S({msub_q_carry__1_i_1_n_0,msub_q_carry__1_i_2_n_0,msub_q_carry__1_i_3_n_0,\msub_reg_reg_n_0_[8] }));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_1
       (.I0(\msub_reg_reg_n_0_[11] ),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_2
       (.I0(\msub_reg_reg_n_0_[10] ),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_3
       (.I0(\msub_reg_reg_n_0_[9] ),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__2
       (.CI(msub_q_carry__1_n_0),
        .CO({msub_q_carry__2_n_0,msub_q_carry__2_n_1,msub_q_carry__2_n_2,msub_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[15] ,\msub_reg_reg_n_0_[14] ,\msub_reg_reg_n_0_[13] ,\msub_reg_reg_n_0_[12] }),
        .O(msub_res[15:12]),
        .S({msub_q_carry__2_i_1_n_0,msub_q_carry__2_i_2_n_0,msub_q_carry__2_i_3_n_0,msub_q_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_1
       (.I0(\msub_reg_reg_n_0_[15] ),
        .I1(\genblk8[0].q_reg [6]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_2
       (.I0(\msub_reg_reg_n_0_[14] ),
        .I1(\genblk8[0].q_reg [5]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_3
       (.I0(\msub_reg_reg_n_0_[13] ),
        .I1(\genblk8[0].q_reg [4]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_4
       (.I0(\msub_reg_reg_n_0_[12] ),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__3
       (.CI(msub_q_carry__2_n_0),
        .CO({msub_q_carry__3_n_0,msub_q_carry__3_n_1,msub_q_carry__3_n_2,msub_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[19] ,\msub_reg_reg_n_0_[18] ,\msub_reg_reg_n_0_[17] ,\msub_reg_reg_n_0_[16] }),
        .O(msub_res[19:16]),
        .S({msub_q_carry__3_i_1_n_0,msub_q_carry__3_i_2_n_0,msub_q_carry__3_i_3_n_0,msub_q_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_1
       (.I0(\msub_reg_reg_n_0_[19] ),
        .I1(\genblk8[0].q_reg [10]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_2
       (.I0(\msub_reg_reg_n_0_[18] ),
        .I1(\genblk8[0].q_reg [9]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_3
       (.I0(\msub_reg_reg_n_0_[17] ),
        .I1(\genblk8[0].q_reg [8]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_4
       (.I0(\msub_reg_reg_n_0_[16] ),
        .I1(\genblk8[0].q_reg [7]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__4
       (.CI(msub_q_carry__3_n_0),
        .CO({msub_q_carry__4_n_0,msub_q_carry__4_n_1,msub_q_carry__4_n_2,msub_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[23] ,\msub_reg_reg_n_0_[22] ,\msub_reg_reg_n_0_[21] ,\msub_reg_reg_n_0_[20] }),
        .O(msub_res[23:20]),
        .S({msub_q_carry__4_i_1_n_0,msub_q_carry__4_i_2_n_0,msub_q_carry__4_i_3_n_0,msub_q_carry__4_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_1
       (.I0(\msub_reg_reg_n_0_[23] ),
        .I1(\genblk8[0].q_reg [14]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_2
       (.I0(\msub_reg_reg_n_0_[22] ),
        .I1(\genblk8[0].q_reg [13]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_3
       (.I0(\msub_reg_reg_n_0_[21] ),
        .I1(\genblk8[0].q_reg [12]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_4
       (.I0(\msub_reg_reg_n_0_[20] ),
        .I1(\genblk8[0].q_reg [11]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__5
       (.CI(msub_q_carry__4_n_0),
        .CO({msub_q_carry__5_n_0,msub_q_carry__5_n_1,msub_q_carry__5_n_2,msub_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[27] ,\msub_reg_reg_n_0_[26] ,\msub_reg_reg_n_0_[25] ,\msub_reg_reg_n_0_[24] }),
        .O(msub_res[27:24]),
        .S({msub_q_carry__5_i_1_n_0,msub_q_carry__5_i_2_n_0,msub_q_carry__5_i_3_n_0,msub_q_carry__5_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_1
       (.I0(\msub_reg_reg_n_0_[27] ),
        .I1(\genblk8[0].q_reg [18]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_2
       (.I0(\msub_reg_reg_n_0_[26] ),
        .I1(\genblk8[0].q_reg [17]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_3
       (.I0(\msub_reg_reg_n_0_[25] ),
        .I1(\genblk8[0].q_reg [16]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_4
       (.I0(\msub_reg_reg_n_0_[24] ),
        .I1(\genblk8[0].q_reg [15]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__6
       (.CI(msub_q_carry__5_n_0),
        .CO({NLW_msub_q_carry__6_CO_UNCONNECTED[3],msub_q_carry__6_n_1,msub_q_carry__6_n_2,msub_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\msub_reg_reg_n_0_[30] ,\msub_reg_reg_n_0_[29] ,\msub_reg_reg_n_0_[28] }),
        .O(msub_res[31:28]),
        .S({msub_q_carry__6_i_1_n_0,msub_q_carry__6_i_2_n_0,msub_q_carry__6_i_3_n_0,msub_q_carry__6_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_1
       (.I0(\msub_reg_reg_n_0_[31] ),
        .I1(\genblk8[0].q_reg [22]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_2
       (.I0(\msub_reg_reg_n_0_[30] ),
        .I1(\genblk8[0].q_reg [21]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_3
       (.I0(\msub_reg_reg_n_0_[29] ),
        .I1(\genblk8[0].q_reg [20]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_4
       (.I0(\msub_reg_reg_n_0_[28] ),
        .I1(\genblk8[0].q_reg [19]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msub_q_carry_i_1
       (.I0(\msub_reg_reg_n_0_[0] ),
        .I1(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry_i_1_n_0));
  FDRE \msub_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[0]),
        .Q(\msub_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \msub_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[10]),
        .Q(\msub_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \msub_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[11]),
        .Q(\msub_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \msub_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[12]),
        .Q(\msub_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \msub_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[13]),
        .Q(\msub_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \msub_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[14]),
        .Q(\msub_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \msub_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[15]),
        .Q(\msub_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \msub_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[16]),
        .Q(\msub_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \msub_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[17]),
        .Q(\msub_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \msub_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[18]),
        .Q(\msub_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \msub_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[19]),
        .Q(\msub_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \msub_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[1]),
        .Q(\msub_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \msub_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[20]),
        .Q(\msub_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \msub_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[21]),
        .Q(\msub_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \msub_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[22]),
        .Q(\msub_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \msub_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[23]),
        .Q(\msub_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \msub_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[24]),
        .Q(\msub_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \msub_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[25]),
        .Q(\msub_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \msub_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[26]),
        .Q(\msub_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \msub_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[27]),
        .Q(\msub_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \msub_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[28]),
        .Q(\msub_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \msub_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[29]),
        .Q(\msub_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \msub_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[2]),
        .Q(\msub_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \msub_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[30]),
        .Q(\msub_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \msub_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[31]),
        .Q(\msub_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \msub_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[32]),
        .Q(\msub_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \msub_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[3]),
        .Q(\msub_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \msub_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[4]),
        .Q(\msub_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \msub_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[5]),
        .Q(\msub_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \msub_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[6]),
        .Q(\msub_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \msub_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[7]),
        .Q(\msub_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \msub_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[8]),
        .Q(\msub_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \msub_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[9]),
        .Q(\msub_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \msub_res_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[0]),
        .Q(\msub_res_reg_reg[31]_1 [0]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[10]),
        .Q(\msub_res_reg_reg[31]_1 [10]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[11]),
        .Q(\msub_res_reg_reg[31]_1 [11]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[12]),
        .Q(\msub_res_reg_reg[31]_1 [12]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[13]),
        .Q(\msub_res_reg_reg[31]_1 [13]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[14]),
        .Q(\msub_res_reg_reg[31]_1 [14]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[15]),
        .Q(\msub_res_reg_reg[31]_1 [15]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[16]),
        .Q(\msub_res_reg_reg[31]_1 [16]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[17]),
        .Q(\msub_res_reg_reg[31]_1 [17]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[18]),
        .Q(\msub_res_reg_reg[31]_1 [18]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[19]),
        .Q(\msub_res_reg_reg[31]_1 [19]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[1]),
        .Q(\msub_res_reg_reg[31]_1 [1]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[20]),
        .Q(\msub_res_reg_reg[31]_1 [20]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[21]),
        .Q(\msub_res_reg_reg[31]_1 [21]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[22]),
        .Q(\msub_res_reg_reg[31]_1 [22]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[23]),
        .Q(\msub_res_reg_reg[31]_1 [23]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[24]),
        .Q(\msub_res_reg_reg[31]_1 [24]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[25]),
        .Q(\msub_res_reg_reg[31]_1 [25]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[26]),
        .Q(\msub_res_reg_reg[31]_1 [26]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[27]),
        .Q(\msub_res_reg_reg[31]_1 [27]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[28]),
        .Q(\msub_res_reg_reg[31]_1 [28]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[29]),
        .Q(\msub_res_reg_reg[31]_1 [29]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[2]),
        .Q(\msub_res_reg_reg[31]_1 [2]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[30]),
        .Q(\msub_res_reg_reg[31]_1 [30]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[31]),
        .Q(\msub_res_reg_reg[31]_1 [31]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[3]),
        .Q(\msub_res_reg_reg[31]_1 [3]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[4]),
        .Q(\msub_res_reg_reg[31]_1 [4]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[5]),
        .Q(\msub_res_reg_reg[31]_1 [5]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[6]),
        .Q(\msub_res_reg_reg[31]_1 [6]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[7]),
        .Q(\msub_res_reg_reg[31]_1 [7]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[8]),
        .Q(\msub_res_reg_reg[31]_1 [8]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[9]),
        .Q(\msub_res_reg_reg[31]_1 [9]),
        .R(1'b0));
  CARRY4 \y_reg[11]_i_1__0 
       (.CI(\y_reg[7]_i_1__0_n_0 ),
        .CO({\y_reg[11]_i_1__0_n_0 ,\y_reg[11]_i_1__0_n_1 ,\y_reg[11]_i_1__0_n_2 ,\y_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [12:9]),
        .O(\msub_res_reg_reg[31]_0 [11:8]),
        .S(\y_reg[11] ));
  CARRY4 \y_reg[15]_i_1__0 
       (.CI(\y_reg[11]_i_1__0_n_0 ),
        .CO({\y_reg[15]_i_1__0_n_0 ,\y_reg[15]_i_1__0_n_1 ,\y_reg[15]_i_1__0_n_2 ,\y_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [16:13]),
        .O(\msub_res_reg_reg[31]_0 [15:12]),
        .S(\y_reg[15] ));
  CARRY4 \y_reg[19]_i_1__0 
       (.CI(\y_reg[15]_i_1__0_n_0 ),
        .CO({\y_reg[19]_i_1__0_n_0 ,\y_reg[19]_i_1__0_n_1 ,\y_reg[19]_i_1__0_n_2 ,\y_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [20:17]),
        .O(\msub_res_reg_reg[31]_0 [19:16]),
        .S(\y_reg[19] ));
  CARRY4 \y_reg[23]_i_1__0 
       (.CI(\y_reg[19]_i_1__0_n_0 ),
        .CO({\y_reg[23]_i_1__0_n_0 ,\y_reg[23]_i_1__0_n_1 ,\y_reg[23]_i_1__0_n_2 ,\y_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [24:21]),
        .O(\msub_res_reg_reg[31]_0 [23:20]),
        .S(\y_reg[23] ));
  CARRY4 \y_reg[27]_i_1__0 
       (.CI(\y_reg[23]_i_1__0_n_0 ),
        .CO({\y_reg[27]_i_1__0_n_0 ,\y_reg[27]_i_1__0_n_1 ,\y_reg[27]_i_1__0_n_2 ,\y_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [28:25]),
        .O(\msub_res_reg_reg[31]_0 [27:24]),
        .S(\y_reg[27] ));
  CARRY4 \y_reg[31]_i_1__0 
       (.CI(\y_reg[27]_i_1__0_n_0 ),
        .CO({\msub_res_reg_reg[31]_0 [31],\NLW_y_reg[31]_i_1__0_CO_UNCONNECTED [2],\y_reg[31]_i_1__0_n_2 ,\y_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\msub_res_reg_reg[31]_1 [31:29]}),
        .O({\NLW_y_reg[31]_i_1__0_O_UNCONNECTED [3],\msub_res_reg_reg[31]_0 [30:28]}),
        .S({1'b1,\y_reg[31] }));
  CARRY4 \y_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\y_reg[3]_i_1__0_n_0 ,\y_reg[3]_i_1__0_n_1 ,\y_reg[3]_i_1__0_n_2 ,\y_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\msub_res_reg_reg[31]_1 [1]}),
        .O(\msub_res_reg_reg[31]_0 [3:0]),
        .S({\msub_res_reg_reg[31]_1 [4:2],\y_reg[3] }));
  CARRY4 \y_reg[7]_i_1__0 
       (.CI(\y_reg[3]_i_1__0_n_0 ),
        .CO({\y_reg[7]_i_1__0_n_0 ,\y_reg[7]_i_1__0_n_1 ,\y_reg[7]_i_1__0_n_2 ,\y_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\msub_res_reg_reg[31]_0 [7:4]),
        .S(\msub_res_reg_reg[31]_1 [8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram
   (D,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEBWE);
  output [31:0]D;
  input clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [15:0]DIBDI;
  input [0:0]WEBWE;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/genblk2[0].poly_mem/ram_bank0/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_30
   (ram_reg_0,
    \control_low_word[7] ,
    ram_reg_1,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    control_low_word,
    dma_bram_abs_addr,
    grant_ext,
    ram_reg_5,
    \DELAY_BLOCK[0].shift_array_reg[1] ,
    D);
  output [31:0]ram_reg_0;
  output \control_low_word[7] ;
  output [31:0]ram_reg_1;
  input clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [15:0]ram_reg_2;
  input [15:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [0:0]control_low_word;
  input [0:0]dma_bram_abs_addr;
  input grant_ext;
  input ram_reg_5;
  input \DELAY_BLOCK[0].shift_array_reg[1] ;
  input [31:0]D;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire \DELAY_BLOCK[0].shift_array_reg[1] ;
  wire clk;
  wire [0:0]control_low_word;
  wire \control_low_word[7] ;
  wire [0:0]dma_bram_abs_addr;
  wire grant_ext;
  wire [31:0]ram_reg_0;
  wire [31:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire [15:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][10]_i_1 
       (.I0(ram_reg_0[10]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[10]),
        .O(ram_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][11]_i_1 
       (.I0(ram_reg_0[11]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[11]),
        .O(ram_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][12]_i_1 
       (.I0(ram_reg_0[12]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[12]),
        .O(ram_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][13]_i_1 
       (.I0(ram_reg_0[13]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[13]),
        .O(ram_reg_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][14]_i_1 
       (.I0(ram_reg_0[14]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[14]),
        .O(ram_reg_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][15]_i_1 
       (.I0(ram_reg_0[15]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[15]),
        .O(ram_reg_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][16]_i_1 
       (.I0(ram_reg_0[16]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[16]),
        .O(ram_reg_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][17]_i_1 
       (.I0(ram_reg_0[17]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[17]),
        .O(ram_reg_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][18]_i_1 
       (.I0(ram_reg_0[18]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[18]),
        .O(ram_reg_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][19]_i_1 
       (.I0(ram_reg_0[19]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[19]),
        .O(ram_reg_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[1]),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][20]_i_1 
       (.I0(ram_reg_0[20]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[20]),
        .O(ram_reg_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][21]_i_1 
       (.I0(ram_reg_0[21]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[21]),
        .O(ram_reg_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][22]_i_1 
       (.I0(ram_reg_0[22]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[22]),
        .O(ram_reg_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][23]_i_1 
       (.I0(ram_reg_0[23]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[23]),
        .O(ram_reg_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][24]_i_1 
       (.I0(ram_reg_0[24]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[24]),
        .O(ram_reg_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][25]_i_1 
       (.I0(ram_reg_0[25]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[25]),
        .O(ram_reg_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][26]_i_1 
       (.I0(ram_reg_0[26]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[26]),
        .O(ram_reg_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][27]_i_1 
       (.I0(ram_reg_0[27]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[27]),
        .O(ram_reg_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][28]_i_1 
       (.I0(ram_reg_0[28]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[28]),
        .O(ram_reg_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][29]_i_1 
       (.I0(ram_reg_0[29]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[29]),
        .O(ram_reg_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[2]),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][30]_i_1 
       (.I0(ram_reg_0[30]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[30]),
        .O(ram_reg_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][31]_i_1 
       (.I0(ram_reg_0[31]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[31]),
        .O(ram_reg_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[3]),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[4]),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[5]),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[6]),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[7]),
        .O(ram_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][8]_i_1 
       (.I0(ram_reg_0[8]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[8]),
        .O(ram_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_rdata_DP[0][9]_i_1 
       (.I0(ram_reg_0[9]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .I2(D[9]),
        .O(ram_reg_1[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/genblk2[0].poly_mem/ram_bank1/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(ram_reg_2),
        .DIBDI(ram_reg_3),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0[15:0]),
        .DOBDO(ram_reg_0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram_reg_4,ram_reg_4,ram_reg_4,ram_reg_4}));
  LUT4 #(
    .INIT(16'h00AC)) 
    ram_reg_i_50
       (.I0(control_low_word),
        .I1(dma_bram_abs_addr),
        .I2(grant_ext),
        .I3(ram_reg_5),
        .O(\control_low_word[7] ));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0
   (D,
    \dout_ram_reg[3]_0 ,
    \dout_ram_reg[7]_0 ,
    \dout_ram_reg[9]_0 ,
    nextstate1__6,
    Q,
    control_low_word,
    command_reg,
    clk,
    dina_ext_low_word,
    \dout_ram_reg[7]_1 );
  output [1:0]D;
  output \dout_ram_reg[3]_0 ;
  output \dout_ram_reg[7]_0 ;
  output [0:0]\dout_ram_reg[9]_0 ;
  input nextstate1__6;
  input [2:0]Q;
  input [6:0]control_low_word;
  input [0:0]command_reg;
  input clk;
  input [9:0]dina_ext_low_word;
  input [4:0]\dout_ram_reg[7]_1 ;

  wire [1:0]D;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire [2:0]Q;
  wire clk;
  wire [7:0]command_in;
  wire [0:0]command_reg;
  wire command_we;
  wire [6:0]control_low_word;
  wire [9:0]dina_ext_low_word;
  wire [9:0]dout_ram0;
  wire \dout_ram_reg[3]_0 ;
  wire \dout_ram_reg[7]_0 ;
  wire [4:0]\dout_ram_reg[7]_1 ;
  wire [0:0]\dout_ram_reg[9]_0 ;
  wire nextstate1__6;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_6_9_n_1;
  wire wea_ext_ISA;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_9_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF00AAFFC0FF0000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(nextstate1__6),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(command_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(command_in[4]),
        .I1(command_in[3]),
        .I2(command_in[2]),
        .I3(command_in[1]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h80000001)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(command_in[3]),
        .I1(command_in[4]),
        .I2(command_in[2]),
        .I3(command_in[1]),
        .I4(command_in[0]),
        .O(\dout_ram_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFDDD8888DDDD8888)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(command_in[0]),
        .I4(Q[2]),
        .I5(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(command_in[3]),
        .I1(command_in[4]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(command_in[1]),
        .I1(command_in[2]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \command_reg[7]_i_1 
       (.I0(command_in[7]),
        .I1(command_we),
        .I2(command_reg),
        .O(\dout_ram_reg[7]_0 ));
  FDRE \dout_ram_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[0]),
        .Q(command_in[0]),
        .R(1'b0));
  FDRE \dout_ram_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[1]),
        .Q(command_in[1]),
        .R(1'b0));
  FDRE \dout_ram_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[2]),
        .Q(command_in[2]),
        .R(1'b0));
  FDRE \dout_ram_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[3]),
        .Q(command_in[3]),
        .R(1'b0));
  FDRE \dout_ram_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[4]),
        .Q(command_in[4]),
        .R(1'b0));
  FDRE \dout_ram_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[7]),
        .Q(command_in[7]),
        .R(1'b0));
  FDRE \dout_ram_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[8]),
        .Q(command_we),
        .R(1'b0));
  FDRE \dout_ram_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[9]),
        .Q(\dout_ram_reg[9]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "inst/ISA_CTRL/ins_ram/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(\dout_ram_reg[7]_1 ),
        .ADDRB(\dout_ram_reg[7]_1 ),
        .ADDRC(\dout_ram_reg[7]_1 ),
        .ADDRD(control_low_word[4:0]),
        .DIA(dina_ext_low_word[1:0]),
        .DIB(dina_ext_low_word[3:2]),
        .DIC(dina_ext_low_word[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(dout_ram0[1:0]),
        .DOB(dout_ram0[3:2]),
        .DOC({ram_reg_0_31_0_5_n_4,dout_ram0[4]}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wea_ext_ISA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_1
       (.I0(control_low_word[5]),
        .I1(control_low_word[6]),
        .O(wea_ext_ISA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "inst/ISA_CTRL/ins_ram/ram_reg_0_31_6_9" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M ram_reg_0_31_6_9
       (.ADDRA(\dout_ram_reg[7]_1 ),
        .ADDRB(\dout_ram_reg[7]_1 ),
        .ADDRC(\dout_ram_reg[7]_1 ),
        .ADDRD(control_low_word[4:0]),
        .DIA(dina_ext_low_word[7:6]),
        .DIB(dina_ext_low_word[9:8]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({dout_ram0[7],ram_reg_0_31_6_9_n_1}),
        .DOB(dout_ram0[9:8]),
        .DOC(NLW_ram_reg_0_31_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_31_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wea_ext_ISA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
   (D,
    A,
    B,
    clk,
    Q,
    forward_reg,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \genblk3[0].genblk1[0].p_product_reg[0]_0 ,
    \genblk3[1].genblk1[0].p_product_reg[2]_0 ,
    \genblk3[1].genblk1[0].p_product_reg[2]_1 ,
    \genblk3[1].genblk1[0].p_product_reg[2]_2 ,
    \genblk3[0].genblk1[0].p_product_reg[0]_1 ,
    update_mult);
  output [31:0]D;
  output [23:0]A;
  output [7:0]B;
  input clk;
  input [6:0]Q;
  input forward_reg;
  input \genblk3[0].genblk1[0].p_product_reg[0] ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input \genblk3[0].genblk1[0].p_product_reg[0]_0 ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_1 ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_2 ;
  input \genblk3[0].genblk1[0].p_product_reg[0]_1 ;
  input update_mult;

  wire [23:0]A;
  wire [7:0]B;
  wire [31:0]D;
  wire [6:0]Q;
  wire clk;
  wire forward_reg;
  wire \genblk3[0].genblk1[0].p_product_reg[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_1 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_42_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_45_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_46_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_47_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_48_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_49_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_50_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_51_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_52_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_53_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_54_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_55_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_56_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_57_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_58_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_59_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_60_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_61_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_62_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_63_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_64_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_65_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_66_n_0 ;
  wire \genblk3[0].genblk1[0].p_product_reg[0]_i_67_n_0 ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_1 ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_2 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_10_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_11_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_12_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_13_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_14_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_15_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_16_n_0 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2]_i_9_n_0 ;
  wire update_mult;
  wire [15:14]NLW_dout_rom_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dout_rom_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "75" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h00000000000000000000000000FB876AF3CEB32E3BBB3995C327153B17F7FF3F),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE0BCC981DFCDFD06C1E1489FDFCDC1E1489FC1E1489FC1E19250C1E19E66C1E1),
    .INIT_01(256'h5A40331AE6DBFD063B48BE9BFE5BC1E1E0BCC9814550DFCD331AFD06BE9BC1E1),
    .INIT_02(256'hE709E1E129C6E1E129C6E1E17DDCE1E1FA64E1E1F2F0C9818DA245505A24DFCD),
    .INIT_03(256'hD672E1E1F2B2D7EF33AAE709000F104A4A10E1E1F2B2D7EFE709104AE1E129C6),
    .INIT_04(256'h0000000000000000879DD7EF92D633AAD3BCE7093128000F8844104AA1F84A10),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h1CCF081F04BF15621FFF16C104BF1FFF16C11FFF16C11FFF1FFC1FFF00A11FFF),
    .INIT_21(256'h02871B8119F915621AE71A621AE81FFF1CCF081F1DD604BF1B8115621A621FFF),
    .INIT_22(256'h050E1FFE0DC61FFE0DC61FFE0B391FFE1BC41FFE0106081F16E31DD61C2E04BF),
    .INIT_23(256'h1C501FFE1D0D072F0883050E1BFB00D5018D1FFE1D0D072F050E00D51FFE0DC6),
    .INIT_24(256'h00000000000000001474072F00EF08830513050E11FA1BFB1E1700D50891018D),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    dout_rom_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_dout_rom_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_dout_rom_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_18 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_42_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [23]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [23]),
        .O(A[23]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_19 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_45_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [22]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [22]),
        .O(A[22]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_20 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_46_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [21]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [21]),
        .O(A[21]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_21 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_47_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [20]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [20]),
        .O(A[20]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_22 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_48_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [19]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [19]),
        .O(A[19]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_23 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_49_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [18]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [18]),
        .O(A[18]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_24 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_50_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [17]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [17]),
        .O(A[17]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_25 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_51_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [16]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [16]),
        .O(A[16]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_26 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_52_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [15]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [15]),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_27 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_53_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [14]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [14]),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_28 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_54_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [13]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [13]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_29 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_55_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [12]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [12]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_30 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_56_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [11]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [11]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_31 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_57_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [10]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [10]),
        .O(A[10]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_32 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_58_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [9]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [9]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_33 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_59_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [8]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_34 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_60_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [7]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_35 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_61_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [6]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_36 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_62_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [5]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_37 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_63_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [4]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_38 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_64_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [3]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_39 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_65_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [2]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_40 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_66_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [1]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_41 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0]_i_67_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [0]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_42 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [23]),
        .I1(D[23]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [23]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_45 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [22]),
        .I1(D[22]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [22]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_46 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [21]),
        .I1(D[21]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [21]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_47 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [20]),
        .I1(D[20]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [20]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_48 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [19]),
        .I1(D[19]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [19]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_49 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [18]),
        .I1(D[18]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [18]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_50 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [17]),
        .I1(D[17]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [17]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_51 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [16]),
        .I1(D[16]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [16]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_52 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [15]),
        .I1(D[15]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [15]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_53 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [14]),
        .I1(D[14]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [14]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_54 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [13]),
        .I1(D[13]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [13]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_55 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [12]),
        .I1(D[12]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [12]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_56 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [11]),
        .I1(D[11]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [11]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_57 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [10]),
        .I1(D[10]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [10]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_58 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [9]),
        .I1(D[9]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [9]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_59 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [8]),
        .I1(D[8]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [8]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_60 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [7]),
        .I1(D[7]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [7]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_61 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [6]),
        .I1(D[6]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [6]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_62 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [5]),
        .I1(D[5]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [5]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_63 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [4]),
        .I1(D[4]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [4]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_64 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [3]),
        .I1(D[3]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [3]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_65 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [2]),
        .I1(D[2]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [2]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_66 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [1]),
        .I1(D[1]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [1]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_67 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [0]),
        .I1(D[0]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [0]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[0].genblk1[0].p_product_reg[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_1 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_9_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [31]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [31]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_10 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [30]),
        .I1(D[30]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [30]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_11 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [29]),
        .I1(D[29]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [29]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_12 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [28]),
        .I1(D[28]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [28]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_13 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [27]),
        .I1(D[27]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [27]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_14 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [26]),
        .I1(D[26]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [26]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_15 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [25]),
        .I1(D[25]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [25]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_16 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [24]),
        .I1(D[24]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [24]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_2 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_10_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [30]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [30]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_3 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_11_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [29]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [29]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_4 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_12_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [28]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [28]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_5 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_13_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [27]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [27]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_6 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_14_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [26]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [26]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_7 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_15_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [25]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [25]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_8 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_i_16_n_0 ),
        .I1(forward_reg),
        .I2(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I3(\genblk3[1].genblk1[0].p_product_reg[2] [24]),
        .I4(\genblk3[0].genblk1[0].p_product_reg[0]_0 ),
        .I5(\genblk3[1].genblk1[0].p_product_reg[2]_0 [24]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hCC00CCF0AA00AA00)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_9 
       (.I0(\genblk3[1].genblk1[0].p_product_reg[2]_1 [31]),
        .I1(D[31]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2]_2 [31]),
        .I3(\genblk3[0].genblk1[0].p_product_reg[0]_1 ),
        .I4(update_mult),
        .I5(forward_reg),
        .O(\genblk3[1].genblk1[0].p_product_reg[2]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0
   (D,
    clk,
    Q);
  output [31:0]D;
  input clk;
  input [6:0]Q;

  wire [31:0]D;
  wire [6:0]Q;
  wire clk;
  wire [15:14]NLW_dout_rom_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dout_rom_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "75" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000081D82CF452346E7BB7FA87C497E307ECFFFFF3),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFAD2F63BD7BC8787C1E11F3ED7BCC1E11F3EC1E11F3EC1E1C524C1E1639BC1E1),
    .INIT_01(256'hCEFE67D624A88787435FCC73E58FC1E1FAD2F63B0CF6D7BC67D68787CC73C1E1),
    .INIT_02(256'h1DA4E1E18FBEE1E18FBEE1E1E8AEE1E1279DE1E182EAF63BB2420CF64176D7BC),
    .INIT_03(256'hBE03E1E1BC876D64CD381DA449EB9C7692E1E1E1BC876D641DA49C76E1E18FBE),
    .INIT_04(256'h0000000000000000D4366D64B27ECD38A3081DA43B7F49EB48159C76D58692E1),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0E431F97026003101FFF03D502601FFF03D51FFF03D51FFF04731FFF1F5E1FFF),
    .INIT_21(256'h17430135014803100F140F1C0BAC1FFF0E431F9716BC0260013503100F1C1FFF),
    .INIT_22(256'h077C1FFE197F1FFE197F1FFE14AE1FFE043B1FFE01BD1F970C3816BC1CE60260),
    .INIT_23(256'h18741FFE13151832036F077C1E1A05E019A31FFE13151832077C05E01FFE197F),
    .INIT_24(256'h0000000000000000111A18321228036F0E1A077C1DDC1E1A1AC305E0050619A3),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    dout_rom_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_dout_rom_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_dout_rom_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_19
   (Q,
    D,
    clk);
  output [31:0]Q;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_21
   (Q,
    D,
    clk);
  output [31:0]Q;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_23
   (D,
    Q,
    \wdata_internal_DP_reg[0][0][0] ,
    \wdata_internal_DP_reg[0][0][31] ,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]D;
  input [0:0]Q;
  input \wdata_internal_DP_reg[0][0][0] ;
  input [31:0]\wdata_internal_DP_reg[0][0][31] ;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]D;
  wire [0:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;
  wire \wdata_internal_DP_reg[0][0][0] ;
  wire [31:0]\wdata_internal_DP_reg[0][0][31] ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][0]_i_1 
       (.I0(\shift_array_reg_n_0_[0][0] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][10]_i_1 
       (.I0(\shift_array_reg_n_0_[0][10] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][11]_i_1 
       (.I0(\shift_array_reg_n_0_[0][11] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][12]_i_1 
       (.I0(\shift_array_reg_n_0_[0][12] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][13]_i_1 
       (.I0(\shift_array_reg_n_0_[0][13] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][14]_i_1 
       (.I0(\shift_array_reg_n_0_[0][14] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][15]_i_1 
       (.I0(\shift_array_reg_n_0_[0][15] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][16]_i_1 
       (.I0(\shift_array_reg_n_0_[0][16] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][17]_i_1 
       (.I0(\shift_array_reg_n_0_[0][17] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][18]_i_1 
       (.I0(\shift_array_reg_n_0_[0][18] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][19]_i_1 
       (.I0(\shift_array_reg_n_0_[0][19] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][1]_i_1 
       (.I0(\shift_array_reg_n_0_[0][1] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][20]_i_1 
       (.I0(\shift_array_reg_n_0_[0][20] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][21]_i_1 
       (.I0(\shift_array_reg_n_0_[0][21] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][22]_i_1 
       (.I0(\shift_array_reg_n_0_[0][22] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][23]_i_1 
       (.I0(\shift_array_reg_n_0_[0][23] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][24]_i_1 
       (.I0(\shift_array_reg_n_0_[0][24] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][25]_i_1 
       (.I0(\shift_array_reg_n_0_[0][25] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][26]_i_1 
       (.I0(\shift_array_reg_n_0_[0][26] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][27]_i_1 
       (.I0(\shift_array_reg_n_0_[0][27] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][28]_i_1 
       (.I0(\shift_array_reg_n_0_[0][28] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][29]_i_1 
       (.I0(\shift_array_reg_n_0_[0][29] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][2]_i_1 
       (.I0(\shift_array_reg_n_0_[0][2] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][30]_i_1 
       (.I0(\shift_array_reg_n_0_[0][30] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][31]_i_1 
       (.I0(\shift_array_reg_n_0_[0][31] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][3]_i_1 
       (.I0(\shift_array_reg_n_0_[0][3] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][4]_i_1 
       (.I0(\shift_array_reg_n_0_[0][4] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][5]_i_1 
       (.I0(\shift_array_reg_n_0_[0][5] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][6]_i_1 
       (.I0(\shift_array_reg_n_0_[0][6] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][7]_i_1 
       (.I0(\shift_array_reg_n_0_[0][7] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][8]_i_1 
       (.I0(\shift_array_reg_n_0_[0][8] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \wdata_internal_DP[0][0][9]_i_1 
       (.I0(\shift_array_reg_n_0_[0][9] ),
        .I1(Q),
        .I2(\wdata_internal_DP_reg[0][0][0] ),
        .I3(\wdata_internal_DP_reg[0][0][31] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_24
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_25
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0
   (\DELAY_BLOCK[0].shift_array_reg[1] ,
    clk,
    dma_bram_abs_addr,
    grant_ext,
    control_low_word);
  output \DELAY_BLOCK[0].shift_array_reg[1] ;
  input clk;
  input [0:0]dma_bram_abs_addr;
  input grant_ext;
  input [0:0]control_low_word;

  wire \DELAY_BLOCK[0].shift_array_reg[1] ;
  wire clk;
  wire [0:0]control_low_word;
  wire [8:8]core_rwaddr_0;
  wire [0:0]dma_bram_abs_addr;
  wire grant_ext;
  wire \shift_array_reg_n_0_[0][0] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \shift_array[0][0]_i_1__1 
       (.I0(dma_bram_abs_addr),
        .I1(grant_ext),
        .I2(control_low_word),
        .O(core_rwaddr_0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr_0),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_0
   (forward_internal,
    \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ,
    \shift_array_reg[0][0]_0 ,
    clk,
    rst_tw_gen);
  output forward_internal;
  output \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  input [0:0]\shift_array_reg[0][0]_0 ;
  input clk;
  input rst_tw_gen;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  wire clk;
  wire forward_internal;
  wire rst_tw_gen;
  wire [0:0]\shift_array_reg[0][0]_0 ;
  wire \shift_array_reg[0]_27 ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0]_27 ),
        .Q(forward_internal),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_58
       (.I0(forward_internal),
        .I1(rst_tw_gen),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][0]_0 ),
        .Q(\shift_array_reg[0]_27 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_1
   (E,
    \shift_array_reg[0][0]_0 ,
    clk);
  output [0:0]E;
  input \shift_array_reg[0][0]_0 ;
  input clk;

  wire [0:0]E;
  wire clk;
  wire \shift_array_reg[0][0]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(E),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][0]_0 ),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1
   (DI,
    S,
    \shift_array_reg[0][7]_0 ,
    Q,
    \shift_array_reg[0][6]_0 ,
    \shift_array_reg[0][6]_1 ,
    \shift_array_reg[0][6]_2 ,
    \shift_array_reg[0][6]_3 ,
    \shift_array_reg[0][6]_4 ,
    D,
    clk);
  output [1:0]DI;
  output [2:0]S;
  output [7:0]\shift_array_reg[0][7]_0 ;
  input [4:0]Q;
  input \shift_array_reg[0][6]_0 ;
  input [3:0]\shift_array_reg[0][6]_1 ;
  input \shift_array_reg[0][6]_2 ;
  input \shift_array_reg[0][6]_3 ;
  input \shift_array_reg[0][6]_4 ;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [1:0]DI;
  wire [4:0]Q;
  wire [2:0]S;
  wire addr0__1_carry__0_i_6_n_0;
  wire clk;
  wire \shift_array_reg[0][6]_0 ;
  wire [3:0]\shift_array_reg[0][6]_1 ;
  wire \shift_array_reg[0][6]_2 ;
  wire \shift_array_reg[0][6]_3 ;
  wire \shift_array_reg[0][6]_4 ;
  wire [7:0]\shift_array_reg[0][7]_0 ;

  LUT4 #(
    .INIT(16'hEA80)) 
    addr0__1_carry__0_i_1
       (.I0(Q[3]),
        .I1(\shift_array_reg[0][6]_2 ),
        .I2(Q[0]),
        .I3(\shift_array_reg[0][6]_1 [1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr0__1_carry__0_i_2
       (.I0(Q[4]),
        .I1(\shift_array_reg[0][6]_0 ),
        .I2(Q[0]),
        .I3(\shift_array_reg[0][6]_1 [0]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    addr0__1_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\shift_array_reg[0][6]_3 ),
        .I3(\shift_array_reg[0][6]_1 [3]),
        .I4(addr0__1_carry__0_i_6_n_0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr0__1_carry__0_i_4
       (.I0(DI[1]),
        .I1(Q[2]),
        .I2(\shift_array_reg[0][6]_1 [2]),
        .I3(\shift_array_reg[0][6]_4 ),
        .I4(Q[0]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr0__1_carry__0_i_5
       (.I0(DI[0]),
        .I1(Q[3]),
        .I2(\shift_array_reg[0][6]_1 [1]),
        .I3(\shift_array_reg[0][6]_2 ),
        .I4(Q[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr0__1_carry__0_i_6
       (.I0(Q[2]),
        .I1(\shift_array_reg[0][6]_4 ),
        .I2(Q[0]),
        .I3(\shift_array_reg[0][6]_1 [2]),
        .O(addr0__1_carry__0_i_6_n_0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_array_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_array_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_array_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_array_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_array_reg[0][7]_0 [6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\shift_array_reg[0][7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10
   (\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ,
    DI,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ,
    \madd_reg_reg[3] ,
    \madd_reg_reg[7] ,
    \madd_reg_reg[11] ,
    \madd_reg_reg[15] ,
    \madd_reg_reg[19] ,
    \madd_reg_reg[23] ,
    \madd_reg_reg[27] ,
    \madd_reg_reg[31] );
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  output [3:0]DI;
  output [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ;
  input [3:0]\madd_reg_reg[3] ;
  input [3:0]\madd_reg_reg[7] ;
  input [3:0]\madd_reg_reg[11] ;
  input [3:0]\madd_reg_reg[15] ;
  input [3:0]\madd_reg_reg[19] ;
  input [3:0]\madd_reg_reg[23] ;
  input [3:0]\madd_reg_reg[27] ;
  input [3:0]\madd_reg_reg[31] ;

  wire \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  wire [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ;
  wire [3:0]DI;
  wire clk;
  wire [3:0]\madd_reg_reg[11] ;
  wire \madd_reg_reg[11]_i_1_n_0 ;
  wire \madd_reg_reg[11]_i_1_n_1 ;
  wire \madd_reg_reg[11]_i_1_n_2 ;
  wire \madd_reg_reg[11]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[15] ;
  wire \madd_reg_reg[15]_i_1_n_0 ;
  wire \madd_reg_reg[15]_i_1_n_1 ;
  wire \madd_reg_reg[15]_i_1_n_2 ;
  wire \madd_reg_reg[15]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[19] ;
  wire \madd_reg_reg[19]_i_1_n_0 ;
  wire \madd_reg_reg[19]_i_1_n_1 ;
  wire \madd_reg_reg[19]_i_1_n_2 ;
  wire \madd_reg_reg[19]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[23] ;
  wire \madd_reg_reg[23]_i_1_n_0 ;
  wire \madd_reg_reg[23]_i_1_n_1 ;
  wire \madd_reg_reg[23]_i_1_n_2 ;
  wire \madd_reg_reg[23]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[27] ;
  wire \madd_reg_reg[27]_i_1_n_0 ;
  wire \madd_reg_reg[27]_i_1_n_1 ;
  wire \madd_reg_reg[27]_i_1_n_2 ;
  wire \madd_reg_reg[27]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[31] ;
  wire \madd_reg_reg[31]_i_1_n_0 ;
  wire \madd_reg_reg[31]_i_1_n_1 ;
  wire \madd_reg_reg[31]_i_1_n_2 ;
  wire \madd_reg_reg[31]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[3] ;
  wire \madd_reg_reg[3]_i_1_n_0 ;
  wire \madd_reg_reg[3]_i_1_n_1 ;
  wire \madd_reg_reg[3]_i_1_n_2 ;
  wire \madd_reg_reg[3]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[7] ;
  wire \madd_reg_reg[7]_i_1_n_0 ;
  wire \madd_reg_reg[7]_i_1_n_1 ;
  wire \madd_reg_reg[7]_i_1_n_2 ;
  wire \madd_reg_reg[7]_i_1_n_3 ;
  wire [3:1]\NLW_madd_reg_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_madd_reg_reg[32]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][0]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][10]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][11]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][12]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][13]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][14]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][15]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][16]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][17]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][18]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][19]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][1]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][20]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][21]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][22]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][23]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][24]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][25]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][26]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][27]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][28]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][29]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][2]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][30]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][31]_2 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][3]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][4]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][5]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][6]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][7]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][8]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][9]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ),
        .Q(DI[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ),
        .Q(DI[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ),
        .Q(DI[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ),
        .Q(DI[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [1]),
        .R(1'b0));
  CARRY4 \madd_reg_reg[11]_i_1 
       (.CI(\madd_reg_reg[7]_i_1_n_0 ),
        .CO({\madd_reg_reg[11]_i_1_n_0 ,\madd_reg_reg[11]_i_1_n_1 ,\madd_reg_reg[11]_i_1_n_2 ,\madd_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [11:8]),
        .S(\madd_reg_reg[11] ));
  CARRY4 \madd_reg_reg[15]_i_1 
       (.CI(\madd_reg_reg[11]_i_1_n_0 ),
        .CO({\madd_reg_reg[15]_i_1_n_0 ,\madd_reg_reg[15]_i_1_n_1 ,\madd_reg_reg[15]_i_1_n_2 ,\madd_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [15:12]),
        .S(\madd_reg_reg[15] ));
  CARRY4 \madd_reg_reg[19]_i_1 
       (.CI(\madd_reg_reg[15]_i_1_n_0 ),
        .CO({\madd_reg_reg[19]_i_1_n_0 ,\madd_reg_reg[19]_i_1_n_1 ,\madd_reg_reg[19]_i_1_n_2 ,\madd_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [19:16]),
        .S(\madd_reg_reg[19] ));
  CARRY4 \madd_reg_reg[23]_i_1 
       (.CI(\madd_reg_reg[19]_i_1_n_0 ),
        .CO({\madd_reg_reg[23]_i_1_n_0 ,\madd_reg_reg[23]_i_1_n_1 ,\madd_reg_reg[23]_i_1_n_2 ,\madd_reg_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [23:20]),
        .S(\madd_reg_reg[23] ));
  CARRY4 \madd_reg_reg[27]_i_1 
       (.CI(\madd_reg_reg[23]_i_1_n_0 ),
        .CO({\madd_reg_reg[27]_i_1_n_0 ,\madd_reg_reg[27]_i_1_n_1 ,\madd_reg_reg[27]_i_1_n_2 ,\madd_reg_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [27:24]),
        .S(\madd_reg_reg[27] ));
  CARRY4 \madd_reg_reg[31]_i_1 
       (.CI(\madd_reg_reg[27]_i_1_n_0 ),
        .CO({\madd_reg_reg[31]_i_1_n_0 ,\madd_reg_reg[31]_i_1_n_1 ,\madd_reg_reg[31]_i_1_n_2 ,\madd_reg_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [31:28]),
        .S(\madd_reg_reg[31] ));
  CARRY4 \madd_reg_reg[32]_i_1 
       (.CI(\madd_reg_reg[31]_i_1_n_0 ),
        .CO({\NLW_madd_reg_reg[32]_i_1_CO_UNCONNECTED [3:1],\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_madd_reg_reg[32]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \madd_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\madd_reg_reg[3]_i_1_n_0 ,\madd_reg_reg[3]_i_1_n_1 ,\madd_reg_reg[3]_i_1_n_2 ,\madd_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [3:0]),
        .S(\madd_reg_reg[3] ));
  CARRY4 \madd_reg_reg[7]_i_1 
       (.CI(\madd_reg_reg[3]_i_1_n_0 ),
        .CO({\madd_reg_reg[7]_i_1_n_0 ,\madd_reg_reg[7]_i_1_n_1 ,\madd_reg_reg[7]_i_1_n_2 ,\madd_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [7:4]),
        .S(\madd_reg_reg[7] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13
   (\DELAY_BLOCK[1].shift_array_reg[2][0] ,
    \DELAY_BLOCK[0].shift_array_reg[1][4]_0 ,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    Q,
    clk);
  output \DELAY_BLOCK[1].shift_array_reg[2][0] ;
  output \DELAY_BLOCK[0].shift_array_reg[1][4]_0 ;
  input \genblk3[0].genblk1[0].p_product_reg[0] ;
  input [5:0]Q;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][4]_0 ;
  wire [6:1]\DELAY_BLOCK[0].shift_array_reg[1]_20 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0] ;
  wire [5:0]Q;
  wire clk;
  wire \genblk3[0].genblk1[0].p_product_reg[0] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_20 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_20 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_20 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_20 [4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_20 [5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_20 [6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_43 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1][4]_0 ),
        .I1(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .O(\DELAY_BLOCK[1].shift_array_reg[2][0] ));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \tw_out_internal_DP[31]_i_2 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1]_20 [4]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_20 [5]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1]_20 [6]),
        .I3(\DELAY_BLOCK[0].shift_array_reg[1]_20 [1]),
        .I4(\DELAY_BLOCK[0].shift_array_reg[1]_20 [2]),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1]_20 [3]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][4]_0 ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_28
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    clk_4,
    clk_5,
    clk_6,
    \waddr_internal_DP_reg[6] ,
    clk,
    \waddr_internal_DP_reg[5] ,
    \waddr_internal_DP_reg[4] ,
    \waddr_internal_DP_reg[3] ,
    \waddr_internal_DP_reg[2] ,
    \waddr_internal_DP_reg[1] ,
    \waddr_internal_DP_reg[0] );
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  output clk_4;
  output clk_5;
  output clk_6;
  input \waddr_internal_DP_reg[6] ;
  input clk;
  input \waddr_internal_DP_reg[5] ;
  input \waddr_internal_DP_reg[4] ;
  input \waddr_internal_DP_reg[3] ;
  input \waddr_internal_DP_reg[2] ;
  input \waddr_internal_DP_reg[1] ;
  input \waddr_internal_DP_reg[0] ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire clk_3;
  wire clk_4;
  wire clk_5;
  wire clk_6;
  wire \waddr_internal_DP_reg[0] ;
  wire \waddr_internal_DP_reg[1] ;
  wire \waddr_internal_DP_reg[2] ;
  wire \waddr_internal_DP_reg[3] ;
  wire \waddr_internal_DP_reg[4] ;
  wire \waddr_internal_DP_reg[5] ;
  wire \waddr_internal_DP_reg[6] ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[0] ),
        .Q(clk_6));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][1]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[1] ),
        .Q(clk_5));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][2]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[2] ),
        .Q(clk_4));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][3]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[3] ),
        .Q(clk_3));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][4]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[4] ),
        .Q(clk_2));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][5]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[5] ),
        .Q(clk_1));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][6]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[6] ),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14
   (D,
    \DELAY_BLOCK[17].shift_array_reg[18][6]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][5]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][4]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][3]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][2]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][1]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][7]_0 ,
    clk,
    \DELAY_BLOCK[17].shift_array_reg[18][6]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][5]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][4]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][3]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][2]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][1]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][0]_1 ,
    ntt_opcode,
    waddr_polyArith);
  output [0:0]D;
  output \DELAY_BLOCK[17].shift_array_reg[18][6]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][5]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][4]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][3]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][2]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][1]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][7]_0 ;
  input clk;
  input \DELAY_BLOCK[17].shift_array_reg[18][6]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][5]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][4]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][3]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][2]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][1]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][0]_1 ;
  input ntt_opcode;
  input [6:0]waddr_polyArith;

  wire [0:0]D;
  wire \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][1]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][1]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][2]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][2]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][3]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][3]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][4]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][4]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][5]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][5]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][6]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][6]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][7]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][0] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][1] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][2] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][3] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][4] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][5] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][6] ;
  wire clk;
  wire ident_store_delayed;
  wire ntt_opcode;
  wire [6:0]waddr_polyArith;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][0] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[0]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][1] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[1]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][2] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[2]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][3] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[3]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][4] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[4]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][5] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[5]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][6]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][6] ),
        .I1(ntt_opcode),
        .I2(waddr_polyArith[6]),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][6]_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][0]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][1]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][1]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][2]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][2]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][3]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][3]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][4]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][4]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][5]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][5]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][6]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][6]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][7]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][7]_0 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_Q31_UNCONNECTED ));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][0] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][1] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][2] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][3] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][4] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][5] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][6] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0 ),
        .Q(ident_store_delayed),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_array[0][1]_i_1 
       (.I0(ntt_opcode),
        .I1(ident_store_delayed),
        .O(D));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15
   (D,
    \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ,
    clk,
    ntt_opcode,
    valid_PolyArith);
  output [0:0]D;
  input \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  input clk;
  input ntt_opcode;
  input valid_PolyArith;

  wire [0:0]D;
  wire \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  wire clk;
  wire ntt_opcode;
  wire valid_PolyArith;
  wire valid_delayed;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/valid_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/valid_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][0]_0 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q(valid_delayed),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_array[0][0]_i_1__0 
       (.I0(valid_delayed),
        .I1(ntt_opcode),
        .I2(valid_PolyArith),
        .O(D));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16
   (nextstate1__6,
    done_DP_reg,
    done_internal,
    clk,
    \FSM_sequential_state_reg[1] ,
    ntt_opcode,
    done_polyArith,
    dout_ram,
    done_DP,
    done_DP_reg_0);
  output nextstate1__6;
  output done_DP_reg;
  input done_internal;
  input clk;
  input \FSM_sequential_state_reg[1] ;
  input ntt_opcode;
  input done_polyArith;
  input [0:0]dout_ram;
  input done_DP;
  input done_DP_reg_0;

  wire \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire done_DP;
  wire done_DP_reg;
  wire done_DP_reg_0;
  wire done_internal;
  wire done_polyArith;
  wire done_tmp;
  wire [0:0]dout_ram;
  wire nextstate1__6;
  wire ntt_opcode;
  wire \NLW_DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/done_delay1/DELAY_BLOCK[20].shift_array_reg[21] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/done_delay1/DELAY_BLOCK[20].shift_array_reg[21][0]_srl22 " *) 
  SRLC32E \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(done_internal),
        .Q(\DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_Q31_UNCONNECTED ));
  FDRE \DELAY_BLOCK[21].shift_array_reg[22][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0 ),
        .Q(done_tmp),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(done_tmp),
        .I2(ntt_opcode),
        .I3(done_polyArith),
        .I4(dout_ram),
        .O(nextstate1__6));
  LUT5 #(
    .INIT(32'hEFEA0000)) 
    done_DP_i_1
       (.I0(done_DP),
        .I1(done_tmp),
        .I2(ntt_opcode),
        .I3(done_polyArith),
        .I4(done_DP_reg_0),
        .O(done_DP_reg));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_29
   (ADDRARDADDR,
    DI,
    S,
    \shift_array_reg[0][7]_0 ,
    \shift_array_reg[0][6]_0 ,
    \shift_array_reg[0][5]_0 ,
    \shift_array_reg[0][4]_0 ,
    \shift_array_reg[0][3]_0 ,
    \shift_array_reg[0][2]_0 ,
    \shift_array_reg[0][1]_0 ,
    \shift_array_reg[0][0]_0 ,
    Q,
    ram_reg,
    forward_internal,
    rst_tw_gen,
    \DELAY_BLOCK[17].shift_array_reg[18][7] ,
    ram_reg_0,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    ram_reg_1,
    \shift_array_reg[0][6]_1 ,
    s_DP,
    \shift_array_reg[0][6]_2 ,
    D,
    clk);
  output [6:0]ADDRARDADDR;
  output [1:0]DI;
  output [2:0]S;
  output \shift_array_reg[0][7]_0 ;
  output \shift_array_reg[0][6]_0 ;
  output \shift_array_reg[0][5]_0 ;
  output \shift_array_reg[0][4]_0 ;
  output \shift_array_reg[0][3]_0 ;
  output \shift_array_reg[0][2]_0 ;
  output \shift_array_reg[0][1]_0 ;
  output \shift_array_reg[0][0]_0 ;
  input [6:0]Q;
  input ram_reg;
  input forward_internal;
  input rst_tw_gen;
  input [7:0]\DELAY_BLOCK[17].shift_array_reg[18][7] ;
  input ram_reg_0;
  input grant_ext;
  input [6:0]dma_bram_abs_addr;
  input [6:0]control_low_word;
  input ram_reg_1;
  input [3:0]\shift_array_reg[0][6]_1 ;
  input [3:0]s_DP;
  input [3:0]\shift_array_reg[0][6]_2 ;
  input [7:0]D;
  input clk;

  wire [6:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]\DELAY_BLOCK[17].shift_array_reg[18][7] ;
  wire [1:0]DI;
  wire [6:0]Q;
  wire [2:0]S;
  wire clk;
  wire [6:0]control_low_word;
  wire [6:0]dma_bram_abs_addr;
  wire forward_internal;
  wire grant_ext;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_54_n_0;
  wire ram_reg_i_55_n_0;
  wire ram_reg_i_56_n_0;
  wire ram_reg_i_57_n_0;
  wire rst_tw_gen;
  wire [3:0]s_DP;
  wire \shift_array_reg[0][0]_0 ;
  wire \shift_array_reg[0][1]_0 ;
  wire \shift_array_reg[0][2]_0 ;
  wire \shift_array_reg[0][3]_0 ;
  wire \shift_array_reg[0][4]_0 ;
  wire \shift_array_reg[0][5]_0 ;
  wire \shift_array_reg[0][6]_0 ;
  wire [3:0]\shift_array_reg[0][6]_1 ;
  wire [3:0]\shift_array_reg[0][6]_2 ;
  wire \shift_array_reg[0][7]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][0] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [0]),
        .O(\shift_array_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][1] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [1]),
        .O(\shift_array_reg[0][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][2] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [2]),
        .O(\shift_array_reg[0][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][3] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [3]),
        .O(\shift_array_reg[0][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][4] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [4]),
        .O(\shift_array_reg[0][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][5] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [5]),
        .O(\shift_array_reg[0][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][6] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [6]),
        .O(\shift_array_reg[0][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][7] ),
        .I1(forward_internal),
        .I2(\DELAY_BLOCK[17].shift_array_reg[18][7] [7]),
        .O(\shift_array_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr__0_carry__0_i_1
       (.I0(\shift_array_reg[0][6]_1 [2]),
        .I1(s_DP[1]),
        .I2(\shift_array_reg[0][6]_1 [0]),
        .I3(\shift_array_reg[0][6]_2 [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr__0_carry__0_i_2
       (.I0(\shift_array_reg[0][6]_1 [1]),
        .I1(s_DP[0]),
        .I2(\shift_array_reg[0][6]_1 [0]),
        .I3(\shift_array_reg[0][6]_2 [3]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h99963C3C9666CCCC)) 
    addr__0_carry__0_i_3
       (.I0(s_DP[3]),
        .I1(\shift_array_reg[0][6]_2 [0]),
        .I2(\shift_array_reg[0][6]_1 [3]),
        .I3(s_DP[2]),
        .I4(\shift_array_reg[0][6]_1 [0]),
        .I5(\shift_array_reg[0][6]_2 [1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr__0_carry__0_i_4
       (.I0(DI[1]),
        .I1(\shift_array_reg[0][6]_1 [3]),
        .I2(\shift_array_reg[0][6]_2 [1]),
        .I3(s_DP[2]),
        .I4(\shift_array_reg[0][6]_1 [0]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h69969696)) 
    addr__0_carry__0_i_5
       (.I0(DI[0]),
        .I1(\shift_array_reg[0][6]_1 [2]),
        .I2(\shift_array_reg[0][6]_2 [2]),
        .I3(s_DP[1]),
        .I4(\shift_array_reg[0][6]_1 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_2
       (.I0(ram_reg_i_51_n_0),
        .I1(Q[6]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_3
       (.I0(ram_reg_i_52_n_0),
        .I1(Q[5]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_4
       (.I0(ram_reg_i_53_n_0),
        .I1(Q[4]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_5
       (.I0(ram_reg_i_54_n_0),
        .I1(Q[3]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_51
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[6]),
        .I3(control_low_word[6]),
        .I4(\shift_array_reg_n_0_[0][6] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_52
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[5]),
        .I3(control_low_word[5]),
        .I4(\shift_array_reg_n_0_[0][5] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_53
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[4]),
        .I3(control_low_word[4]),
        .I4(\shift_array_reg_n_0_[0][4] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_54
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[3]),
        .I3(control_low_word[3]),
        .I4(\shift_array_reg_n_0_[0][3] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_55
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[2]),
        .I3(control_low_word[2]),
        .I4(\shift_array_reg_n_0_[0][2] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_56
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[1]),
        .I3(control_low_word[1]),
        .I4(\shift_array_reg_n_0_[0][1] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    ram_reg_i_57
       (.I0(ram_reg_0),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[0]),
        .I3(control_low_word[0]),
        .I4(\shift_array_reg_n_0_[0][0] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_6
       (.I0(ram_reg_i_55_n_0),
        .I1(Q[2]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_7
       (.I0(ram_reg_i_56_n_0),
        .I1(Q[1]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    ram_reg_i_8
       (.I0(ram_reg_i_57_n_0),
        .I1(Q[0]),
        .I2(ram_reg),
        .I3(forward_internal),
        .I4(rst_tw_gen),
        .I5(\DELAY_BLOCK[17].shift_array_reg[18][7] [0]),
        .O(ADDRARDADDR[0]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2
   (D,
    p_0_in,
    \shift_array_reg[0][15]_0 ,
    clk);
  output [0:0]D;
  input [0:0]p_0_in;
  input [1:0]\shift_array_reg[0][15]_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]p_0_in;
  wire [1:0]\shift_array_reg[0][15]_0 ;
  wire [15:7]\shift_array_reg[0]_3 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_out[7]_i_1 
       (.I0(\shift_array_reg[0]_3 [15]),
        .I1(p_0_in),
        .I2(\shift_array_reg[0]_3 [7]),
        .O(D));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][15]_0 [1]),
        .Q(\shift_array_reg[0]_3 [15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][15]_0 [0]),
        .Q(\shift_array_reg[0]_3 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3
   (done_polyArith,
    done_internal,
    \addr_reg_reg[1] ,
    clk,
    done_internal_1DP,
    sub_opcode,
    p_0_in);
  output done_polyArith;
  output done_internal;
  output \addr_reg_reg[1] ;
  input clk;
  input done_internal_1DP;
  input sub_opcode;
  input [7:0]p_0_in;

  wire \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0 ;
  wire \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0 ;
  wire \addr_reg_reg[1] ;
  wire clk;
  wire done_internal;
  wire done_internal_1DP;
  wire done_polyArith;
  wire [7:0]p_0_in;
  wire sub_opcode;
  wire \NLW_DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/sr_done/DELAY_BLOCK[22].shift_array_reg[23] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/sr_done/DELAY_BLOCK[22].shift_array_reg[23][0]_srl24 " *) 
  SRLC32E \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0 ),
        .Q(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1 
       (.I0(done_internal_1DP),
        .I1(sub_opcode),
        .I2(done_internal),
        .O(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0 ));
  FDRE \DELAY_BLOCK[23].shift_array_reg[24][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0 ),
        .Q(done_polyArith),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \addr_reg[6]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .O(\addr_reg_reg[1] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    done_internal_1DP_i_1
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(\addr_reg_reg[1] ),
        .O(done_internal));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4
   (\genblk8[0].q_reg ,
    dina_ext_low_word,
    clk,
    Q);
  output [31:0]\genblk8[0].q_reg ;
  input [8:0]dina_ext_low_word;
  input clk;
  input [22:0]Q;

  wire [22:0]Q;
  wire clk;
  wire [8:0]dina_ext_low_word;
  wire [31:0]\genblk8[0].q_reg ;
  wire \shift_array_reg[0][0]_srl2_n_0 ;
  wire \shift_array_reg[0][1]_srl2_n_0 ;
  wire \shift_array_reg[0][2]_srl2_n_0 ;
  wire \shift_array_reg[0][3]_srl2_n_0 ;
  wire \shift_array_reg[0][4]_srl2_n_0 ;
  wire \shift_array_reg[0][5]_srl2_n_0 ;
  wire \shift_array_reg[0][6]_srl2_n_0 ;
  wire \shift_array_reg[0][7]_srl2_n_0 ;
  wire \shift_array_reg[0][8]_srl2_n_0 ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][9] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][0]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(\genblk8[0].q_reg [10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(\genblk8[0].q_reg [11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(\genblk8[0].q_reg [12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(\genblk8[0].q_reg [13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(\genblk8[0].q_reg [14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(\genblk8[0].q_reg [15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(\genblk8[0].q_reg [16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(\genblk8[0].q_reg [17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(\genblk8[0].q_reg [18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(\genblk8[0].q_reg [19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][1]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(\genblk8[0].q_reg [20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(\genblk8[0].q_reg [21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(\genblk8[0].q_reg [22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(\genblk8[0].q_reg [23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(\genblk8[0].q_reg [24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(\genblk8[0].q_reg [25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(\genblk8[0].q_reg [26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(\genblk8[0].q_reg [27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(\genblk8[0].q_reg [28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(\genblk8[0].q_reg [29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][2]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(\genblk8[0].q_reg [30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(\genblk8[0].q_reg [31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][3]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][4]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][5]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][6]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][7]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][8]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(\genblk8[0].q_reg [9]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][0]_srl2 " *) 
  SRL16E \shift_array_reg[0][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[0]),
        .Q(\shift_array_reg[0][0]_srl2_n_0 ));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][1]_srl2 " *) 
  SRL16E \shift_array_reg[0][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[1]),
        .Q(\shift_array_reg[0][1]_srl2_n_0 ));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][2]_srl2 " *) 
  SRL16E \shift_array_reg[0][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[2]),
        .Q(\shift_array_reg[0][2]_srl2_n_0 ));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][3]_srl2 " *) 
  SRL16E \shift_array_reg[0][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[3]),
        .Q(\shift_array_reg[0][3]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][4]_srl2 " *) 
  SRL16E \shift_array_reg[0][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[4]),
        .Q(\shift_array_reg[0][4]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][5]_srl2 " *) 
  SRL16E \shift_array_reg[0][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[5]),
        .Q(\shift_array_reg[0][5]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][6]_srl2 " *) 
  SRL16E \shift_array_reg[0][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[6]),
        .Q(\shift_array_reg[0][6]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][7]_srl2 " *) 
  SRL16E \shift_array_reg[0][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[7]),
        .Q(\shift_array_reg[0][7]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][8]_srl2 " *) 
  SRL16E \shift_array_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[8]),
        .Q(\shift_array_reg[0][8]_srl2_n_0 ));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4_20
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4_26
   (D,
    Q,
    \wdata_internal_DP_reg[0][1][0] ,
    \wdata_internal_DP_reg[0][1][0]_0 ,
    \wdata_internal_DP_reg[0][1][31] ,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]D;
  output [31:0]Q;
  input [0:0]\wdata_internal_DP_reg[0][1][0] ;
  input \wdata_internal_DP_reg[0][1][0]_0 ;
  input [31:0]\wdata_internal_DP_reg[0][1][31] ;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;
  wire [0:0]\wdata_internal_DP_reg[0][1][0] ;
  wire \wdata_internal_DP_reg[0][1][0]_0 ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][0]_i_1 
       (.I0(Q[0]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][10]_i_1 
       (.I0(Q[10]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][11]_i_1 
       (.I0(Q[11]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][12]_i_1 
       (.I0(Q[12]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][13]_i_1 
       (.I0(Q[13]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][14]_i_1 
       (.I0(Q[14]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][15]_i_1 
       (.I0(Q[15]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][16]_i_1 
       (.I0(Q[16]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][17]_i_1 
       (.I0(Q[17]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][18]_i_1 
       (.I0(Q[18]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][19]_i_1 
       (.I0(Q[19]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][1]_i_1 
       (.I0(Q[1]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][20]_i_1 
       (.I0(Q[20]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][21]_i_1 
       (.I0(Q[21]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][22]_i_1 
       (.I0(Q[22]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][23]_i_1 
       (.I0(Q[23]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][24]_i_1 
       (.I0(Q[24]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][25]_i_1 
       (.I0(Q[25]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][26]_i_1 
       (.I0(Q[26]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][27]_i_1 
       (.I0(Q[27]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][28]_i_1 
       (.I0(Q[28]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][29]_i_1 
       (.I0(Q[29]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][2]_i_1 
       (.I0(Q[2]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][30]_i_1 
       (.I0(Q[30]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][31]_i_1 
       (.I0(Q[31]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][3]_i_1 
       (.I0(Q[3]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][4]_i_1 
       (.I0(Q[4]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][5]_i_1 
       (.I0(Q[5]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][6]_i_1 
       (.I0(Q[6]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][7]_i_1 
       (.I0(Q[7]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][8]_i_1 
       (.I0(Q[8]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \wdata_internal_DP[0][1][9]_i_1 
       (.I0(Q[9]),
        .I1(\wdata_internal_DP_reg[0][1][0] ),
        .I2(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I3(\wdata_internal_DP_reg[0][1][31] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5
   (\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ,
    \i_i_reg[5] ,
    \tmp_i_reg[6] ,
    D,
    update_mult_adv,
    clk,
    \tw_rom_addr_reg[0] ,
    Q,
    \tw_rom_addr[6]_i_4__0_0 ,
    \tw_out_internal_DP_reg[31] ,
    \tw_out_internal_DP_reg[31]_0 ,
    tw_out_internal_DN1,
    \tw_out_internal_DP_reg[31]_1 );
  output \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  output \i_i_reg[5] ;
  output \tmp_i_reg[6] ;
  output [31:0]D;
  input update_mult_adv;
  input clk;
  input [3:0]\tw_rom_addr_reg[0] ;
  input [7:0]Q;
  input \tw_rom_addr[6]_i_4__0_0 ;
  input [31:0]\tw_out_internal_DP_reg[31] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input tw_out_internal_DN1;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;

  wire [31:0]D;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  wire [7:0]Q;
  wire clk;
  wire \i_i_reg[5] ;
  wire \tmp_i_reg[6] ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire \tw_rom_addr[6]_i_10_n_0 ;
  wire \tw_rom_addr[6]_i_4__0_0 ;
  wire \tw_rom_addr[6]_i_7__0_n_0 ;
  wire \tw_rom_addr[6]_i_8_n_0 ;
  wire \tw_rom_addr[6]_i_9_n_0 ;
  wire [3:0]\tw_rom_addr_reg[0] ;
  wire update_mult_adv;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(update_mult_adv),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[0]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [0]),
        .I2(\tw_out_internal_DP_reg[31]_0 [0]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[10]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [10]),
        .I2(\tw_out_internal_DP_reg[31]_0 [10]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[11]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [11]),
        .I2(\tw_out_internal_DP_reg[31]_0 [11]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[12]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [12]),
        .I2(\tw_out_internal_DP_reg[31]_0 [12]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[13]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [13]),
        .I2(\tw_out_internal_DP_reg[31]_0 [13]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[14]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [14]),
        .I2(\tw_out_internal_DP_reg[31]_0 [14]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[15]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [15]),
        .I2(\tw_out_internal_DP_reg[31]_0 [15]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[16]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [16]),
        .I2(\tw_out_internal_DP_reg[31]_0 [16]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[17]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [17]),
        .I2(\tw_out_internal_DP_reg[31]_0 [17]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[18]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [18]),
        .I2(\tw_out_internal_DP_reg[31]_0 [18]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[19]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [19]),
        .I2(\tw_out_internal_DP_reg[31]_0 [19]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[1]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [1]),
        .I2(\tw_out_internal_DP_reg[31]_0 [1]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[20]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [20]),
        .I2(\tw_out_internal_DP_reg[31]_0 [20]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[21]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [21]),
        .I2(\tw_out_internal_DP_reg[31]_0 [21]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[22]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [22]),
        .I2(\tw_out_internal_DP_reg[31]_0 [22]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[23]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [23]),
        .I2(\tw_out_internal_DP_reg[31]_0 [23]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[24]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [24]),
        .I2(\tw_out_internal_DP_reg[31]_0 [24]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[25]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [25]),
        .I2(\tw_out_internal_DP_reg[31]_0 [25]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[26]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [26]),
        .I2(\tw_out_internal_DP_reg[31]_0 [26]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[27]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [27]),
        .I2(\tw_out_internal_DP_reg[31]_0 [27]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[28]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [28]),
        .I2(\tw_out_internal_DP_reg[31]_0 [28]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[29]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [29]),
        .I2(\tw_out_internal_DP_reg[31]_0 [29]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[2]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [2]),
        .I2(\tw_out_internal_DP_reg[31]_0 [2]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[30]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [30]),
        .I2(\tw_out_internal_DP_reg[31]_0 [30]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[31]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [31]),
        .I2(\tw_out_internal_DP_reg[31]_0 [31]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[3]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [3]),
        .I2(\tw_out_internal_DP_reg[31]_0 [3]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[4]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [4]),
        .I2(\tw_out_internal_DP_reg[31]_0 [4]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[5]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [5]),
        .I2(\tw_out_internal_DP_reg[31]_0 [5]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[6]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [6]),
        .I2(\tw_out_internal_DP_reg[31]_0 [6]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[7]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [7]),
        .I2(\tw_out_internal_DP_reg[31]_0 [7]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[8]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [8]),
        .I2(\tw_out_internal_DP_reg[31]_0 [8]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[9]_i_1__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .I1(\tw_out_internal_DP_reg[31] [9]),
        .I2(\tw_out_internal_DP_reg[31]_0 [9]),
        .I3(tw_out_internal_DN1),
        .I4(\tw_out_internal_DP_reg[31]_1 [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    \tw_rom_addr[6]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\tw_rom_addr[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tw_rom_addr[6]_i_3__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\tw_rom_addr[6]_i_7__0_n_0 ),
        .O(\tmp_i_reg[6] ));
  LUT6 #(
    .INIT(64'h80C0C08888CCCC80)) 
    \tw_rom_addr[6]_i_4__0 
       (.I0(\tw_rom_addr_reg[0] [2]),
        .I1(\tw_rom_addr[6]_i_8_n_0 ),
        .I2(\tw_rom_addr_reg[0] [3]),
        .I3(Q[5]),
        .I4(\tw_rom_addr[6]_i_9_n_0 ),
        .I5(Q[6]),
        .O(\i_i_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tw_rom_addr[6]_i_7__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\tw_rom_addr[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hF6F610E600000000)) 
    \tw_rom_addr[6]_i_8 
       (.I0(Q[3]),
        .I1(\tw_rom_addr[6]_i_10_n_0 ),
        .I2(\tw_rom_addr_reg[0] [0]),
        .I3(Q[4]),
        .I4(\tw_rom_addr_reg[0] [1]),
        .I5(\tw_rom_addr[6]_i_4__0_0 ),
        .O(\tw_rom_addr[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tw_rom_addr[6]_i_9 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\tw_rom_addr[6]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_2
   (update_mult_adv_0,
    update_mult,
    \i_i_reg[0] ,
    update_mult_adv,
    \i_i_reg[2] ,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ,
    D,
    clk,
    Q,
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 ,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_1 ,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_2 ,
    \tw_rom_addr[6]_i_8 ,
    \genblk3[0].genblk1[0].p_product_reg[0] ,
    forward_reg,
    \tw_out_internal_DP_reg[0] ,
    \tw_out_internal_DP_reg[31] ,
    \tw_out_internal_DP_reg[31]_0 ,
    \tw_out_internal_DP_reg[31]_1 );
  output update_mult_adv_0;
  output update_mult;
  output \i_i_reg[0] ;
  output update_mult_adv;
  output \i_i_reg[2] ;
  output \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  output [31:0]D;
  input clk;
  input [6:0]Q;
  input [6:0]\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 ;
  input \DELAY_BLOCK[1].shift_array_reg[2][0]_1 ;
  input \DELAY_BLOCK[1].shift_array_reg[2][0]_2 ;
  input [2:0]\tw_rom_addr[6]_i_8 ;
  input \genblk3[0].genblk1[0].p_product_reg[0] ;
  input forward_reg;
  input \tw_out_internal_DP_reg[0] ;
  input [31:0]\tw_out_internal_DP_reg[31] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;

  wire [31:0]D;
  wire [6:0]\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_1 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_2 ;
  wire [6:0]Q;
  wire clk;
  wire forward_reg;
  wire \genblk3[0].genblk1[0].p_product_reg[0] ;
  wire \i_i_reg[0] ;
  wire \i_i_reg[2] ;
  wire \tw_out_internal_DP_reg[0] ;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire [2:0]\tw_rom_addr[6]_i_8 ;
  wire update_mult;
  wire update_mult_adv;
  wire update_mult_adv_0;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(update_mult_adv_0),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2_n_0 ),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0 ),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0 ),
        .I3(\i_i_reg[0] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(update_mult_adv_0));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__0 
       (.I0(\i_i_reg[0] ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 ),
        .I4(\DELAY_BLOCK[1].shift_array_reg[2][0]_2 ),
        .O(update_mult_adv));
  LUT6 #(
    .INIT(64'hF5310000F531F531)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [2]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [5]),
        .I1(Q[5]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [4]),
        .I3(Q[4]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [6]),
        .I1(Q[6]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1_0 [3]),
        .I3(Q[3]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(update_mult),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_44 
       (.I0(\genblk3[0].genblk1[0].p_product_reg[0] ),
        .I1(forward_reg),
        .I2(update_mult),
        .I3(\tw_out_internal_DP_reg[0] ),
        .O(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_i[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\i_i_reg[0] ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[0]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [0]),
        .I2(\tw_out_internal_DP_reg[31]_0 [0]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[10]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [10]),
        .I2(\tw_out_internal_DP_reg[31]_0 [10]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[11]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [11]),
        .I2(\tw_out_internal_DP_reg[31]_0 [11]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[12]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [12]),
        .I2(\tw_out_internal_DP_reg[31]_0 [12]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[13]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [13]),
        .I2(\tw_out_internal_DP_reg[31]_0 [13]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[14]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [14]),
        .I2(\tw_out_internal_DP_reg[31]_0 [14]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[15]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [15]),
        .I2(\tw_out_internal_DP_reg[31]_0 [15]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[16]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [16]),
        .I2(\tw_out_internal_DP_reg[31]_0 [16]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[17]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [17]),
        .I2(\tw_out_internal_DP_reg[31]_0 [17]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[18]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [18]),
        .I2(\tw_out_internal_DP_reg[31]_0 [18]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[19]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [19]),
        .I2(\tw_out_internal_DP_reg[31]_0 [19]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[1]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [1]),
        .I2(\tw_out_internal_DP_reg[31]_0 [1]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[20]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [20]),
        .I2(\tw_out_internal_DP_reg[31]_0 [20]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[21]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [21]),
        .I2(\tw_out_internal_DP_reg[31]_0 [21]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[22]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [22]),
        .I2(\tw_out_internal_DP_reg[31]_0 [22]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[23]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [23]),
        .I2(\tw_out_internal_DP_reg[31]_0 [23]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[24]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [24]),
        .I2(\tw_out_internal_DP_reg[31]_0 [24]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[25]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [25]),
        .I2(\tw_out_internal_DP_reg[31]_0 [25]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[26]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [26]),
        .I2(\tw_out_internal_DP_reg[31]_0 [26]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[27]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [27]),
        .I2(\tw_out_internal_DP_reg[31]_0 [27]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[28]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [28]),
        .I2(\tw_out_internal_DP_reg[31]_0 [28]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[29]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [29]),
        .I2(\tw_out_internal_DP_reg[31]_0 [29]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[2]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [2]),
        .I2(\tw_out_internal_DP_reg[31]_0 [2]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[30]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [30]),
        .I2(\tw_out_internal_DP_reg[31]_0 [30]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[31]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [31]),
        .I2(\tw_out_internal_DP_reg[31]_0 [31]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[3]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [3]),
        .I2(\tw_out_internal_DP_reg[31]_0 [3]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[4]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [4]),
        .I2(\tw_out_internal_DP_reg[31]_0 [4]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[5]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [5]),
        .I2(\tw_out_internal_DP_reg[31]_0 [5]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[6]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [6]),
        .I2(\tw_out_internal_DP_reg[31]_0 [6]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[7]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [7]),
        .I2(\tw_out_internal_DP_reg[31]_0 [7]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[8]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [8]),
        .I2(\tw_out_internal_DP_reg[31]_0 [8]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tw_out_internal_DP[9]_i_1 
       (.I0(update_mult),
        .I1(\tw_out_internal_DP_reg[31] [9]),
        .I2(\tw_out_internal_DP_reg[31]_0 [9]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_1 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAB28A020FE3CF030)) 
    \tw_rom_addr[6]_i_11 
       (.I0(Q[2]),
        .I1(\tw_rom_addr[6]_i_8 [1]),
        .I2(\tw_rom_addr[6]_i_8 [0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\tw_rom_addr[6]_i_8 [2]),
        .O(\i_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_22
   (\DELAY_BLOCK[1].shift_array_reg[2]_0 ,
    swap_polyArith,
    clk);
  output \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  input swap_polyArith;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  wire clk;
  wire swap_polyArith;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_swap/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_swap/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(swap_polyArith),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6
   (valid_PolyArith,
    clk,
    valid_2DP,
    sub_opcode,
    valid_1DP);
  output valid_PolyArith;
  input clk;
  input valid_2DP;
  input sub_opcode;
  input valid_1DP;

  wire \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ;
  wire clk;
  wire sub_opcode;
  wire valid_1DP;
  wire valid_2DP;
  wire valid_PolyArith;
  wire valid_delay;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_valid/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_valid/DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(valid_delay),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1 
       (.I0(valid_2DP),
        .I1(sub_opcode),
        .I2(valid_1DP),
        .O(valid_delay));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q(valid_PolyArith),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7
   (waddr_polyArith,
    clk,
    Q,
    \DELAY_BLOCK[19].shift_array_reg[20][0]_0 ,
    D);
  output [6:0]waddr_polyArith;
  input clk;
  input [6:0]Q;
  input \DELAY_BLOCK[19].shift_array_reg[20][0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][6]_srl20_n_0 ;
  wire \DELAY_BLOCK[19].shift_array_reg[20][0]_0 ;
  wire [6:0]Q;
  wire [6:0]addr_delay;
  wire clk;
  wire [6:0]waddr_polyArith;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][6]_srl20_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[0]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1__0 
       (.I0(Q[0]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[0]),
        .O(addr_delay[0]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][1]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[1]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_i_1 
       (.I0(Q[1]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[1]),
        .O(addr_delay[1]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][2]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[2]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_i_1 
       (.I0(Q[2]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[2]),
        .O(addr_delay[2]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][3]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[3]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_i_1 
       (.I0(Q[3]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[3]),
        .O(addr_delay[3]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][4]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[4]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_i_1 
       (.I0(Q[4]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[4]),
        .O(addr_delay[4]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][5]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[5]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_i_1 
       (.I0(Q[5]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[5]),
        .O(addr_delay[5]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][6]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][6]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[6]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][6]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][6]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][6]_srl20_i_1 
       (.I0(Q[6]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][0]_0 ),
        .I2(D[6]),
        .O(addr_delay[6]));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q(waddr_polyArith[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0 ),
        .Q(waddr_polyArith[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0 ),
        .Q(waddr_polyArith[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0 ),
        .Q(waddr_polyArith[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0 ),
        .Q(waddr_polyArith[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0 ),
        .Q(waddr_polyArith[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][6]_srl20_n_0 ),
        .Q(waddr_polyArith[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8
   (\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ,
    forward_internal,
    \shift_array_reg[0][1]_0 ,
    clk);
  output \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  input forward_internal;
  input [1:0]\shift_array_reg[0][1]_0 ;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  wire clk;
  wire forward_internal;
  wire [1:0]\genblk8[0].opcode_reg ;
  wire [1:0]\shift_array_reg[0][1]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][1] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(\genblk8[0].opcode_reg [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(\genblk8[0].opcode_reg [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    dif_by_2_DP_i_1
       (.I0(forward_internal),
        .I1(\genblk8[0].opcode_reg [1]),
        .I2(\genblk8[0].opcode_reg [0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][1]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][1]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_27
   (\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ,
    Q,
    swap_reg,
    sub_opcode,
    ntt_opcode,
    D,
    clk);
  output \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  output [1:0]Q;
  input swap_reg;
  input sub_opcode;
  input ntt_opcode;
  input [1:0]D;
  input clk;

  wire [1:0]D;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  wire [1:0]Q;
  wire clk;
  wire ntt_opcode;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire sub_opcode;
  wire swap_reg;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h220F)) 
    swap_i_1__0
       (.I0(Q[0]),
        .I1(swap_reg),
        .I2(sub_opcode),
        .I3(ntt_opcode),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0
   (\B_reg[31]_0 ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    Q,
    \genblk8[0].q_reg ,
    D);
  output [31:0]\B_reg[31]_0 ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]\m_delay_reg[0]_0 ;
  input [22:0]Q;
  input [31:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire \B[0]_i_1_n_0 ;
  wire \B[10]_i_1_n_0 ;
  wire \B[11]_i_1_n_0 ;
  wire \B[12]_i_1_n_0 ;
  wire \B[13]_i_1_n_0 ;
  wire \B[14]_i_1_n_0 ;
  wire \B[15]_i_1_n_0 ;
  wire \B[16]_i_1_n_0 ;
  wire \B[17]_i_1_n_0 ;
  wire \B[18]_i_1_n_0 ;
  wire \B[19]_i_1_n_0 ;
  wire \B[1]_i_1_n_0 ;
  wire \B[20]_i_1_n_0 ;
  wire \B[21]_i_1_n_0 ;
  wire \B[22]_i_1_n_0 ;
  wire \B[23]_i_1_n_0 ;
  wire \B[24]_i_1_n_0 ;
  wire \B[25]_i_1_n_0 ;
  wire \B[26]_i_1_n_0 ;
  wire \B[27]_i_1_n_0 ;
  wire \B[28]_i_1_n_0 ;
  wire \B[29]_i_1_n_0 ;
  wire \B[2]_i_1_n_0 ;
  wire \B[30]_i_1_n_0 ;
  wire \B[31]_i_1_n_0 ;
  wire \B[3]_i_1_n_0 ;
  wire \B[4]_i_1_n_0 ;
  wire \B[5]_i_1_n_0 ;
  wire \B[6]_i_1_n_0 ;
  wire \B[7]_i_1_n_0 ;
  wire \B[8]_i_1_n_0 ;
  wire \B[9]_i_1_n_0 ;
  wire [32:0]B_q;
  wire B_q_carry__0_n_0;
  wire B_q_carry__0_n_1;
  wire B_q_carry__0_n_2;
  wire B_q_carry__0_n_3;
  wire B_q_carry__1_n_0;
  wire B_q_carry__1_n_1;
  wire B_q_carry__1_n_2;
  wire B_q_carry__1_n_3;
  wire B_q_carry__2_n_0;
  wire B_q_carry__2_n_1;
  wire B_q_carry__2_n_2;
  wire B_q_carry__2_n_3;
  wire B_q_carry__3_n_0;
  wire B_q_carry__3_n_1;
  wire B_q_carry__3_n_2;
  wire B_q_carry__3_n_3;
  wire B_q_carry__4_n_0;
  wire B_q_carry__4_n_1;
  wire B_q_carry__4_n_2;
  wire B_q_carry__4_n_3;
  wire B_q_carry__5_n_0;
  wire B_q_carry__5_n_1;
  wire B_q_carry__5_n_2;
  wire B_q_carry__5_n_3;
  wire B_q_carry__6_n_0;
  wire B_q_carry__6_n_1;
  wire B_q_carry__6_n_2;
  wire B_q_carry__6_n_3;
  wire B_q_carry_n_0;
  wire B_q_carry_n_1;
  wire B_q_carry_n_2;
  wire B_q_carry_n_3;
  wire [31:0]\B_reg[31]_0 ;
  wire [32:0]D;
  wire [7:0]P;
  wire [22:0]Q;
  wire [8:8]T2;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire [8:8]T2_0;
  wire [8:8]T2_1;
  wire clk;
  wire \genblk1[0].wsu_n_0 ;
  wire \genblk1[0].wsu_n_10 ;
  wire \genblk1[0].wsu_n_11 ;
  wire \genblk1[0].wsu_n_12 ;
  wire \genblk1[0].wsu_n_13 ;
  wire \genblk1[0].wsu_n_14 ;
  wire \genblk1[0].wsu_n_15 ;
  wire \genblk1[0].wsu_n_16 ;
  wire \genblk1[0].wsu_n_17 ;
  wire \genblk1[0].wsu_n_18 ;
  wire \genblk1[0].wsu_n_19 ;
  wire \genblk1[0].wsu_n_2 ;
  wire \genblk1[0].wsu_n_20 ;
  wire \genblk1[0].wsu_n_21 ;
  wire \genblk1[0].wsu_n_22 ;
  wire \genblk1[0].wsu_n_23 ;
  wire \genblk1[0].wsu_n_24 ;
  wire \genblk1[0].wsu_n_25 ;
  wire \genblk1[0].wsu_n_26 ;
  wire \genblk1[0].wsu_n_27 ;
  wire \genblk1[0].wsu_n_28 ;
  wire \genblk1[0].wsu_n_29 ;
  wire \genblk1[0].wsu_n_3 ;
  wire \genblk1[0].wsu_n_30 ;
  wire \genblk1[0].wsu_n_31 ;
  wire \genblk1[0].wsu_n_32 ;
  wire \genblk1[0].wsu_n_33 ;
  wire \genblk1[0].wsu_n_34 ;
  wire \genblk1[0].wsu_n_35 ;
  wire \genblk1[0].wsu_n_36 ;
  wire \genblk1[0].wsu_n_37 ;
  wire \genblk1[0].wsu_n_38 ;
  wire \genblk1[0].wsu_n_39 ;
  wire \genblk1[0].wsu_n_4 ;
  wire \genblk1[0].wsu_n_40 ;
  wire \genblk1[0].wsu_n_41 ;
  wire \genblk1[0].wsu_n_42 ;
  wire \genblk1[0].wsu_n_43 ;
  wire \genblk1[0].wsu_n_44 ;
  wire \genblk1[0].wsu_n_45 ;
  wire \genblk1[0].wsu_n_46 ;
  wire \genblk1[0].wsu_n_47 ;
  wire \genblk1[0].wsu_n_48 ;
  wire \genblk1[0].wsu_n_49 ;
  wire \genblk1[0].wsu_n_5 ;
  wire \genblk1[0].wsu_n_50 ;
  wire \genblk1[0].wsu_n_51 ;
  wire \genblk1[0].wsu_n_52 ;
  wire \genblk1[0].wsu_n_53 ;
  wire \genblk1[0].wsu_n_54 ;
  wire \genblk1[0].wsu_n_55 ;
  wire \genblk1[0].wsu_n_56 ;
  wire \genblk1[0].wsu_n_6 ;
  wire \genblk1[0].wsu_n_7 ;
  wire \genblk1[0].wsu_n_8 ;
  wire \genblk1[0].wsu_n_9 ;
  wire \genblk1[1].wsu_n_0 ;
  wire \genblk1[1].wsu_n_1 ;
  wire \genblk1[1].wsu_n_10 ;
  wire \genblk1[1].wsu_n_11 ;
  wire \genblk1[1].wsu_n_12 ;
  wire \genblk1[1].wsu_n_13 ;
  wire \genblk1[1].wsu_n_14 ;
  wire \genblk1[1].wsu_n_15 ;
  wire \genblk1[1].wsu_n_16 ;
  wire \genblk1[1].wsu_n_17 ;
  wire \genblk1[1].wsu_n_18 ;
  wire \genblk1[1].wsu_n_19 ;
  wire \genblk1[1].wsu_n_2 ;
  wire \genblk1[1].wsu_n_20 ;
  wire \genblk1[1].wsu_n_21 ;
  wire \genblk1[1].wsu_n_22 ;
  wire \genblk1[1].wsu_n_23 ;
  wire \genblk1[1].wsu_n_24 ;
  wire \genblk1[1].wsu_n_25 ;
  wire \genblk1[1].wsu_n_26 ;
  wire \genblk1[1].wsu_n_27 ;
  wire \genblk1[1].wsu_n_28 ;
  wire \genblk1[1].wsu_n_29 ;
  wire \genblk1[1].wsu_n_3 ;
  wire \genblk1[1].wsu_n_30 ;
  wire \genblk1[1].wsu_n_31 ;
  wire \genblk1[1].wsu_n_32 ;
  wire \genblk1[1].wsu_n_33 ;
  wire \genblk1[1].wsu_n_34 ;
  wire \genblk1[1].wsu_n_35 ;
  wire \genblk1[1].wsu_n_36 ;
  wire \genblk1[1].wsu_n_37 ;
  wire \genblk1[1].wsu_n_38 ;
  wire \genblk1[1].wsu_n_39 ;
  wire \genblk1[1].wsu_n_4 ;
  wire \genblk1[1].wsu_n_40 ;
  wire \genblk1[1].wsu_n_42 ;
  wire \genblk1[1].wsu_n_43 ;
  wire \genblk1[1].wsu_n_44 ;
  wire \genblk1[1].wsu_n_45 ;
  wire \genblk1[1].wsu_n_46 ;
  wire \genblk1[1].wsu_n_47 ;
  wire \genblk1[1].wsu_n_48 ;
  wire \genblk1[1].wsu_n_5 ;
  wire \genblk1[1].wsu_n_6 ;
  wire \genblk1[1].wsu_n_7 ;
  wire \genblk1[1].wsu_n_8 ;
  wire \genblk1[1].wsu_n_9 ;
  wire \genblk1[2].wsu_n_0 ;
  wire \genblk1[2].wsu_n_1 ;
  wire \genblk1[2].wsu_n_10 ;
  wire \genblk1[2].wsu_n_11 ;
  wire \genblk1[2].wsu_n_12 ;
  wire \genblk1[2].wsu_n_13 ;
  wire \genblk1[2].wsu_n_14 ;
  wire \genblk1[2].wsu_n_15 ;
  wire \genblk1[2].wsu_n_16 ;
  wire \genblk1[2].wsu_n_17 ;
  wire \genblk1[2].wsu_n_18 ;
  wire \genblk1[2].wsu_n_19 ;
  wire \genblk1[2].wsu_n_2 ;
  wire \genblk1[2].wsu_n_20 ;
  wire \genblk1[2].wsu_n_21 ;
  wire \genblk1[2].wsu_n_22 ;
  wire \genblk1[2].wsu_n_23 ;
  wire \genblk1[2].wsu_n_24 ;
  wire \genblk1[2].wsu_n_25 ;
  wire \genblk1[2].wsu_n_26 ;
  wire \genblk1[2].wsu_n_27 ;
  wire \genblk1[2].wsu_n_28 ;
  wire \genblk1[2].wsu_n_29 ;
  wire \genblk1[2].wsu_n_3 ;
  wire \genblk1[2].wsu_n_30 ;
  wire \genblk1[2].wsu_n_31 ;
  wire \genblk1[2].wsu_n_32 ;
  wire \genblk1[2].wsu_n_34 ;
  wire \genblk1[2].wsu_n_35 ;
  wire \genblk1[2].wsu_n_36 ;
  wire \genblk1[2].wsu_n_37 ;
  wire \genblk1[2].wsu_n_38 ;
  wire \genblk1[2].wsu_n_39 ;
  wire \genblk1[2].wsu_n_4 ;
  wire \genblk1[2].wsu_n_40 ;
  wire \genblk1[2].wsu_n_5 ;
  wire \genblk1[2].wsu_n_6 ;
  wire \genblk1[2].wsu_n_7 ;
  wire \genblk1[2].wsu_n_8 ;
  wire \genblk1[2].wsu_n_9 ;
  wire \genblk1[3].wsu_n_0 ;
  wire \genblk1[3].wsu_n_1 ;
  wire \genblk1[3].wsu_n_10 ;
  wire \genblk1[3].wsu_n_11 ;
  wire \genblk1[3].wsu_n_12 ;
  wire \genblk1[3].wsu_n_13 ;
  wire \genblk1[3].wsu_n_14 ;
  wire \genblk1[3].wsu_n_15 ;
  wire \genblk1[3].wsu_n_16 ;
  wire \genblk1[3].wsu_n_17 ;
  wire \genblk1[3].wsu_n_18 ;
  wire \genblk1[3].wsu_n_19 ;
  wire \genblk1[3].wsu_n_2 ;
  wire \genblk1[3].wsu_n_20 ;
  wire \genblk1[3].wsu_n_21 ;
  wire \genblk1[3].wsu_n_22 ;
  wire \genblk1[3].wsu_n_23 ;
  wire \genblk1[3].wsu_n_24 ;
  wire \genblk1[3].wsu_n_25 ;
  wire \genblk1[3].wsu_n_26 ;
  wire \genblk1[3].wsu_n_27 ;
  wire \genblk1[3].wsu_n_28 ;
  wire \genblk1[3].wsu_n_29 ;
  wire \genblk1[3].wsu_n_3 ;
  wire \genblk1[3].wsu_n_30 ;
  wire \genblk1[3].wsu_n_31 ;
  wire \genblk1[3].wsu_n_32 ;
  wire \genblk1[3].wsu_n_33 ;
  wire \genblk1[3].wsu_n_34 ;
  wire \genblk1[3].wsu_n_35 ;
  wire \genblk1[3].wsu_n_36 ;
  wire \genblk1[3].wsu_n_37 ;
  wire \genblk1[3].wsu_n_38 ;
  wire \genblk1[3].wsu_n_39 ;
  wire \genblk1[3].wsu_n_4 ;
  wire \genblk1[3].wsu_n_40 ;
  wire \genblk1[3].wsu_n_41 ;
  wire \genblk1[3].wsu_n_42 ;
  wire \genblk1[3].wsu_n_43 ;
  wire \genblk1[3].wsu_n_44 ;
  wire \genblk1[3].wsu_n_45 ;
  wire \genblk1[3].wsu_n_46 ;
  wire \genblk1[3].wsu_n_47 ;
  wire \genblk1[3].wsu_n_48 ;
  wire \genblk1[3].wsu_n_49 ;
  wire \genblk1[3].wsu_n_5 ;
  wire \genblk1[3].wsu_n_50 ;
  wire \genblk1[3].wsu_n_51 ;
  wire \genblk1[3].wsu_n_52 ;
  wire \genblk1[3].wsu_n_53 ;
  wire \genblk1[3].wsu_n_54 ;
  wire \genblk1[3].wsu_n_55 ;
  wire \genblk1[3].wsu_n_56 ;
  wire \genblk1[3].wsu_n_57 ;
  wire \genblk1[3].wsu_n_58 ;
  wire \genblk1[3].wsu_n_59 ;
  wire \genblk1[3].wsu_n_6 ;
  wire \genblk1[3].wsu_n_60 ;
  wire \genblk1[3].wsu_n_61 ;
  wire \genblk1[3].wsu_n_62 ;
  wire \genblk1[3].wsu_n_63 ;
  wire \genblk1[3].wsu_n_64 ;
  wire \genblk1[3].wsu_n_7 ;
  wire \genblk1[3].wsu_n_8 ;
  wire \genblk1[3].wsu_n_9 ;
  wire [31:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [8:0]\m_delay_reg[0]_0 ;
  wire [3:0]NLW_B_q_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_B_q_carry__7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[0]_i_1 
       (.I0(\genblk1[3].wsu_n_31 ),
        .I1(B_q[32]),
        .I2(B_q[0]),
        .O(\B[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[10]_i_1 
       (.I0(\genblk1[3].wsu_n_21 ),
        .I1(B_q[32]),
        .I2(B_q[10]),
        .O(\B[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[11]_i_1 
       (.I0(\genblk1[3].wsu_n_20 ),
        .I1(B_q[32]),
        .I2(B_q[11]),
        .O(\B[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[12]_i_1 
       (.I0(\genblk1[3].wsu_n_19 ),
        .I1(B_q[32]),
        .I2(B_q[12]),
        .O(\B[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[13]_i_1 
       (.I0(\genblk1[3].wsu_n_18 ),
        .I1(B_q[32]),
        .I2(B_q[13]),
        .O(\B[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[14]_i_1 
       (.I0(\genblk1[3].wsu_n_17 ),
        .I1(B_q[32]),
        .I2(B_q[14]),
        .O(\B[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[15]_i_1 
       (.I0(\genblk1[3].wsu_n_16 ),
        .I1(B_q[32]),
        .I2(B_q[15]),
        .O(\B[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[16]_i_1 
       (.I0(\genblk1[3].wsu_n_15 ),
        .I1(B_q[32]),
        .I2(B_q[16]),
        .O(\B[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[17]_i_1 
       (.I0(\genblk1[3].wsu_n_14 ),
        .I1(B_q[32]),
        .I2(B_q[17]),
        .O(\B[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[18]_i_1 
       (.I0(\genblk1[3].wsu_n_13 ),
        .I1(B_q[32]),
        .I2(B_q[18]),
        .O(\B[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[19]_i_1 
       (.I0(\genblk1[3].wsu_n_12 ),
        .I1(B_q[32]),
        .I2(B_q[19]),
        .O(\B[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[1]_i_1 
       (.I0(\genblk1[3].wsu_n_30 ),
        .I1(B_q[32]),
        .I2(B_q[1]),
        .O(\B[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[20]_i_1 
       (.I0(\genblk1[3].wsu_n_11 ),
        .I1(B_q[32]),
        .I2(B_q[20]),
        .O(\B[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[21]_i_1 
       (.I0(\genblk1[3].wsu_n_10 ),
        .I1(B_q[32]),
        .I2(B_q[21]),
        .O(\B[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[22]_i_1 
       (.I0(\genblk1[3].wsu_n_9 ),
        .I1(B_q[32]),
        .I2(B_q[22]),
        .O(\B[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[23]_i_1 
       (.I0(\genblk1[3].wsu_n_8 ),
        .I1(B_q[32]),
        .I2(B_q[23]),
        .O(\B[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[24]_i_1 
       (.I0(\genblk1[3].wsu_n_7 ),
        .I1(B_q[32]),
        .I2(B_q[24]),
        .O(\B[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[25]_i_1 
       (.I0(\genblk1[3].wsu_n_6 ),
        .I1(B_q[32]),
        .I2(B_q[25]),
        .O(\B[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[26]_i_1 
       (.I0(\genblk1[3].wsu_n_5 ),
        .I1(B_q[32]),
        .I2(B_q[26]),
        .O(\B[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[27]_i_1 
       (.I0(\genblk1[3].wsu_n_4 ),
        .I1(B_q[32]),
        .I2(B_q[27]),
        .O(\B[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[28]_i_1 
       (.I0(\genblk1[3].wsu_n_3 ),
        .I1(B_q[32]),
        .I2(B_q[28]),
        .O(\B[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[29]_i_1 
       (.I0(\genblk1[3].wsu_n_2 ),
        .I1(B_q[32]),
        .I2(B_q[29]),
        .O(\B[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[2]_i_1 
       (.I0(\genblk1[3].wsu_n_29 ),
        .I1(B_q[32]),
        .I2(B_q[2]),
        .O(\B[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[30]_i_1 
       (.I0(\genblk1[3].wsu_n_1 ),
        .I1(B_q[32]),
        .I2(B_q[30]),
        .O(\B[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[31]_i_1 
       (.I0(\genblk1[3].wsu_n_0 ),
        .I1(B_q[32]),
        .I2(B_q[31]),
        .O(\B[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[3]_i_1 
       (.I0(\genblk1[3].wsu_n_28 ),
        .I1(B_q[32]),
        .I2(B_q[3]),
        .O(\B[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[4]_i_1 
       (.I0(\genblk1[3].wsu_n_27 ),
        .I1(B_q[32]),
        .I2(B_q[4]),
        .O(\B[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[5]_i_1 
       (.I0(\genblk1[3].wsu_n_26 ),
        .I1(B_q[32]),
        .I2(B_q[5]),
        .O(\B[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[6]_i_1 
       (.I0(\genblk1[3].wsu_n_25 ),
        .I1(B_q[32]),
        .I2(B_q[6]),
        .O(\B[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[7]_i_1 
       (.I0(\genblk1[3].wsu_n_24 ),
        .I1(B_q[32]),
        .I2(B_q[7]),
        .O(\B[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[8]_i_1 
       (.I0(\genblk1[3].wsu_n_23 ),
        .I1(B_q[32]),
        .I2(B_q[8]),
        .O(\B[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[9]_i_1 
       (.I0(\genblk1[3].wsu_n_22 ),
        .I1(B_q[32]),
        .I2(B_q[9]),
        .O(\B[9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry
       (.CI(1'b0),
        .CO({B_q_carry_n_0,B_q_carry_n_1,B_q_carry_n_2,B_q_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .O(B_q[3:0]),
        .S({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__0
       (.CI(B_q_carry_n_0),
        .CO({B_q_carry__0_n_0,B_q_carry__0_n_1,B_q_carry__0_n_2,B_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 }),
        .O(B_q[7:4]),
        .S({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__1
       (.CI(B_q_carry__0_n_0),
        .CO({B_q_carry__1_n_0,B_q_carry__1_n_1,B_q_carry__1_n_2,B_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 }),
        .O(B_q[11:8]),
        .S({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__2
       (.CI(B_q_carry__1_n_0),
        .CO({B_q_carry__2_n_0,B_q_carry__2_n_1,B_q_carry__2_n_2,B_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 }),
        .O(B_q[15:12]),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__3
       (.CI(B_q_carry__2_n_0),
        .CO({B_q_carry__3_n_0,B_q_carry__3_n_1,B_q_carry__3_n_2,B_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 }),
        .O(B_q[19:16]),
        .S({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__4
       (.CI(B_q_carry__3_n_0),
        .CO({B_q_carry__4_n_0,B_q_carry__4_n_1,B_q_carry__4_n_2,B_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 }),
        .O(B_q[23:20]),
        .S({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__5
       (.CI(B_q_carry__4_n_0),
        .CO({B_q_carry__5_n_0,B_q_carry__5_n_1,B_q_carry__5_n_2,B_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 }),
        .O(B_q[27:24]),
        .S({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__6
       (.CI(B_q_carry__5_n_0),
        .CO({B_q_carry__6_n_0,B_q_carry__6_n_1,B_q_carry__6_n_2,B_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 }),
        .O(B_q[31:28]),
        .S({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__7
       (.CI(B_q_carry__6_n_0),
        .CO(NLW_B_q_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_B_q_carry__7_O_UNCONNECTED[3:1],B_q[32]}),
        .S({1'b0,1'b0,1'b0,\genblk1[3].wsu_n_64 }));
  FDRE \B_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[0]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \B_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[10]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \B_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[11]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \B_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[12]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \B_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[13]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \B_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[14]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \B_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[15]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \B_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[16]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \B_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[17]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \B_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[18]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \B_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[19]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \B_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[1]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \B_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[20]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \B_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[21]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \B_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[22]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \B_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[23]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \B_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[24]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \B_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[25]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \B_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[26]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \B_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[27]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \B_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[28]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \B_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[29]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \B_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[2]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \B_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[30]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \B_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[31]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \B_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[3]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \B_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[4]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \B_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[5]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \B_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[6]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \B_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[7]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \B_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[8]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \B_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[9]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0 \genblk1[0].wsu 
       (.B({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .D(D),
        .P(P),
        .Q(Q),
        .\T2H_reg_reg[1][10]_0 (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11]_0 (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12]_0 (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13]_0 (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14]_0 (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15]_0 (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16]_0 (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17]_0 (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18]_0 (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19]_0 (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20]_0 (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21]_0 (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8]_0 (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9]_0 (\T2H_reg_reg[1][9] ),
        .\To_reg[55]_0 ({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .\To_reg[8]_0 (\genblk1[0].wsu_n_0 ),
        .clk(clk),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0 \genblk1[1].wsu 
       (.B({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .P({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 ,\genblk1[1].wsu_n_39 }),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_0 ({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 }),
        .\m_delay_reg[0]_1 (\genblk1[0].wsu_n_0 ),
        .\m_delay_reg[0]_2 ({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1 \genblk1[2].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 ,\genblk1[1].wsu_n_39 }),
        .P({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 ,\genblk1[2].wsu_n_31 }),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_0 ({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 }),
        .\m_delay_reg[0]_1 (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_2 ({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2 \genblk1[3].wsu 
       (.B({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 ,\genblk1[2].wsu_n_31 }),
        .P({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 ,\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 ,\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 ,\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 ,\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 ,\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 ,\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 ,\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .Q(Q),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] ({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }),
        .\m_delay_reg[0]_0 ({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }),
        .\m_delay_reg[0]_1 ({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }),
        .\m_delay_reg[0]_2 ({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }),
        .\m_delay_reg[0]_3 ({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }),
        .\m_delay_reg[0]_4 ({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }),
        .\m_delay_reg[0]_5 ({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }),
        .\m_delay_reg[0]_6 (\genblk1[3].wsu_n_64 ),
        .\m_delay_reg[0]_7 (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_8 ({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 }));
endmodule

(* ORIG_REF_NAME = "wlmont_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6
   (S,
    \B_reg[31]_0 ,
    \B_reg[7]_0 ,
    \B_reg[11]_0 ,
    \B_reg[15]_0 ,
    \B_reg[19]_0 ,
    \B_reg[23]_0 ,
    \B_reg[27]_0 ,
    \B_reg[31]_1 ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    Q,
    DI,
    \msub_reg_reg[7] ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[31] ,
    \genblk8[0].q_reg ,
    D);
  output [3:0]S;
  output [31:0]\B_reg[31]_0 ;
  output [3:0]\B_reg[7]_0 ;
  output [3:0]\B_reg[11]_0 ;
  output [3:0]\B_reg[15]_0 ;
  output [3:0]\B_reg[19]_0 ;
  output [3:0]\B_reg[23]_0 ;
  output [3:0]\B_reg[27]_0 ;
  output [3:0]\B_reg[31]_1 ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]\m_delay_reg[0]_0 ;
  input [22:0]Q;
  input [3:0]DI;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[31] ;
  input [31:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire \B[0]_i_1_n_0 ;
  wire \B[10]_i_1_n_0 ;
  wire \B[11]_i_1_n_0 ;
  wire \B[12]_i_1_n_0 ;
  wire \B[13]_i_1_n_0 ;
  wire \B[14]_i_1_n_0 ;
  wire \B[15]_i_1_n_0 ;
  wire \B[16]_i_1_n_0 ;
  wire \B[17]_i_1_n_0 ;
  wire \B[18]_i_1_n_0 ;
  wire \B[19]_i_1_n_0 ;
  wire \B[1]_i_1_n_0 ;
  wire \B[20]_i_1_n_0 ;
  wire \B[21]_i_1_n_0 ;
  wire \B[22]_i_1_n_0 ;
  wire \B[23]_i_1_n_0 ;
  wire \B[24]_i_1_n_0 ;
  wire \B[25]_i_1_n_0 ;
  wire \B[26]_i_1_n_0 ;
  wire \B[27]_i_1_n_0 ;
  wire \B[28]_i_1_n_0 ;
  wire \B[29]_i_1_n_0 ;
  wire \B[2]_i_1_n_0 ;
  wire \B[30]_i_1_n_0 ;
  wire \B[31]_i_1_n_0 ;
  wire \B[3]_i_1_n_0 ;
  wire \B[4]_i_1_n_0 ;
  wire \B[5]_i_1_n_0 ;
  wire \B[6]_i_1_n_0 ;
  wire \B[7]_i_1_n_0 ;
  wire \B[8]_i_1_n_0 ;
  wire \B[9]_i_1_n_0 ;
  wire [32:0]B_q;
  wire B_q_carry__0_n_0;
  wire B_q_carry__0_n_1;
  wire B_q_carry__0_n_2;
  wire B_q_carry__0_n_3;
  wire B_q_carry__1_n_0;
  wire B_q_carry__1_n_1;
  wire B_q_carry__1_n_2;
  wire B_q_carry__1_n_3;
  wire B_q_carry__2_n_0;
  wire B_q_carry__2_n_1;
  wire B_q_carry__2_n_2;
  wire B_q_carry__2_n_3;
  wire B_q_carry__3_n_0;
  wire B_q_carry__3_n_1;
  wire B_q_carry__3_n_2;
  wire B_q_carry__3_n_3;
  wire B_q_carry__4_n_0;
  wire B_q_carry__4_n_1;
  wire B_q_carry__4_n_2;
  wire B_q_carry__4_n_3;
  wire B_q_carry__5_n_0;
  wire B_q_carry__5_n_1;
  wire B_q_carry__5_n_2;
  wire B_q_carry__5_n_3;
  wire B_q_carry__6_n_0;
  wire B_q_carry__6_n_1;
  wire B_q_carry__6_n_2;
  wire B_q_carry__6_n_3;
  wire B_q_carry_n_0;
  wire B_q_carry_n_1;
  wire B_q_carry_n_2;
  wire B_q_carry_n_3;
  wire [3:0]\B_reg[11]_0 ;
  wire [3:0]\B_reg[15]_0 ;
  wire [3:0]\B_reg[19]_0 ;
  wire [3:0]\B_reg[23]_0 ;
  wire [3:0]\B_reg[27]_0 ;
  wire [31:0]\B_reg[31]_0 ;
  wire [3:0]\B_reg[31]_1 ;
  wire [3:0]\B_reg[7]_0 ;
  wire [32:0]D;
  wire [3:0]DI;
  wire [7:0]P;
  wire [22:0]Q;
  wire [3:0]S;
  wire [8:8]T2;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire [8:8]T2_0;
  wire [8:8]T2_1;
  wire clk;
  wire \genblk1[0].wsu_n_0 ;
  wire \genblk1[0].wsu_n_10 ;
  wire \genblk1[0].wsu_n_11 ;
  wire \genblk1[0].wsu_n_12 ;
  wire \genblk1[0].wsu_n_13 ;
  wire \genblk1[0].wsu_n_14 ;
  wire \genblk1[0].wsu_n_15 ;
  wire \genblk1[0].wsu_n_16 ;
  wire \genblk1[0].wsu_n_17 ;
  wire \genblk1[0].wsu_n_18 ;
  wire \genblk1[0].wsu_n_19 ;
  wire \genblk1[0].wsu_n_2 ;
  wire \genblk1[0].wsu_n_20 ;
  wire \genblk1[0].wsu_n_21 ;
  wire \genblk1[0].wsu_n_22 ;
  wire \genblk1[0].wsu_n_23 ;
  wire \genblk1[0].wsu_n_24 ;
  wire \genblk1[0].wsu_n_25 ;
  wire \genblk1[0].wsu_n_26 ;
  wire \genblk1[0].wsu_n_27 ;
  wire \genblk1[0].wsu_n_28 ;
  wire \genblk1[0].wsu_n_29 ;
  wire \genblk1[0].wsu_n_3 ;
  wire \genblk1[0].wsu_n_30 ;
  wire \genblk1[0].wsu_n_31 ;
  wire \genblk1[0].wsu_n_32 ;
  wire \genblk1[0].wsu_n_33 ;
  wire \genblk1[0].wsu_n_34 ;
  wire \genblk1[0].wsu_n_35 ;
  wire \genblk1[0].wsu_n_36 ;
  wire \genblk1[0].wsu_n_37 ;
  wire \genblk1[0].wsu_n_38 ;
  wire \genblk1[0].wsu_n_39 ;
  wire \genblk1[0].wsu_n_4 ;
  wire \genblk1[0].wsu_n_40 ;
  wire \genblk1[0].wsu_n_41 ;
  wire \genblk1[0].wsu_n_42 ;
  wire \genblk1[0].wsu_n_43 ;
  wire \genblk1[0].wsu_n_44 ;
  wire \genblk1[0].wsu_n_45 ;
  wire \genblk1[0].wsu_n_46 ;
  wire \genblk1[0].wsu_n_47 ;
  wire \genblk1[0].wsu_n_48 ;
  wire \genblk1[0].wsu_n_49 ;
  wire \genblk1[0].wsu_n_5 ;
  wire \genblk1[0].wsu_n_50 ;
  wire \genblk1[0].wsu_n_51 ;
  wire \genblk1[0].wsu_n_52 ;
  wire \genblk1[0].wsu_n_53 ;
  wire \genblk1[0].wsu_n_54 ;
  wire \genblk1[0].wsu_n_55 ;
  wire \genblk1[0].wsu_n_56 ;
  wire \genblk1[0].wsu_n_6 ;
  wire \genblk1[0].wsu_n_7 ;
  wire \genblk1[0].wsu_n_8 ;
  wire \genblk1[0].wsu_n_9 ;
  wire \genblk1[1].wsu_n_0 ;
  wire \genblk1[1].wsu_n_1 ;
  wire \genblk1[1].wsu_n_10 ;
  wire \genblk1[1].wsu_n_11 ;
  wire \genblk1[1].wsu_n_12 ;
  wire \genblk1[1].wsu_n_13 ;
  wire \genblk1[1].wsu_n_14 ;
  wire \genblk1[1].wsu_n_15 ;
  wire \genblk1[1].wsu_n_16 ;
  wire \genblk1[1].wsu_n_17 ;
  wire \genblk1[1].wsu_n_18 ;
  wire \genblk1[1].wsu_n_19 ;
  wire \genblk1[1].wsu_n_2 ;
  wire \genblk1[1].wsu_n_20 ;
  wire \genblk1[1].wsu_n_21 ;
  wire \genblk1[1].wsu_n_22 ;
  wire \genblk1[1].wsu_n_23 ;
  wire \genblk1[1].wsu_n_24 ;
  wire \genblk1[1].wsu_n_25 ;
  wire \genblk1[1].wsu_n_26 ;
  wire \genblk1[1].wsu_n_27 ;
  wire \genblk1[1].wsu_n_28 ;
  wire \genblk1[1].wsu_n_29 ;
  wire \genblk1[1].wsu_n_3 ;
  wire \genblk1[1].wsu_n_30 ;
  wire \genblk1[1].wsu_n_31 ;
  wire \genblk1[1].wsu_n_32 ;
  wire \genblk1[1].wsu_n_33 ;
  wire \genblk1[1].wsu_n_34 ;
  wire \genblk1[1].wsu_n_35 ;
  wire \genblk1[1].wsu_n_36 ;
  wire \genblk1[1].wsu_n_37 ;
  wire \genblk1[1].wsu_n_38 ;
  wire \genblk1[1].wsu_n_39 ;
  wire \genblk1[1].wsu_n_4 ;
  wire \genblk1[1].wsu_n_40 ;
  wire \genblk1[1].wsu_n_42 ;
  wire \genblk1[1].wsu_n_43 ;
  wire \genblk1[1].wsu_n_44 ;
  wire \genblk1[1].wsu_n_45 ;
  wire \genblk1[1].wsu_n_46 ;
  wire \genblk1[1].wsu_n_47 ;
  wire \genblk1[1].wsu_n_48 ;
  wire \genblk1[1].wsu_n_5 ;
  wire \genblk1[1].wsu_n_6 ;
  wire \genblk1[1].wsu_n_7 ;
  wire \genblk1[1].wsu_n_8 ;
  wire \genblk1[1].wsu_n_9 ;
  wire \genblk1[2].wsu_n_0 ;
  wire \genblk1[2].wsu_n_1 ;
  wire \genblk1[2].wsu_n_10 ;
  wire \genblk1[2].wsu_n_11 ;
  wire \genblk1[2].wsu_n_12 ;
  wire \genblk1[2].wsu_n_13 ;
  wire \genblk1[2].wsu_n_14 ;
  wire \genblk1[2].wsu_n_15 ;
  wire \genblk1[2].wsu_n_16 ;
  wire \genblk1[2].wsu_n_17 ;
  wire \genblk1[2].wsu_n_18 ;
  wire \genblk1[2].wsu_n_19 ;
  wire \genblk1[2].wsu_n_2 ;
  wire \genblk1[2].wsu_n_20 ;
  wire \genblk1[2].wsu_n_21 ;
  wire \genblk1[2].wsu_n_22 ;
  wire \genblk1[2].wsu_n_23 ;
  wire \genblk1[2].wsu_n_24 ;
  wire \genblk1[2].wsu_n_25 ;
  wire \genblk1[2].wsu_n_26 ;
  wire \genblk1[2].wsu_n_27 ;
  wire \genblk1[2].wsu_n_28 ;
  wire \genblk1[2].wsu_n_29 ;
  wire \genblk1[2].wsu_n_3 ;
  wire \genblk1[2].wsu_n_30 ;
  wire \genblk1[2].wsu_n_31 ;
  wire \genblk1[2].wsu_n_32 ;
  wire \genblk1[2].wsu_n_34 ;
  wire \genblk1[2].wsu_n_35 ;
  wire \genblk1[2].wsu_n_36 ;
  wire \genblk1[2].wsu_n_37 ;
  wire \genblk1[2].wsu_n_38 ;
  wire \genblk1[2].wsu_n_39 ;
  wire \genblk1[2].wsu_n_4 ;
  wire \genblk1[2].wsu_n_40 ;
  wire \genblk1[2].wsu_n_5 ;
  wire \genblk1[2].wsu_n_6 ;
  wire \genblk1[2].wsu_n_7 ;
  wire \genblk1[2].wsu_n_8 ;
  wire \genblk1[2].wsu_n_9 ;
  wire \genblk1[3].wsu_n_0 ;
  wire \genblk1[3].wsu_n_1 ;
  wire \genblk1[3].wsu_n_10 ;
  wire \genblk1[3].wsu_n_11 ;
  wire \genblk1[3].wsu_n_12 ;
  wire \genblk1[3].wsu_n_13 ;
  wire \genblk1[3].wsu_n_14 ;
  wire \genblk1[3].wsu_n_15 ;
  wire \genblk1[3].wsu_n_16 ;
  wire \genblk1[3].wsu_n_17 ;
  wire \genblk1[3].wsu_n_18 ;
  wire \genblk1[3].wsu_n_19 ;
  wire \genblk1[3].wsu_n_2 ;
  wire \genblk1[3].wsu_n_20 ;
  wire \genblk1[3].wsu_n_21 ;
  wire \genblk1[3].wsu_n_22 ;
  wire \genblk1[3].wsu_n_23 ;
  wire \genblk1[3].wsu_n_24 ;
  wire \genblk1[3].wsu_n_25 ;
  wire \genblk1[3].wsu_n_26 ;
  wire \genblk1[3].wsu_n_27 ;
  wire \genblk1[3].wsu_n_28 ;
  wire \genblk1[3].wsu_n_29 ;
  wire \genblk1[3].wsu_n_3 ;
  wire \genblk1[3].wsu_n_30 ;
  wire \genblk1[3].wsu_n_31 ;
  wire \genblk1[3].wsu_n_32 ;
  wire \genblk1[3].wsu_n_33 ;
  wire \genblk1[3].wsu_n_34 ;
  wire \genblk1[3].wsu_n_35 ;
  wire \genblk1[3].wsu_n_36 ;
  wire \genblk1[3].wsu_n_37 ;
  wire \genblk1[3].wsu_n_38 ;
  wire \genblk1[3].wsu_n_39 ;
  wire \genblk1[3].wsu_n_4 ;
  wire \genblk1[3].wsu_n_40 ;
  wire \genblk1[3].wsu_n_41 ;
  wire \genblk1[3].wsu_n_42 ;
  wire \genblk1[3].wsu_n_43 ;
  wire \genblk1[3].wsu_n_44 ;
  wire \genblk1[3].wsu_n_45 ;
  wire \genblk1[3].wsu_n_46 ;
  wire \genblk1[3].wsu_n_47 ;
  wire \genblk1[3].wsu_n_48 ;
  wire \genblk1[3].wsu_n_49 ;
  wire \genblk1[3].wsu_n_5 ;
  wire \genblk1[3].wsu_n_50 ;
  wire \genblk1[3].wsu_n_51 ;
  wire \genblk1[3].wsu_n_52 ;
  wire \genblk1[3].wsu_n_53 ;
  wire \genblk1[3].wsu_n_54 ;
  wire \genblk1[3].wsu_n_55 ;
  wire \genblk1[3].wsu_n_56 ;
  wire \genblk1[3].wsu_n_57 ;
  wire \genblk1[3].wsu_n_58 ;
  wire \genblk1[3].wsu_n_59 ;
  wire \genblk1[3].wsu_n_6 ;
  wire \genblk1[3].wsu_n_60 ;
  wire \genblk1[3].wsu_n_61 ;
  wire \genblk1[3].wsu_n_62 ;
  wire \genblk1[3].wsu_n_63 ;
  wire \genblk1[3].wsu_n_64 ;
  wire \genblk1[3].wsu_n_7 ;
  wire \genblk1[3].wsu_n_8 ;
  wire \genblk1[3].wsu_n_9 ;
  wire [31:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [8:0]\m_delay_reg[0]_0 ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[7] ;
  wire [3:0]NLW_B_q_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_B_q_carry__7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[0]_i_1 
       (.I0(\genblk1[3].wsu_n_31 ),
        .I1(B_q[32]),
        .I2(B_q[0]),
        .O(\B[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[10]_i_1 
       (.I0(\genblk1[3].wsu_n_21 ),
        .I1(B_q[32]),
        .I2(B_q[10]),
        .O(\B[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[11]_i_1 
       (.I0(\genblk1[3].wsu_n_20 ),
        .I1(B_q[32]),
        .I2(B_q[11]),
        .O(\B[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[12]_i_1 
       (.I0(\genblk1[3].wsu_n_19 ),
        .I1(B_q[32]),
        .I2(B_q[12]),
        .O(\B[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[13]_i_1 
       (.I0(\genblk1[3].wsu_n_18 ),
        .I1(B_q[32]),
        .I2(B_q[13]),
        .O(\B[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[14]_i_1 
       (.I0(\genblk1[3].wsu_n_17 ),
        .I1(B_q[32]),
        .I2(B_q[14]),
        .O(\B[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[15]_i_1 
       (.I0(\genblk1[3].wsu_n_16 ),
        .I1(B_q[32]),
        .I2(B_q[15]),
        .O(\B[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[16]_i_1 
       (.I0(\genblk1[3].wsu_n_15 ),
        .I1(B_q[32]),
        .I2(B_q[16]),
        .O(\B[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[17]_i_1 
       (.I0(\genblk1[3].wsu_n_14 ),
        .I1(B_q[32]),
        .I2(B_q[17]),
        .O(\B[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[18]_i_1 
       (.I0(\genblk1[3].wsu_n_13 ),
        .I1(B_q[32]),
        .I2(B_q[18]),
        .O(\B[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[19]_i_1 
       (.I0(\genblk1[3].wsu_n_12 ),
        .I1(B_q[32]),
        .I2(B_q[19]),
        .O(\B[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[1]_i_1 
       (.I0(\genblk1[3].wsu_n_30 ),
        .I1(B_q[32]),
        .I2(B_q[1]),
        .O(\B[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[20]_i_1 
       (.I0(\genblk1[3].wsu_n_11 ),
        .I1(B_q[32]),
        .I2(B_q[20]),
        .O(\B[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[21]_i_1 
       (.I0(\genblk1[3].wsu_n_10 ),
        .I1(B_q[32]),
        .I2(B_q[21]),
        .O(\B[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[22]_i_1 
       (.I0(\genblk1[3].wsu_n_9 ),
        .I1(B_q[32]),
        .I2(B_q[22]),
        .O(\B[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[23]_i_1 
       (.I0(\genblk1[3].wsu_n_8 ),
        .I1(B_q[32]),
        .I2(B_q[23]),
        .O(\B[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[24]_i_1 
       (.I0(\genblk1[3].wsu_n_7 ),
        .I1(B_q[32]),
        .I2(B_q[24]),
        .O(\B[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[25]_i_1 
       (.I0(\genblk1[3].wsu_n_6 ),
        .I1(B_q[32]),
        .I2(B_q[25]),
        .O(\B[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[26]_i_1 
       (.I0(\genblk1[3].wsu_n_5 ),
        .I1(B_q[32]),
        .I2(B_q[26]),
        .O(\B[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[27]_i_1 
       (.I0(\genblk1[3].wsu_n_4 ),
        .I1(B_q[32]),
        .I2(B_q[27]),
        .O(\B[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[28]_i_1 
       (.I0(\genblk1[3].wsu_n_3 ),
        .I1(B_q[32]),
        .I2(B_q[28]),
        .O(\B[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[29]_i_1 
       (.I0(\genblk1[3].wsu_n_2 ),
        .I1(B_q[32]),
        .I2(B_q[29]),
        .O(\B[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[2]_i_1 
       (.I0(\genblk1[3].wsu_n_29 ),
        .I1(B_q[32]),
        .I2(B_q[2]),
        .O(\B[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[30]_i_1 
       (.I0(\genblk1[3].wsu_n_1 ),
        .I1(B_q[32]),
        .I2(B_q[30]),
        .O(\B[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[31]_i_1 
       (.I0(\genblk1[3].wsu_n_0 ),
        .I1(B_q[32]),
        .I2(B_q[31]),
        .O(\B[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[3]_i_1 
       (.I0(\genblk1[3].wsu_n_28 ),
        .I1(B_q[32]),
        .I2(B_q[3]),
        .O(\B[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[4]_i_1 
       (.I0(\genblk1[3].wsu_n_27 ),
        .I1(B_q[32]),
        .I2(B_q[4]),
        .O(\B[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[5]_i_1 
       (.I0(\genblk1[3].wsu_n_26 ),
        .I1(B_q[32]),
        .I2(B_q[5]),
        .O(\B[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[6]_i_1 
       (.I0(\genblk1[3].wsu_n_25 ),
        .I1(B_q[32]),
        .I2(B_q[6]),
        .O(\B[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[7]_i_1 
       (.I0(\genblk1[3].wsu_n_24 ),
        .I1(B_q[32]),
        .I2(B_q[7]),
        .O(\B[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[8]_i_1 
       (.I0(\genblk1[3].wsu_n_23 ),
        .I1(B_q[32]),
        .I2(B_q[8]),
        .O(\B[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[9]_i_1 
       (.I0(\genblk1[3].wsu_n_22 ),
        .I1(B_q[32]),
        .I2(B_q[9]),
        .O(\B[9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry
       (.CI(1'b0),
        .CO({B_q_carry_n_0,B_q_carry_n_1,B_q_carry_n_2,B_q_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .O(B_q[3:0]),
        .S({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__0
       (.CI(B_q_carry_n_0),
        .CO({B_q_carry__0_n_0,B_q_carry__0_n_1,B_q_carry__0_n_2,B_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 }),
        .O(B_q[7:4]),
        .S({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__1
       (.CI(B_q_carry__0_n_0),
        .CO({B_q_carry__1_n_0,B_q_carry__1_n_1,B_q_carry__1_n_2,B_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 }),
        .O(B_q[11:8]),
        .S({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__2
       (.CI(B_q_carry__1_n_0),
        .CO({B_q_carry__2_n_0,B_q_carry__2_n_1,B_q_carry__2_n_2,B_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 }),
        .O(B_q[15:12]),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__3
       (.CI(B_q_carry__2_n_0),
        .CO({B_q_carry__3_n_0,B_q_carry__3_n_1,B_q_carry__3_n_2,B_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 }),
        .O(B_q[19:16]),
        .S({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__4
       (.CI(B_q_carry__3_n_0),
        .CO({B_q_carry__4_n_0,B_q_carry__4_n_1,B_q_carry__4_n_2,B_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 }),
        .O(B_q[23:20]),
        .S({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__5
       (.CI(B_q_carry__4_n_0),
        .CO({B_q_carry__5_n_0,B_q_carry__5_n_1,B_q_carry__5_n_2,B_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 }),
        .O(B_q[27:24]),
        .S({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__6
       (.CI(B_q_carry__5_n_0),
        .CO({B_q_carry__6_n_0,B_q_carry__6_n_1,B_q_carry__6_n_2,B_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 }),
        .O(B_q[31:28]),
        .S({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__7
       (.CI(B_q_carry__6_n_0),
        .CO(NLW_B_q_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_B_q_carry__7_O_UNCONNECTED[3:1],B_q[32]}),
        .S({1'b0,1'b0,1'b0,\genblk1[3].wsu_n_64 }));
  FDRE \B_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[0]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \B_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[10]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \B_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[11]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \B_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[12]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \B_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[13]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \B_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[14]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \B_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[15]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \B_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[16]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \B_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[17]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \B_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[18]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \B_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[19]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \B_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[1]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \B_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[20]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \B_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[21]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \B_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[22]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \B_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[23]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \B_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[24]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \B_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[25]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \B_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[26]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \B_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[27]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \B_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[28]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \B_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[29]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \B_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[2]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \B_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[30]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \B_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[31]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \B_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[3]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \B_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[4]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \B_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[5]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \B_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[6]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \B_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[7]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \B_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[8]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \B_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[9]_i_1_n_0 ),
        .Q(\B_reg[31]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7 \genblk1[0].wsu 
       (.B({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .D(D),
        .P(P),
        .Q(Q),
        .\T2H_reg_reg[1][10]_0 (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11]_0 (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12]_0 (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13]_0 (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14]_0 (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15]_0 (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16]_0 (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17]_0 (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18]_0 (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19]_0 (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20]_0 (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21]_0 (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8]_0 (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9]_0 (\T2H_reg_reg[1][9] ),
        .\To_reg[55]_0 ({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .\To_reg[8]_0 (\genblk1[0].wsu_n_0 ),
        .clk(clk),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8 \genblk1[1].wsu 
       (.B({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .P({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 ,\genblk1[1].wsu_n_39 }),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_0 ({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 }),
        .\m_delay_reg[0]_1 (\genblk1[0].wsu_n_0 ),
        .\m_delay_reg[0]_2 ({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9 \genblk1[2].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 ,\genblk1[1].wsu_n_39 }),
        .P({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 ,\genblk1[2].wsu_n_31 }),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_0 ({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 }),
        .\m_delay_reg[0]_1 (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_2 ({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10 \genblk1[3].wsu 
       (.B({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 ,\genblk1[2].wsu_n_31 }),
        .P({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 ,\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 ,\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 ,\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 ,\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 ,\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 ,\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 ,\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .Q(Q),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] ({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }),
        .\m_delay_reg[0]_0 ({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }),
        .\m_delay_reg[0]_1 ({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }),
        .\m_delay_reg[0]_2 ({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }),
        .\m_delay_reg[0]_3 ({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }),
        .\m_delay_reg[0]_4 ({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }),
        .\m_delay_reg[0]_5 ({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }),
        .\m_delay_reg[0]_6 (\genblk1[3].wsu_n_64 ),
        .\m_delay_reg[0]_7 (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_8 ({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 }));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_1
       (.I0(\B_reg[31]_0 [7]),
        .I1(\msub_reg_reg[7] [3]),
        .O(\B_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_2
       (.I0(\B_reg[31]_0 [6]),
        .I1(\msub_reg_reg[7] [2]),
        .O(\B_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_3
       (.I0(\B_reg[31]_0 [5]),
        .I1(\msub_reg_reg[7] [1]),
        .O(\B_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_4
       (.I0(\B_reg[31]_0 [4]),
        .I1(\msub_reg_reg[7] [0]),
        .O(\B_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_1
       (.I0(\B_reg[31]_0 [11]),
        .I1(\msub_reg_reg[11] [3]),
        .O(\B_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_2
       (.I0(\B_reg[31]_0 [10]),
        .I1(\msub_reg_reg[11] [2]),
        .O(\B_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_3
       (.I0(\B_reg[31]_0 [9]),
        .I1(\msub_reg_reg[11] [1]),
        .O(\B_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_4
       (.I0(\B_reg[31]_0 [8]),
        .I1(\msub_reg_reg[11] [0]),
        .O(\B_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_1
       (.I0(\B_reg[31]_0 [15]),
        .I1(\msub_reg_reg[15] [3]),
        .O(\B_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_2
       (.I0(\B_reg[31]_0 [14]),
        .I1(\msub_reg_reg[15] [2]),
        .O(\B_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_3
       (.I0(\B_reg[31]_0 [13]),
        .I1(\msub_reg_reg[15] [1]),
        .O(\B_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_4
       (.I0(\B_reg[31]_0 [12]),
        .I1(\msub_reg_reg[15] [0]),
        .O(\B_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_1
       (.I0(\B_reg[31]_0 [19]),
        .I1(\msub_reg_reg[19] [3]),
        .O(\B_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_2
       (.I0(\B_reg[31]_0 [18]),
        .I1(\msub_reg_reg[19] [2]),
        .O(\B_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_3
       (.I0(\B_reg[31]_0 [17]),
        .I1(\msub_reg_reg[19] [1]),
        .O(\B_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_4
       (.I0(\B_reg[31]_0 [16]),
        .I1(\msub_reg_reg[19] [0]),
        .O(\B_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_1
       (.I0(\B_reg[31]_0 [23]),
        .I1(\msub_reg_reg[23] [3]),
        .O(\B_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_2
       (.I0(\B_reg[31]_0 [22]),
        .I1(\msub_reg_reg[23] [2]),
        .O(\B_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_3
       (.I0(\B_reg[31]_0 [21]),
        .I1(\msub_reg_reg[23] [1]),
        .O(\B_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_4
       (.I0(\B_reg[31]_0 [20]),
        .I1(\msub_reg_reg[23] [0]),
        .O(\B_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_1
       (.I0(\B_reg[31]_0 [27]),
        .I1(\msub_reg_reg[27] [3]),
        .O(\B_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_2
       (.I0(\B_reg[31]_0 [26]),
        .I1(\msub_reg_reg[27] [2]),
        .O(\B_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_3
       (.I0(\B_reg[31]_0 [25]),
        .I1(\msub_reg_reg[27] [1]),
        .O(\B_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_4
       (.I0(\B_reg[31]_0 [24]),
        .I1(\msub_reg_reg[27] [0]),
        .O(\B_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_1
       (.I0(\B_reg[31]_0 [31]),
        .I1(\msub_reg_reg[31] [3]),
        .O(\B_reg[31]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_2
       (.I0(\B_reg[31]_0 [30]),
        .I1(\msub_reg_reg[31] [2]),
        .O(\B_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_3
       (.I0(\B_reg[31]_0 [29]),
        .I1(\msub_reg_reg[31] [1]),
        .O(\B_reg[31]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_4
       (.I0(\B_reg[31]_0 [28]),
        .I1(\msub_reg_reg[31] [0]),
        .O(\B_reg[31]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_1
       (.I0(\B_reg[31]_0 [3]),
        .I1(DI[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_2
       (.I0(\B_reg[31]_0 [2]),
        .I1(DI[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_3
       (.I0(\B_reg[31]_0 [1]),
        .I1(DI[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_4
       (.I0(\B_reg[31]_0 [0]),
        .I1(DI[0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0
   (\To_reg[8]_0 ,
    B,
    \To_reg[55]_0 ,
    \T2H_reg_reg[1][21]_0 ,
    clk,
    \T2H_reg_reg[1][20]_0 ,
    \T2H_reg_reg[1][19]_0 ,
    \T2H_reg_reg[1][18]_0 ,
    \T2H_reg_reg[1][17]_0 ,
    \T2H_reg_reg[1][16]_0 ,
    \T2H_reg_reg[1][15]_0 ,
    \T2H_reg_reg[1][14]_0 ,
    \T2H_reg_reg[1][13]_0 ,
    \T2H_reg_reg[1][12]_0 ,
    \T2H_reg_reg[1][11]_0 ,
    \T2H_reg_reg[1][10]_0 ,
    \T2H_reg_reg[1][9]_0 ,
    \T2H_reg_reg[1][8]_0 ,
    P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    Q,
    D);
  output \To_reg[8]_0 ;
  output [8:0]B;
  output [46:0]\To_reg[55]_0 ;
  input \T2H_reg_reg[1][21]_0 ;
  input clk;
  input \T2H_reg_reg[1][20]_0 ;
  input \T2H_reg_reg[1][19]_0 ;
  input \T2H_reg_reg[1][18]_0 ;
  input \T2H_reg_reg[1][17]_0 ;
  input \T2H_reg_reg[1][16]_0 ;
  input \T2H_reg_reg[1][15]_0 ;
  input \T2H_reg_reg[1][14]_0 ;
  input \T2H_reg_reg[1][13]_0 ;
  input \T2H_reg_reg[1][12]_0 ;
  input \T2H_reg_reg[1][11]_0 ;
  input \T2H_reg_reg[1][10]_0 ;
  input \T2H_reg_reg[1][9]_0 ;
  input \T2H_reg_reg[1][8]_0 ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]\m_delay_reg[0]_0 ;
  input [22:0]Q;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [22:0]Q;
  wire \T2H_reg_reg[0][0]_srl3_n_0 ;
  wire \T2H_reg_reg[0][10]_srl2_n_0 ;
  wire \T2H_reg_reg[0][11]_srl2_n_0 ;
  wire \T2H_reg_reg[0][12]_srl2_n_0 ;
  wire \T2H_reg_reg[0][13]_srl2_n_0 ;
  wire \T2H_reg_reg[0][14]_srl2_n_0 ;
  wire \T2H_reg_reg[0][15]_srl2_n_0 ;
  wire \T2H_reg_reg[0][16]_srl2_n_0 ;
  wire \T2H_reg_reg[0][17]_srl2_n_0 ;
  wire \T2H_reg_reg[0][18]_srl2_n_0 ;
  wire \T2H_reg_reg[0][19]_srl2_n_0 ;
  wire \T2H_reg_reg[0][1]_srl3_n_0 ;
  wire \T2H_reg_reg[0][20]_srl2_n_0 ;
  wire \T2H_reg_reg[0][21]_srl2_n_0 ;
  wire \T2H_reg_reg[0][2]_srl3_n_0 ;
  wire \T2H_reg_reg[0][3]_srl3_n_0 ;
  wire \T2H_reg_reg[0][4]_srl3_n_0 ;
  wire \T2H_reg_reg[0][5]_srl3_n_0 ;
  wire \T2H_reg_reg[0][6]_srl3_n_0 ;
  wire \T2H_reg_reg[0][7]_srl3_n_0 ;
  wire \T2H_reg_reg[0][8]_srl2_n_0 ;
  wire \T2H_reg_reg[0][9]_srl2_n_0 ;
  wire [54:22]\T2H_reg_reg[0]_16 ;
  wire \T2H_reg_reg[1][10]_0 ;
  wire \T2H_reg_reg[1][11]_0 ;
  wire \T2H_reg_reg[1][12]_0 ;
  wire \T2H_reg_reg[1][13]_0 ;
  wire \T2H_reg_reg[1][14]_0 ;
  wire \T2H_reg_reg[1][15]_0 ;
  wire \T2H_reg_reg[1][16]_0 ;
  wire \T2H_reg_reg[1][17]_0 ;
  wire \T2H_reg_reg[1][18]_0 ;
  wire \T2H_reg_reg[1][19]_0 ;
  wire \T2H_reg_reg[1][20]_0 ;
  wire \T2H_reg_reg[1][21]_0 ;
  wire \T2H_reg_reg[1][8]_0 ;
  wire \T2H_reg_reg[1][9]_0 ;
  wire [54:0]\T2H_reg_reg[1]_2 ;
  wire \To[11]_i_2_n_0 ;
  wire \To[11]_i_3_n_0 ;
  wire \To[11]_i_4_n_0 ;
  wire \To[11]_i_5_n_0 ;
  wire \To[15]_i_2_n_0 ;
  wire \To[15]_i_3_n_0 ;
  wire \To[15]_i_4_n_0 ;
  wire \To[15]_i_5_n_0 ;
  wire \To[19]_i_2_n_0 ;
  wire \To[19]_i_3_n_0 ;
  wire \To[19]_i_4_n_0 ;
  wire \To[19]_i_5_n_0 ;
  wire \To[23]_i_2_n_0 ;
  wire \To[23]_i_3_n_0 ;
  wire \To[23]_i_4_n_0 ;
  wire \To[23]_i_5_n_0 ;
  wire \To[27]_i_2_n_0 ;
  wire \To[27]_i_3_n_0 ;
  wire \To[27]_i_4_n_0 ;
  wire \To[27]_i_5_n_0 ;
  wire \To[31]_i_2_n_0 ;
  wire \To[31]_i_3_n_0 ;
  wire \To[31]_i_4_n_0 ;
  wire \To[31]_i_5_n_0 ;
  wire \To[35]_i_2_n_0 ;
  wire \To[3]_i_2_n_0 ;
  wire \To[3]_i_3_n_0 ;
  wire \To[3]_i_4_n_0 ;
  wire \To[3]_i_5_n_0 ;
  wire \To[7]_i_2_n_0 ;
  wire \To[7]_i_3_n_0 ;
  wire \To[7]_i_4_n_0 ;
  wire \To[7]_i_5_n_0 ;
  wire \To_reg[11]_i_1_n_0 ;
  wire \To_reg[11]_i_1_n_1 ;
  wire \To_reg[11]_i_1_n_2 ;
  wire \To_reg[11]_i_1_n_3 ;
  wire \To_reg[11]_i_1_n_4 ;
  wire \To_reg[11]_i_1_n_5 ;
  wire \To_reg[11]_i_1_n_6 ;
  wire \To_reg[11]_i_1_n_7 ;
  wire \To_reg[15]_i_1_n_0 ;
  wire \To_reg[15]_i_1_n_1 ;
  wire \To_reg[15]_i_1_n_2 ;
  wire \To_reg[15]_i_1_n_3 ;
  wire \To_reg[15]_i_1_n_4 ;
  wire \To_reg[15]_i_1_n_5 ;
  wire \To_reg[15]_i_1_n_6 ;
  wire \To_reg[15]_i_1_n_7 ;
  wire \To_reg[19]_i_1_n_0 ;
  wire \To_reg[19]_i_1_n_1 ;
  wire \To_reg[19]_i_1_n_2 ;
  wire \To_reg[19]_i_1_n_3 ;
  wire \To_reg[19]_i_1_n_4 ;
  wire \To_reg[19]_i_1_n_5 ;
  wire \To_reg[19]_i_1_n_6 ;
  wire \To_reg[19]_i_1_n_7 ;
  wire \To_reg[23]_i_1_n_0 ;
  wire \To_reg[23]_i_1_n_1 ;
  wire \To_reg[23]_i_1_n_2 ;
  wire \To_reg[23]_i_1_n_3 ;
  wire \To_reg[23]_i_1_n_4 ;
  wire \To_reg[23]_i_1_n_5 ;
  wire \To_reg[23]_i_1_n_6 ;
  wire \To_reg[23]_i_1_n_7 ;
  wire \To_reg[27]_i_1_n_0 ;
  wire \To_reg[27]_i_1_n_1 ;
  wire \To_reg[27]_i_1_n_2 ;
  wire \To_reg[27]_i_1_n_3 ;
  wire \To_reg[27]_i_1_n_4 ;
  wire \To_reg[27]_i_1_n_5 ;
  wire \To_reg[27]_i_1_n_6 ;
  wire \To_reg[27]_i_1_n_7 ;
  wire \To_reg[31]_i_1_n_0 ;
  wire \To_reg[31]_i_1_n_1 ;
  wire \To_reg[31]_i_1_n_2 ;
  wire \To_reg[31]_i_1_n_3 ;
  wire \To_reg[31]_i_1_n_4 ;
  wire \To_reg[31]_i_1_n_5 ;
  wire \To_reg[31]_i_1_n_6 ;
  wire \To_reg[31]_i_1_n_7 ;
  wire \To_reg[35]_i_1_n_0 ;
  wire \To_reg[35]_i_1_n_1 ;
  wire \To_reg[35]_i_1_n_2 ;
  wire \To_reg[35]_i_1_n_3 ;
  wire \To_reg[35]_i_1_n_4 ;
  wire \To_reg[35]_i_1_n_5 ;
  wire \To_reg[35]_i_1_n_6 ;
  wire \To_reg[35]_i_1_n_7 ;
  wire \To_reg[39]_i_1_n_0 ;
  wire \To_reg[39]_i_1_n_1 ;
  wire \To_reg[39]_i_1_n_2 ;
  wire \To_reg[39]_i_1_n_3 ;
  wire \To_reg[39]_i_1_n_4 ;
  wire \To_reg[39]_i_1_n_5 ;
  wire \To_reg[39]_i_1_n_6 ;
  wire \To_reg[39]_i_1_n_7 ;
  wire \To_reg[3]_i_1_n_0 ;
  wire \To_reg[3]_i_1_n_1 ;
  wire \To_reg[3]_i_1_n_2 ;
  wire \To_reg[3]_i_1_n_3 ;
  wire \To_reg[3]_i_1_n_4 ;
  wire \To_reg[3]_i_1_n_5 ;
  wire \To_reg[3]_i_1_n_6 ;
  wire \To_reg[3]_i_1_n_7 ;
  wire \To_reg[43]_i_1_n_0 ;
  wire \To_reg[43]_i_1_n_1 ;
  wire \To_reg[43]_i_1_n_2 ;
  wire \To_reg[43]_i_1_n_3 ;
  wire \To_reg[43]_i_1_n_4 ;
  wire \To_reg[43]_i_1_n_5 ;
  wire \To_reg[43]_i_1_n_6 ;
  wire \To_reg[43]_i_1_n_7 ;
  wire \To_reg[47]_i_1_n_0 ;
  wire \To_reg[47]_i_1_n_1 ;
  wire \To_reg[47]_i_1_n_2 ;
  wire \To_reg[47]_i_1_n_3 ;
  wire \To_reg[47]_i_1_n_4 ;
  wire \To_reg[47]_i_1_n_5 ;
  wire \To_reg[47]_i_1_n_6 ;
  wire \To_reg[47]_i_1_n_7 ;
  wire \To_reg[51]_i_1_n_0 ;
  wire \To_reg[51]_i_1_n_1 ;
  wire \To_reg[51]_i_1_n_2 ;
  wire \To_reg[51]_i_1_n_3 ;
  wire \To_reg[51]_i_1_n_4 ;
  wire \To_reg[51]_i_1_n_5 ;
  wire \To_reg[51]_i_1_n_6 ;
  wire \To_reg[51]_i_1_n_7 ;
  wire [46:0]\To_reg[55]_0 ;
  wire \To_reg[55]_i_1_n_0 ;
  wire \To_reg[55]_i_1_n_2 ;
  wire \To_reg[55]_i_1_n_3 ;
  wire \To_reg[55]_i_1_n_5 ;
  wire \To_reg[55]_i_1_n_6 ;
  wire \To_reg[55]_i_1_n_7 ;
  wire \To_reg[7]_i_1_n_0 ;
  wire \To_reg[7]_i_1_n_1 ;
  wire \To_reg[7]_i_1_n_2 ;
  wire \To_reg[7]_i_1_n_3 ;
  wire \To_reg[7]_i_1_n_4 ;
  wire \To_reg[7]_i_1_n_5 ;
  wire \To_reg[7]_i_1_n_6 ;
  wire \To_reg[7]_i_1_n_7 ;
  wire \To_reg[8]_0 ;
  wire \To_reg_n_0_[1] ;
  wire \To_reg_n_0_[2] ;
  wire \To_reg_n_0_[3] ;
  wire \To_reg_n_0_[4] ;
  wire \To_reg_n_0_[5] ;
  wire \To_reg_n_0_[6] ;
  wire \To_reg_n_0_[7] ;
  wire clk;
  wire \genblk1[0].imuu_n_0 ;
  wire \genblk1[0].imuu_n_1 ;
  wire \genblk1[0].imuu_n_10 ;
  wire \genblk1[0].imuu_n_11 ;
  wire \genblk1[0].imuu_n_12 ;
  wire \genblk1[0].imuu_n_13 ;
  wire \genblk1[0].imuu_n_14 ;
  wire \genblk1[0].imuu_n_15 ;
  wire \genblk1[0].imuu_n_16 ;
  wire \genblk1[0].imuu_n_17 ;
  wire \genblk1[0].imuu_n_18 ;
  wire \genblk1[0].imuu_n_19 ;
  wire \genblk1[0].imuu_n_2 ;
  wire \genblk1[0].imuu_n_20 ;
  wire \genblk1[0].imuu_n_21 ;
  wire \genblk1[0].imuu_n_22 ;
  wire \genblk1[0].imuu_n_23 ;
  wire \genblk1[0].imuu_n_24 ;
  wire \genblk1[0].imuu_n_25 ;
  wire \genblk1[0].imuu_n_26 ;
  wire \genblk1[0].imuu_n_27 ;
  wire \genblk1[0].imuu_n_28 ;
  wire \genblk1[0].imuu_n_29 ;
  wire \genblk1[0].imuu_n_3 ;
  wire \genblk1[0].imuu_n_30 ;
  wire \genblk1[0].imuu_n_31 ;
  wire \genblk1[0].imuu_n_32 ;
  wire \genblk1[0].imuu_n_4 ;
  wire \genblk1[0].imuu_n_5 ;
  wire \genblk1[0].imuu_n_6 ;
  wire \genblk1[0].imuu_n_7 ;
  wire \genblk1[0].imuu_n_8 ;
  wire \genblk1[0].imuu_n_9 ;
  wire [8:8]\loop_o[0]_17 ;
  wire \m_delay_reg[0] ;
  wire [8:0]\m_delay_reg[0]_0 ;
  wire [2:2]\NLW_To_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_To_reg[55]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[0]),
        .Q(\T2H_reg_reg[0][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][10]_0 ),
        .Q(\T2H_reg_reg[0][10]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][11]_0 ),
        .Q(\T2H_reg_reg[0][11]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][12]_0 ),
        .Q(\T2H_reg_reg[0][12]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][13]_0 ),
        .Q(\T2H_reg_reg[0][13]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][14]_0 ),
        .Q(\T2H_reg_reg[0][14]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][15]_0 ),
        .Q(\T2H_reg_reg[0][15]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][16]_0 ),
        .Q(\T2H_reg_reg[0][16]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][17]_0 ),
        .Q(\T2H_reg_reg[0][17]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][18]_0 ),
        .Q(\T2H_reg_reg[0][18]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][19]_0 ),
        .Q(\T2H_reg_reg[0][19]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[1]),
        .Q(\T2H_reg_reg[0][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][20]_0 ),
        .Q(\T2H_reg_reg[0][20]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][21]_0 ),
        .Q(\T2H_reg_reg[0][21]_srl2_n_0 ));
  FDRE \T2H_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\T2H_reg_reg[0]_16 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\T2H_reg_reg[0]_16 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\T2H_reg_reg[0]_16 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\T2H_reg_reg[0]_16 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\T2H_reg_reg[0]_16 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\T2H_reg_reg[0]_16 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\T2H_reg_reg[0]_16 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\T2H_reg_reg[0]_16 [29]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[2]),
        .Q(\T2H_reg_reg[0][2]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\T2H_reg_reg[0]_16 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\T2H_reg_reg[0]_16 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\T2H_reg_reg[0]_16 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\T2H_reg_reg[0]_16 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\T2H_reg_reg[0]_16 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\T2H_reg_reg[0]_16 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\T2H_reg_reg[0]_16 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\T2H_reg_reg[0]_16 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\T2H_reg_reg[0]_16 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\T2H_reg_reg[0]_16 [39]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[3]),
        .Q(\T2H_reg_reg[0][3]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\T2H_reg_reg[0]_16 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\T2H_reg_reg[0]_16 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\T2H_reg_reg[0]_16 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\T2H_reg_reg[0]_16 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\T2H_reg_reg[0]_16 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\T2H_reg_reg[0]_16 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\T2H_reg_reg[0]_16 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\T2H_reg_reg[0]_16 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\T2H_reg_reg[0]_16 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\T2H_reg_reg[0]_16 [49]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[4]),
        .Q(\T2H_reg_reg[0][4]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\T2H_reg_reg[0]_16 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\T2H_reg_reg[0]_16 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\T2H_reg_reg[0]_16 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\T2H_reg_reg[0]_16 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\T2H_reg_reg[0]_16 [54]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[5]),
        .Q(\T2H_reg_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[6]),
        .Q(\T2H_reg_reg[0][6]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[7]),
        .Q(\T2H_reg_reg[0][7]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][8]_0 ),
        .Q(\T2H_reg_reg[0][8]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][9]_0 ),
        .Q(\T2H_reg_reg[0][9]_srl2_n_0 ));
  FDRE \T2H_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][0]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][10]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][11]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][12]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][13]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][14]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][15]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][16]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][17]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][18]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][19]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][1]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][20]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][21]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [22]),
        .Q(\T2H_reg_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [23]),
        .Q(\T2H_reg_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [24]),
        .Q(\T2H_reg_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [25]),
        .Q(\T2H_reg_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [26]),
        .Q(\T2H_reg_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [27]),
        .Q(\T2H_reg_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [28]),
        .Q(\T2H_reg_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [29]),
        .Q(\T2H_reg_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][2]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [30]),
        .Q(\T2H_reg_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [31]),
        .Q(\T2H_reg_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [32]),
        .Q(\T2H_reg_reg[1]_2 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [33]),
        .Q(\T2H_reg_reg[1]_2 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [34]),
        .Q(\T2H_reg_reg[1]_2 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [35]),
        .Q(\T2H_reg_reg[1]_2 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [36]),
        .Q(\T2H_reg_reg[1]_2 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [37]),
        .Q(\T2H_reg_reg[1]_2 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [38]),
        .Q(\T2H_reg_reg[1]_2 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [39]),
        .Q(\T2H_reg_reg[1]_2 [39]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][3]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [40]),
        .Q(\T2H_reg_reg[1]_2 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [41]),
        .Q(\T2H_reg_reg[1]_2 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [42]),
        .Q(\T2H_reg_reg[1]_2 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [43]),
        .Q(\T2H_reg_reg[1]_2 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [44]),
        .Q(\T2H_reg_reg[1]_2 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [45]),
        .Q(\T2H_reg_reg[1]_2 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [46]),
        .Q(\T2H_reg_reg[1]_2 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [47]),
        .Q(\T2H_reg_reg[1]_2 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [48]),
        .Q(\T2H_reg_reg[1]_2 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [49]),
        .Q(\T2H_reg_reg[1]_2 [49]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][4]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [50]),
        .Q(\T2H_reg_reg[1]_2 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [51]),
        .Q(\T2H_reg_reg[1]_2 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [52]),
        .Q(\T2H_reg_reg[1]_2 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [53]),
        .Q(\T2H_reg_reg[1]_2 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_16 [54]),
        .Q(\T2H_reg_reg[1]_2 [54]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][5]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][6]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][7]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][8]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][9]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_2 
       (.I0(\genblk1[0].imuu_n_21 ),
        .I1(\T2H_reg_reg[1]_2 [11]),
        .O(\To[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_3 
       (.I0(\genblk1[0].imuu_n_22 ),
        .I1(\T2H_reg_reg[1]_2 [10]),
        .O(\To[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_4 
       (.I0(\genblk1[0].imuu_n_23 ),
        .I1(\T2H_reg_reg[1]_2 [9]),
        .O(\To[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_5 
       (.I0(\genblk1[0].imuu_n_24 ),
        .I1(\T2H_reg_reg[1]_2 [8]),
        .O(\To[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_2 
       (.I0(\genblk1[0].imuu_n_17 ),
        .I1(\T2H_reg_reg[1]_2 [15]),
        .O(\To[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_3 
       (.I0(\genblk1[0].imuu_n_18 ),
        .I1(\T2H_reg_reg[1]_2 [14]),
        .O(\To[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_4 
       (.I0(\genblk1[0].imuu_n_19 ),
        .I1(\T2H_reg_reg[1]_2 [13]),
        .O(\To[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_5 
       (.I0(\genblk1[0].imuu_n_20 ),
        .I1(\T2H_reg_reg[1]_2 [12]),
        .O(\To[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_2 
       (.I0(\genblk1[0].imuu_n_13 ),
        .I1(\T2H_reg_reg[1]_2 [19]),
        .O(\To[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_3 
       (.I0(\genblk1[0].imuu_n_14 ),
        .I1(\T2H_reg_reg[1]_2 [18]),
        .O(\To[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_4 
       (.I0(\genblk1[0].imuu_n_15 ),
        .I1(\T2H_reg_reg[1]_2 [17]),
        .O(\To[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_5 
       (.I0(\genblk1[0].imuu_n_16 ),
        .I1(\T2H_reg_reg[1]_2 [16]),
        .O(\To[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_2 
       (.I0(\genblk1[0].imuu_n_9 ),
        .I1(\T2H_reg_reg[1]_2 [23]),
        .O(\To[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_3 
       (.I0(\genblk1[0].imuu_n_10 ),
        .I1(\T2H_reg_reg[1]_2 [22]),
        .O(\To[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_4 
       (.I0(\genblk1[0].imuu_n_11 ),
        .I1(\T2H_reg_reg[1]_2 [21]),
        .O(\To[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_5 
       (.I0(\genblk1[0].imuu_n_12 ),
        .I1(\T2H_reg_reg[1]_2 [20]),
        .O(\To[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_2 
       (.I0(\genblk1[0].imuu_n_5 ),
        .I1(\T2H_reg_reg[1]_2 [27]),
        .O(\To[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_3 
       (.I0(\genblk1[0].imuu_n_6 ),
        .I1(\T2H_reg_reg[1]_2 [26]),
        .O(\To[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_4 
       (.I0(\genblk1[0].imuu_n_7 ),
        .I1(\T2H_reg_reg[1]_2 [25]),
        .O(\To[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_5 
       (.I0(\genblk1[0].imuu_n_8 ),
        .I1(\T2H_reg_reg[1]_2 [24]),
        .O(\To[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_2 
       (.I0(\genblk1[0].imuu_n_1 ),
        .I1(\T2H_reg_reg[1]_2 [31]),
        .O(\To[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_3 
       (.I0(\genblk1[0].imuu_n_2 ),
        .I1(\T2H_reg_reg[1]_2 [30]),
        .O(\To[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_4 
       (.I0(\genblk1[0].imuu_n_3 ),
        .I1(\T2H_reg_reg[1]_2 [29]),
        .O(\To[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_5 
       (.I0(\genblk1[0].imuu_n_4 ),
        .I1(\T2H_reg_reg[1]_2 [28]),
        .O(\To[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[35]_i_2 
       (.I0(\genblk1[0].imuu_n_0 ),
        .I1(\T2H_reg_reg[1]_2 [32]),
        .O(\To[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_2 
       (.I0(\genblk1[0].imuu_n_29 ),
        .I1(\T2H_reg_reg[1]_2 [3]),
        .O(\To[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_3 
       (.I0(\genblk1[0].imuu_n_30 ),
        .I1(\T2H_reg_reg[1]_2 [2]),
        .O(\To[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_4 
       (.I0(\genblk1[0].imuu_n_31 ),
        .I1(\T2H_reg_reg[1]_2 [1]),
        .O(\To[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_5 
       (.I0(\genblk1[0].imuu_n_32 ),
        .I1(\T2H_reg_reg[1]_2 [0]),
        .O(\To[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_2 
       (.I0(\genblk1[0].imuu_n_25 ),
        .I1(\T2H_reg_reg[1]_2 [7]),
        .O(\To[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_3 
       (.I0(\genblk1[0].imuu_n_26 ),
        .I1(\T2H_reg_reg[1]_2 [6]),
        .O(\To[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_4 
       (.I0(\genblk1[0].imuu_n_27 ),
        .I1(\T2H_reg_reg[1]_2 [5]),
        .O(\To[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_5 
       (.I0(\genblk1[0].imuu_n_28 ),
        .I1(\T2H_reg_reg[1]_2 [4]),
        .O(\To[7]_i_5_n_0 ));
  FDRE \To_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_7 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \To_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \To_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [2]),
        .R(1'b0));
  CARRY4 \To_reg[11]_i_1 
       (.CI(\To_reg[7]_i_1_n_0 ),
        .CO({\To_reg[11]_i_1_n_0 ,\To_reg[11]_i_1_n_1 ,\To_reg[11]_i_1_n_2 ,\To_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_21 ,\genblk1[0].imuu_n_22 ,\genblk1[0].imuu_n_23 ,\genblk1[0].imuu_n_24 }),
        .O({\To_reg[11]_i_1_n_4 ,\To_reg[11]_i_1_n_5 ,\To_reg[11]_i_1_n_6 ,\To_reg[11]_i_1_n_7 }),
        .S({\To[11]_i_2_n_0 ,\To[11]_i_3_n_0 ,\To[11]_i_4_n_0 ,\To[11]_i_5_n_0 }));
  FDRE \To_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \To_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \To_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \To_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [6]),
        .R(1'b0));
  CARRY4 \To_reg[15]_i_1 
       (.CI(\To_reg[11]_i_1_n_0 ),
        .CO({\To_reg[15]_i_1_n_0 ,\To_reg[15]_i_1_n_1 ,\To_reg[15]_i_1_n_2 ,\To_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_17 ,\genblk1[0].imuu_n_18 ,\genblk1[0].imuu_n_19 ,\genblk1[0].imuu_n_20 }),
        .O({\To_reg[15]_i_1_n_4 ,\To_reg[15]_i_1_n_5 ,\To_reg[15]_i_1_n_6 ,\To_reg[15]_i_1_n_7 }),
        .S({\To[15]_i_2_n_0 ,\To[15]_i_3_n_0 ,\To[15]_i_4_n_0 ,\To[15]_i_5_n_0 }));
  FDRE \To_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [7]),
        .R(1'b0));
  FDRE \To_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \To_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \To_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [10]),
        .R(1'b0));
  CARRY4 \To_reg[19]_i_1 
       (.CI(\To_reg[15]_i_1_n_0 ),
        .CO({\To_reg[19]_i_1_n_0 ,\To_reg[19]_i_1_n_1 ,\To_reg[19]_i_1_n_2 ,\To_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_13 ,\genblk1[0].imuu_n_14 ,\genblk1[0].imuu_n_15 ,\genblk1[0].imuu_n_16 }),
        .O({\To_reg[19]_i_1_n_4 ,\To_reg[19]_i_1_n_5 ,\To_reg[19]_i_1_n_6 ,\To_reg[19]_i_1_n_7 }),
        .S({\To[19]_i_2_n_0 ,\To[19]_i_3_n_0 ,\To[19]_i_4_n_0 ,\To[19]_i_5_n_0 }));
  FDRE \To_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_6 ),
        .Q(\To_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \To_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \To_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \To_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \To_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [14]),
        .R(1'b0));
  CARRY4 \To_reg[23]_i_1 
       (.CI(\To_reg[19]_i_1_n_0 ),
        .CO({\To_reg[23]_i_1_n_0 ,\To_reg[23]_i_1_n_1 ,\To_reg[23]_i_1_n_2 ,\To_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_9 ,\genblk1[0].imuu_n_10 ,\genblk1[0].imuu_n_11 ,\genblk1[0].imuu_n_12 }),
        .O({\To_reg[23]_i_1_n_4 ,\To_reg[23]_i_1_n_5 ,\To_reg[23]_i_1_n_6 ,\To_reg[23]_i_1_n_7 }),
        .S({\To[23]_i_2_n_0 ,\To[23]_i_3_n_0 ,\To[23]_i_4_n_0 ,\To[23]_i_5_n_0 }));
  FDRE \To_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \To_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \To_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \To_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [18]),
        .R(1'b0));
  CARRY4 \To_reg[27]_i_1 
       (.CI(\To_reg[23]_i_1_n_0 ),
        .CO({\To_reg[27]_i_1_n_0 ,\To_reg[27]_i_1_n_1 ,\To_reg[27]_i_1_n_2 ,\To_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_5 ,\genblk1[0].imuu_n_6 ,\genblk1[0].imuu_n_7 ,\genblk1[0].imuu_n_8 }),
        .O({\To_reg[27]_i_1_n_4 ,\To_reg[27]_i_1_n_5 ,\To_reg[27]_i_1_n_6 ,\To_reg[27]_i_1_n_7 }),
        .S({\To[27]_i_2_n_0 ,\To[27]_i_3_n_0 ,\To[27]_i_4_n_0 ,\To[27]_i_5_n_0 }));
  FDRE \To_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \To_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \To_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_5 ),
        .Q(\To_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \To_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \To_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [22]),
        .R(1'b0));
  CARRY4 \To_reg[31]_i_1 
       (.CI(\To_reg[27]_i_1_n_0 ),
        .CO({\To_reg[31]_i_1_n_0 ,\To_reg[31]_i_1_n_1 ,\To_reg[31]_i_1_n_2 ,\To_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_1 ,\genblk1[0].imuu_n_2 ,\genblk1[0].imuu_n_3 ,\genblk1[0].imuu_n_4 }),
        .O({\To_reg[31]_i_1_n_4 ,\To_reg[31]_i_1_n_5 ,\To_reg[31]_i_1_n_6 ,\To_reg[31]_i_1_n_7 }),
        .S({\To[31]_i_2_n_0 ,\To[31]_i_3_n_0 ,\To[31]_i_4_n_0 ,\To[31]_i_5_n_0 }));
  FDRE \To_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \To_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \To_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \To_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [26]),
        .R(1'b0));
  CARRY4 \To_reg[35]_i_1 
       (.CI(\To_reg[31]_i_1_n_0 ),
        .CO({\To_reg[35]_i_1_n_0 ,\To_reg[35]_i_1_n_1 ,\To_reg[35]_i_1_n_2 ,\To_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\genblk1[0].imuu_n_0 }),
        .O({\To_reg[35]_i_1_n_4 ,\To_reg[35]_i_1_n_5 ,\To_reg[35]_i_1_n_6 ,\To_reg[35]_i_1_n_7 }),
        .S({\T2H_reg_reg[1]_2 [35:33],\To[35]_i_2_n_0 }));
  FDRE \To_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \To_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \To_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \To_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [30]),
        .R(1'b0));
  CARRY4 \To_reg[39]_i_1 
       (.CI(\To_reg[35]_i_1_n_0 ),
        .CO({\To_reg[39]_i_1_n_0 ,\To_reg[39]_i_1_n_1 ,\To_reg[39]_i_1_n_2 ,\To_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[39]_i_1_n_4 ,\To_reg[39]_i_1_n_5 ,\To_reg[39]_i_1_n_6 ,\To_reg[39]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [39:36]));
  FDRE \To_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_4 ),
        .Q(\To_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \To_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\To_reg[3]_i_1_n_0 ,\To_reg[3]_i_1_n_1 ,\To_reg[3]_i_1_n_2 ,\To_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_29 ,\genblk1[0].imuu_n_30 ,\genblk1[0].imuu_n_31 ,\genblk1[0].imuu_n_32 }),
        .O({\To_reg[3]_i_1_n_4 ,\To_reg[3]_i_1_n_5 ,\To_reg[3]_i_1_n_6 ,\To_reg[3]_i_1_n_7 }),
        .S({\To[3]_i_2_n_0 ,\To[3]_i_3_n_0 ,\To[3]_i_4_n_0 ,\To[3]_i_5_n_0 }));
  FDRE \To_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \To_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [32]),
        .R(1'b0));
  FDRE \To_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [33]),
        .R(1'b0));
  FDRE \To_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [34]),
        .R(1'b0));
  CARRY4 \To_reg[43]_i_1 
       (.CI(\To_reg[39]_i_1_n_0 ),
        .CO({\To_reg[43]_i_1_n_0 ,\To_reg[43]_i_1_n_1 ,\To_reg[43]_i_1_n_2 ,\To_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[43]_i_1_n_4 ,\To_reg[43]_i_1_n_5 ,\To_reg[43]_i_1_n_6 ,\To_reg[43]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [43:40]));
  FDRE \To_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [35]),
        .R(1'b0));
  FDRE \To_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [36]),
        .R(1'b0));
  FDRE \To_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [37]),
        .R(1'b0));
  FDRE \To_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [38]),
        .R(1'b0));
  CARRY4 \To_reg[47]_i_1 
       (.CI(\To_reg[43]_i_1_n_0 ),
        .CO({\To_reg[47]_i_1_n_0 ,\To_reg[47]_i_1_n_1 ,\To_reg[47]_i_1_n_2 ,\To_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[47]_i_1_n_4 ,\To_reg[47]_i_1_n_5 ,\To_reg[47]_i_1_n_6 ,\To_reg[47]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [47:44]));
  FDRE \To_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [39]),
        .R(1'b0));
  FDRE \To_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [40]),
        .R(1'b0));
  FDRE \To_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_7 ),
        .Q(\To_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \To_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [41]),
        .R(1'b0));
  FDRE \To_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [42]),
        .R(1'b0));
  CARRY4 \To_reg[51]_i_1 
       (.CI(\To_reg[47]_i_1_n_0 ),
        .CO({\To_reg[51]_i_1_n_0 ,\To_reg[51]_i_1_n_1 ,\To_reg[51]_i_1_n_2 ,\To_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[51]_i_1_n_4 ,\To_reg[51]_i_1_n_5 ,\To_reg[51]_i_1_n_6 ,\To_reg[51]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [51:48]));
  FDRE \To_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [43]),
        .R(1'b0));
  FDRE \To_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [44]),
        .R(1'b0));
  FDRE \To_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [45]),
        .R(1'b0));
  FDRE \To_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_0 ),
        .Q(\To_reg[55]_0 [46]),
        .R(1'b0));
  CARRY4 \To_reg[55]_i_1 
       (.CI(\To_reg[51]_i_1_n_0 ),
        .CO({\To_reg[55]_i_1_n_0 ,\NLW_To_reg[55]_i_1_CO_UNCONNECTED [2],\To_reg[55]_i_1_n_2 ,\To_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_To_reg[55]_i_1_O_UNCONNECTED [3],\To_reg[55]_i_1_n_5 ,\To_reg[55]_i_1_n_6 ,\To_reg[55]_i_1_n_7 }),
        .S({1'b1,\T2H_reg_reg[1]_2 [54:52]}));
  FDRE \To_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_6 ),
        .Q(\To_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \To_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_5 ),
        .Q(\To_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \To_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_4 ),
        .Q(\To_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \To_reg[7]_i_1 
       (.CI(\To_reg[3]_i_1_n_0 ),
        .CO({\To_reg[7]_i_1_n_0 ,\To_reg[7]_i_1_n_1 ,\To_reg[7]_i_1_n_2 ,\To_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\genblk1[0].imuu_n_25 ,\genblk1[0].imuu_n_26 ,\genblk1[0].imuu_n_27 ,\genblk1[0].imuu_n_28 }),
        .O({\To_reg[7]_i_1_n_4 ,\To_reg[7]_i_1_n_5 ,\To_reg[7]_i_1_n_6 ,\To_reg[7]_i_1_n_7 }),
        .S({\To[7]_i_2_n_0 ,\To[7]_i_3_n_0 ,\To[7]_i_4_n_0 ,\To[7]_i_5_n_0 }));
  FDRE \To_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_7 ),
        .Q(\loop_o[0]_17 ),
        .R(1'b0));
  FDRE \To_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [0]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0 \genblk1[0].imuu 
       (.B(B[8:1]),
        .Q(Q),
        .\To_reg[8] (\To_reg[8]_0 ),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 ({\loop_o[0]_17 ,\To_reg_n_0_[7] ,\To_reg_n_0_[6] ,\To_reg_n_0_[5] ,\To_reg_n_0_[4] ,\To_reg_n_0_[3] ,\To_reg_n_0_[2] ,\To_reg_n_0_[1] ,B[0]}),
        .p_0_in({\genblk1[0].imuu_n_0 ,\genblk1[0].imuu_n_1 ,\genblk1[0].imuu_n_2 ,\genblk1[0].imuu_n_3 ,\genblk1[0].imuu_n_4 ,\genblk1[0].imuu_n_5 ,\genblk1[0].imuu_n_6 ,\genblk1[0].imuu_n_7 ,\genblk1[0].imuu_n_8 ,\genblk1[0].imuu_n_9 ,\genblk1[0].imuu_n_10 ,\genblk1[0].imuu_n_11 ,\genblk1[0].imuu_n_12 ,\genblk1[0].imuu_n_13 ,\genblk1[0].imuu_n_14 ,\genblk1[0].imuu_n_15 ,\genblk1[0].imuu_n_16 ,\genblk1[0].imuu_n_17 ,\genblk1[0].imuu_n_18 ,\genblk1[0].imuu_n_19 ,\genblk1[0].imuu_n_20 ,\genblk1[0].imuu_n_21 ,\genblk1[0].imuu_n_22 ,\genblk1[0].imuu_n_23 ,\genblk1[0].imuu_n_24 ,\genblk1[0].imuu_n_25 ,\genblk1[0].imuu_n_26 ,\genblk1[0].imuu_n_27 ,\genblk1[0].imuu_n_28 ,\genblk1[0].imuu_n_29 ,\genblk1[0].imuu_n_30 ,\genblk1[0].imuu_n_31 ,\genblk1[0].imuu_n_32 }));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7
   (\To_reg[8]_0 ,
    B,
    \To_reg[55]_0 ,
    \T2H_reg_reg[1][21]_0 ,
    clk,
    \T2H_reg_reg[1][20]_0 ,
    \T2H_reg_reg[1][19]_0 ,
    \T2H_reg_reg[1][18]_0 ,
    \T2H_reg_reg[1][17]_0 ,
    \T2H_reg_reg[1][16]_0 ,
    \T2H_reg_reg[1][15]_0 ,
    \T2H_reg_reg[1][14]_0 ,
    \T2H_reg_reg[1][13]_0 ,
    \T2H_reg_reg[1][12]_0 ,
    \T2H_reg_reg[1][11]_0 ,
    \T2H_reg_reg[1][10]_0 ,
    \T2H_reg_reg[1][9]_0 ,
    \T2H_reg_reg[1][8]_0 ,
    P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    Q,
    D);
  output \To_reg[8]_0 ;
  output [8:0]B;
  output [46:0]\To_reg[55]_0 ;
  input \T2H_reg_reg[1][21]_0 ;
  input clk;
  input \T2H_reg_reg[1][20]_0 ;
  input \T2H_reg_reg[1][19]_0 ;
  input \T2H_reg_reg[1][18]_0 ;
  input \T2H_reg_reg[1][17]_0 ;
  input \T2H_reg_reg[1][16]_0 ;
  input \T2H_reg_reg[1][15]_0 ;
  input \T2H_reg_reg[1][14]_0 ;
  input \T2H_reg_reg[1][13]_0 ;
  input \T2H_reg_reg[1][12]_0 ;
  input \T2H_reg_reg[1][11]_0 ;
  input \T2H_reg_reg[1][10]_0 ;
  input \T2H_reg_reg[1][9]_0 ;
  input \T2H_reg_reg[1][8]_0 ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]\m_delay_reg[0]_0 ;
  input [22:0]Q;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [22:0]Q;
  wire \T2H_reg_reg[0][0]_srl3_n_0 ;
  wire \T2H_reg_reg[0][10]_srl2_n_0 ;
  wire \T2H_reg_reg[0][11]_srl2_n_0 ;
  wire \T2H_reg_reg[0][12]_srl2_n_0 ;
  wire \T2H_reg_reg[0][13]_srl2_n_0 ;
  wire \T2H_reg_reg[0][14]_srl2_n_0 ;
  wire \T2H_reg_reg[0][15]_srl2_n_0 ;
  wire \T2H_reg_reg[0][16]_srl2_n_0 ;
  wire \T2H_reg_reg[0][17]_srl2_n_0 ;
  wire \T2H_reg_reg[0][18]_srl2_n_0 ;
  wire \T2H_reg_reg[0][19]_srl2_n_0 ;
  wire \T2H_reg_reg[0][1]_srl3_n_0 ;
  wire \T2H_reg_reg[0][20]_srl2_n_0 ;
  wire \T2H_reg_reg[0][21]_srl2_n_0 ;
  wire \T2H_reg_reg[0][2]_srl3_n_0 ;
  wire \T2H_reg_reg[0][3]_srl3_n_0 ;
  wire \T2H_reg_reg[0][4]_srl3_n_0 ;
  wire \T2H_reg_reg[0][5]_srl3_n_0 ;
  wire \T2H_reg_reg[0][6]_srl3_n_0 ;
  wire \T2H_reg_reg[0][7]_srl3_n_0 ;
  wire \T2H_reg_reg[0][8]_srl2_n_0 ;
  wire \T2H_reg_reg[0][9]_srl2_n_0 ;
  wire [54:22]\T2H_reg_reg[0]_9 ;
  wire \T2H_reg_reg[1][10]_0 ;
  wire \T2H_reg_reg[1][11]_0 ;
  wire \T2H_reg_reg[1][12]_0 ;
  wire \T2H_reg_reg[1][13]_0 ;
  wire \T2H_reg_reg[1][14]_0 ;
  wire \T2H_reg_reg[1][15]_0 ;
  wire \T2H_reg_reg[1][16]_0 ;
  wire \T2H_reg_reg[1][17]_0 ;
  wire \T2H_reg_reg[1][18]_0 ;
  wire \T2H_reg_reg[1][19]_0 ;
  wire \T2H_reg_reg[1][20]_0 ;
  wire \T2H_reg_reg[1][21]_0 ;
  wire \T2H_reg_reg[1][8]_0 ;
  wire \T2H_reg_reg[1][9]_0 ;
  wire [54:0]\T2H_reg_reg[1]_1 ;
  wire \To[11]_i_2_n_0 ;
  wire \To[11]_i_3_n_0 ;
  wire \To[11]_i_4_n_0 ;
  wire \To[11]_i_5_n_0 ;
  wire \To[15]_i_2_n_0 ;
  wire \To[15]_i_3_n_0 ;
  wire \To[15]_i_4_n_0 ;
  wire \To[15]_i_5_n_0 ;
  wire \To[19]_i_2_n_0 ;
  wire \To[19]_i_3_n_0 ;
  wire \To[19]_i_4_n_0 ;
  wire \To[19]_i_5_n_0 ;
  wire \To[23]_i_2_n_0 ;
  wire \To[23]_i_3_n_0 ;
  wire \To[23]_i_4_n_0 ;
  wire \To[23]_i_5_n_0 ;
  wire \To[27]_i_2_n_0 ;
  wire \To[27]_i_3_n_0 ;
  wire \To[27]_i_4_n_0 ;
  wire \To[27]_i_5_n_0 ;
  wire \To[31]_i_2_n_0 ;
  wire \To[31]_i_3_n_0 ;
  wire \To[31]_i_4_n_0 ;
  wire \To[31]_i_5_n_0 ;
  wire \To[35]_i_2_n_0 ;
  wire \To[3]_i_2_n_0 ;
  wire \To[3]_i_3_n_0 ;
  wire \To[3]_i_4_n_0 ;
  wire \To[3]_i_5_n_0 ;
  wire \To[7]_i_2_n_0 ;
  wire \To[7]_i_3_n_0 ;
  wire \To[7]_i_4_n_0 ;
  wire \To[7]_i_5_n_0 ;
  wire \To_reg[11]_i_1_n_0 ;
  wire \To_reg[11]_i_1_n_1 ;
  wire \To_reg[11]_i_1_n_2 ;
  wire \To_reg[11]_i_1_n_3 ;
  wire \To_reg[11]_i_1_n_4 ;
  wire \To_reg[11]_i_1_n_5 ;
  wire \To_reg[11]_i_1_n_6 ;
  wire \To_reg[11]_i_1_n_7 ;
  wire \To_reg[15]_i_1_n_0 ;
  wire \To_reg[15]_i_1_n_1 ;
  wire \To_reg[15]_i_1_n_2 ;
  wire \To_reg[15]_i_1_n_3 ;
  wire \To_reg[15]_i_1_n_4 ;
  wire \To_reg[15]_i_1_n_5 ;
  wire \To_reg[15]_i_1_n_6 ;
  wire \To_reg[15]_i_1_n_7 ;
  wire \To_reg[19]_i_1_n_0 ;
  wire \To_reg[19]_i_1_n_1 ;
  wire \To_reg[19]_i_1_n_2 ;
  wire \To_reg[19]_i_1_n_3 ;
  wire \To_reg[19]_i_1_n_4 ;
  wire \To_reg[19]_i_1_n_5 ;
  wire \To_reg[19]_i_1_n_6 ;
  wire \To_reg[19]_i_1_n_7 ;
  wire \To_reg[23]_i_1_n_0 ;
  wire \To_reg[23]_i_1_n_1 ;
  wire \To_reg[23]_i_1_n_2 ;
  wire \To_reg[23]_i_1_n_3 ;
  wire \To_reg[23]_i_1_n_4 ;
  wire \To_reg[23]_i_1_n_5 ;
  wire \To_reg[23]_i_1_n_6 ;
  wire \To_reg[23]_i_1_n_7 ;
  wire \To_reg[27]_i_1_n_0 ;
  wire \To_reg[27]_i_1_n_1 ;
  wire \To_reg[27]_i_1_n_2 ;
  wire \To_reg[27]_i_1_n_3 ;
  wire \To_reg[27]_i_1_n_4 ;
  wire \To_reg[27]_i_1_n_5 ;
  wire \To_reg[27]_i_1_n_6 ;
  wire \To_reg[27]_i_1_n_7 ;
  wire \To_reg[31]_i_1_n_0 ;
  wire \To_reg[31]_i_1_n_1 ;
  wire \To_reg[31]_i_1_n_2 ;
  wire \To_reg[31]_i_1_n_3 ;
  wire \To_reg[31]_i_1_n_4 ;
  wire \To_reg[31]_i_1_n_5 ;
  wire \To_reg[31]_i_1_n_6 ;
  wire \To_reg[31]_i_1_n_7 ;
  wire \To_reg[35]_i_1_n_0 ;
  wire \To_reg[35]_i_1_n_1 ;
  wire \To_reg[35]_i_1_n_2 ;
  wire \To_reg[35]_i_1_n_3 ;
  wire \To_reg[35]_i_1_n_4 ;
  wire \To_reg[35]_i_1_n_5 ;
  wire \To_reg[35]_i_1_n_6 ;
  wire \To_reg[35]_i_1_n_7 ;
  wire \To_reg[39]_i_1_n_0 ;
  wire \To_reg[39]_i_1_n_1 ;
  wire \To_reg[39]_i_1_n_2 ;
  wire \To_reg[39]_i_1_n_3 ;
  wire \To_reg[39]_i_1_n_4 ;
  wire \To_reg[39]_i_1_n_5 ;
  wire \To_reg[39]_i_1_n_6 ;
  wire \To_reg[39]_i_1_n_7 ;
  wire \To_reg[3]_i_1_n_0 ;
  wire \To_reg[3]_i_1_n_1 ;
  wire \To_reg[3]_i_1_n_2 ;
  wire \To_reg[3]_i_1_n_3 ;
  wire \To_reg[3]_i_1_n_4 ;
  wire \To_reg[3]_i_1_n_5 ;
  wire \To_reg[3]_i_1_n_6 ;
  wire \To_reg[3]_i_1_n_7 ;
  wire \To_reg[43]_i_1_n_0 ;
  wire \To_reg[43]_i_1_n_1 ;
  wire \To_reg[43]_i_1_n_2 ;
  wire \To_reg[43]_i_1_n_3 ;
  wire \To_reg[43]_i_1_n_4 ;
  wire \To_reg[43]_i_1_n_5 ;
  wire \To_reg[43]_i_1_n_6 ;
  wire \To_reg[43]_i_1_n_7 ;
  wire \To_reg[47]_i_1_n_0 ;
  wire \To_reg[47]_i_1_n_1 ;
  wire \To_reg[47]_i_1_n_2 ;
  wire \To_reg[47]_i_1_n_3 ;
  wire \To_reg[47]_i_1_n_4 ;
  wire \To_reg[47]_i_1_n_5 ;
  wire \To_reg[47]_i_1_n_6 ;
  wire \To_reg[47]_i_1_n_7 ;
  wire \To_reg[51]_i_1_n_0 ;
  wire \To_reg[51]_i_1_n_1 ;
  wire \To_reg[51]_i_1_n_2 ;
  wire \To_reg[51]_i_1_n_3 ;
  wire \To_reg[51]_i_1_n_4 ;
  wire \To_reg[51]_i_1_n_5 ;
  wire \To_reg[51]_i_1_n_6 ;
  wire \To_reg[51]_i_1_n_7 ;
  wire [46:0]\To_reg[55]_0 ;
  wire \To_reg[55]_i_1_n_0 ;
  wire \To_reg[55]_i_1_n_2 ;
  wire \To_reg[55]_i_1_n_3 ;
  wire \To_reg[55]_i_1_n_5 ;
  wire \To_reg[55]_i_1_n_6 ;
  wire \To_reg[55]_i_1_n_7 ;
  wire \To_reg[7]_i_1_n_0 ;
  wire \To_reg[7]_i_1_n_1 ;
  wire \To_reg[7]_i_1_n_2 ;
  wire \To_reg[7]_i_1_n_3 ;
  wire \To_reg[7]_i_1_n_4 ;
  wire \To_reg[7]_i_1_n_5 ;
  wire \To_reg[7]_i_1_n_6 ;
  wire \To_reg[7]_i_1_n_7 ;
  wire \To_reg[8]_0 ;
  wire \To_reg_n_0_[1] ;
  wire \To_reg_n_0_[2] ;
  wire \To_reg_n_0_[3] ;
  wire \To_reg_n_0_[4] ;
  wire \To_reg_n_0_[5] ;
  wire \To_reg_n_0_[6] ;
  wire \To_reg_n_0_[7] ;
  wire clk;
  wire [8:8]\loop_o[0]_10 ;
  wire \m_delay_reg[0] ;
  wire [8:0]\m_delay_reg[0]_0 ;
  wire [32:0]\m_delay_reg[0]__0 ;
  wire [2:2]\NLW_To_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_To_reg[55]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[0]),
        .Q(\T2H_reg_reg[0][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][10]_0 ),
        .Q(\T2H_reg_reg[0][10]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][11]_0 ),
        .Q(\T2H_reg_reg[0][11]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][12]_0 ),
        .Q(\T2H_reg_reg[0][12]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][13]_0 ),
        .Q(\T2H_reg_reg[0][13]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][14]_0 ),
        .Q(\T2H_reg_reg[0][14]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][15]_0 ),
        .Q(\T2H_reg_reg[0][15]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][16]_0 ),
        .Q(\T2H_reg_reg[0][16]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][17]_0 ),
        .Q(\T2H_reg_reg[0][17]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][18]_0 ),
        .Q(\T2H_reg_reg[0][18]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][19]_0 ),
        .Q(\T2H_reg_reg[0][19]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[1]),
        .Q(\T2H_reg_reg[0][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][20]_0 ),
        .Q(\T2H_reg_reg[0][20]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][21]_0 ),
        .Q(\T2H_reg_reg[0][21]_srl2_n_0 ));
  FDRE \T2H_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\T2H_reg_reg[0]_9 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\T2H_reg_reg[0]_9 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\T2H_reg_reg[0]_9 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\T2H_reg_reg[0]_9 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\T2H_reg_reg[0]_9 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\T2H_reg_reg[0]_9 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\T2H_reg_reg[0]_9 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\T2H_reg_reg[0]_9 [29]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[2]),
        .Q(\T2H_reg_reg[0][2]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\T2H_reg_reg[0]_9 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\T2H_reg_reg[0]_9 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\T2H_reg_reg[0]_9 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\T2H_reg_reg[0]_9 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\T2H_reg_reg[0]_9 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\T2H_reg_reg[0]_9 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\T2H_reg_reg[0]_9 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\T2H_reg_reg[0]_9 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\T2H_reg_reg[0]_9 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\T2H_reg_reg[0]_9 [39]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[3]),
        .Q(\T2H_reg_reg[0][3]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\T2H_reg_reg[0]_9 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\T2H_reg_reg[0]_9 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\T2H_reg_reg[0]_9 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\T2H_reg_reg[0]_9 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\T2H_reg_reg[0]_9 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\T2H_reg_reg[0]_9 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\T2H_reg_reg[0]_9 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\T2H_reg_reg[0]_9 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\T2H_reg_reg[0]_9 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\T2H_reg_reg[0]_9 [49]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[4]),
        .Q(\T2H_reg_reg[0][4]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\T2H_reg_reg[0]_9 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\T2H_reg_reg[0]_9 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\T2H_reg_reg[0]_9 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\T2H_reg_reg[0]_9 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\T2H_reg_reg[0]_9 [54]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[5]),
        .Q(\T2H_reg_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[6]),
        .Q(\T2H_reg_reg[0][6]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[7]),
        .Q(\T2H_reg_reg[0][7]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][8]_0 ),
        .Q(\T2H_reg_reg[0][8]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][9]_0 ),
        .Q(\T2H_reg_reg[0][9]_srl2_n_0 ));
  FDRE \T2H_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][0]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][10]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][11]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][12]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][13]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][14]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][15]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][16]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][17]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][18]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][19]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][1]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][20]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][21]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [22]),
        .Q(\T2H_reg_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [23]),
        .Q(\T2H_reg_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [24]),
        .Q(\T2H_reg_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [25]),
        .Q(\T2H_reg_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [26]),
        .Q(\T2H_reg_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [27]),
        .Q(\T2H_reg_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [28]),
        .Q(\T2H_reg_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [29]),
        .Q(\T2H_reg_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][2]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [30]),
        .Q(\T2H_reg_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [31]),
        .Q(\T2H_reg_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [32]),
        .Q(\T2H_reg_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [33]),
        .Q(\T2H_reg_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [34]),
        .Q(\T2H_reg_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [35]),
        .Q(\T2H_reg_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [36]),
        .Q(\T2H_reg_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [37]),
        .Q(\T2H_reg_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [38]),
        .Q(\T2H_reg_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [39]),
        .Q(\T2H_reg_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][3]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [40]),
        .Q(\T2H_reg_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [41]),
        .Q(\T2H_reg_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [42]),
        .Q(\T2H_reg_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [43]),
        .Q(\T2H_reg_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [44]),
        .Q(\T2H_reg_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [45]),
        .Q(\T2H_reg_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [46]),
        .Q(\T2H_reg_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [47]),
        .Q(\T2H_reg_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [48]),
        .Q(\T2H_reg_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [49]),
        .Q(\T2H_reg_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][4]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [50]),
        .Q(\T2H_reg_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [51]),
        .Q(\T2H_reg_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [52]),
        .Q(\T2H_reg_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [53]),
        .Q(\T2H_reg_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_9 [54]),
        .Q(\T2H_reg_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][5]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][6]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][7]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][8]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][9]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_2 
       (.I0(\m_delay_reg[0]__0 [11]),
        .I1(\T2H_reg_reg[1]_1 [11]),
        .O(\To[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_3 
       (.I0(\m_delay_reg[0]__0 [10]),
        .I1(\T2H_reg_reg[1]_1 [10]),
        .O(\To[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_4 
       (.I0(\m_delay_reg[0]__0 [9]),
        .I1(\T2H_reg_reg[1]_1 [9]),
        .O(\To[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_5 
       (.I0(\m_delay_reg[0]__0 [8]),
        .I1(\T2H_reg_reg[1]_1 [8]),
        .O(\To[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_2 
       (.I0(\m_delay_reg[0]__0 [15]),
        .I1(\T2H_reg_reg[1]_1 [15]),
        .O(\To[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_3 
       (.I0(\m_delay_reg[0]__0 [14]),
        .I1(\T2H_reg_reg[1]_1 [14]),
        .O(\To[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_4 
       (.I0(\m_delay_reg[0]__0 [13]),
        .I1(\T2H_reg_reg[1]_1 [13]),
        .O(\To[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_5 
       (.I0(\m_delay_reg[0]__0 [12]),
        .I1(\T2H_reg_reg[1]_1 [12]),
        .O(\To[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_2 
       (.I0(\m_delay_reg[0]__0 [19]),
        .I1(\T2H_reg_reg[1]_1 [19]),
        .O(\To[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_3 
       (.I0(\m_delay_reg[0]__0 [18]),
        .I1(\T2H_reg_reg[1]_1 [18]),
        .O(\To[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_4 
       (.I0(\m_delay_reg[0]__0 [17]),
        .I1(\T2H_reg_reg[1]_1 [17]),
        .O(\To[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_5 
       (.I0(\m_delay_reg[0]__0 [16]),
        .I1(\T2H_reg_reg[1]_1 [16]),
        .O(\To[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_2 
       (.I0(\m_delay_reg[0]__0 [23]),
        .I1(\T2H_reg_reg[1]_1 [23]),
        .O(\To[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_3 
       (.I0(\m_delay_reg[0]__0 [22]),
        .I1(\T2H_reg_reg[1]_1 [22]),
        .O(\To[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_4 
       (.I0(\m_delay_reg[0]__0 [21]),
        .I1(\T2H_reg_reg[1]_1 [21]),
        .O(\To[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_5 
       (.I0(\m_delay_reg[0]__0 [20]),
        .I1(\T2H_reg_reg[1]_1 [20]),
        .O(\To[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_2 
       (.I0(\m_delay_reg[0]__0 [27]),
        .I1(\T2H_reg_reg[1]_1 [27]),
        .O(\To[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_3 
       (.I0(\m_delay_reg[0]__0 [26]),
        .I1(\T2H_reg_reg[1]_1 [26]),
        .O(\To[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_4 
       (.I0(\m_delay_reg[0]__0 [25]),
        .I1(\T2H_reg_reg[1]_1 [25]),
        .O(\To[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_5 
       (.I0(\m_delay_reg[0]__0 [24]),
        .I1(\T2H_reg_reg[1]_1 [24]),
        .O(\To[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_2 
       (.I0(\m_delay_reg[0]__0 [31]),
        .I1(\T2H_reg_reg[1]_1 [31]),
        .O(\To[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_3 
       (.I0(\m_delay_reg[0]__0 [30]),
        .I1(\T2H_reg_reg[1]_1 [30]),
        .O(\To[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_4 
       (.I0(\m_delay_reg[0]__0 [29]),
        .I1(\T2H_reg_reg[1]_1 [29]),
        .O(\To[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_5 
       (.I0(\m_delay_reg[0]__0 [28]),
        .I1(\T2H_reg_reg[1]_1 [28]),
        .O(\To[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[35]_i_2 
       (.I0(\m_delay_reg[0]__0 [32]),
        .I1(\T2H_reg_reg[1]_1 [32]),
        .O(\To[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_2 
       (.I0(\m_delay_reg[0]__0 [3]),
        .I1(\T2H_reg_reg[1]_1 [3]),
        .O(\To[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_3 
       (.I0(\m_delay_reg[0]__0 [2]),
        .I1(\T2H_reg_reg[1]_1 [2]),
        .O(\To[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_4 
       (.I0(\m_delay_reg[0]__0 [1]),
        .I1(\T2H_reg_reg[1]_1 [1]),
        .O(\To[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_5 
       (.I0(\m_delay_reg[0]__0 [0]),
        .I1(\T2H_reg_reg[1]_1 [0]),
        .O(\To[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_2 
       (.I0(\m_delay_reg[0]__0 [7]),
        .I1(\T2H_reg_reg[1]_1 [7]),
        .O(\To[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_3 
       (.I0(\m_delay_reg[0]__0 [6]),
        .I1(\T2H_reg_reg[1]_1 [6]),
        .O(\To[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_4 
       (.I0(\m_delay_reg[0]__0 [5]),
        .I1(\T2H_reg_reg[1]_1 [5]),
        .O(\To[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_5 
       (.I0(\m_delay_reg[0]__0 [4]),
        .I1(\T2H_reg_reg[1]_1 [4]),
        .O(\To[7]_i_5_n_0 ));
  FDRE \To_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_7 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \To_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \To_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [2]),
        .R(1'b0));
  CARRY4 \To_reg[11]_i_1 
       (.CI(\To_reg[7]_i_1_n_0 ),
        .CO({\To_reg[11]_i_1_n_0 ,\To_reg[11]_i_1_n_1 ,\To_reg[11]_i_1_n_2 ,\To_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [11:8]),
        .O({\To_reg[11]_i_1_n_4 ,\To_reg[11]_i_1_n_5 ,\To_reg[11]_i_1_n_6 ,\To_reg[11]_i_1_n_7 }),
        .S({\To[11]_i_2_n_0 ,\To[11]_i_3_n_0 ,\To[11]_i_4_n_0 ,\To[11]_i_5_n_0 }));
  FDRE \To_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \To_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \To_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \To_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [6]),
        .R(1'b0));
  CARRY4 \To_reg[15]_i_1 
       (.CI(\To_reg[11]_i_1_n_0 ),
        .CO({\To_reg[15]_i_1_n_0 ,\To_reg[15]_i_1_n_1 ,\To_reg[15]_i_1_n_2 ,\To_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [15:12]),
        .O({\To_reg[15]_i_1_n_4 ,\To_reg[15]_i_1_n_5 ,\To_reg[15]_i_1_n_6 ,\To_reg[15]_i_1_n_7 }),
        .S({\To[15]_i_2_n_0 ,\To[15]_i_3_n_0 ,\To[15]_i_4_n_0 ,\To[15]_i_5_n_0 }));
  FDRE \To_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [7]),
        .R(1'b0));
  FDRE \To_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \To_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \To_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [10]),
        .R(1'b0));
  CARRY4 \To_reg[19]_i_1 
       (.CI(\To_reg[15]_i_1_n_0 ),
        .CO({\To_reg[19]_i_1_n_0 ,\To_reg[19]_i_1_n_1 ,\To_reg[19]_i_1_n_2 ,\To_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [19:16]),
        .O({\To_reg[19]_i_1_n_4 ,\To_reg[19]_i_1_n_5 ,\To_reg[19]_i_1_n_6 ,\To_reg[19]_i_1_n_7 }),
        .S({\To[19]_i_2_n_0 ,\To[19]_i_3_n_0 ,\To[19]_i_4_n_0 ,\To[19]_i_5_n_0 }));
  FDRE \To_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_6 ),
        .Q(\To_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \To_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \To_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \To_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \To_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [14]),
        .R(1'b0));
  CARRY4 \To_reg[23]_i_1 
       (.CI(\To_reg[19]_i_1_n_0 ),
        .CO({\To_reg[23]_i_1_n_0 ,\To_reg[23]_i_1_n_1 ,\To_reg[23]_i_1_n_2 ,\To_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [23:20]),
        .O({\To_reg[23]_i_1_n_4 ,\To_reg[23]_i_1_n_5 ,\To_reg[23]_i_1_n_6 ,\To_reg[23]_i_1_n_7 }),
        .S({\To[23]_i_2_n_0 ,\To[23]_i_3_n_0 ,\To[23]_i_4_n_0 ,\To[23]_i_5_n_0 }));
  FDRE \To_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \To_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \To_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \To_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [18]),
        .R(1'b0));
  CARRY4 \To_reg[27]_i_1 
       (.CI(\To_reg[23]_i_1_n_0 ),
        .CO({\To_reg[27]_i_1_n_0 ,\To_reg[27]_i_1_n_1 ,\To_reg[27]_i_1_n_2 ,\To_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [27:24]),
        .O({\To_reg[27]_i_1_n_4 ,\To_reg[27]_i_1_n_5 ,\To_reg[27]_i_1_n_6 ,\To_reg[27]_i_1_n_7 }),
        .S({\To[27]_i_2_n_0 ,\To[27]_i_3_n_0 ,\To[27]_i_4_n_0 ,\To[27]_i_5_n_0 }));
  FDRE \To_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \To_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \To_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_5 ),
        .Q(\To_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \To_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \To_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [22]),
        .R(1'b0));
  CARRY4 \To_reg[31]_i_1 
       (.CI(\To_reg[27]_i_1_n_0 ),
        .CO({\To_reg[31]_i_1_n_0 ,\To_reg[31]_i_1_n_1 ,\To_reg[31]_i_1_n_2 ,\To_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [31:28]),
        .O({\To_reg[31]_i_1_n_4 ,\To_reg[31]_i_1_n_5 ,\To_reg[31]_i_1_n_6 ,\To_reg[31]_i_1_n_7 }),
        .S({\To[31]_i_2_n_0 ,\To[31]_i_3_n_0 ,\To[31]_i_4_n_0 ,\To[31]_i_5_n_0 }));
  FDRE \To_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \To_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \To_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \To_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [26]),
        .R(1'b0));
  CARRY4 \To_reg[35]_i_1 
       (.CI(\To_reg[31]_i_1_n_0 ),
        .CO({\To_reg[35]_i_1_n_0 ,\To_reg[35]_i_1_n_1 ,\To_reg[35]_i_1_n_2 ,\To_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_delay_reg[0]__0 [32]}),
        .O({\To_reg[35]_i_1_n_4 ,\To_reg[35]_i_1_n_5 ,\To_reg[35]_i_1_n_6 ,\To_reg[35]_i_1_n_7 }),
        .S({\T2H_reg_reg[1]_1 [35:33],\To[35]_i_2_n_0 }));
  FDRE \To_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \To_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \To_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \To_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [30]),
        .R(1'b0));
  CARRY4 \To_reg[39]_i_1 
       (.CI(\To_reg[35]_i_1_n_0 ),
        .CO({\To_reg[39]_i_1_n_0 ,\To_reg[39]_i_1_n_1 ,\To_reg[39]_i_1_n_2 ,\To_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[39]_i_1_n_4 ,\To_reg[39]_i_1_n_5 ,\To_reg[39]_i_1_n_6 ,\To_reg[39]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [39:36]));
  FDRE \To_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_4 ),
        .Q(\To_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \To_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\To_reg[3]_i_1_n_0 ,\To_reg[3]_i_1_n_1 ,\To_reg[3]_i_1_n_2 ,\To_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [3:0]),
        .O({\To_reg[3]_i_1_n_4 ,\To_reg[3]_i_1_n_5 ,\To_reg[3]_i_1_n_6 ,\To_reg[3]_i_1_n_7 }),
        .S({\To[3]_i_2_n_0 ,\To[3]_i_3_n_0 ,\To[3]_i_4_n_0 ,\To[3]_i_5_n_0 }));
  FDRE \To_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \To_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [32]),
        .R(1'b0));
  FDRE \To_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [33]),
        .R(1'b0));
  FDRE \To_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [34]),
        .R(1'b0));
  CARRY4 \To_reg[43]_i_1 
       (.CI(\To_reg[39]_i_1_n_0 ),
        .CO({\To_reg[43]_i_1_n_0 ,\To_reg[43]_i_1_n_1 ,\To_reg[43]_i_1_n_2 ,\To_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[43]_i_1_n_4 ,\To_reg[43]_i_1_n_5 ,\To_reg[43]_i_1_n_6 ,\To_reg[43]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [43:40]));
  FDRE \To_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [35]),
        .R(1'b0));
  FDRE \To_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [36]),
        .R(1'b0));
  FDRE \To_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [37]),
        .R(1'b0));
  FDRE \To_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [38]),
        .R(1'b0));
  CARRY4 \To_reg[47]_i_1 
       (.CI(\To_reg[43]_i_1_n_0 ),
        .CO({\To_reg[47]_i_1_n_0 ,\To_reg[47]_i_1_n_1 ,\To_reg[47]_i_1_n_2 ,\To_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[47]_i_1_n_4 ,\To_reg[47]_i_1_n_5 ,\To_reg[47]_i_1_n_6 ,\To_reg[47]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [47:44]));
  FDRE \To_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [39]),
        .R(1'b0));
  FDRE \To_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [40]),
        .R(1'b0));
  FDRE \To_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_7 ),
        .Q(\To_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \To_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [41]),
        .R(1'b0));
  FDRE \To_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_4 ),
        .Q(\To_reg[55]_0 [42]),
        .R(1'b0));
  CARRY4 \To_reg[51]_i_1 
       (.CI(\To_reg[47]_i_1_n_0 ),
        .CO({\To_reg[51]_i_1_n_0 ,\To_reg[51]_i_1_n_1 ,\To_reg[51]_i_1_n_2 ,\To_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[51]_i_1_n_4 ,\To_reg[51]_i_1_n_5 ,\To_reg[51]_i_1_n_6 ,\To_reg[51]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [51:48]));
  FDRE \To_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_7 ),
        .Q(\To_reg[55]_0 [43]),
        .R(1'b0));
  FDRE \To_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [44]),
        .R(1'b0));
  FDRE \To_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_5 ),
        .Q(\To_reg[55]_0 [45]),
        .R(1'b0));
  FDRE \To_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_0 ),
        .Q(\To_reg[55]_0 [46]),
        .R(1'b0));
  CARRY4 \To_reg[55]_i_1 
       (.CI(\To_reg[51]_i_1_n_0 ),
        .CO({\To_reg[55]_i_1_n_0 ,\NLW_To_reg[55]_i_1_CO_UNCONNECTED [2],\To_reg[55]_i_1_n_2 ,\To_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_To_reg[55]_i_1_O_UNCONNECTED [3],\To_reg[55]_i_1_n_5 ,\To_reg[55]_i_1_n_6 ,\To_reg[55]_i_1_n_7 }),
        .S({1'b1,\T2H_reg_reg[1]_1 [54:52]}));
  FDRE \To_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_6 ),
        .Q(\To_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \To_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_5 ),
        .Q(\To_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \To_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_4 ),
        .Q(\To_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \To_reg[7]_i_1 
       (.CI(\To_reg[3]_i_1_n_0 ),
        .CO({\To_reg[7]_i_1_n_0 ,\To_reg[7]_i_1_n_1 ,\To_reg[7]_i_1_n_2 ,\To_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [7:4]),
        .O({\To_reg[7]_i_1_n_4 ,\To_reg[7]_i_1_n_5 ,\To_reg[7]_i_1_n_6 ,\To_reg[7]_i_1_n_7 }),
        .S({\To[7]_i_2_n_0 ,\To[7]_i_3_n_0 ,\To[7]_i_4_n_0 ,\To[7]_i_5_n_0 }));
  FDRE \To_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_7 ),
        .Q(\loop_o[0]_10 ),
        .R(1'b0));
  FDRE \To_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_6 ),
        .Q(\To_reg[55]_0 [0]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14 \genblk1[0].imuu 
       (.B(B[8:1]),
        .Q(Q),
        .\To_reg[8] (\To_reg[8]_0 ),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]__0 ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_3 ({\loop_o[0]_10 ,\To_reg_n_0_[7] ,\To_reg_n_0_[6] ,\To_reg_n_0_[5] ,\To_reg_n_0_[4] ,\To_reg_n_0_[3] ,\To_reg_n_0_[2] ,\To_reg_n_0_[1] ,B[0]}));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_2 );
  output [39:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [46:0]\m_delay_reg[0]_2 ;

  wire [8:0]B;
  wire [39:0]P;
  wire [22:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [46:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_2 );
  output [39:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [46:0]\m_delay_reg[0]_2 ;

  wire [8:0]B;
  wire [39:0]P;
  wire [22:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [46:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_2 );
  output [31:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [38:0]\m_delay_reg[0]_2 ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [38:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_2 );
  output [31:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [38:0]\m_delay_reg[0]_2 ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [38:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2
   (P,
    S,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_8 ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0] ;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [0:0]\m_delay_reg[0]_6 ;
  input \m_delay_reg[0]_7 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [30:0]\m_delay_reg[0]_8 ;
  input [31:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire [3:0]S;
  wire clk;
  wire [31:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0] ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [0:0]\m_delay_reg[0]_6 ;
  wire \m_delay_reg[0]_7 ;
  wire [30:0]\m_delay_reg[0]_8 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .S(S),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ),
        .\m_delay_reg[0]_5 (\m_delay_reg[0]_4 ),
        .\m_delay_reg[0]_6 (\m_delay_reg[0]_5 ),
        .\m_delay_reg[0]_7 (\m_delay_reg[0]_6 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_7 ),
        .\m_delay_reg[0]_9 (\m_delay_reg[0]_8 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10
   (P,
    S,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    clk,
    B,
    Q,
    \m_delay_reg[0]_8 ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0] ;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [0:0]\m_delay_reg[0]_6 ;
  input \m_delay_reg[0]_7 ;
  input clk;
  input [8:0]B;
  input [22:0]Q;
  input [30:0]\m_delay_reg[0]_8 ;
  input [31:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [22:0]Q;
  wire [3:0]S;
  wire clk;
  wire [31:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0] ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [0:0]\m_delay_reg[0]_6 ;
  wire \m_delay_reg[0]_7 ;
  wire [30:0]\m_delay_reg[0]_8 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .S(S),
        .clk(clk),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ),
        .\m_delay_reg[0]_5 (\m_delay_reg[0]_4 ),
        .\m_delay_reg[0]_6 (\m_delay_reg[0]_5 ),
        .\m_delay_reg[0]_7 (\m_delay_reg[0]_6 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_7 ),
        .\m_delay_reg[0]_9 (\m_delay_reg[0]_8 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
