{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673393005424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673393005424 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUNE_DAT_FPGA EP4CGX50DF27C7 " "Selected device EP4CGX50DF27C7 for design \"DUNE_DAT_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673393005507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673393005544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673393005544 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1673393005587 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673393005808 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27C7 " "Device EP4CGX150DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7 " "Device EP4CGX150DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27C7 " "Device EP4CGX110DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673393006222 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673393006222 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AC7 " "Pin ~ALTERA_NCEO~ is reserved at location AC7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_NCEO~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673393006242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ D6 " "Pin ~ALTERA_DATA0~ is reserved at location D6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 24316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673393006242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ E6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location E6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 24318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673393006242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ D5 " "Pin ~ALTERA_NCSO~ is reserved at location D5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 24320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673393006242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 24322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673393006242 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673393006242 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673393006248 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1673393007185 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "16 " "Following 16 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CLK_DAQ_P CLK_DAQ_P(n) " "Pin \"CLK_DAQ_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CLK_DAQ_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLK_DAQ_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_DAQ_P" } { 0 "CLK_DAQ_P(n)" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLK_DAQ_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD1_CLK_64MHZ_SYS_P CD1_CLK_64MHZ_SYS_P(n) " "Pin \"CD1_CLK_64MHZ_SYS_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD1_CLK_64MHZ_SYS_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_CLK_64MHZ_SYS_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD1_CLK_64MHZ_SYS_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24324 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_CLK_64MHZ_SYS_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD2_CLK_64MHZ_SYS_P CD2_CLK_64MHZ_SYS_P(n) " "Pin \"CD2_CLK_64MHZ_SYS_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD2_CLK_64MHZ_SYS_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_CLK_64MHZ_SYS_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD2_CLK_64MHZ_SYS_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24326 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_CLK_64MHZ_SYS_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD1_FASTCOMMAND_IN_P CD1_FASTCOMMAND_IN_P(n) " "Pin \"CD1_FASTCOMMAND_IN_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD1_FASTCOMMAND_IN_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_FASTCOMMAND_IN_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD1_FASTCOMMAND_IN_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24328 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_FASTCOMMAND_IN_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD2_FASTCOMMAND_IN_P CD2_FASTCOMMAND_IN_P(n) " "Pin \"CD2_FASTCOMMAND_IN_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD2_FASTCOMMAND_IN_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_FASTCOMMAND_IN_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD2_FASTCOMMAND_IN_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24330 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_FASTCOMMAND_IN_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "I2C_LVDS_SDA_C2W_P I2C_LVDS_SDA_C2W_P(n) " "Pin \"I2C_LVDS_SDA_C2W_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"I2C_LVDS_SDA_C2W_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_LVDS_SDA_C2W_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_LVDS_SDA_C2W_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24332 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_LVDS_SDA_C2W_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD1_I2C_LVDS_SDA_W2C_P CD1_I2C_LVDS_SDA_W2C_P(n) " "Pin \"CD1_I2C_LVDS_SDA_W2C_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD1_I2C_LVDS_SDA_W2C_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_I2C_LVDS_SDA_W2C_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD1_I2C_LVDS_SDA_W2C_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24334 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_I2C_LVDS_SDA_W2C_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD2_I2C_LVDS_SDA_W2C_P CD2_I2C_LVDS_SDA_W2C_P(n) " "Pin \"CD2_I2C_LVDS_SDA_W2C_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD2_I2C_LVDS_SDA_W2C_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_I2C_LVDS_SDA_W2C_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD2_I2C_LVDS_SDA_W2C_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24336 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_I2C_LVDS_SDA_W2C_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD1_I2C_LVDS_SCL_P CD1_I2C_LVDS_SCL_P(n) " "Pin \"CD1_I2C_LVDS_SCL_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD1_I2C_LVDS_SCL_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_I2C_LVDS_SCL_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD1_I2C_LVDS_SCL_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24338 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_I2C_LVDS_SCL_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD2_I2C_LVDS_SCL_P CD2_I2C_LVDS_SCL_P(n) " "Pin \"CD2_I2C_LVDS_SCL_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD2_I2C_LVDS_SCL_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_I2C_LVDS_SCL_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD2_I2C_LVDS_SCL_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24340 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_I2C_LVDS_SCL_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CLK_64MHZ_SYS_P CLK_64MHZ_SYS_P(n) " "Pin \"CLK_64MHZ_SYS_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CLK_64MHZ_SYS_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLK_64MHZ_SYS_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_64MHZ_SYS_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24342 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLK_64MHZ_SYS_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FASTCOMMAND_IN_P FASTCOMMAND_IN_P(n) " "Pin \"FASTCOMMAND_IN_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FASTCOMMAND_IN_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FASTCOMMAND_IN_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FASTCOMMAND_IN_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24343 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FASTCOMMAND_IN_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD2_I2C_LVDS_SDA_C2W_P CD2_I2C_LVDS_SDA_C2W_P(n) " "Pin \"CD2_I2C_LVDS_SDA_C2W_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD2_I2C_LVDS_SDA_C2W_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_I2C_LVDS_SDA_C2W_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD2_I2C_LVDS_SDA_C2W_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24344 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD2_I2C_LVDS_SDA_C2W_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CD1_I2C_LVDS_SDA_C2W_P CD1_I2C_LVDS_SDA_C2W_P(n) " "Pin \"CD1_I2C_LVDS_SDA_C2W_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CD1_I2C_LVDS_SDA_C2W_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_I2C_LVDS_SDA_C2W_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CD1_I2C_LVDS_SDA_C2W_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24345 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CD1_I2C_LVDS_SDA_C2W_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "I2C_LVDS_SDA_W2C_P I2C_LVDS_SDA_W2C_P(n) " "Pin \"I2C_LVDS_SDA_W2C_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"I2C_LVDS_SDA_W2C_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_LVDS_SDA_W2C_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_LVDS_SDA_W2C_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24346 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_LVDS_SDA_W2C_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "I2C_LVDS_SCL_P I2C_LVDS_SCL_P(n) " "Pin \"I2C_LVDS_SCL_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"I2C_LVDS_SCL_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_LVDS_SCL_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_LVDS_SCL_P" } } } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24347 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_LVDS_SCL_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1673393007888 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1673393007888 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|pll1 DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 " "The input ports of the PLL DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|pll1 and the PLL DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INCLK_FREQ_MISMATCH" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|pll1 DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 " "Input clock frequency of PLL DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|pll1 differs from input clock frequency of PLL DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1" {  } { { "db/dat_pll2_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll2_altpll.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 82 -1 0 } }  } 0 176122 "Input clock frequency of PLL %1!s! differs from input clock frequency of PLL %2!s!" 0 0 "Design Software" 0 -1 1673393008115 ""}  } { { "db/dat_pll2_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll2_altpll.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 82 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1673393008115 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 25 16 0 0 " "Implementing clock multiplication of 25, clock division of 16, and phase shift of 0 degrees (0 ps) for DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673393008215 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 125 128 0 0 " "Implementing clock multiplication of 125, clock division of 128, and phase shift of 0 degrees (0 ps) for DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673393008215 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 25 32 0 0 " "Implementing clock multiplication of 25, clock division of 32, and phase shift of 0 degrees (0 ps) for DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673393008215 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 25 64 0 0 " "Implementing clock multiplication of 25, clock division of 64, and phase shift of 0 degrees (0 ps) for DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673393008215 ""}  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1673393008215 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dat_pll2_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll2_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673393008223 ""}  } { { "db/dat_pll2_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll2_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1673393008223 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673393008959 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673393008959 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673393008959 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1673393008959 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUNE_DAT_FPGA.sdc " "Synopsys Design Constraints File file not found: 'DUNE_DAT_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673393008994 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_64MHZ_SYS_P " "Node: CLK_64MHZ_SYS_P was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2CSLAVE:I2CSLAVE\|REG_ADDRESS\[7\] CLK_64MHZ_SYS_P " "Register I2CSLAVE:I2CSLAVE\|REG_ADDRESS\[7\] is being clocked by CLK_64MHZ_SYS_P" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009018 "|DUNE_DAT_FPGA|CLK_64MHZ_SYS_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[7\] " "Node: ADC_RO_OUT\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:7:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[7\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:7:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009018 "|DUNE_DAT_FPGA|ADC_RO_OUT[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[4\] " "Node: ADC_RO_OUT\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:4:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[4\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:4:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009018 "|DUNE_DAT_FPGA|ADC_RO_OUT[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[5\] " "Node: ADC_RO_OUT\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:5:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[5\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:5:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009018 "|DUNE_DAT_FPGA|ADC_RO_OUT[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[6\] " "Node: ADC_RO_OUT\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:6:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[6\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:6:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009018 "|DUNE_DAT_FPGA|ADC_RO_OUT[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[3\] " "Node: ADC_RO_OUT\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:3:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[3\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:3:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009019 "|DUNE_DAT_FPGA|ADC_RO_OUT[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[0\] " "Node: ADC_RO_OUT\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:0:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[0\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:0:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009019 "|DUNE_DAT_FPGA|ADC_RO_OUT[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[1\] " "Node: ADC_RO_OUT\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:1:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[1\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:1:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009019 "|DUNE_DAT_FPGA|ADC_RO_OUT[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_RO_OUT\[2\] " "Node: ADC_RO_OUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COLDADC_RO_CNT:\\gen_ro_cnt:2:ro_inst\|ro_cnt\[1\] ADC_RO_OUT\[2\] " "Register COLDADC_RO_CNT:\\gen_ro_cnt:2:ro_inst\|ro_cnt\[1\] is being clocked by ADC_RO_OUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673393009019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673393009019 "|DUNE_DAT_FPGA|ADC_RO_OUT[2]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673393009057 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1673393009057 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673393009072 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673393009072 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673393009072 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: DAT_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673393009072 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DAT_PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 16.000 " "Node: DAT_PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 16.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673393009072 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1673393009072 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1673393009073 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673393009073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673393009073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673393009073 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1673393009073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009809 ""}  } { { "db/dat_pll2_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll2_altpll.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009809 ""}  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_3) " "Automatically promoted node DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009809 ""}  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_3) " "Automatically promoted node DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009809 ""}  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_3) " "Automatically promoted node DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009810 ""}  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009810 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 9792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst:sys_rst_inst\|RST_OUT  " "Automatically promoted node sys_rst:sys_rst_inst\|RST_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[0\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[0\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[1\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[1\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[2\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[2\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[3\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[3\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[4\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[4\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[5\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[5\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[6\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[6\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[7\] " "Destination node DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[7\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 0 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC8411:\\gen_FE_DAC_TP:4:FE_DAC_TP_inst\|CLK_CNT\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:DAC_TP_inst\|CLK_CNT\[5\] " "Destination node DAC8411:DAC_TP_inst\|CLK_CNT\[5\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8411:DAC_TP_inst\|CLK_CNT\[7\] " "Destination node DAC8411:DAC_TP_inst\|CLK_CNT\[7\]" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 2400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1673393009810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673393009810 ""}  } { { "SRC/sys_rst.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/sys_rst.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 14731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 14757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 10705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673393009810 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 12589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673393009811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 22582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 22602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:dac_fe5\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 20737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673393009811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673393009811 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 0 { 0 ""} 0 21579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673393009811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673393010690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673393010704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673393010704 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673393010721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673393010750 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673393010776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673393010776 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673393010789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673393011076 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673393011090 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673393011090 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clk\[1\] MISC_U1_IO\[4\]~output " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"MISC_U1_IO\[4\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 286 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673393011299 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clk\[2\] MISC_U1_IO\[3\]~output " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"MISC_U1_IO\[3\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 286 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673393011301 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clk\[4\] DAC_ADC_P_SCK~output " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"DAC_ADC_P_SCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 271 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673393011301 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clk\[4\] DAC_ADC_N_SCK~output " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"DAC_ADC_N_SCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 268 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673393011301 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clk\[4\] FE_DAC_TP_SCK~output " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"FE_DAC_TP_SCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 177 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673393011302 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 clk\[4\] DAC_TP_SCK~output " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"DAC_TP_SCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 173 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673393011302 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_100MHz_OSC_P " "Node \"CLK_100MHz_OSC_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100MHz_OSC_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_100MHz_OSC_P(n) " "Node \"CLK_100MHz_OSC_P(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100MHz_OSC_P(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_125MHz_OSC_P " "Node \"CLK_125MHz_OSC_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_125MHz_OSC_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_125MHz_OSC_P(n) " "Node \"CLK_125MHz_OSC_P(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_125MHz_OSC_P(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MISC_U1_IO\[6\] " "Node \"MISC_U1_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISC_U1_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MISC_U1_IO\[7\] " "Node \"MISC_U1_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISC_U1_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SBND_CLK_P " "Node \"SBND_CLK_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SBND_CLK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SBND_CLK_P(n) " "Node \"SBND_CLK_P(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SBND_CLK_P(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673393012268 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1673393012268 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673393012268 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673393012285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673393013877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673393014710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673393014783 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673393017403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673393017403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673393018573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X35_Y34 X45_Y44 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44" {  } { { "loc" "" { Generic "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44"} { { 12 { 0 ""} 35 34 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673393022483 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673393022483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673393023146 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1673393023146 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673393023146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673393023148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673393023437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673393023516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673393024162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673393024166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673393025128 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673393026714 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1673393028320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/output_files/DUNE_DAT_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/output_files/DUNE_DAT_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673393028979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6861 " "Peak virtual memory: 6861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673393030921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 18:23:50 2023 " "Processing ended: Tue Jan 10 18:23:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673393030921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673393030921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673393030921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673393030921 ""}
