$date
	Sun Nov  7 20:14:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_mul_tb $end
$var wire 8 ! op [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % start $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 ( ld $end
$var wire 1 ) load $end
$var wire 1 % start $end
$var wire 1 * tc $end
$var wire 4 + t [3:0] $end
$var wire 9 , p [8:0] $end
$var wire 2 - out [1:0] $end
$var wire 8 . op [7:0] $end
$var wire 1 / en $end
$var wire 1 0 cy $end
$var wire 4 1 c [3:0] $end
$var wire 4 2 a1 [3:0] $end
$scope module ad $end
$var wire 4 3 a [3:0] $end
$var wire 4 4 b [3:0] $end
$var wire 4 5 sum [3:0] $end
$var wire 1 0 cy $end
$var wire 1 6 co3 $end
$var wire 1 7 co2 $end
$var wire 1 8 co1 $end
$scope module m1 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; cin $end
$var wire 1 8 co $end
$var wire 1 < t4 $end
$var wire 1 = t2 $end
$var wire 1 > t1 $end
$var wire 1 ? sum $end
$scope module X1 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 = co $end
$var wire 1 > sum $end
$upscope $end
$scope module X2 $end
$var wire 1 ; a $end
$var wire 1 > b $end
$var wire 1 < co $end
$var wire 1 ? sum $end
$upscope $end
$upscope $end
$scope module m2 $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 8 cin $end
$var wire 1 7 co $end
$var wire 1 B t4 $end
$var wire 1 C t2 $end
$var wire 1 D t1 $end
$var wire 1 E sum $end
$scope module X1 $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 C co $end
$var wire 1 D sum $end
$upscope $end
$scope module X2 $end
$var wire 1 8 a $end
$var wire 1 D b $end
$var wire 1 B co $end
$var wire 1 E sum $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 7 cin $end
$var wire 1 6 co $end
$var wire 1 H t4 $end
$var wire 1 I t2 $end
$var wire 1 J t1 $end
$var wire 1 K sum $end
$scope module X1 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 I co $end
$var wire 1 J sum $end
$upscope $end
$scope module X2 $end
$var wire 1 7 a $end
$var wire 1 J b $end
$var wire 1 H co $end
$var wire 1 K sum $end
$upscope $end
$upscope $end
$scope module m4 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 6 cin $end
$var wire 1 0 co $end
$var wire 1 N t4 $end
$var wire 1 O t2 $end
$var wire 1 P t1 $end
$var wire 1 Q sum $end
$scope module X1 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 O co $end
$var wire 1 P sum $end
$upscope $end
$scope module X2 $end
$var wire 1 6 a $end
$var wire 1 P b $end
$var wire 1 N co $end
$var wire 1 Q sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module cnt $end
$var wire 1 $ clk $end
$var wire 2 R data [1:0] $end
$var wire 2 S lmt [1:0] $end
$var wire 1 ) load $end
$var wire 1 / en $end
$var reg 2 T out [1:0] $end
$var reg 1 * tc $end
$upscope $end
$scope module pg1 $end
$var wire 1 $ clk $end
$var wire 1 U reset $end
$var wire 1 % start $end
$var wire 1 * tc $end
$var wire 1 V t2 $end
$var wire 1 W t1 $end
$var wire 1 / q $end
$scope module M1 $end
$var wire 1 X B $end
$var wire 1 % S $end
$var wire 1 / Y $end
$var wire 1 V A $end
$upscope $end
$scope module M2 $end
$var wire 1 / A $end
$var wire 1 Y B $end
$var wire 1 * S $end
$var wire 1 W Y $end
$upscope $end
$scope module d2 $end
$var wire 1 $ clk $end
$var wire 1 W d $end
$var wire 1 U reset $end
$var reg 1 V q $end
$upscope $end
$upscope $end
$scope module rg1 $end
$var wire 4 Z a [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 4 [ y [3:0] $end
$scope module d1 $end
$var wire 1 % ce $end
$var wire 1 $ clk $end
$var wire 1 \ d $end
$var reg 1 ] q $end
$upscope $end
$scope module d2 $end
$var wire 1 % ce $end
$var wire 1 $ clk $end
$var wire 1 ^ d $end
$var reg 1 _ q $end
$upscope $end
$scope module d3 $end
$var wire 1 % ce $end
$var wire 1 $ clk $end
$var wire 1 ` d $end
$var reg 1 a q $end
$upscope $end
$scope module d4 $end
$var wire 1 % ce $end
$var wire 1 $ clk $end
$var wire 1 b d $end
$var reg 1 c q $end
$upscope $end
$upscope $end
$scope module rg2 $end
$var wire 4 d b [3:0] $end
$var wire 4 e c [3:0] $end
$var wire 1 $ clk $end
$var wire 1 0 cy $end
$var wire 1 f en2 $end
$var wire 1 ( ld $end
$var wire 1 % start $end
$var wire 9 g p [8:0] $end
$scope module d1 $end
$var wire 1 ( ce $end
$var wire 1 $ clk $end
$var wire 1 h d $end
$var reg 1 i q $end
$upscope $end
$scope module d2 $end
$var wire 1 ( ce $end
$var wire 1 $ clk $end
$var wire 1 j d $end
$var reg 1 k q $end
$upscope $end
$scope module d3 $end
$var wire 1 ( ce $end
$var wire 1 $ clk $end
$var wire 1 l d $end
$var reg 1 m q $end
$upscope $end
$scope module d4 $end
$var wire 1 ( ce $end
$var wire 1 $ clk $end
$var wire 1 n d $end
$var reg 1 o q $end
$upscope $end
$scope module f1 $end
$var wire 1 ( ce $end
$var wire 1 $ clk $end
$var wire 1 0 d $end
$var reg 1 p q $end
$upscope $end
$scope module m5 $end
$var wire 1 q a $end
$var wire 1 r b $end
$var wire 1 $ clk $end
$var wire 1 f en $end
$var wire 1 % s $end
$var wire 1 s z $end
$var wire 1 t y $end
$scope module m1 $end
$var wire 1 q A $end
$var wire 1 r B $end
$var wire 1 % S $end
$var wire 1 t Y $end
$upscope $end
$scope module m2 $end
$var wire 1 f ce $end
$var wire 1 $ clk $end
$var wire 1 t d $end
$var reg 1 s q $end
$upscope $end
$upscope $end
$scope module m6 $end
$var wire 1 u a $end
$var wire 1 v b $end
$var wire 1 $ clk $end
$var wire 1 f en $end
$var wire 1 % s $end
$var wire 1 w z $end
$var wire 1 x y $end
$scope module m1 $end
$var wire 1 u A $end
$var wire 1 v B $end
$var wire 1 % S $end
$var wire 1 x Y $end
$upscope $end
$scope module m2 $end
$var wire 1 f ce $end
$var wire 1 $ clk $end
$var wire 1 x d $end
$var reg 1 w q $end
$upscope $end
$upscope $end
$scope module m7 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 $ clk $end
$var wire 1 f en $end
$var wire 1 % s $end
$var wire 1 { z $end
$var wire 1 | y $end
$scope module m1 $end
$var wire 1 y A $end
$var wire 1 z B $end
$var wire 1 % S $end
$var wire 1 | Y $end
$upscope $end
$scope module m2 $end
$var wire 1 f ce $end
$var wire 1 $ clk $end
$var wire 1 | d $end
$var reg 1 { q $end
$upscope $end
$upscope $end
$scope module m8 $end
$var wire 1 } a $end
$var wire 1 ~ b $end
$var wire 1 $ clk $end
$var wire 1 f en $end
$var wire 1 % s $end
$var wire 1 !" z $end
$var wire 1 "" y $end
$scope module m1 $end
$var wire 1 } A $end
$var wire 1 ~ B $end
$var wire 1 % S $end
$var wire 1 "" Y $end
$upscope $end
$scope module m2 $end
$var wire 1 f ce $end
$var wire 1 $ clk $end
$var wire 1 "" d $end
$var reg 1 !" q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
b0 g
0f
b0 e
b0 d
0c
0b
0a
0`
0_
0^
0]
0\
b0 [
b0 Z
0Y
1X
0W
0V
0U
b0 T
b10 S
b0 R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
b0 5
b0 4
b0 3
b0 2
b0 1
00
0/
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
b0 '
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#10000
1$
#20000
0$
#30000
1$
#40000
0$
#50000
1$
#60000
0$
#70000
1$
#80000
0$
#90000
1$
#100000
0$
#109500
1t
1x
1""
1W
1r
1v
1~
1\
1b
1)
1(
1/
1f
b1101 #
b1101 '
b1101 d
b1001 "
b1001 &
b1001 Z
1%
#110000
1h
1n
1Q
b1001 1
b1001 5
b1001 e
1?
1P
1>
1M
1:
b1001 +
b1001 4
1y
1u
b110 !
b110 .
1V
1!"
1w
b1101 ,
b1101 g
1s
1c
b1001 2
b1001 [
1]
1$
#120000
0$
#129500
0r
0v
0~
0\
0b
0)
0t
1|
0""
b0 #
b0 '
b0 d
b0 "
b0 &
b0 Z
0%
#130000
0h
0n
1j
0Q
0?
b100 1
b100 5
b100 e
1K
0P
0>
1J
0M
0:
1F
1t
0x
1""
b0 +
b0 4
b100 3
1q
0u
1}
b1001011 !
b1001011 .
1i
1o
0s
1{
b10010110 ,
b10010110 g
0!"
b1 -
b1 T
1$
#140000
0$
#150000
1h
1n
1Q
1?
1l
0j
1P
1>
1E
b1011 1
b1011 5
b1011 e
0K
1M
1:
1D
0J
b1001 +
b1001 4
0|
1x
0t
1@
0F
0y
1u
0q
b100101 !
b100101 .
b10 3
b10 -
b10 T
1!"
0w
1s
0o
1k
b1001011 ,
b1001011 g
0i
1$
#160000
0$
#170000
0n
1l
1j
0?
18
1E
b1110 1
b1110 5
b1110 e
1K
0>
1=
0D
1J
19
0@
1F
1t
0x
1|
0""
b101 3
1q
0u
1y
0}
b1011010 !
b1011010 .
0W
1)
1i
0k
1m
1o
0s
1w
b10110101 ,
b10110101 g
0{
b11 -
b11 T
1*
1$
#180000
0$
#190000
1j
06
0h
1n
1K
0H
0Q
1?
08
1l
07
0P
1>
0=
b111 1
b111 5
b111 e
1E
0B
0M
0:
1D
0f
b0 +
b0 4
1""
0|
1x
0t
1@
0(
0/
0W
0)
1}
0y
1u
0q
b1110101 !
b1110101 .
b111 3
0V
0*
b0 -
b0 T
0!"
1{
0w
1s
0o
b11101010 ,
b11101010 g
1k
1$
#200000
0$
#210000
1$
#220000
0$
#229500
