{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671701105059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671701105059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 11:25:04 2022 " "Processing started: Thu Dec 22 11:25:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671701105059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701105059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701105059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671701105385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671701105385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj-behaviour " "Found design unit 1: proj-behaviour" {  } { { "proj.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112179 ""} { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Found design unit 1: counter-behaviour" {  } { { "counter.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-behaviour " "Found design unit 1: converter-behaviour" {  } { { "converter.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/converter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementer-behaviour " "Found design unit 1: decrementer-behaviour" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementer " "Found entity 1: decrementer" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-behaviour " "Found design unit 1: incrementer-behaviour" {  } { { "incrementer.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/incrementer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/incrementer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-behaviour " "Found design unit 1: BCD-behaviour" {  } { { "BCD.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-behaviour " "Found design unit 1: MUX-behaviour" {  } { { "MUX.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/MUX.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmmaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmmaker-behavior " "Found design unit 1: alarmmaker-behavior" {  } { { "alarmmaker.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/alarmmaker.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarmmaker " "Found entity 1: alarmmaker" {  } { { "alarmmaker.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/alarmmaker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671701112226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:setting " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:setting\"" {  } { { "proj.vhd" "setting" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112280 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable incrementer.vhd(14) " "VHDL Process Statement warning at incrementer.vhd(14): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "incrementer.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/incrementer.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671701112280 "|proj|incrementer:setting"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counting " "Elaborating entity \"counter\" for hierarchy \"counter:counting\"" {  } { { "proj.vhd" "counting" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112280 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter counter.vhd(15) " "VHDL Process Statement warning at counter.vhd(15): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/counter.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 "|proj|counter:counting"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementer decrementer:timing " "Elaborating entity \"decrementer\" for hierarchy \"decrementer:timing\"" {  } { { "proj.vhd" "timing" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable dec.vhd(15) " "VHDL Process Statement warning at dec.vhd(15): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 "|proj|decrementer:timing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oldtimer dec.vhd(26) " "VHDL Process Statement warning at dec.vhd(26): signal \"oldtimer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 "|proj|decrementer:timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmmaker alarmmaker:df " "Elaborating entity \"alarmmaker\" for hierarchy \"alarmmaker:df\"" {  } { { "proj.vhd" "df" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:selecting " "Elaborating entity \"MUX\" for hierarchy \"MUX:selecting\"" {  } { { "proj.vhd" "selecting" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:displaying " "Elaborating entity \"BCD\" for hierarchy \"BCD:displaying\"" {  } { { "proj.vhd" "displaying" { Text "C:/Users/Youssef/Desktop/quart/proj.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter BCD:displaying\|converter:Dis1 " "Elaborating entity \"converter\" for hierarchy \"BCD:displaying\|converter:Dis1\"" {  } { { "bcd.vhd" "Dis1" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112289 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Mod0\"" {  } { { "bcd.vhd" "Mod0" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Mod2\"" {  } { { "bcd.vhd" "Mod2" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Div2\"" {  } { { "bcd.vhd" "Div2" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Div0\"" {  } { { "bcd.vhd" "Div0" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Mod1\"" {  } { { "bcd.vhd" "Mod1" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Mod4\"" {  } { { "bcd.vhd" "Mod4" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Div3\"" {  } { { "bcd.vhd" "Div3" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Div1\"" {  } { { "bcd.vhd" "Div1" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Mod6\"" {  } { { "bcd.vhd" "Mod6" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:displaying\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:displaying\|Div4\"" {  } { { "bcd.vhd" "Div4" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671701112461 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671701112461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:displaying\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD:displaying\|lpm_divide:Mod0\"" {  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:displaying\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD:displaying\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112492 ""}  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671701112492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_inl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_inl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_inl " "Found entity 1: lpm_divide_inl" {  } { { "db/lpm_divide_inl.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_divide_inl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/sign_div_unsign_hnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cle " "Found entity 1: alt_u_div_cle" {  } { { "db/alt_u_div_cle.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/alt_u_div_cle.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:displaying\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BCD:displaying\|lpm_divide:Mod2\"" {  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:displaying\|lpm_divide:Mod2 " "Instantiated megafunction \"BCD:displaying\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112641 ""}  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671701112641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:displaying\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD:displaying\|lpm_divide:Div2\"" {  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:displaying\|lpm_divide:Div2 " "Instantiated megafunction \"BCD:displaying\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112696 ""}  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671701112696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2ao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2ao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2ao " "Found entity 1: lpm_divide_2ao" {  } { { "db/lpm_divide_2ao.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_divide_2ao.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7ag " "Found entity 1: abs_divider_7ag" {  } { { "db/abs_divider_7ag.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/abs_divider_7ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2fe " "Found entity 1: alt_u_div_2fe" {  } { { "db/alt_u_div_2fe.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/alt_u_div_2fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:displaying\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD:displaying\|lpm_divide:Div0\"" {  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:displaying\|lpm_divide:Div0 " "Instantiated megafunction \"BCD:displaying\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112778 ""}  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671701112778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebo " "Found entity 1: lpm_divide_ebo" {  } { { "db/lpm_divide_ebo.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_divide_ebo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_abs_q99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Youssef/Desktop/quart/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671701112854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701112854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:displaying\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BCD:displaying\|lpm_divide:Div1\"" {  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701112869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:displaying\|lpm_divide:Div1 " "Instantiated megafunction \"BCD:displaying\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671701112869 ""}  } { { "bcd.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/bcd.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671701112869 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "54 " "Ignored 54 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "54 " "Ignored 54 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1671701113168 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1671701113168 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/counter.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671701113184 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671701113184 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[0\] decrementer:timing\|currenttimer\[0\]~_emulated decrementer:timing\|currenttimer\[0\]~1 " "Register \"decrementer:timing\|currenttimer\[0\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[0\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[0\]~1\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[1\] decrementer:timing\|currenttimer\[1\]~_emulated decrementer:timing\|currenttimer\[1\]~5 " "Register \"decrementer:timing\|currenttimer\[1\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[1\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[1\]~5\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[2\] decrementer:timing\|currenttimer\[2\]~_emulated decrementer:timing\|currenttimer\[2\]~9 " "Register \"decrementer:timing\|currenttimer\[2\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[2\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[2\]~9\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[3\] decrementer:timing\|currenttimer\[3\]~_emulated decrementer:timing\|currenttimer\[3\]~13 " "Register \"decrementer:timing\|currenttimer\[3\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[3\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[3\]~13\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[5\] decrementer:timing\|currenttimer\[5\]~_emulated decrementer:timing\|currenttimer\[5\]~17 " "Register \"decrementer:timing\|currenttimer\[5\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[5\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[5\]~17\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[4\] decrementer:timing\|currenttimer\[4\]~_emulated decrementer:timing\|currenttimer\[4\]~21 " "Register \"decrementer:timing\|currenttimer\[4\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[4\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[4\]~21\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[17\] decrementer:timing\|currenttimer\[17\]~_emulated decrementer:timing\|currenttimer\[17\]~25 " "Register \"decrementer:timing\|currenttimer\[17\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[17\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[17\]~25\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[16\] decrementer:timing\|currenttimer\[16\]~_emulated decrementer:timing\|currenttimer\[16\]~29 " "Register \"decrementer:timing\|currenttimer\[16\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[16\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[16\]~29\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[15\] decrementer:timing\|currenttimer\[15\]~_emulated decrementer:timing\|currenttimer\[15\]~33 " "Register \"decrementer:timing\|currenttimer\[15\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[15\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[15\]~33\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[14\] decrementer:timing\|currenttimer\[14\]~_emulated decrementer:timing\|currenttimer\[14\]~37 " "Register \"decrementer:timing\|currenttimer\[14\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[14\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[14\]~37\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[13\] decrementer:timing\|currenttimer\[13\]~_emulated decrementer:timing\|currenttimer\[13\]~41 " "Register \"decrementer:timing\|currenttimer\[13\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[13\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[13\]~41\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[12\] decrementer:timing\|currenttimer\[12\]~_emulated decrementer:timing\|currenttimer\[12\]~45 " "Register \"decrementer:timing\|currenttimer\[12\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[12\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[12\]~45\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[11\] decrementer:timing\|currenttimer\[11\]~_emulated decrementer:timing\|currenttimer\[11\]~49 " "Register \"decrementer:timing\|currenttimer\[11\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[11\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[11\]~49\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[10\] decrementer:timing\|currenttimer\[10\]~_emulated decrementer:timing\|currenttimer\[10\]~53 " "Register \"decrementer:timing\|currenttimer\[10\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[10\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[10\]~53\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[9\] decrementer:timing\|currenttimer\[9\]~_emulated decrementer:timing\|currenttimer\[9\]~57 " "Register \"decrementer:timing\|currenttimer\[9\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[9\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[9\]~57\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[8\] decrementer:timing\|currenttimer\[8\]~_emulated decrementer:timing\|currenttimer\[8\]~61 " "Register \"decrementer:timing\|currenttimer\[8\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[8\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[8\]~61\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[7\] decrementer:timing\|currenttimer\[7\]~_emulated decrementer:timing\|currenttimer\[7\]~65 " "Register \"decrementer:timing\|currenttimer\[7\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[7\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[7\]~65\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decrementer:timing\|currenttimer\[6\] decrementer:timing\|currenttimer\[6\]~_emulated decrementer:timing\|currenttimer\[6\]~69 " "Register \"decrementer:timing\|currenttimer\[6\]\" is converted into an equivalent circuit using register \"decrementer:timing\|currenttimer\[6\]~_emulated\" and latch \"decrementer:timing\|currenttimer\[6\]~69\"" {  } { { "dec.vhd" "" { Text "C:/Users/Youssef/Desktop/quart/dec.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671701113184 "|proj|decrementer:timing|currenttimer[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1671701113184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671701116370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671701117249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671701117249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2271 " "Implemented 2271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671701117328 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671701117328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2223 " "Implemented 2223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671701117328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671701117328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671701117344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 11:25:17 2022 " "Processing ended: Thu Dec 22 11:25:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671701117344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671701117344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671701117344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671701117344 ""}
