Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Oct 21 21:10:42 2023
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-11   Warning   DSP output not registered      603         
TIMING-18  Warning   Missing input or output delay  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (256)
6. checking no_output_delay (300)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (256)
--------------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (300)
---------------------------------
 There are 300 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.096        0.000                      0                54398        0.060        0.000                      0                54398        4.850        0.000                       0                  6257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.250}      10.500          95.238          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.096        0.000                      0                54398        0.060        0.000                      0                54398        4.850        0.000                       0                  6257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[6].output_unit/sum_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.175ns  (logic 5.951ns (58.487%)  route 4.224ns (41.513%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.732 - 10.500 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.360     4.738    L2GEN[8].output_unit/multgen[7].mult_unit/clk_IBUF_BUFG
    DSP48_X15Y65         DSP48E1                                      r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X15Y65         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.598 r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.653     8.251    L2GEN[6].output_unit/multgen[7].mult_unit/temp6_2[23]
    DSP48_X15Y64         DSP48E1 (Prop_dsp48e1_C[46]_P[9])
                                                      1.291     9.542 r  L2GEN[6].output_unit/multgen[7].mult_unit/temp6/P[9]
                         net (fo=1, routed)           0.519    10.061    L2GEN[6].output_unit/multgen[7].mult_unit_n_30
    SLICE_X162Y167       LUT2 (Prop_lut2_I1_O)        0.043    10.104 r  L2GEN[6].output_unit/sum_i[7]_i_93/O
                         net (fo=1, routed)           0.000    10.104    L2GEN[6].output_unit/sum_i[7]_i_93_n_0
    SLICE_X162Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.360 r  L2GEN[6].output_unit/sum_i_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.360    L2GEN[6].output_unit/sum_i_reg[7]_i_86_n_0
    SLICE_X162Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.511 r  L2GEN[6].output_unit/sum_i_reg[11]_i_86/O[3]
                         net (fo=1, routed)           1.082    11.593    L2GEN[6].output_unit/sum_i_reg[11]_i_86_n_4
    SLICE_X130Y173       LUT2 (Prop_lut2_I1_O)        0.120    11.713 r  L2GEN[6].output_unit/sum_i[11]_i_65/O
                         net (fo=1, routed)           0.000    11.713    L2GEN[6].output_unit/sum_i[11]_i_65_n_0
    SLICE_X130Y173       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.893 r  L2GEN[6].output_unit/sum_i_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.893    L2GEN[6].output_unit/sum_i_reg[11]_i_44_n_0
    SLICE_X130Y174       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.058 r  L2GEN[6].output_unit/sum_i_reg[15]_i_79/O[1]
                         net (fo=1, routed)           0.875    12.933    L2GEN[6].output_unit/sum_i_reg[15]_i_79_n_6
    SLICE_X105Y180       LUT2 (Prop_lut2_I1_O)        0.125    13.058 r  L2GEN[6].output_unit/sum_i[15]_i_44/O
                         net (fo=1, routed)           0.000    13.058    L2GEN[6].output_unit/sum_i[15]_i_44_n_0
    SLICE_X105Y180       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    13.340 r  L2GEN[6].output_unit/sum_i_reg[15]_i_14/O[2]
                         net (fo=3, routed)           0.711    14.051    L2GEN[6].output_unit/I89[10]
    SLICE_X87Y180        LUT6 (Prop_lut6_I2_O)        0.122    14.173 r  L2GEN[6].output_unit/sum_i[11]_i_2/O
                         net (fo=2, routed)           0.384    14.557    L2GEN[6].output_unit/sum_i[11]_i_2_n_0
    SLICE_X82Y180        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    14.747 r  L2GEN[6].output_unit/sum_i_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.747    L2GEN[6].output_unit/sum_i_reg[11]_i_1_n_0
    SLICE_X82Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.913 r  L2GEN[6].output_unit/sum_i_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.913    L2GEN[6].output_unit/sum_i_reg[15]_i_1_n_6
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.104    14.732    L2GEN[6].output_unit/clk_IBUF_BUFG
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[13]/C
                         clock pessimism              0.263    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X82Y181        FDRE (Setup_fdre_C_D)        0.049    15.009    L2GEN[6].output_unit/sum_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[3].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 5.967ns (59.519%)  route 4.058ns (40.481%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.881 - 10.500 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.654     5.032    L2GEN[3].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y46          DSP48E1                                      r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.892 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.645     8.537    L2GEN[3].output_unit/multgen[8].mult_unit/temp1__0[23]
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[9])
                                                      1.291     9.828 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp3/P[9]
                         net (fo=2, routed)           1.157    10.985    L2GEN[3].output_unit/multgen[8].mult_unit/P[1]
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.043    11.028 r  L2GEN[3].output_unit/multgen[8].mult_unit/sum_r_4__459_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.028    L2GEN[3].output_unit/multgen[8].mult_unit_n_32
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.284 r  L2GEN[3].output_unit/sum_r_4__459_carry/CO[3]
                         net (fo=1, routed)           0.000    11.284    L2GEN[3].output_unit/sum_r_4__459_carry_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.449 r  L2GEN[3].output_unit/sum_r_4__459_carry__0/O[1]
                         net (fo=2, routed)           0.433    11.882    L2GEN[3].output_unit/sum_r_4__459_carry__0_n_6
    SLICE_X66Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.335    12.217 r  L2GEN[3].output_unit/sum_r_4__551_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    L2GEN[3].output_unit/sum_r_4__551_carry__0_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.382 r  L2GEN[3].output_unit/sum_r_4__551_carry__1/O[1]
                         net (fo=2, routed)           0.594    12.976    L2GEN[3].output_unit/sum_r_4__551_carry__1_n_6
    SLICE_X78Y119        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.377    13.353 r  L2GEN[3].output_unit/sum_r_4__735_carry__1/O[3]
                         net (fo=4, routed)           0.811    14.164    L2GEN[3].output_unit/I101[11]
    SLICE_X106Y120       LUT5 (Prop_lut5_I3_O)        0.120    14.284 r  L2GEN[3].output_unit/sum_r_4__785_carry__2_i_2/O
                         net (fo=2, routed)           0.418    14.703    L2GEN[3].output_unit/sum_r_4__785_carry__2_i_2_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I0_O)        0.043    14.746 r  L2GEN[3].output_unit/sum_r_4__785_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.746    L2GEN[3].output_unit/sum_r_4__785_carry__2_i_6_n_0
    SLICE_X111Y120       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    15.058 r  L2GEN[3].output_unit/sum_r_4__785_carry__2/O[3]
                         net (fo=1, routed)           0.000    15.058    L2GEN[3].output_unit/sum_r_4__785_carry__2_n_4
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.253    14.881    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[15]/C
                         clock pessimism              0.265    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.049    15.160    L2GEN[3].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[6].output_unit/sum_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 5.934ns (58.418%)  route 4.224ns (41.582%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.732 - 10.500 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.360     4.738    L2GEN[8].output_unit/multgen[7].mult_unit/clk_IBUF_BUFG
    DSP48_X15Y65         DSP48E1                                      r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X15Y65         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.598 r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.653     8.251    L2GEN[6].output_unit/multgen[7].mult_unit/temp6_2[23]
    DSP48_X15Y64         DSP48E1 (Prop_dsp48e1_C[46]_P[9])
                                                      1.291     9.542 r  L2GEN[6].output_unit/multgen[7].mult_unit/temp6/P[9]
                         net (fo=1, routed)           0.519    10.061    L2GEN[6].output_unit/multgen[7].mult_unit_n_30
    SLICE_X162Y167       LUT2 (Prop_lut2_I1_O)        0.043    10.104 r  L2GEN[6].output_unit/sum_i[7]_i_93/O
                         net (fo=1, routed)           0.000    10.104    L2GEN[6].output_unit/sum_i[7]_i_93_n_0
    SLICE_X162Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.360 r  L2GEN[6].output_unit/sum_i_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.360    L2GEN[6].output_unit/sum_i_reg[7]_i_86_n_0
    SLICE_X162Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.511 r  L2GEN[6].output_unit/sum_i_reg[11]_i_86/O[3]
                         net (fo=1, routed)           1.082    11.593    L2GEN[6].output_unit/sum_i_reg[11]_i_86_n_4
    SLICE_X130Y173       LUT2 (Prop_lut2_I1_O)        0.120    11.713 r  L2GEN[6].output_unit/sum_i[11]_i_65/O
                         net (fo=1, routed)           0.000    11.713    L2GEN[6].output_unit/sum_i[11]_i_65_n_0
    SLICE_X130Y173       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.893 r  L2GEN[6].output_unit/sum_i_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.893    L2GEN[6].output_unit/sum_i_reg[11]_i_44_n_0
    SLICE_X130Y174       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.058 r  L2GEN[6].output_unit/sum_i_reg[15]_i_79/O[1]
                         net (fo=1, routed)           0.875    12.933    L2GEN[6].output_unit/sum_i_reg[15]_i_79_n_6
    SLICE_X105Y180       LUT2 (Prop_lut2_I1_O)        0.125    13.058 r  L2GEN[6].output_unit/sum_i[15]_i_44/O
                         net (fo=1, routed)           0.000    13.058    L2GEN[6].output_unit/sum_i[15]_i_44_n_0
    SLICE_X105Y180       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    13.340 r  L2GEN[6].output_unit/sum_i_reg[15]_i_14/O[2]
                         net (fo=3, routed)           0.711    14.051    L2GEN[6].output_unit/I89[10]
    SLICE_X87Y180        LUT6 (Prop_lut6_I2_O)        0.122    14.173 r  L2GEN[6].output_unit/sum_i[11]_i_2/O
                         net (fo=2, routed)           0.384    14.557    L2GEN[6].output_unit/sum_i[11]_i_2_n_0
    SLICE_X82Y180        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    14.747 r  L2GEN[6].output_unit/sum_i_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.747    L2GEN[6].output_unit/sum_i_reg[11]_i_1_n_0
    SLICE_X82Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.896 r  L2GEN[6].output_unit/sum_i_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.896    L2GEN[6].output_unit/sum_i_reg[15]_i_1_n_4
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.104    14.732    L2GEN[6].output_unit/clk_IBUF_BUFG
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[15]/C
                         clock pessimism              0.263    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X82Y181        FDRE (Setup_fdre_C_D)        0.049    15.009    L2GEN[6].output_unit/sum_i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[3].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 5.952ns (59.483%)  route 4.054ns (40.517%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.881 - 10.500 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.654     5.032    L2GEN[3].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y46          DSP48E1                                      r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.892 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.645     8.537    L2GEN[3].output_unit/multgen[8].mult_unit/temp1__0[23]
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[9])
                                                      1.291     9.828 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp3/P[9]
                         net (fo=2, routed)           1.157    10.985    L2GEN[3].output_unit/multgen[8].mult_unit/P[1]
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.043    11.028 r  L2GEN[3].output_unit/multgen[8].mult_unit/sum_r_4__459_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.028    L2GEN[3].output_unit/multgen[8].mult_unit_n_32
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.284 r  L2GEN[3].output_unit/sum_r_4__459_carry/CO[3]
                         net (fo=1, routed)           0.000    11.284    L2GEN[3].output_unit/sum_r_4__459_carry_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.449 r  L2GEN[3].output_unit/sum_r_4__459_carry__0/O[1]
                         net (fo=2, routed)           0.433    11.882    L2GEN[3].output_unit/sum_r_4__459_carry__0_n_6
    SLICE_X66Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.335    12.217 r  L2GEN[3].output_unit/sum_r_4__551_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    L2GEN[3].output_unit/sum_r_4__551_carry__0_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.382 r  L2GEN[3].output_unit/sum_r_4__551_carry__1/O[1]
                         net (fo=2, routed)           0.594    12.976    L2GEN[3].output_unit/sum_r_4__551_carry__1_n_6
    SLICE_X78Y119        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.347    13.323 r  L2GEN[3].output_unit/sum_r_4__735_carry__1/O[2]
                         net (fo=4, routed)           0.851    14.175    L2GEN[3].output_unit/I101[10]
    SLICE_X109Y119       LUT6 (Prop_lut6_I5_O)        0.127    14.302 r  L2GEN[3].output_unit/sum_r_4__785_carry__1_i_2/O
                         net (fo=2, routed)           0.374    14.675    L2GEN[3].output_unit/sum_r_4__785_carry__1_i_2_n_0
    SLICE_X111Y119       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.872 r  L2GEN[3].output_unit/sum_r_4__785_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.872    L2GEN[3].output_unit/sum_r_4__785_carry__1_n_0
    SLICE_X111Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.038 r  L2GEN[3].output_unit/sum_r_4__785_carry__2/O[1]
                         net (fo=1, routed)           0.000    15.038    L2GEN[3].output_unit/sum_r_4__785_carry__2_n_6
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.253    14.881    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[13]/C
                         clock pessimism              0.265    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.049    15.160    L2GEN[3].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[3].output_unit/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.995ns  (logic 5.937ns (59.397%)  route 4.058ns (40.603%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.881 - 10.500 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.654     5.032    L2GEN[3].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y46          DSP48E1                                      r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.892 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.645     8.537    L2GEN[3].output_unit/multgen[8].mult_unit/temp1__0[23]
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[9])
                                                      1.291     9.828 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp3/P[9]
                         net (fo=2, routed)           1.157    10.985    L2GEN[3].output_unit/multgen[8].mult_unit/P[1]
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.043    11.028 r  L2GEN[3].output_unit/multgen[8].mult_unit/sum_r_4__459_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.028    L2GEN[3].output_unit/multgen[8].mult_unit_n_32
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.284 r  L2GEN[3].output_unit/sum_r_4__459_carry/CO[3]
                         net (fo=1, routed)           0.000    11.284    L2GEN[3].output_unit/sum_r_4__459_carry_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.449 r  L2GEN[3].output_unit/sum_r_4__459_carry__0/O[1]
                         net (fo=2, routed)           0.433    11.882    L2GEN[3].output_unit/sum_r_4__459_carry__0_n_6
    SLICE_X66Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.335    12.217 r  L2GEN[3].output_unit/sum_r_4__551_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    L2GEN[3].output_unit/sum_r_4__551_carry__0_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.382 r  L2GEN[3].output_unit/sum_r_4__551_carry__1/O[1]
                         net (fo=2, routed)           0.594    12.976    L2GEN[3].output_unit/sum_r_4__551_carry__1_n_6
    SLICE_X78Y119        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.377    13.353 r  L2GEN[3].output_unit/sum_r_4__735_carry__1/O[3]
                         net (fo=4, routed)           0.811    14.164    L2GEN[3].output_unit/I101[11]
    SLICE_X106Y120       LUT5 (Prop_lut5_I3_O)        0.120    14.284 r  L2GEN[3].output_unit/sum_r_4__785_carry__2_i_2/O
                         net (fo=2, routed)           0.418    14.703    L2GEN[3].output_unit/sum_r_4__785_carry__2_i_2_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I0_O)        0.043    14.746 r  L2GEN[3].output_unit/sum_r_4__785_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.746    L2GEN[3].output_unit/sum_r_4__785_carry__2_i_6_n_0
    SLICE_X111Y120       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.028 r  L2GEN[3].output_unit/sum_r_4__785_carry__2/O[2]
                         net (fo=1, routed)           0.000    15.028    L2GEN[3].output_unit/sum_r_4__785_carry__2_n_5
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.253    14.881    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[14]/C
                         clock pessimism              0.265    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.049    15.160    L2GEN[3].output_unit/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[6].output_unit/sum_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 5.896ns (58.262%)  route 4.224ns (41.738%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.732 - 10.500 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.360     4.738    L2GEN[8].output_unit/multgen[7].mult_unit/clk_IBUF_BUFG
    DSP48_X15Y65         DSP48E1                                      r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X15Y65         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.598 r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.653     8.251    L2GEN[6].output_unit/multgen[7].mult_unit/temp6_2[23]
    DSP48_X15Y64         DSP48E1 (Prop_dsp48e1_C[46]_P[9])
                                                      1.291     9.542 r  L2GEN[6].output_unit/multgen[7].mult_unit/temp6/P[9]
                         net (fo=1, routed)           0.519    10.061    L2GEN[6].output_unit/multgen[7].mult_unit_n_30
    SLICE_X162Y167       LUT2 (Prop_lut2_I1_O)        0.043    10.104 r  L2GEN[6].output_unit/sum_i[7]_i_93/O
                         net (fo=1, routed)           0.000    10.104    L2GEN[6].output_unit/sum_i[7]_i_93_n_0
    SLICE_X162Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.360 r  L2GEN[6].output_unit/sum_i_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.360    L2GEN[6].output_unit/sum_i_reg[7]_i_86_n_0
    SLICE_X162Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.511 r  L2GEN[6].output_unit/sum_i_reg[11]_i_86/O[3]
                         net (fo=1, routed)           1.082    11.593    L2GEN[6].output_unit/sum_i_reg[11]_i_86_n_4
    SLICE_X130Y173       LUT2 (Prop_lut2_I1_O)        0.120    11.713 r  L2GEN[6].output_unit/sum_i[11]_i_65/O
                         net (fo=1, routed)           0.000    11.713    L2GEN[6].output_unit/sum_i[11]_i_65_n_0
    SLICE_X130Y173       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.893 r  L2GEN[6].output_unit/sum_i_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.893    L2GEN[6].output_unit/sum_i_reg[11]_i_44_n_0
    SLICE_X130Y174       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.058 r  L2GEN[6].output_unit/sum_i_reg[15]_i_79/O[1]
                         net (fo=1, routed)           0.875    12.933    L2GEN[6].output_unit/sum_i_reg[15]_i_79_n_6
    SLICE_X105Y180       LUT2 (Prop_lut2_I1_O)        0.125    13.058 r  L2GEN[6].output_unit/sum_i[15]_i_44/O
                         net (fo=1, routed)           0.000    13.058    L2GEN[6].output_unit/sum_i[15]_i_44_n_0
    SLICE_X105Y180       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    13.340 r  L2GEN[6].output_unit/sum_i_reg[15]_i_14/O[2]
                         net (fo=3, routed)           0.711    14.051    L2GEN[6].output_unit/I89[10]
    SLICE_X87Y180        LUT6 (Prop_lut6_I2_O)        0.122    14.173 r  L2GEN[6].output_unit/sum_i[11]_i_2/O
                         net (fo=2, routed)           0.384    14.557    L2GEN[6].output_unit/sum_i[11]_i_2_n_0
    SLICE_X82Y180        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    14.747 r  L2GEN[6].output_unit/sum_i_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.747    L2GEN[6].output_unit/sum_i_reg[11]_i_1_n_0
    SLICE_X82Y181        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.858 r  L2GEN[6].output_unit/sum_i_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.858    L2GEN[6].output_unit/sum_i_reg[15]_i_1_n_7
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.104    14.732    L2GEN[6].output_unit/clk_IBUF_BUFG
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[12]/C
                         clock pessimism              0.263    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X82Y181        FDRE (Setup_fdre_C_D)        0.049    15.009    L2GEN[6].output_unit/sum_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[6].output_unit/sum_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 5.896ns (58.262%)  route 4.224ns (41.738%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.732 - 10.500 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.360     4.738    L2GEN[8].output_unit/multgen[7].mult_unit/clk_IBUF_BUFG
    DSP48_X15Y65         DSP48E1                                      r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X15Y65         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.598 r  L2GEN[8].output_unit/multgen[7].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.653     8.251    L2GEN[6].output_unit/multgen[7].mult_unit/temp6_2[23]
    DSP48_X15Y64         DSP48E1 (Prop_dsp48e1_C[46]_P[9])
                                                      1.291     9.542 r  L2GEN[6].output_unit/multgen[7].mult_unit/temp6/P[9]
                         net (fo=1, routed)           0.519    10.061    L2GEN[6].output_unit/multgen[7].mult_unit_n_30
    SLICE_X162Y167       LUT2 (Prop_lut2_I1_O)        0.043    10.104 r  L2GEN[6].output_unit/sum_i[7]_i_93/O
                         net (fo=1, routed)           0.000    10.104    L2GEN[6].output_unit/sum_i[7]_i_93_n_0
    SLICE_X162Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.360 r  L2GEN[6].output_unit/sum_i_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.360    L2GEN[6].output_unit/sum_i_reg[7]_i_86_n_0
    SLICE_X162Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.511 r  L2GEN[6].output_unit/sum_i_reg[11]_i_86/O[3]
                         net (fo=1, routed)           1.082    11.593    L2GEN[6].output_unit/sum_i_reg[11]_i_86_n_4
    SLICE_X130Y173       LUT2 (Prop_lut2_I1_O)        0.120    11.713 r  L2GEN[6].output_unit/sum_i[11]_i_65/O
                         net (fo=1, routed)           0.000    11.713    L2GEN[6].output_unit/sum_i[11]_i_65_n_0
    SLICE_X130Y173       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.893 r  L2GEN[6].output_unit/sum_i_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.893    L2GEN[6].output_unit/sum_i_reg[11]_i_44_n_0
    SLICE_X130Y174       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.058 r  L2GEN[6].output_unit/sum_i_reg[15]_i_79/O[1]
                         net (fo=1, routed)           0.875    12.933    L2GEN[6].output_unit/sum_i_reg[15]_i_79_n_6
    SLICE_X105Y180       LUT2 (Prop_lut2_I1_O)        0.125    13.058 r  L2GEN[6].output_unit/sum_i[15]_i_44/O
                         net (fo=1, routed)           0.000    13.058    L2GEN[6].output_unit/sum_i[15]_i_44_n_0
    SLICE_X105Y180       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    13.340 r  L2GEN[6].output_unit/sum_i_reg[15]_i_14/O[2]
                         net (fo=3, routed)           0.711    14.051    L2GEN[6].output_unit/I89[10]
    SLICE_X87Y180        LUT6 (Prop_lut6_I2_O)        0.122    14.173 r  L2GEN[6].output_unit/sum_i[11]_i_2/O
                         net (fo=2, routed)           0.384    14.557    L2GEN[6].output_unit/sum_i[11]_i_2_n_0
    SLICE_X82Y180        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    14.747 r  L2GEN[6].output_unit/sum_i_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.747    L2GEN[6].output_unit/sum_i_reg[11]_i_1_n_0
    SLICE_X82Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    14.858 r  L2GEN[6].output_unit/sum_i_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.858    L2GEN[6].output_unit/sum_i_reg[15]_i_1_n_5
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.104    14.732    L2GEN[6].output_unit/clk_IBUF_BUFG
    SLICE_X82Y181        FDRE                                         r  L2GEN[6].output_unit/sum_i_reg[14]/C
                         clock pessimism              0.263    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X82Y181        FDRE (Setup_fdre_C_D)        0.049    15.009    L2GEN[6].output_unit/sum_i_reg[14]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[14].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[7].output_unit/sum_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 5.963ns (59.257%)  route 4.100ns (40.743%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.728 - 10.500 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.494     4.872    L2GEN[7].output_unit/multgen[14].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y74          DSP48E1                                      r  L2GEN[7].output_unit/multgen[14].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.732 r  L2GEN[7].output_unit/multgen[14].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.633     8.365    L2GEN[7].output_unit/multgen[14].mult_unit/temp4_n_82
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_C[44]_P[8])
                                                      1.291     9.656 r  L2GEN[7].output_unit/multgen[14].mult_unit/temp6/P[8]
                         net (fo=2, routed)           0.691    10.347    L2GEN[7].output_unit/multgen[14].mult_unit/temp6_0[0]
    SLICE_X41Y187        LUT2 (Prop_lut2_I0_O)        0.043    10.390 r  L2GEN[7].output_unit/multgen[14].mult_unit/sum_i_4__643_carry_i_4__6/O
                         net (fo=1, routed)           0.000    10.390    L2GEN[7].output_unit/multgen[14].mult_unit_n_49
    SLICE_X41Y187        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.649 r  L2GEN[7].output_unit/sum_i_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    L2GEN[7].output_unit/sum_i_4__643_carry_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.760 r  L2GEN[7].output_unit/sum_i_4__643_carry__0/O[2]
                         net (fo=1, routed)           1.068    11.828    L2GEN[7].output_unit/sum_i_4__643_carry__0_n_5
    SLICE_X63Y187        LUT2 (Prop_lut2_I1_O)        0.122    11.950 r  L2GEN[7].output_unit/sum_i_4__689_carry__0_i_2__6/O
                         net (fo=1, routed)           0.000    11.950    L2GEN[7].output_unit/sum_i_4__689_carry__0_i_2__6_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.145 r  L2GEN[7].output_unit/sum_i_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.145    L2GEN[7].output_unit/sum_i_4__689_carry__0_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.311 r  L2GEN[7].output_unit/sum_i_4__689_carry__1/O[1]
                         net (fo=1, routed)           0.644    12.955    L2GEN[7].output_unit/sum_i_4__689_carry__1_n_6
    SLICE_X74Y184        LUT2 (Prop_lut2_I1_O)        0.123    13.078 r  L2GEN[7].output_unit/sum_i_4__735_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000    13.078    L2GEN[7].output_unit/sum_i_4__735_carry__1_i_3__6_n_0
    SLICE_X74Y184        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    13.356 r  L2GEN[7].output_unit/sum_i_4__735_carry__1/O[2]
                         net (fo=5, routed)           0.718    14.074    L2GEN[7].output_unit/I81[10]
    SLICE_X99Y184        LUT5 (Prop_lut5_I1_O)        0.127    14.201 r  L2GEN[7].output_unit/sum_i_4__785_carry__1_i_1__2/O
                         net (fo=2, routed)           0.346    14.547    L2GEN[7].output_unit/sum_i_4__785_carry__1_i_1__2_n_0
    SLICE_X100Y183       LUT5 (Prop_lut5_I0_O)        0.043    14.590 r  L2GEN[7].output_unit/sum_i_4__785_carry__1_i_5__2/O
                         net (fo=1, routed)           0.000    14.590    L2GEN[7].output_unit/sum_i_4__785_carry__1_i_5__2_n_0
    SLICE_X100Y183       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.770 r  L2GEN[7].output_unit/sum_i_4__785_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.770    L2GEN[7].output_unit/sum_i_4__785_carry__1_n_0
    SLICE_X100Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.935 r  L2GEN[7].output_unit/sum_i_4__785_carry__2/O[1]
                         net (fo=1, routed)           0.000    14.935    L2GEN[7].output_unit/sum_i_4__785_carry__2_n_6
    SLICE_X100Y184       FDRE                                         r  L2GEN[7].output_unit/sum_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.100    14.728    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X100Y184       FDRE                                         r  L2GEN[7].output_unit/sum_i_reg[13]/C
                         clock pessimism              0.336    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X100Y184       FDRE (Setup_fdre_C_D)        0.076    15.105    L2GEN[7].output_unit/sum_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[3].output_unit/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 5.897ns (59.259%)  route 4.054ns (40.741%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.881 - 10.500 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.654     5.032    L2GEN[3].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y46          DSP48E1                                      r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.892 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.645     8.537    L2GEN[3].output_unit/multgen[8].mult_unit/temp1__0[23]
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[9])
                                                      1.291     9.828 r  L2GEN[3].output_unit/multgen[8].mult_unit/temp3/P[9]
                         net (fo=2, routed)           1.157    10.985    L2GEN[3].output_unit/multgen[8].mult_unit/P[1]
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.043    11.028 r  L2GEN[3].output_unit/multgen[8].mult_unit/sum_r_4__459_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.028    L2GEN[3].output_unit/multgen[8].mult_unit_n_32
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.284 r  L2GEN[3].output_unit/sum_r_4__459_carry/CO[3]
                         net (fo=1, routed)           0.000    11.284    L2GEN[3].output_unit/sum_r_4__459_carry_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.449 r  L2GEN[3].output_unit/sum_r_4__459_carry__0/O[1]
                         net (fo=2, routed)           0.433    11.882    L2GEN[3].output_unit/sum_r_4__459_carry__0_n_6
    SLICE_X66Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.335    12.217 r  L2GEN[3].output_unit/sum_r_4__551_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    L2GEN[3].output_unit/sum_r_4__551_carry__0_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.382 r  L2GEN[3].output_unit/sum_r_4__551_carry__1/O[1]
                         net (fo=2, routed)           0.594    12.976    L2GEN[3].output_unit/sum_r_4__551_carry__1_n_6
    SLICE_X78Y119        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.347    13.323 r  L2GEN[3].output_unit/sum_r_4__735_carry__1/O[2]
                         net (fo=4, routed)           0.851    14.175    L2GEN[3].output_unit/I101[10]
    SLICE_X109Y119       LUT6 (Prop_lut6_I5_O)        0.127    14.302 r  L2GEN[3].output_unit/sum_r_4__785_carry__1_i_2/O
                         net (fo=2, routed)           0.374    14.675    L2GEN[3].output_unit/sum_r_4__785_carry__1_i_2_n_0
    SLICE_X111Y119       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.872 r  L2GEN[3].output_unit/sum_r_4__785_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.872    L2GEN[3].output_unit/sum_r_4__785_carry__1_n_0
    SLICE_X111Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.983 r  L2GEN[3].output_unit/sum_r_4__785_carry__2/O[0]
                         net (fo=1, routed)           0.000    14.983    L2GEN[3].output_unit/sum_r_4__785_carry__2_n_7
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.253    14.881    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X111Y120       FDRE                                         r  L2GEN[3].output_unit/sum_reg[12]/C
                         clock pessimism              0.265    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.049    15.160    L2GEN[3].output_unit/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[14].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            L2GEN[7].output_unit/sum_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 5.949ns (59.200%)  route 4.100ns (40.800%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.728 - 10.500 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.494     4.872    L2GEN[7].output_unit/multgen[14].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y74          DSP48E1                                      r  L2GEN[7].output_unit/multgen[14].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.732 r  L2GEN[7].output_unit/multgen[14].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.633     8.365    L2GEN[7].output_unit/multgen[14].mult_unit/temp4_n_82
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_C[44]_P[8])
                                                      1.291     9.656 r  L2GEN[7].output_unit/multgen[14].mult_unit/temp6/P[8]
                         net (fo=2, routed)           0.691    10.347    L2GEN[7].output_unit/multgen[14].mult_unit/temp6_0[0]
    SLICE_X41Y187        LUT2 (Prop_lut2_I0_O)        0.043    10.390 r  L2GEN[7].output_unit/multgen[14].mult_unit/sum_i_4__643_carry_i_4__6/O
                         net (fo=1, routed)           0.000    10.390    L2GEN[7].output_unit/multgen[14].mult_unit_n_49
    SLICE_X41Y187        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.649 r  L2GEN[7].output_unit/sum_i_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    L2GEN[7].output_unit/sum_i_4__643_carry_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.760 r  L2GEN[7].output_unit/sum_i_4__643_carry__0/O[2]
                         net (fo=1, routed)           1.068    11.828    L2GEN[7].output_unit/sum_i_4__643_carry__0_n_5
    SLICE_X63Y187        LUT2 (Prop_lut2_I1_O)        0.122    11.950 r  L2GEN[7].output_unit/sum_i_4__689_carry__0_i_2__6/O
                         net (fo=1, routed)           0.000    11.950    L2GEN[7].output_unit/sum_i_4__689_carry__0_i_2__6_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.145 r  L2GEN[7].output_unit/sum_i_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.145    L2GEN[7].output_unit/sum_i_4__689_carry__0_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.311 r  L2GEN[7].output_unit/sum_i_4__689_carry__1/O[1]
                         net (fo=1, routed)           0.644    12.955    L2GEN[7].output_unit/sum_i_4__689_carry__1_n_6
    SLICE_X74Y184        LUT2 (Prop_lut2_I1_O)        0.123    13.078 r  L2GEN[7].output_unit/sum_i_4__735_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000    13.078    L2GEN[7].output_unit/sum_i_4__735_carry__1_i_3__6_n_0
    SLICE_X74Y184        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    13.356 r  L2GEN[7].output_unit/sum_i_4__735_carry__1/O[2]
                         net (fo=5, routed)           0.718    14.074    L2GEN[7].output_unit/I81[10]
    SLICE_X99Y184        LUT5 (Prop_lut5_I1_O)        0.127    14.201 r  L2GEN[7].output_unit/sum_i_4__785_carry__1_i_1__2/O
                         net (fo=2, routed)           0.346    14.547    L2GEN[7].output_unit/sum_i_4__785_carry__1_i_1__2_n_0
    SLICE_X100Y183       LUT5 (Prop_lut5_I0_O)        0.043    14.590 r  L2GEN[7].output_unit/sum_i_4__785_carry__1_i_5__2/O
                         net (fo=1, routed)           0.000    14.590    L2GEN[7].output_unit/sum_i_4__785_carry__1_i_5__2_n_0
    SLICE_X100Y183       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.770 r  L2GEN[7].output_unit/sum_i_4__785_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.770    L2GEN[7].output_unit/sum_i_4__785_carry__1_n_0
    SLICE_X100Y184       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.921 r  L2GEN[7].output_unit/sum_i_4__785_carry__2/O[3]
                         net (fo=1, routed)           0.000    14.921    L2GEN[7].output_unit/sum_i_4__785_carry__2_n_4
    SLICE_X100Y184       FDRE                                         r  L2GEN[7].output_unit/sum_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    AU32                                              0.000    10.500 r  clk (IN)
                         net (fo=0)                   0.000    10.500    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.035 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.545    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.628 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        1.100    14.728    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X100Y184       FDRE                                         r  L2GEN[7].output_unit/sum_i_reg[15]/C
                         clock pessimism              0.336    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X100Y184       FDRE (Setup_fdre_C_D)        0.076    15.105    L2GEN[7].output_unit/sum_i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 stage_1_xw_imag_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_2_xw_imag_reg_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.179ns (55.698%)  route 0.142ns (44.302%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.691     2.139    clk_IBUF_BUFG
    SLICE_X109Y17        FDRE                                         r  stage_1_xw_imag_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y17        FDRE (Prop_fdre_C_Q)         0.100     2.239 r  stage_1_xw_imag_reg_reg[0][10]/Q
                         net (fo=2, routed)           0.142     2.381    stage_1_xw_imag_reg_reg[0][10]
    SLICE_X113Y17        LUT2 (Prop_lut2_I0_O)        0.028     2.409 r  stage_2_xw_imag_reg[0][11]_i_3/O
                         net (fo=1, routed)           0.000     2.409    stage_2_xw_imag_reg[0][11]_i_3_n_0
    SLICE_X113Y17        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.460 r  stage_2_xw_imag_reg_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.460    stage_2_xw_imag[0][10]
    SLICE_X113Y17        FDRE                                         r  stage_2_xw_imag_reg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.949     2.640    clk_IBUF_BUFG
    SLICE_X113Y17        FDRE                                         r  stage_2_xw_imag_reg_reg[0][10]/C
                         clock pessimism             -0.310     2.329    
    SLICE_X113Y17        FDRE (Hold_fdre_C_D)         0.071     2.400    stage_2_xw_imag_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 stage_1_xw_imag_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_2_xw_imag_reg_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.179ns (55.698%)  route 0.142ns (44.302%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.692     2.140    clk_IBUF_BUFG
    SLICE_X109Y16        FDRE                                         r  stage_1_xw_imag_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y16        FDRE (Prop_fdre_C_Q)         0.100     2.240 r  stage_1_xw_imag_reg_reg[0][6]/Q
                         net (fo=2, routed)           0.142     2.382    stage_1_xw_imag_reg_reg[0][6]
    SLICE_X113Y16        LUT2 (Prop_lut2_I0_O)        0.028     2.410 r  stage_2_xw_imag_reg[0][7]_i_3/O
                         net (fo=1, routed)           0.000     2.410    stage_2_xw_imag_reg[0][7]_i_3_n_0
    SLICE_X113Y16        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.461 r  stage_2_xw_imag_reg_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.461    stage_2_xw_imag[0][6]
    SLICE_X113Y16        FDRE                                         r  stage_2_xw_imag_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.950     2.641    clk_IBUF_BUFG
    SLICE_X113Y16        FDRE                                         r  stage_2_xw_imag_reg_reg[0][6]/C
                         clock pessimism             -0.310     2.330    
    SLICE_X113Y16        FDRE (Hold_fdre_C_D)         0.071     2.401    stage_2_xw_imag_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 stage_1_xw_imag_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_2_xw_imag_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.179ns (55.698%)  route 0.142ns (44.302%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.693     2.141    clk_IBUF_BUFG
    SLICE_X109Y15        FDRE                                         r  stage_1_xw_imag_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDRE (Prop_fdre_C_Q)         0.100     2.241 r  stage_1_xw_imag_reg_reg[0][2]/Q
                         net (fo=2, routed)           0.142     2.383    stage_1_xw_imag_reg_reg[0][2]
    SLICE_X113Y15        LUT2 (Prop_lut2_I0_O)        0.028     2.411 r  stage_2_xw_imag_reg[0][3]_i_3/O
                         net (fo=1, routed)           0.000     2.411    stage_2_xw_imag_reg[0][3]_i_3_n_0
    SLICE_X113Y15        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.462 r  stage_2_xw_imag_reg_reg[0][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.462    stage_2_xw_imag[0][2]
    SLICE_X113Y15        FDRE                                         r  stage_2_xw_imag_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.951     2.642    clk_IBUF_BUFG
    SLICE_X113Y15        FDRE                                         r  stage_2_xw_imag_reg_reg[0][2]/C
                         clock pessimism             -0.310     2.331    
    SLICE_X113Y15        FDRE (Hold_fdre_C_D)         0.071     2.402    stage_2_xw_imag_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 stage_1_xw_imag_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_2_xw_imag_reg_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.179ns (55.681%)  route 0.142ns (44.319%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.690     2.138    clk_IBUF_BUFG
    SLICE_X109Y18        FDRE                                         r  stage_1_xw_imag_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.100     2.238 r  stage_1_xw_imag_reg_reg[0][14]/Q
                         net (fo=2, routed)           0.142     2.381    stage_1_xw_imag_reg_reg[0][14]
    SLICE_X113Y18        LUT2 (Prop_lut2_I0_O)        0.028     2.409 r  stage_2_xw_imag_reg[0][15]_i_3/O
                         net (fo=1, routed)           0.000     2.409    stage_2_xw_imag_reg[0][15]_i_3_n_0
    SLICE_X113Y18        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.460 r  stage_2_xw_imag_reg_reg[0][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.460    stage_2_xw_imag[0][14]
    SLICE_X113Y18        FDRE                                         r  stage_2_xw_imag_reg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.948     2.639    clk_IBUF_BUFG
    SLICE_X113Y18        FDRE                                         r  stage_2_xw_imag_reg_reg[0][14]/C
                         clock pessimism             -0.310     2.328    
    SLICE_X113Y18        FDRE (Hold_fdre_C_D)         0.071     2.399    stage_2_xw_imag_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 stage_6_xw_real_reg_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_7_xw_real_reg_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.077%)  route 0.107ns (32.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.696     2.144    clk_IBUF_BUFG
    SLICE_X109Y41        FDRE                                         r  stage_6_xw_real_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDRE (Prop_fdre_C_Q)         0.100     2.244 r  stage_6_xw_real_reg_reg[5][9]/Q
                         net (fo=2, routed)           0.107     2.352    stage_6_xw_real_reg_reg[5][9]
    SLICE_X111Y41        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.471 r  stage_7_xw_real_reg_reg[5][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.471    stage_7_xw_real[5][10]
    SLICE_X111Y41        FDRE                                         r  stage_7_xw_real_reg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.956     2.647    clk_IBUF_BUFG
    SLICE_X111Y41        FDRE                                         r  stage_7_xw_real_reg_reg[5][10]/C
                         clock pessimism             -0.310     2.336    
    SLICE_X111Y41        FDRE (Hold_fdre_C_D)         0.071     2.407    stage_7_xw_real_reg_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 stage_6_xw_real_reg_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_7_xw_real_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.077%)  route 0.107ns (32.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.696     2.144    clk_IBUF_BUFG
    SLICE_X109Y42        FDRE                                         r  stage_6_xw_real_reg_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.100     2.244 r  stage_6_xw_real_reg_reg[5][13]/Q
                         net (fo=2, routed)           0.107     2.352    stage_6_xw_real_reg_reg[5][13]
    SLICE_X111Y42        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.471 r  stage_7_xw_real_reg_reg[5][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.471    stage_7_xw_real[5][14]
    SLICE_X111Y42        FDRE                                         r  stage_7_xw_real_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.956     2.647    clk_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  stage_7_xw_real_reg_reg[5][14]/C
                         clock pessimism             -0.310     2.336    
    SLICE_X111Y42        FDRE (Hold_fdre_C_D)         0.071     2.407    stage_7_xw_real_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 stage_6_xw_real_reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_7_xw_real_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.077%)  route 0.107ns (32.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.695     2.143    clk_IBUF_BUFG
    SLICE_X109Y39        FDRE                                         r  stage_6_xw_real_reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y39        FDRE (Prop_fdre_C_Q)         0.100     2.243 r  stage_6_xw_real_reg_reg[5][1]/Q
                         net (fo=2, routed)           0.107     2.351    stage_6_xw_real_reg_reg[5][1]
    SLICE_X111Y39        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.470 r  stage_7_xw_real_reg_reg[5][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.470    stage_7_xw_real[5][2]
    SLICE_X111Y39        FDRE                                         r  stage_7_xw_real_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.955     2.646    clk_IBUF_BUFG
    SLICE_X111Y39        FDRE                                         r  stage_7_xw_real_reg_reg[5][2]/C
                         clock pessimism             -0.310     2.335    
    SLICE_X111Y39        FDRE (Hold_fdre_C_D)         0.071     2.406    stage_7_xw_real_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 stage_6_xw_real_reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_7_xw_real_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.077%)  route 0.107ns (32.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.696     2.144    clk_IBUF_BUFG
    SLICE_X109Y40        FDRE                                         r  stage_6_xw_real_reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.100     2.244 r  stage_6_xw_real_reg_reg[5][5]/Q
                         net (fo=2, routed)           0.107     2.352    stage_6_xw_real_reg_reg[5][5]
    SLICE_X111Y40        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.471 r  stage_7_xw_real_reg_reg[5][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.471    stage_7_xw_real[5][6]
    SLICE_X111Y40        FDRE                                         r  stage_7_xw_real_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.956     2.647    clk_IBUF_BUFG
    SLICE_X111Y40        FDRE                                         r  stage_7_xw_real_reg_reg[5][6]/C
                         clock pessimism             -0.310     2.336    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.071     2.407    stage_7_xw_real_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 stage_3_xw_real_reg_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_4_xw_real_reg_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.195ns (59.327%)  route 0.134ns (40.673%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.695     2.143    clk_IBUF_BUFG
    SLICE_X110Y38        FDRE                                         r  stage_3_xw_real_reg_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDRE (Prop_fdre_C_Q)         0.118     2.261 r  stage_3_xw_real_reg_reg[5][15]/Q
                         net (fo=1, routed)           0.134     2.395    stage_3_xw_real_reg_reg[5][15]
    SLICE_X109Y38        LUT2 (Prop_lut2_I0_O)        0.028     2.423 r  stage_4_xw_real_reg[5][15]_i_2/O
                         net (fo=1, routed)           0.000     2.423    stage_4_xw_real_reg[5][15]_i_2_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.472 r  stage_4_xw_real_reg_reg[5][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.472    stage_4_xw_real[5][15]
    SLICE_X109Y38        FDRE                                         r  stage_4_xw_real_reg_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.955     2.646    clk_IBUF_BUFG
    SLICE_X109Y38        FDRE                                         r  stage_4_xw_real_reg_reg[5][15]/C
                         clock pessimism             -0.310     2.335    
    SLICE_X109Y38        FDRE (Hold_fdre_C_D)         0.071     2.406    stage_4_xw_real_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 stage_3_xw_real_reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            stage_4_xw_real_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.195ns (58.391%)  route 0.139ns (41.609%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.693     2.141    clk_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  stage_3_xw_real_reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDRE (Prop_fdre_C_Q)         0.118     2.259 r  stage_3_xw_real_reg_reg[5][1]/Q
                         net (fo=2, routed)           0.139     2.398    stage_3_xw_real_reg_reg[5][1]
    SLICE_X109Y35        LUT2 (Prop_lut2_I0_O)        0.028     2.426 r  stage_4_xw_real_reg[5][3]_i_4/O
                         net (fo=1, routed)           0.000     2.426    stage_4_xw_real_reg[5][3]_i_4_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.475 r  stage_4_xw_real_reg_reg[5][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.475    stage_4_xw_real[5][1]
    SLICE_X109Y35        FDRE                                         r  stage_4_xw_real_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=7269, routed)        0.952     2.643    clk_IBUF_BUFG
    SLICE_X109Y35        FDRE                                         r  stage_4_xw_real_reg_reg[5][1]/C
                         clock pessimism             -0.310     2.332    
    SLICE_X109Y35        FDRE (Hold_fdre_C_D)         0.071     2.403    stage_4_xw_real_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.250 }
Period(ns):         10.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X7Y1     multgen_L[0].multgen[0].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X8Y1     multgen_L[0].multgen[0].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X7Y8     multgen_L[0].multgen[1].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X8Y5     multgen_L[0].multgen[1].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X6Y1     multgen_L[0].multgen[2].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X8Y3     multgen_L[0].multgen[2].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X7Y7     multgen_L[0].multgen[3].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X9Y5     multgen_L[0].multgen[3].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X7Y4     multgen_L[0].multgen[4].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.500      7.728      DSP48_X7Y3     multgen_L[0].multgen[4].mult_unit/temp6/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X106Y40  Batch_Count_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X106Y40  Batch_Count_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[1]_rep__3/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[1]_rep__3/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[2]_rep__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[2]_rep__2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[2]_rep__2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[2]_rep__3/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.250       4.850      SLICE_X107Y40  Batch_Count_reg[2]_rep__3/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X106Y40  Batch_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X106Y40  Batch_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X106Y40  Batch_Count_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X106Y40  Batch_Count_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X107Y41  Batch_Count_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X107Y41  Batch_Count_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X107Y41  Batch_Count_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X107Y41  Batch_Count_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X107Y41  Batch_Count_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.250       4.900      SLICE_X107Y41  Batch_Count_reg[0]_rep__2/C



