0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_9_sr_ff/project_9_sr_ff.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_9_sr_ff/project_9_sr_ff.srcs/sim_1/new/sr_ff_tb.sv,1758795802,systemVerilog,,,,sr_ff_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_9_sr_ff/project_9_sr_ff.srcs/sources_1/new/sr_ff.v,1758795546,verilog,,,,sr_ff,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
