--
-- VHDL Architecture Splitter_test.leftRightSplitter_tb.struct
--
-- Created:
--          by - maxime.cesalli.UNKNOWN (WE2330804)
--          at - 16:39:01 25.05.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

LIBRARY Splitter;
LIBRARY Splitter_test;

ARCHITECTURE struct OF leftRightSplitter_tb IS

    -- Architecture declarations
    constant clockFrequency: real := 66.0E6;

    -- Internal signal declarations
    SIGNAL CLK_I  : std_uLogic;
    SIGNAL Data_I : std_uLogic;
    SIGNAL LR_I   : std_uLogic;
    SIGNAL clock  : std_ulogic;
    SIGNAL reset  : std_ulogic;


    -- Component Declarations
    COMPONENT leftRightSplitter
    GENERIC (
        clockFrequency : real     := 66.0E6;
        signalBitNb    : positive := 24;
        signalOBitNb   : positive := 32
    );
    PORT (
        CLK_I  : IN     std_uLogic ;
        Data_I : IN     std_uLogic ;
        LR_I   : IN     std_uLogic ;
        clock  : IN     std_ulogic ;
        reset  : IN     std_ulogic ;
        CLK_O  : OUT    std_uLogic ;
        Data_O : OUT    std_uLogic ;
        LR_O   : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT leftRightSplitter_tester
    GENERIC (
        dataBitNb      : real    := 24.0;
        databitnumbers : integer := 24;
        clockFrequency : real    := 66.0E6
    );
    PORT (
        CLK_I  : OUT    std_uLogic ;
        Data_I : OUT    std_uLogic ;
        LR_I   : OUT    std_uLogic ;
        clock  : OUT    std_ulogic ;
        reset  : OUT    std_ulogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : leftRightSplitter USE ENTITY Splitter.leftRightSplitter;
    FOR ALL : leftRightSplitter_tester USE ENTITY Splitter_test.leftRightSplitter_tester;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    I_dut : leftRightSplitter
        GENERIC MAP (
            clockFrequency => clockFrequency,
            signalBitNb    => 24,
            signalOBitNb   => 32
        )
        PORT MAP (
            CLK_I  => CLK_I,
            Data_I => Data_I,
            LR_I   => LR_I,
            clock  => clock,
            reset  => reset,
            CLK_O  => OPEN,
            Data_O => OPEN,
            LR_O   => OPEN
        );
    I_tester : leftRightSplitter_tester
        GENERIC MAP (
            dataBitNb      => 24.0,
            databitnumbers => 24
        )
        PORT MAP (
            CLK_I  => CLK_I,
            Data_I => Data_I,
            LR_I   => LR_I,
            clock  => clock,
            reset  => reset
        );

END struct;
