Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 15:08:55 2025
| Host         : vj5PC14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_12_wrapper_control_sets_placed.rpt
| Design       : design_12_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   288 |
|    Minimum number of control sets                        |   288 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   758 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   288 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |    11 |
| >= 16              |   128 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1275 |          391 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |            1229 |          443 |
| Yes          | No                    | No                     |            1057 |          297 |
| Yes          | No                    | Yes                    |              60 |           17 |
| Yes          | Yes                   | No                     |            2915 |          791 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                   |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                                   |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              2 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                2 |              3 |         1.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                    | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                        |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                           | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                          |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                         | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                            |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                            | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                           |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/adpt_out_0/inst/scan_en                                                                                                                                                                                                                                                 | design_12_i/adpt_out_0/inst/scan_sel[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                              | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                              | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                               | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                          |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                           | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                          |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                            |                2 |              4 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                1 |              5 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                        | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                            |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                           | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                      |                3 |              5 |         1.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                             | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                        |                3 |              5 |         1.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |              5 |         1.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                            |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                |                1 |              5 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                       | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                2 |              5 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                        |                2 |              6 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                        |                2 |              6 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | design_12_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg                    |                2 |              6 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                             | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                        |                1 |              7 |         7.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                3 |              7 |         2.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                             |                5 |              7 |         1.40 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |              7 |         1.40 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                                |                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                         |                2 |              7 |         3.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                         |                3 |              7 |         2.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                         | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                               |                3 |              8 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                               |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                      |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_3[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                              | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                3 |              8 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |              8 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i                                                                                                                        | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                   |                4 |              9 |         2.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                          |                4 |              9 |         2.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                          |                4 |              9 |         2.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                            |                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                            |                4 |              9 |         2.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |              9 |         2.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                            |                4 |             10 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                   |                4 |             10 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |                4 |             10 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                2 |             10 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                            |                2 |             10 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                5 |             10 |         2.00 |
|                                                                                  |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                7 |             10 |         1.43 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             10 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |         3.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                4 |             10 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                4 |             12 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             12 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                            |                4 |             12 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                        |                3 |             12 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             12 |         6.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                4 |             12 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             12 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                 |                3 |             12 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                             | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                   |                7 |             13 |         1.86 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                  |                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             13 |         3.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                8 |             13 |         1.62 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                5 |             14 |         2.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                        | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                               |                5 |             14 |         2.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                        |                5 |             14 |         2.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                 |                7 |             15 |         2.14 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             15 |         2.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             16 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             16 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_1/inst/mem_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_1/inst/mem_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_1/inst/mem_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_1/inst/mem_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_0/inst/mem_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_0/inst/mem_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_0/inst/mem_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
| ~design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/gpio_io_o_BUFG[9] | design_12_i/ram1_0/inst/mem_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/adpt_out_0/inst/scan_en                                                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                |                7 |             17 |         2.43 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                   | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             18 |         3.60 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                             | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             18 |         3.60 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             18 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             18 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                5 |             19 |         3.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                |                3 |             19 |         6.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                6 |             21 |         3.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                | design_12_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                6 |             21 |         3.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                4 |             21 |         5.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                4 |             21 |         5.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               10 |             21 |         2.10 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                8 |             22 |         2.75 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                |                6 |             22 |         3.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             22 |         3.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                         | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                         |               12 |             23 |         1.92 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                |                9 |             23 |         2.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                             |                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                         |                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                         |                                                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                         |                                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                            |                8 |             26 |         3.25 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_tready_i_axis_dw_conv                                     |                                                                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                               |                8 |             27 |         3.38 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                               |               11 |             27 |         2.45 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                             | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                              |               10 |             28 |         2.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                              |               12 |             29 |         2.42 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |               15 |             31 |         2.07 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                9 |             32 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                  | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                     |                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                6 |             35 |         5.83 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               12 |             35 |         2.92 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               15 |             36 |         2.40 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                    |               10 |             36 |         3.60 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                           |                                                                                                                                                                                                                                                                |               18 |             37 |         2.06 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                8 |             38 |         4.75 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               11 |             38 |         3.45 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                   | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |               11 |             39 |         3.55 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                |                5 |             39 |         7.80 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                   | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                             |                7 |             40 |         5.71 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               10 |             40 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                         | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                   |               10 |             41 |         4.10 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                7 |             42 |         6.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             43 |         7.17 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                   | design_12_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                   |                9 |             43 |         4.78 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                |               12 |             45 |         3.75 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                            |                                                                                                                                                                                                                                                                |               10 |             45 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                |               10 |             45 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                |               10 |             45 |         4.50 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                                                |               11 |             47 |         4.27 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               18 |             47 |         2.61 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                |               12 |             47 |         3.92 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               15 |             47 |         3.13 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                               | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                          |                7 |             48 |         6.86 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                        | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |               12 |             48 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                            | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                            |                9 |             50 |         5.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                            |               10 |             50 |         5.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               24 |             58 |         2.42 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |               24 |             59 |         2.46 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               23 |             59 |         2.57 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               22 |             59 |         2.68 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                              |               16 |             64 |         4.00 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                              |               18 |             64 |         3.56 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                |               22 |             64 |         2.91 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                |               17 |             64 |         3.76 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                              |               19 |             64 |         3.37 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                              |                9 |             64 |         7.11 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_1[0]                                                                                                        |                                                                                                                                                                                                                                                                |               18 |             67 |         3.72 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                |               17 |             67 |         3.94 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               28 |             78 |         2.79 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               21 |             78 |         3.71 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               35 |             95 |         2.71 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                           |                                                                                                                                                                                                                                                                |               24 |            101 |         4.21 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     | design_12_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               46 |            111 |         2.41 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                               |               34 |            141 |         4.15 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | design_12_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               26 |            141 |         5.42 |
|  design_12_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |              386 |           1268 |         3.28 |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


