$date
	Thu Feb 08 22:21:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encodert_b $end
$var wire 1 ! c $end
$var wire 1 " b $end
$var wire 1 # a $end
$var reg 8 $ d [0:7] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 ! c $end
$var wire 8 % d [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
x"
x!
$end
#10
0#
0"
0!
b10000000 $
b10000000 %
#20
1!
b1000000 $
b1000000 %
#30
1"
0!
b100000 $
b100000 %
#40
1!
b10000 $
b10000 %
#50
1#
0"
0!
b1000 $
b1000 %
#60
1!
b100 $
b100 %
#70
1"
0!
b10 $
b10 %
#80
1!
b1 $
b1 %
#90
