;------------------------------------------------------------------------
;                                                                       |
;                                                                       |
;                                                                       |
;   DESCRIPTION :define the sfr register. (for Assembler language)      |
;                                                                       |
;                                                                       |
;   This file is generated by Renesas Project Generator.                |
;                                                                       |
;------------------------------------------------------------------------
;*******************************************************************************
;*
;* Device     : M16C/6C group
;*
;* File Name  : sfr6c.inc
;*
;* Abstract   : Definition of I/O Register.
;*
;* History    : 1.00 (2009-06-09) [Hardware Manual Revision : 1.00]
;*
;* NOTE       : THIS IS A TYPICAL EXAMPLE.
;*
;* Copyright (C) 2009 (2010) Renesas Electronics Corporation.
;* and Renesas Solutions Corporation. All rights reserved.
;*
;*******************************************************************************
;*******************************************************************************
;*  Definition of SFR                                                          *
;*******************************************************************************
;*-----------------------------------------------------------------------------*
;*  Processor Mode Register 0                                                  *
;*-----------------------------------------------------------------------------*
pm0			.equ	0004h
;
pm00			.btequ		0,pm0		; Processor mode bit
pm01			.btequ		1,pm0		; Processor mode bit
pm03			.btequ		3,pm0		; Software reset bit
pm04			.btequ		4,pm0		; Multiplexed bus space select bit
pm05			.btequ		5,pm0		; Multiplexed bus space select bit
pm06			.btequ		6,pm0		; Port P4_0 to P4_3 function select bit
pm07			.btequ		7,pm0		; BCLK output disable bit
;
;*-----------------------------------------------------------------------------*
;*  Processor Mode Register 1                                                  *
;*-----------------------------------------------------------------------------*
pm1			.equ	0005h
;
pm10			.btequ		0,pm1		; CS2~ area switch bit(data flash enable bit)
pm11			.btequ		1,pm1		; Port P3_7 to P3_4 function select bit
pm12			.btequ		2,pm1		; Watchdog timer function select bit
pm13			.btequ		3,pm1		; Internal reserved area expansion bit
pm14			.btequ		4,pm1		; Memory area expansion bit
pm15			.btequ		5,pm1		; Memory area expansion bit
pm17			.btequ		7,pm1		; Wait bit
;
;*-----------------------------------------------------------------------------*
;*  System Clock Control Register 0                                            *
;*-----------------------------------------------------------------------------*
cm0			.equ	0006h
;
cm00			.btequ		0,cm0		; Clock output function select bit(valid in single-chip mode only)
cm01			.btequ		1,cm0		; Clock output function select bit(valid in single-chip mode only)
cm02			.btequ		2,cm0		; Wait mode peripheral function clock stop bit
cm03			.btequ		3,cm0		; XCIN-XCOUT drive capacity select bit
cm04			.btequ		4,cm0		; Port XC select bit
cm05			.btequ		5,cm0		; Main clock stop bit
cm06			.btequ		6,cm0		; Main clock division select bit 0
cm07			.btequ		7,cm0		; System clock select bit
;
;*-----------------------------------------------------------------------------*
;*  System Clock Control Register 1                                            *
;*-----------------------------------------------------------------------------*
cm1			.equ	0007h
;
cm10			.btequ		0,cm1		; All clock stop control bit
cm11			.btequ		1,cm1		; System clock select bit 1
cm13			.btequ		3,cm1		; XIN-XOUT feedback register select bit
cm14			.btequ		4,cm1		; 125kHz on-chip oscillator stop bit
cm15			.btequ		5,cm1		; XIN-XOUT drive capacity select bit
cm16			.btequ		6,cm1		; Main clock division select bit 1
cm17			.btequ		7,cm1		; Main clock division select bit 1
;
;*-----------------------------------------------------------------------------*
;*  Chip Select Control Register                                               *
;*-----------------------------------------------------------------------------*
csr			.equ	0008h
;
cs0				.btequ		0,csr		; CS0~ output enable bit
cs1				.btequ		1,csr		; CS1~ output enable bit
cs2				.btequ		2,csr		; CS2~ output enable bit
cs3				.btequ		3,csr		; CS3~ output enable bit
cs0w			.btequ		4,csr		; CS0~ wait bit
cs1w			.btequ		5,csr		; CS1~ wait bit
cs2w			.btequ		6,csr		; CS2~ wait bit
cs3w			.btequ		7,csr		; CS3~ wait bit
;
;*-----------------------------------------------------------------------------*
;*  Protect Register                                                           *
;*-----------------------------------------------------------------------------*
prcr		.equ	000Ah
;
prc0			.btequ		0,prcr		; Protect bit 0
prc1			.btequ		1,prcr		; Protect bit 1
prc2			.btequ		2,prcr		; Protect bit 2
prc3			.btequ		3,prcr		; Protect bit 3
prc6			.btequ		6,prcr		; Protect bit 6
;
;*-----------------------------------------------------------------------------*
;*  Oscillation Stop Detection Register                                        *
;*-----------------------------------------------------------------------------*
cm2			.equ	000Ch
;
cm20			.btequ		0,cm2		; Oscillator stop/restart detect enable bit
cm21			.btequ		1,cm2		; System clock select bit 2
cm22			.btequ		2,cm2		; Oscillator stop/restart detect flag
cm23			.btequ		3,cm2		; XIN monitor flag
cm27			.btequ		7,cm2		; Operation select bit(when an oscillator stop/restart is detected)
;
;*-----------------------------------------------------------------------------*
;*  Program 2 Area Control Register                                            *
;*-----------------------------------------------------------------------------*
prg2c		.equ	0010h
;
prg2c0			.btequ		0,prg2c		; Program ROM 2 disable bit
;
;*-----------------------------------------------------------------------------*
;*  Peripheral Clock Select Register                                           *
;*-----------------------------------------------------------------------------*
pclkr		.equ	0012h
;
pclk0			.btequ		0,pclkr		; Timers A, B and S clock select bit
pclk1			.btequ		1,pclkr		; SI/O clock select bit
pclk5			.btequ		5,pclkr		; Clock output function extension bit(valid in single-chip mode)
;
;*-----------------------------------------------------------------------------*
;*  Clock Prescaler Reset Flag                                                 *
;*-----------------------------------------------------------------------------*
cpsrf		.equ	0015h
;
cpsr			.btequ		7,cpsrf		; Clock prescaler reset flag
;
;*-----------------------------------------------------------------------------*
;*  Reset Source Determine Register                                            *
;*-----------------------------------------------------------------------------*
rstfr		.equ	0018h
;
cwr				.btequ		0,rstfr		; Cold start-up/warm start-up discrimination flag
hwr				.btequ		1,rstfr		; Hardware reset detection flag
swr				.btequ		2,rstfr		; Software reset detection flag
wdr				.btequ		3,rstfr		; Watchdog timer reset detection flag
lvd1r			.btequ		4,rstfr		; Voltage monitor 1 reset detection flag
lvd2r			.btequ		5,rstfr		; Voltage monitor 2 reset detection flag
osdr			.btequ		6,rstfr		; Oscillator stop detect reset detect flag
;
;*-----------------------------------------------------------------------------*
;*  Voltage Detector 2 Flag Register                                           *
;*-----------------------------------------------------------------------------*
vcr1		.equ	0019h
;
vc13			.btequ		3,vcr1		; Low-voltage monitor flag
;
;*-----------------------------------------------------------------------------*
;*  Voltage Detector Operation Enable Register                                 *
;*-----------------------------------------------------------------------------*
vcr2		.equ	001Ah
;
vc25			.btequ		5,vcr2		; Voltage detector 0 enable bit
vc26			.btequ		6,vcr2		; Voltage detector 1 enable bit
vc27			.btequ		7,vcr2		; Voltage detector 2 enable bit
;
;*-----------------------------------------------------------------------------*
;*  Chip Select Expansion Control Register                                     *
;*-----------------------------------------------------------------------------*
cse			.equ	001Bh
;
cse00w			.btequ		0,cse		; CS0~ wait expansion bit
cse01w			.btequ		1,cse		; CS0~ wait expansion bit
cse10w			.btequ		2,cse		; CS1~ wait expansion bit
cse11w			.btequ		3,cse		; CS1~ wait expansion bit
cse20w			.btequ		4,cse		; CS2~ wait expansion bit
cse21w			.btequ		5,cse		; CS2~ wait expansion bit
cse30w			.btequ		6,cse		; CS3~ wait expansion bit
cse31w			.btequ		7,cse		; CS3~ wait expansion bit
;
;*-----------------------------------------------------------------------------*
;*  PLL Control Register 0                                                     *
;*-----------------------------------------------------------------------------*
plc0		.equ	001Ch
;
plc00			.btequ		0,plc0		; PLL multiplying factor select bit
plc01			.btequ		1,plc0		; PLL multiplying factor select bit
plc02			.btequ		2,plc0		; PLL multiplying factor select bit
plc04			.btequ		4,plc0		; Reference frequency counter set bit
plc05			.btequ		5,plc0		; Reference frequency counter set bit
plc06			.btequ		6,plc0		; PLLFCK generation enable bit
plc07			.btequ		7,plc0		; Operation enable bit
;
;*-----------------------------------------------------------------------------*
;*  PLLFCK Control Register                                                    *
;*-----------------------------------------------------------------------------*
plcf		.equ	001Dh
;
plcf0			.btequ		0,plcf		; PLLFCK multiplying factor select bit
plcf1			.btequ		1,plcf		; PLLFCK multiplying factor select bit
plcf2			.btequ		2,plcf		; PLL clock select bit during PLLFCK enabled
plcf3			.btequ		3,plcf		; PLL clock select bit during PLLFCK enabled
;
;*-----------------------------------------------------------------------------*
;*  Processor Mode Register 2                                                  *
;*-----------------------------------------------------------------------------*
pm2			.equ	001Eh
;
pm21			.btequ		1,pm2		; System clock protection bit
pm24			.btequ		4,pm2		; NMI~ interrupt enable bit
pm25			.btequ		5,pm2		; Peripheral clock fC provide bit
;
;*-----------------------------------------------------------------------------*
;*  40MHz On-Chip Oscillator Control Register 0                                *
;*-----------------------------------------------------------------------------*
fra0		.equ	0022h
;
fra00			.btequ		0,fra0		; 40MHz on-chip oscillator start bit
fra01			.btequ		1,fra0		; On-chip oscillator select bit
;
;*-----------------------------------------------------------------------------*
;*  Voltage Monitor Function Select Register                                   *
;*-----------------------------------------------------------------------------*
vwce		.equ	0026h
;
vw12e			.btequ		0,vwce		; Voltage detectors 1 and 2 enable bit
;
;*-----------------------------------------------------------------------------*
;*  Voltage Monitor 0 Control Register                                         *
;*-----------------------------------------------------------------------------*
vw0c		.equ	002Ah
;
vw0c0			.btequ		0,vw0c		; Voltage monitor 0 reset enable bit
vw0c1			.btequ		1,vw0c		; Voltage monitor 0 digital filter disable mode select bit
vw0f0			.btequ		4,vw0c		; Sampling clock select bit
vw0f1			.btequ		5,vw0c		; Sampling clock select bit
;
;*-----------------------------------------------------------------------------*
;*  Voltage Monitor 1 Control Register                                         *
;*-----------------------------------------------------------------------------*
vw1c		.equ	002Bh
;
vw1c0			.btequ		0,vw1c		; Voltage monitor 1 interrupt/reset enable bit
vw1c1			.btequ		1,vw1c		; Voltage monitor 1 digital filter disable mode select bit
vw1c2			.btequ		2,vw1c		; Voltage change detection flag
vw1c3			.btequ		3,vw1c		; Voltage detector 1 signal monitor flag
vw1f0			.btequ		4,vw1c		; Sampling clock select bit
vw1f1			.btequ		5,vw1c		; Sampling clock select bit
vw1c6			.btequ		6,vw1c		; Voltage monitor 1 mode select bit
vw1c7			.btequ		7,vw1c		; Voltage monitor 1 interrupt/reset generation condition select bit
;
;*-----------------------------------------------------------------------------*
;*  Voltage Monitor 2 Control Register                                         *
;*-----------------------------------------------------------------------------*
vw2c		.equ	002Ch
;
vw2c0			.btequ		0,vw2c		; Voltage monitor 2 interrupt/reset enable bit
vw2c1			.btequ		1,vw2c		; Voltage monitor 2 digital filter disable mode select bit
vw2c2			.btequ		2,vw2c		; Voltage change detection flag
vw2c3			.btequ		3,vw2c		; WDT detection flag
vw2f0			.btequ		4,vw2c		; Sampling clock select bit
vw2f1			.btequ		5,vw2c		; Sampling clock select bit
vw2c6			.btequ		6,vw2c		; Voltage monitor 2 mode select bit
vw2c7			.btequ		7,vw2c		; Voltage monitor 2 interrupt/reset generation condition select bit
;
;*-----------------------------------------------------------------------------*
;*  INT7~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int7ic		.equ	0042h
;
ilvl0_int7ic	.btequ		0,int7ic	; Interrupt priority level select bit
ilvl1_int7ic	.btequ		1,int7ic	; Interrupt priority level select bit
ilvl2_int7ic	.btequ		2,int7ic	; Interrupt priority level select bit
ir_int7ic		.btequ		3,int7ic	; Interrupt request bit
pol_int7ic		.btequ		4,int7ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  INT6~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int6ic		.equ	0043h
;
ilvl0_int6ic	.btequ		0,int6ic	; Interrupt priority level select bit
ilvl1_int6ic	.btequ		1,int6ic	; Interrupt priority level select bit
ilvl2_int6ic	.btequ		2,int6ic	; Interrupt priority level select bit
ir_int6ic		.btequ		3,int6ic	; Interrupt request bit
pol_int6ic		.btequ		4,int6ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  INT3~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int3ic		.equ	0044h
;
ilvl0_int3ic	.btequ		0,int3ic	; Interrupt priority level select bit
ilvl1_int3ic	.btequ		1,int3ic	; Interrupt priority level select bit
ilvl2_int3ic	.btequ		2,int3ic	; Interrupt priority level select bit
ir_int3ic		.btequ		3,int3ic	; Interrupt request bit
pol_int3ic		.btequ		4,int3ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B5 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
tb5ic		.equ	0045h
;
ilvl0_tb5ic		.btequ		0,tb5ic		; Interrupt priority level select bit
ilvl1_tb5ic		.btequ		1,tb5ic		; Interrupt priority level select bit
ilvl2_tb5ic		.btequ		2,tb5ic		; Interrupt priority level select bit
ir_tb5ic		.btequ		3,tb5ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B4 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
tb4ic		.equ	0046h
;
ilvl0_tb4ic		.btequ		0,tb4ic		; Interrupt priority level select bit
ilvl1_tb4ic		.btequ		1,tb4ic		; Interrupt priority level select bit
ilvl2_tb4ic		.btequ		2,tb4ic		; Interrupt priority level select bit
ir_tb4ic		.btequ		3,tb4ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Bus Collision Detection Interrupt Control Register                   *
;*-----------------------------------------------------------------------------*
u1bcnic		.equ	0046h
;
ilvl0_u1bcnic	.btequ		0,u1bcnic	; Interrupt priority level select bit
ilvl1_u1bcnic	.btequ		1,u1bcnic	; Interrupt priority level select bit
ilvl2_u1bcnic	.btequ		2,u1bcnic	; Interrupt priority level select bit
ir_u1bcnic		.btequ		3,u1bcnic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B3 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
tb3ic		.equ	0047h
;
ilvl0_tb3ic		.btequ		0,tb3ic		; Interrupt priority level select bit
ilvl1_tb3ic		.btequ		1,tb3ic		; Interrupt priority level select bit
ilvl2_tb3ic		.btequ		2,tb3ic		; Interrupt priority level select bit
ir_tb3ic		.btequ		3,tb3ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Bus Collision Detection Interrupt Control Register                   *
;*-----------------------------------------------------------------------------*
u0bcnic		.equ	0047h
;
ilvl0_u0bcnic	.btequ		0,u0bcnic	; Interrupt priority level select bit
ilvl1_u0bcnic	.btequ		1,u0bcnic	; Interrupt priority level select bit
ilvl2_u0bcnic	.btequ		2,u0bcnic	; Interrupt priority level select bit
ir_u0bcnic		.btequ		3,u0bcnic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  INT5~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int5ic		.equ	0048h
;
ilvl0_int5ic	.btequ		0,int5ic	; Interrupt priority level select bit
ilvl1_int5ic	.btequ		1,int5ic	; Interrupt priority level select bit
ilvl2_int5ic	.btequ		2,int5ic	; Interrupt priority level select bit
ir_int5ic		.btequ		3,int5ic	; Interrupt request bit
pol_int5ic		.btequ		4,int5ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  INT4~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int4ic		.equ	0049h
;
ilvl0_int4ic	.btequ		0,int4ic	; Interrupt priority level select bit
ilvl1_int4ic	.btequ		1,int4ic	; Interrupt priority level select bit
ilvl2_int4ic	.btequ		2,int4ic	; Interrupt priority level select bit
ir_int4ic		.btequ		3,int4ic	; Interrupt request bit
pol_int4ic		.btequ		4,int4ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Bus Collision Detection Interrupt Control Register                   *
;*-----------------------------------------------------------------------------*
bcnic		.equ	004Ah
;
ilvl0_bcnic		.btequ		0,bcnic		; Interrupt priority level select bit
ilvl1_bcnic		.btequ		1,bcnic		; Interrupt priority level select bit
ilvl2_bcnic		.btequ		2,bcnic		; Interrupt priority level select bit
ir_bcnic		.btequ		3,bcnic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  DMA0 Interrupt Control Register                                            *
;*-----------------------------------------------------------------------------*
dm0ic		.equ	004Bh
;
ilvl0_dm0ic		.btequ		0,dm0ic		; Interrupt priority level select bit
ilvl1_dm0ic		.btequ		1,dm0ic		; Interrupt priority level select bit
ilvl2_dm0ic		.btequ		2,dm0ic		; Interrupt priority level select bit
ir_dm0ic		.btequ		3,dm0ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  DMA1 Interrupt Control Register                                            *
;*-----------------------------------------------------------------------------*
dm1ic		.equ	004Ch
;
ilvl0_dm1ic		.btequ		0,dm1ic		; Interrupt priority level select bit
ilvl1_dm1ic		.btequ		1,dm1ic		; Interrupt priority level select bit
ilvl2_dm1ic		.btequ		2,dm1ic		; Interrupt priority level select bit
ir_dm1ic		.btequ		3,dm1ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Key Input Interrupt Control Register                                       *
;*-----------------------------------------------------------------------------*
kupic		.equ	004Dh
;
ilvl0_kupic		.btequ		0,kupic		; Interrupt priority level select bit
ilvl1_kupic		.btequ		1,kupic		; Interrupt priority level select bit
ilvl2_kupic		.btequ		2,kupic		; Interrupt priority level select bit
ir_kupic		.btequ		3,kupic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  A/D(A/D1) Conversion Interrupt Control Register                            *
;*-----------------------------------------------------------------------------*
adeic		.equ	004Dh
;
ilvl0_adeic		.btequ		0,adeic		; Interrupt priority level select bit
ilvl1_adeic		.btequ		1,adeic		; Interrupt priority level select bit
ilvl2_adeic		.btequ		2,adeic		; Interrupt priority level select bit
ir_adeic		.btequ		3,adeic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  A/D(A/D0) Conversion Interrupt Control Register                            *
;*-----------------------------------------------------------------------------*
adic		.equ	004Eh
;
ilvl0_adic		.btequ		0,adic		; Interrupt priority level select bit
ilvl1_adic		.btequ		1,adic		; Interrupt priority level select bit
ilvl2_adic		.btequ		2,adic		; Interrupt priority level select bit
ir_adic			.btequ		3,adic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Transmit Interrupt Control Register                                  *
;*-----------------------------------------------------------------------------*
s2tic		.equ	004Fh
;
ilvl0_s2tic		.btequ		0,s2tic		; Interrupt priority level select bit
ilvl1_s2tic		.btequ		1,s2tic		; Interrupt priority level select bit
ilvl2_s2tic		.btequ		2,s2tic		; Interrupt priority level select bit
ir_s2tic		.btequ		3,s2tic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Receive Interrupt Control Register                                   *
;*-----------------------------------------------------------------------------*
s2ric		.equ	0050h
;
ilvl0_s2ric		.btequ		0,s2ric		; Interrupt priority level select bit
ilvl1_s2ric		.btequ		1,s2ric		; Interrupt priority level select bit
ilvl2_s2ric		.btequ		2,s2ric		; Interrupt priority level select bit
ir_s2ric		.btequ		3,s2ric		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Transmit Interrupt Control Register                                  *
;*-----------------------------------------------------------------------------*
s0tic		.equ	0051h
;
ilvl0_s0tic		.btequ		0,s0tic		; Interrupt priority level select bit
ilvl1_s0tic		.btequ		1,s0tic		; Interrupt priority level select bit
ilvl2_s0tic		.btequ		2,s0tic		; Interrupt priority level select bit
ir_s0tic		.btequ		3,s0tic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Receive Interrupt Control Register                                   *
;*-----------------------------------------------------------------------------*
s0ric		.equ	0052h
;
ilvl0_s0ric		.btequ		0,s0ric		; Interrupt priority level select bit
ilvl1_s0ric		.btequ		1,s0ric		; Interrupt priority level select bit
ilvl2_s0ric		.btequ		2,s0ric		; Interrupt priority level select bit
ir_s0ric		.btequ		3,s0ric		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Transmit Interrupt Control Register                                  *
;*-----------------------------------------------------------------------------*
s1tic		.equ	0053h
;
ilvl0_s1tic		.btequ		0,s1tic		; Interrupt priority level select bit
ilvl1_s1tic		.btequ		1,s1tic		; Interrupt priority level select bit
ilvl2_s1tic		.btequ		2,s1tic		; Interrupt priority level select bit
ir_s1tic		.btequ		3,s1tic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Receive Interrupt Control Register                                   *
;*-----------------------------------------------------------------------------*
s1ric		.equ	0054h
;
ilvl0_s1ric		.btequ		0,s1ric		; Interrupt priority level select bit
ilvl1_s1ric		.btequ		1,s1ric		; Interrupt priority level select bit
ilvl2_s1ric		.btequ		2,s1ric		; Interrupt priority level select bit
ir_s1ric		.btequ		3,s1ric		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A0 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
ta0ic		.equ	0055h
;
ilvl0_ta0ic		.btequ		0,ta0ic		; Interrupt priority level select bit
ilvl1_ta0ic		.btequ		1,ta0ic		; Interrupt priority level select bit
ilvl2_ta0ic		.btequ		2,ta0ic		; Interrupt priority level select bit
ir_ta0ic		.btequ		3,ta0ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A1 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
ta1ic		.equ	0056h
;
ilvl0_ta1ic		.btequ		0,ta1ic		; Interrupt priority level select bit
ilvl1_ta1ic		.btequ		1,ta1ic		; Interrupt priority level select bit
ilvl2_ta1ic		.btequ		2,ta1ic		; Interrupt priority level select bit
ir_ta1ic		.btequ		3,ta1ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A2 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
ta2ic		.equ	0057h
;
ilvl0_ta2ic		.btequ		0,ta2ic		; Interrupt priority level select bit
ilvl1_ta2ic		.btequ		1,ta2ic		; Interrupt priority level select bit
ilvl2_ta2ic		.btequ		2,ta2ic		; Interrupt priority level select bit
ir_ta2ic		.btequ		3,ta2ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A3 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
ta3ic		.equ	0058h
;
ilvl0_ta3ic		.btequ		0,ta3ic		; Interrupt priority level select bit
ilvl1_ta3ic		.btequ		1,ta3ic		; Interrupt priority level select bit
ilvl2_ta3ic		.btequ		2,ta3ic		; Interrupt priority level select bit
ir_ta3ic		.btequ		3,ta3ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A4 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
ta4ic		.equ	0059h
;
ilvl0_ta4ic		.btequ		0,ta4ic		; Interrupt priority level select bit
ilvl1_ta4ic		.btequ		1,ta4ic		; Interrupt priority level select bit
ilvl2_ta4ic		.btequ		2,ta4ic		; Interrupt priority level select bit
ir_ta4ic		.btequ		3,ta4ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B0 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
tb0ic		.equ	005Ah
;
ilvl0_tb0ic		.btequ		0,tb0ic		; Interrupt priority level select bit
ilvl1_tb0ic		.btequ		1,tb0ic		; Interrupt priority level select bit
ilvl2_tb0ic		.btequ		2,tb0ic		; Interrupt priority level select bit
ir_tb0ic		.btequ		3,tb0ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B1 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
tb1ic		.equ	005Bh
;
ilvl0_tb1ic		.btequ		0,tb1ic		; Interrupt priority level select bit
ilvl1_tb1ic		.btequ		1,tb1ic		; Interrupt priority level select bit
ilvl2_tb1ic		.btequ		2,tb1ic		; Interrupt priority level select bit
ir_tb1ic		.btequ		3,tb1ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B2 Interrupt Control Register                                        *
;*-----------------------------------------------------------------------------*
tb2ic		.equ	005Ch
;
ilvl0_tb2ic		.btequ		0,tb2ic		; Interrupt priority level select bit
ilvl1_tb2ic		.btequ		1,tb2ic		; Interrupt priority level select bit
ilvl2_tb2ic		.btequ		2,tb2ic		; Interrupt priority level select bit
ir_tb2ic		.btequ		3,tb2ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  INT0~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int0ic		.equ	005Dh
;
ilvl0_int0ic	.btequ		0,int0ic	; Interrupt priority level select bit
ilvl1_int0ic	.btequ		1,int0ic	; Interrupt priority level select bit
ilvl2_int0ic	.btequ		2,int0ic	; Interrupt priority level select bit
ir_int0ic		.btequ		3,int0ic	; Interrupt request bit
pol_int0ic		.btequ		4,int0ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  INT1~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int1ic		.equ	005Eh
;
ilvl0_int1ic	.btequ		0,int1ic	; Interrupt priority level select bit
ilvl1_int1ic	.btequ		1,int1ic	; Interrupt priority level select bit
ilvl2_int1ic	.btequ		2,int1ic	; Interrupt priority level select bit
ir_int1ic		.btequ		3,int1ic	; Interrupt request bit
pol_int1ic		.btequ		4,int1ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  INT2~ Interrupt Control Register                                           *
;*-----------------------------------------------------------------------------*
int2ic		.equ	005Fh
;
ilvl0_int2ic	.btequ		0,int2ic	; Interrupt priority level select bit
ilvl1_int2ic	.btequ		1,int2ic	; Interrupt priority level select bit
ilvl2_int2ic	.btequ		2,int2ic	; Interrupt priority level select bit
ir_int2ic		.btequ		3,int2ic	; Interrupt request bit
pol_int2ic		.btequ		4,int2ic	; Polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  DMA2 Interrupt Control Register                                            *
;*-----------------------------------------------------------------------------*
dm2ic		.equ	0069h
;
ilvl0_dm2ic		.btequ		0,dm2ic		; Interrupt priority level select bit
ilvl1_dm2ic		.btequ		1,dm2ic		; Interrupt priority level select bit
ilvl2_dm2ic		.btequ		2,dm2ic		; Interrupt priority level select bit
ir_dm2ic		.btequ		3,dm2ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  DMA3 Interrupt Control Register                                            *
;*-----------------------------------------------------------------------------*
dm3ic		.equ	006Ah
;
ilvl0_dm3ic		.btequ		0,dm3ic		; Interrupt priority level select bit
ilvl1_dm3ic		.btequ		1,dm3ic		; Interrupt priority level select bit
ilvl2_dm3ic		.btequ		2,dm3ic		; Interrupt priority level select bit
ir_dm3ic		.btequ		3,dm3ic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Bus Collision Detection Interrupt Control Register                   *
;*-----------------------------------------------------------------------------*
u5bcnic		.equ	006Bh
;
ilvl0_u5bcnic	.btequ		0,u5bcnic	; Interrupt priority level select bit
ilvl1_u5bcnic	.btequ		1,u5bcnic	; Interrupt priority level select bit
ilvl2_u5bcnic	.btequ		2,u5bcnic	; Interrupt priority level select bit
ir_u5bcnic		.btequ		3,u5bcnic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Transmit Interrupt Control Register                                  *
;*-----------------------------------------------------------------------------*
s5tic		.equ	006Ch
;
ilvl0_s5tic		.btequ		0,s5tic		; Interrupt priority level select bit
ilvl1_s5tic		.btequ		1,s5tic		; Interrupt priority level select bit
ilvl2_s5tic		.btequ		2,s5tic		; Interrupt priority level select bit
ir_s5tic		.btequ		3,s5tic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Receive Interrupt Control Register                                   *
;*-----------------------------------------------------------------------------*
s5ric		.equ	006Dh
;
ilvl0_s5ric		.btequ		0,s5ric		; Interrupt priority level select bit
ilvl1_s5ric		.btequ		1,s5ric		; Interrupt priority level select bit
ilvl2_s5ric		.btequ		2,s5ric		; Interrupt priority level select bit
ir_s5ric		.btequ		3,s5ric		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Bus Collision Detection Interrupt Control Register                   *
;*-----------------------------------------------------------------------------*
u4bcnic		.equ	006Eh
;
ilvl0_u4bcnic	.btequ		0,u4bcnic	; Interrupt priority level select bit
ilvl1_u4bcnic	.btequ		1,u4bcnic	; Interrupt priority level select bit
ilvl2_u4bcnic	.btequ		2,u4bcnic	; Interrupt priority level select bit
ir_u4bcnic		.btequ		3,u4bcnic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Periodic Interrupt Control Register                        *
;*-----------------------------------------------------------------------------*
rtctic		.equ	006Eh
;
ilvl0_rtctic	.btequ		0,rtctic	; Interrupt priority level select bit
ilvl1_rtctic	.btequ		1,rtctic	; Interrupt priority level select bit
ilvl2_rtctic	.btequ		2,rtctic	; Interrupt priority level select bit
ir_rtctic		.btequ		3,rtctic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Transmit Interrupt Control Register                                  *
;*-----------------------------------------------------------------------------*
s4tic		.equ	006Fh
;
ilvl0_s4tic		.btequ		0,s4tic		; Interrupt priority level select bit
ilvl1_s4tic		.btequ		1,s4tic		; Interrupt priority level select bit
ilvl2_s4tic		.btequ		2,s4tic		; Interrupt priority level select bit
ir_s4tic		.btequ		3,s4tic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Compare Interrupt Control Register                         *
;*-----------------------------------------------------------------------------*
rtccic		.equ	006Fh
;
ilvl0_rtccic	.btequ		0,rtccic	; Interrupt priority level select bit
ilvl1_rtccic	.btequ		1,rtccic	; Interrupt priority level select bit
ilvl2_rtccic	.btequ		2,rtccic	; Interrupt priority level select bit
ir_rtccic		.btequ		3,rtccic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Receive Interrupt Control Register                                   *
;*-----------------------------------------------------------------------------*
s4ric		.equ	0070h
;
ilvl0_s4ric		.btequ		0,s4ric		; Interrupt priority level select bit
ilvl1_s4ric		.btequ		1,s4ric		; Interrupt priority level select bit
ilvl2_s4ric		.btequ		2,s4ric		; Interrupt priority level select bit
ir_s4ric		.btequ		3,s4ric		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Bus Collision Detection Interrupt Control Register                   *
;*-----------------------------------------------------------------------------*
u3bcnic		.equ	0071h
;
ilvl0_u3bcnic	.btequ		0,u3bcnic	; Interrupt priority level select bit
ilvl1_u3bcnic	.btequ		1,u3bcnic	; Interrupt priority level select bit
ilvl2_u3bcnic	.btequ		2,u3bcnic	; Interrupt priority level select bit
ir_u3bcnic		.btequ		3,u3bcnic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Transmit Interrupt Control Register                                  *
;*-----------------------------------------------------------------------------*
s3tic		.equ	0072h
;
ilvl0_s3tic		.btequ		0,s3tic		; Interrupt priority level select bit
ilvl1_s3tic		.btequ		1,s3tic		; Interrupt priority level select bit
ilvl2_s3tic		.btequ		2,s3tic		; Interrupt priority level select bit
ir_s3tic		.btequ		3,s3tic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Receive Interrupt Control Register                                   *
;*-----------------------------------------------------------------------------*
s3ric		.equ	0073h
;
ilvl0_s3ric		.btequ		0,s3ric		; Interrupt priority level select bit
ilvl1_s3ric		.btequ		1,s3ric		; Interrupt priority level select bit
ilvl2_s3ric		.btequ		2,s3ric		; Interrupt priority level select bit
ir_s3ric		.btequ		3,s3ric		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt control register 0                                           *
;*-----------------------------------------------------------------------------*
usbint0ic	.equ	0076h
;
ilvl0_usbint0ic	.btequ		0,usbint0ic	; Interrupt priority level select bit
ilvl1_usbint0ic	.btequ		1,usbint0ic	; Interrupt priority level select bit
ilvl2_usbint0ic	.btequ		2,usbint0ic	; Interrupt priority level select bit
ir_usbint0ic	.btequ		3,usbint0ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt control register 1                                           *
;*-----------------------------------------------------------------------------*
usbint1ic	.equ	0077h
;
ilvl0_usbint1ic	.btequ		0,usbint1ic	; Interrupt priority level select bit
ilvl1_usbint1ic	.btequ		1,usbint1ic	; Interrupt priority level select bit
ilvl2_usbint1ic	.btequ		2,usbint1ic	; Interrupt priority level select bit
ir_usbint1ic	.btequ		3,usbint1ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  USB RESUME interrupt control register                                      *
;*-----------------------------------------------------------------------------*
usbrsmic	.equ	0078h
;
ilvl0_usbrsmic	.btequ		0,usbrsmic	; Interrupt priority level select bit
ilvl1_usbrsmic	.btequ		1,usbrsmic	; Interrupt priority level select bit
ilvl2_usbrsmic	.btequ		2,usbrsmic	; Interrupt priority level select bit
ir_usbrsmic		.btequ		3,usbrsmic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC interrupt control register 0                                         *
;*-----------------------------------------------------------------------------*
icoc0ic		.equ	0079h
;
ilvl0_icoc0ic	.btequ		0,icoc0ic	; Interrupt priority level select bit
ilvl1_icoc0ic	.btequ		1,icoc0ic	; Interrupt priority level select bit
ilvl2_icoc0ic	.btequ		2,icoc0ic	; Interrupt priority level select bit
ir_icoc0ic		.btequ		3,icoc0ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC channel interrupt control register 0                                 *
;*-----------------------------------------------------------------------------*
icoch0ic	.equ	007Ah
;
ilvl0_icoch0ic	.btequ		0,icoch0ic	; Interrupt priority level select bit
ilvl1_icoch0ic	.btequ		1,icoch0ic	; Interrupt priority level select bit
ilvl2_icoch0ic	.btequ		2,icoch0ic	; Interrupt priority level select bit
ir_icoch0ic		.btequ		3,icoch0ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC interrupt control register 1                                         *
;*-----------------------------------------------------------------------------*
icoc1ic		.equ	007Bh
;
ilvl0_icoc1ic	.btequ		0,icoc1ic	; Interrupt priority level select bit
ilvl1_icoc1ic	.btequ		1,icoc1ic	; Interrupt priority level select bit
ilvl2_icoc1ic	.btequ		2,icoc1ic	; Interrupt priority level select bit
ir_icoc1ic		.btequ		3,icoc1ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  I2C-bus Interface Interrupt Control Register                               *
;*-----------------------------------------------------------------------------*
iicic		.equ	007Bh
;
ilvl0_iicic		.btequ		0,iicic		; Interrupt priority level select bit
ilvl1_iicic		.btequ		1,iicic		; Interrupt priority level select bit
ilvl2_iicic		.btequ		2,iicic		; Interrupt priority level select bit
ir_iicic		.btequ		3,iicic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC channel interrupt control register 1                                 *
;*-----------------------------------------------------------------------------*
icoch1ic	.equ	007Ch
;
ilvl0_icoch1ic	.btequ		0,icoch1ic	; Interrupt priority level select bit
ilvl1_icoch1ic	.btequ		1,icoch1ic	; Interrupt priority level select bit
ilvl2_icoch1ic	.btequ		2,icoch1ic	; Interrupt priority level select bit
ir_icoch1ic		.btequ		3,icoch1ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  SCL/SDA Interrupt Control Register                                         *
;*-----------------------------------------------------------------------------*
scldaic		.equ	007Ch
;
ilvl0_scldaic	.btequ		0,scldaic	; Interrupt priority level select bit
ilvl1_scldaic	.btequ		1,scldaic	; Interrupt priority level select bit
ilvl2_scldaic	.btequ		2,scldaic	; Interrupt priority level select bit
ir_scldaic		.btequ		3,scldaic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC channel interrupt control register 2                                 *
;*-----------------------------------------------------------------------------*
icoch2ic	.equ	007Dh
;
ilvl0_icoch2ic	.btequ		0,icoch2ic	; Interrupt priority level select bit
ilvl1_icoch2ic	.btequ		1,icoch2ic	; Interrupt priority level select bit
ilvl2_icoch2ic	.btequ		2,icoch2ic	; Interrupt priority level select bit
ir_icoch2ic		.btequ		3,icoch2ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC channel interrupt control register 3                                 *
;*-----------------------------------------------------------------------------*
icoch3ic	.equ	007Eh
;
ilvl0_icoch3ic	.btequ		0,icoch3ic	; Interrupt priority level select bit
ilvl1_icoch3ic	.btequ		1,icoch3ic	; Interrupt priority level select bit
ilvl2_icoch3ic	.btequ		2,icoch3ic	; Interrupt priority level select bit
ir_icoch3ic		.btequ		3,icoch3ic	; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  IC/OC base timer interrupt control register                                *
;*-----------------------------------------------------------------------------*
btic		.equ	007Fh
;
ilvl0_btic		.btequ		0,btic		; Interrupt priority level select bit
ilvl1_btic		.btequ		1,btic		; Interrupt priority level select bit
ilvl2_btic		.btequ		2,btic		; Interrupt priority level select bit
ir_btic			.btequ		3,btic		; Interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Register 0                                                            *
;*-----------------------------------------------------------------------------*
ad10		.equ	0140h
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Register 1                                                            *
;*-----------------------------------------------------------------------------*
ad11		.equ	0142h
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Register 2                                                            *
;*-----------------------------------------------------------------------------*
ad12		.equ	0144h
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Register 3                                                            *
;*-----------------------------------------------------------------------------*
ad13		.equ	0146h
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Trigger control Register                                              *
;*-----------------------------------------------------------------------------*
ad1trgcon	.equ	0152h
;
hdtrg0_ad1trgcon	.btequ		2,ad1trgcon	; A/D Trigger selection bit
hdtrg1_ad1trgcon	.btequ		3,ad1trgcon	; A/D Trigger selection bit
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Control Register 2                                                    *
;*-----------------------------------------------------------------------------*
ad1con2		.equ	0154h
;
adgsel0_ad1con2	.btequ		1,ad1con2	; A/D input group select bit
adgsel1_ad1con2	.btequ		2,ad1con2	; A/D input group select bit
cks2_ad1con2	.btequ		4,ad1con2	; Frequency select bit 2
cks3_ad1con2	.btequ		7,ad1con2	; fAD select bit
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Control Register 0                                                    *
;*-----------------------------------------------------------------------------*
ad1con0		.equ	0156h
;
ch0_ad1con0		.btequ		0,ad1con0	; Analog input pin select bit
ch1_ad1con0		.btequ		1,ad1con0	; Analog input pin select bit
ch2_ad1con0		.btequ		2,ad1con0	; Analog input pin select bit
md0_ad1con0		.btequ		3,ad1con0	; A/D operation mode select bit 0
md1_ad1con0		.btequ		4,ad1con0	; A/D operation mode select bit 0
trg_ad1con0		.btequ		5,ad1con0	; Trigger select bit
adst_ad1con0	.btequ		6,ad1con0	; A/D conversion start flag
cks0_ad1con0	.btequ		7,ad1con0	; Frequency select bit 0
;
;*-----------------------------------------------------------------------------*
;*  A/D1 Control Register 1                                                    *
;*-----------------------------------------------------------------------------*
ad1con1		.equ	0157h
;
scan0_ad1con1	.btequ		0,ad1con1	; A/D sweep pin select bit
scan1_ad1con1	.btequ		1,ad1con1	; A/D sweep pin select bit
cks1_ad1con1	.btequ		4,ad1con1	; Frequency select bit 1
adstby_ad1con1	.btequ		5,ad1con1	; A/D standby bit
;
;*-----------------------------------------------------------------------------*
;*  DMA0 Source Pointer                                                        *
;*-----------------------------------------------------------------------------*
sar0		.equ	0180h
;
sar0l		.equ	sar0				; DMA0 Source Pointer(low 8bit)
sar0m		.equ	sar0+1				; DMA0 Source Pointer(mid 8bit)
sar0h		.equ	sar0+2				; DMA0 Source Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA0 Destination Pointer                                                   *
;*-----------------------------------------------------------------------------*
dar0		.equ	0184h
;
dar0l		.equ	dar0				; DMA0 Destination Pointer(low 8bit)
dar0m		.equ	dar0+1				; DMA0 Destination Pointer(mid 8bit)
dar0h		.equ	dar0+2				; DMA0 Destination Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA0 Transfer Counter                                                      *
;*-----------------------------------------------------------------------------*
tcr0		.equ	0188h
;
tcr0l		.equ	tcr0				; DMA0 Transfer Counter(low 8bit)
tcr0h		.equ	tcr0+1				; DMA0 Transfer Counter(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA0 Control Register                                                      *
;*-----------------------------------------------------------------------------*
dm0con		.equ	018Ch
;
dmbit_dm0con	.btequ		0,dm0con	; Transfer unit bit select bit
dmasl_dm0con	.btequ		1,dm0con	; Repeat transfer mode select bit
dmas_dm0con		.btequ		2,dm0con	; DMA request bit
dmae_dm0con		.btequ		3,dm0con	; DMA enable bit
dsd_dm0con		.btequ		4,dm0con	; Source address direction select bit
dad_dm0con		.btequ		5,dm0con	; Destination address direction select bit
;
;*-----------------------------------------------------------------------------*
;*  DMA1 Source Pointer                                                        *
;*-----------------------------------------------------------------------------*
sar1		.equ	0190h
;
sar1l		.equ	sar1				; DMA1 Source Pointer(low 8bit)
sar1m		.equ	sar1+1				; DMA1 Source Pointer(mid 8bit)
sar1h		.equ	sar1+2				; DMA1 Source Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA1 Destination Pointer                                                   *
;*-----------------------------------------------------------------------------*
dar1		.equ	0194h
;
dar1l		.equ	dar1				; DMA1 Destination Pointer(low 8bit)
dar1m		.equ	dar1+1				; DMA1 Destination Pointer(mid 8bit)
dar1h		.equ	dar1+2				; DMA1 Destination Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA1 Transfer Counter                                                      *
;*-----------------------------------------------------------------------------*
tcr1		.equ	0198h
;
tcr1l		.equ	tcr1				; DMA1 Transfer Counter(low 8bit)
tcr1h		.equ	tcr1+1				; DMA1 Transfer Counter(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA1 Control Register                                                      *
;*-----------------------------------------------------------------------------*
dm1con		.equ	019Ch
;
dmbit_dm1con	.btequ		0,dm1con	; Transfer unit bit select bit
dmasl_dm1con	.btequ		1,dm1con	; Repeat transfer mode select bit
dmas_dm1con		.btequ		2,dm1con	; DMA request bit
dmae_dm1con		.btequ		3,dm1con	; DMA enable bit
dsd_dm1con		.btequ		4,dm1con	; Source address direction select bit
dad_dm1con		.btequ		5,dm1con	; Destination address direction select bit
;
;*-----------------------------------------------------------------------------*
;*  DMA2 Source Pointer                                                        *
;*-----------------------------------------------------------------------------*
sar2		.equ	01A0h
;
sar2l		.equ	sar2				; DMA2 Source Pointer(low 8bit)
sar2m		.equ	sar2+1				; DMA2 Source Pointer(mid 8bit)
sar2h		.equ	sar2+2				; DMA2 Source Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA2 Destination Pointer                                                   *
;*-----------------------------------------------------------------------------*
dar2		.equ	01A4h
;
dar2l		.equ	dar2				; DMA2 Destination Pointer(low 8bit)
dar2m		.equ	dar2+1				; DMA2 Destination Pointer(mid 8bit)
dar2h		.equ	dar2+2				; DMA2 Destination Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA2 Transfer Counter                                                      *
;*-----------------------------------------------------------------------------*
tcr2		.equ	01A8h
;
tcr2l		.equ	tcr2				; DMA2 Transfer Counter(low 8bit)
tcr2h		.equ	tcr2+1				; DMA2 Transfer Counter(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA2 Control Register                                                      *
;*-----------------------------------------------------------------------------*
dm2con		.equ	01ACh
;
dmbit_dm2con	.btequ		0,dm2con	; Transfer unit bit select bit
dmasl_dm2con	.btequ		1,dm2con	; Repeat transfer mode select bit
dmas_dm2con		.btequ		2,dm2con	; DMA request bit
dmae_dm2con		.btequ		3,dm2con	; DMA enable bit
dsd_dm2con		.btequ		4,dm2con	; Source address direction select bit
dad_dm2con		.btequ		5,dm2con	; Destination address direction select bit
;
;*-----------------------------------------------------------------------------*
;*  DMA3 Source Pointer                                                        *
;*-----------------------------------------------------------------------------*
sar3		.equ	01B0h
;
sar3l		.equ	sar3				; DMA3 Source Pointer(low 8bit)
sar3m		.equ	sar3+1				; DMA3 Source Pointer(mid 8bit)
sar3h		.equ	sar3+2				; DMA3 Source Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA3 Destination Pointer                                                   *
;*-----------------------------------------------------------------------------*
dar3		.equ	01B4h
;
dar3l		.equ	dar3				; DMA3 Destination Pointer(low 8bit)
dar3m		.equ	dar3+1				; DMA3 Destination Pointer(mid 8bit)
dar3h		.equ	dar3+2				; DMA3 Destination Pointer(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA3 Transfer Counter                                                      *
;*-----------------------------------------------------------------------------*
tcr3		.equ	01B8h
;
tcr3l		.equ	tcr3				; DMA3 Transfer Counter(low 8bit)
tcr3h		.equ	tcr3+1				; DMA3 Transfer Counter(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  DMA3 Control Register                                                      *
;*-----------------------------------------------------------------------------*
dm3con		.equ	01BCh
;
dmbit_dm3con	.btequ		0,dm3con	; Transfer unit bit select bit
dmasl_dm3con	.btequ		1,dm3con	; Repeat transfer mode select bit
dmas_dm3con		.btequ		2,dm3con	; DMA request bit
dmae_dm3con		.btequ		3,dm3con	; DMA enable bit
dsd_dm3con		.btequ		4,dm3con	; Source address direction select bit
dad_dm3con		.btequ		5,dm3con	; Destination address direction select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B0-1 Register                                                        *
;*-----------------------------------------------------------------------------*
tb01		.equ	01C0h
;
;*-----------------------------------------------------------------------------*
;*  Timer B1-1 Register                                                        *
;*-----------------------------------------------------------------------------*
tb11		.equ	01C2h
;
;*-----------------------------------------------------------------------------*
;*  Timer B2-1 Register                                                        *
;*-----------------------------------------------------------------------------*
tb21		.equ	01C4h
;
;*-----------------------------------------------------------------------------*
;*  Pulse Period/Pulse Width Measurement Mode Function Select Register 1       *
;*-----------------------------------------------------------------------------*
ppwfs1		.equ	01C6h
;
ppwfs10			.btequ		0,ppwfs1	; Timer B0 pulse period/pulse width measurement mode function select bit
ppwfs11			.btequ		1,ppwfs1	; Timer B1 pulse period/pulse width measurement mode function select bit
ppwfs12			.btequ		2,ppwfs1	; Timer B2 pulse period/pulse width measurement mode function select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B Count Source Select Register 0                                     *
;*-----------------------------------------------------------------------------*
tbcs0		.equ	01C8h
;
tcs0_tbcs0		.btequ		0,tbcs0		; TB0 count source select bit
tcs1_tbcs0		.btequ		1,tbcs0		; TB0 count source select bit
tcs2_tbcs0		.btequ		2,tbcs0		; TB0 count source select bit
tcs3_tbcs0		.btequ		3,tbcs0		; TB0 count source option specified bit
tcs4_tbcs0		.btequ		4,tbcs0		; TB1 count source select bit
tcs5_tbcs0		.btequ		5,tbcs0		; TB1 count source select bit
tcs6_tbcs0		.btequ		6,tbcs0		; TB1 count source select bit
tcs7_tbcs0		.btequ		7,tbcs0		; TB1 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B Count Source Select Register 1                                     *
;*-----------------------------------------------------------------------------*
tbcs1		.equ	01C9h
;
tcs0_tbcs1		.btequ		0,tbcs1		; TB2 count source select bit
tcs1_tbcs1		.btequ		1,tbcs1		; TB2 count source select bit
tcs2_tbcs1		.btequ		2,tbcs1		; TB2 count source select bit
tcs3_tbcs1		.btequ		3,tbcs1		; TB2 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  Timer AB Division Control Register 0                                       *
;*-----------------------------------------------------------------------------*
tckdivc0	.equ	01CBh
;
tcdiv00			.btequ		0,tckdivc0	; Clock select prior to timer AB division bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A Count Source Select Register 0                                     *
;*-----------------------------------------------------------------------------*
tacs0		.equ	01D0h
;
tcs0_tacs0		.btequ		0,tacs0		; TA0 count source select bit
tcs1_tacs0		.btequ		1,tacs0		; TA0 count source select bit
tcs2_tacs0		.btequ		2,tacs0		; TA0 count source select bit
tcs3_tacs0		.btequ		3,tacs0		; TA0 count source option specified bit
tcs4_tacs0		.btequ		4,tacs0		; TA1 count source select bit
tcs5_tacs0		.btequ		5,tacs0		; TA1 count source select bit
tcs6_tacs0		.btequ		6,tacs0		; TA1 count source select bit
tcs7_tacs0		.btequ		7,tacs0		; TA1 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A Count Source Select Register 1                                     *
;*-----------------------------------------------------------------------------*
tacs1		.equ	01D1h
;
tcs0_tacs1		.btequ		0,tacs1		; TA2 count source select bit
tcs1_tacs1		.btequ		1,tacs1		; TA2 count source select bit
tcs2_tacs1		.btequ		2,tacs1		; TA2 count source select bit
tcs3_tacs1		.btequ		3,tacs1		; TA2 count source option specified bit
tcs4_tacs1		.btequ		4,tacs1		; TA3 count source select bit
tcs5_tacs1		.btequ		5,tacs1		; TA3 count source select bit
tcs6_tacs1		.btequ		6,tacs1		; TA3 count source select bit
tcs7_tacs1		.btequ		7,tacs1		; TA3 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A Count Source Select Register 2                                     *
;*-----------------------------------------------------------------------------*
tacs2		.equ	01D2h
;
tcs0_tacs2		.btequ		0,tacs2		; TA4 count source select bit
tcs1_tacs2		.btequ		1,tacs2		; TA4 count source select bit
tcs2_tacs2		.btequ		2,tacs2		; TA4 count source select bit
tcs3_tacs2		.btequ		3,tacs2		; TA4 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  16-Bit Pulse Width Modulation Mode Function Select Register                *
;*-----------------------------------------------------------------------------*
pwmfs		.equ	01D4h
;
pwmfs1			.btequ		1,pwmfs		; Timer A1 programmable output mode select bit
pwmfs2			.btequ		2,pwmfs		; Timer A2 programmable output mode select bit
pwmfs4			.btequ		4,pwmfs		; Timer A4 programmable output mode select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A Waveform Output Function Select Register                           *
;*-----------------------------------------------------------------------------*
tapofs		.equ	01D5h
;
pofs0			.btequ		0,tapofs	; TA0OUT output polar control bit
pofs1			.btequ		1,tapofs	; TA1OUT output polar control bit
pofs2			.btequ		2,tapofs	; TA2OUT output polar control bit
pofs3			.btequ		3,tapofs	; TA3OUT output polar control bit
pofs4			.btequ		4,tapofs	; TA4OUT output polar control bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A Output Waveform Change Enable Register                             *
;*-----------------------------------------------------------------------------*
taow		.equ	01D8h
;
ta1ow			.btequ		1,taow		; Timer A1 output waveform change enable bit
ta2ow			.btequ		2,taow		; Timer A2 output waveform change enable bit
ta4ow			.btequ		4,taow		; Timer A4 output waveform change enable bit
;
;*-----------------------------------------------------------------------------*
;*  Three-phase Protect Control Register                                       *
;*-----------------------------------------------------------------------------*
tprc		.equ	01DAh
;
tprc0			.btequ		0,tprc		; Three-phase protect control bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B3-1 Register                                                        *
;*-----------------------------------------------------------------------------*
tb31		.equ	01E0h
;
;*-----------------------------------------------------------------------------*
;*  Timer B4-1 Register                                                        *
;*-----------------------------------------------------------------------------*
tb41		.equ	01E2h
;
;*-----------------------------------------------------------------------------*
;*  Timer B5-1 Register                                                        *
;*-----------------------------------------------------------------------------*
tb51		.equ	01E4h
;
;*-----------------------------------------------------------------------------*
;*  Pulse Period/Pulse Width Measurement Mode Function Select Register 2       *
;*-----------------------------------------------------------------------------*
ppwfs2		.equ	01E6h
;
ppwfs20			.btequ		0,ppwfs2	; Timer B3 pulse period/pulse width measurement mode function select bit
ppwfs21			.btequ		1,ppwfs2	; Timer B4 pulse period/pulse width measurement mode function select bit
ppwfs22			.btequ		2,ppwfs2	; Timer B5 pulse period/pulse width measurement mode function select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B Count Source Select Register 2                                     *
;*-----------------------------------------------------------------------------*
tbcs2		.equ	01E8h
;
tcs0_tbcs2		.btequ		0,tbcs2		; TB3 count source select bit
tcs1_tbcs2		.btequ		1,tbcs2		; TB3 count source select bit
tcs2_tbcs2		.btequ		2,tbcs2		; TB3 count source select bit
tcs3_tbcs2		.btequ		3,tbcs2		; TB3 count source option specified bit
tcs4_tbcs2		.btequ		4,tbcs2		; TB4 count source select bit
tcs5_tbcs2		.btequ		5,tbcs2		; TB4 count source select bit
tcs6_tbcs2		.btequ		6,tbcs2		; TB4 count source select bit
tcs7_tbcs2		.btequ		7,tbcs2		; TB4 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B Count Source Select Register 3                                     *
;*-----------------------------------------------------------------------------*
tbcs3		.equ	01E9h
;
tcs0_tbcs3		.btequ		0,tbcs3		; TB5 count source select bit
tcs1_tbcs3		.btequ		1,tbcs3		; TB5 count source select bit
tcs2_tbcs3		.btequ		2,tbcs3		; TB5 count source select bit
tcs3_tbcs3		.btequ		3,tbcs3		; TB5 count source option specified bit
;
;*-----------------------------------------------------------------------------*
;*  Interrupt Source Select Register 3                                         *
;*-----------------------------------------------------------------------------*
ifsr3a		.equ	0205h
;
ifsr30			.btequ		0,ifsr3a	; INT6~ interrupt polarity select bit
ifsr31			.btequ		1,ifsr3a	; INT7~ interrupt polarity select bit
ifsr35			.btequ		5,ifsr3a	; Interrupt request source select bit
ifsr36			.btequ		6,ifsr3a	; Interrupt request source select bit
;
;*-----------------------------------------------------------------------------*
;*  Interrupt Source Select Register 2                                         *
;*-----------------------------------------------------------------------------*
ifsr2a		.equ	0206h
;
ifsr21			.btequ		1,ifsr2a	; Interrupt request source select bit
ifsr22			.btequ		2,ifsr2a	; Interrupt request source select bit
ifsr23			.btequ		3,ifsr2a	; Interrupt request source select bit
ifsr26			.btequ		6,ifsr2a	; Interrupt request source select bit
ifsr27			.btequ		7,ifsr2a	; Interrupt request source select bit
;
;*-----------------------------------------------------------------------------*
;*  Interrupt Source Select Register                                           *
;*-----------------------------------------------------------------------------*
ifsr		.equ	0207h
;
ifsr0			.btequ		0,ifsr		; INT0~ interrupt polarity select bit
ifsr1			.btequ		1,ifsr		; INT1~ interrupt polarity select bit
ifsr2			.btequ		2,ifsr		; INT2~ interrupt polarity select bit
ifsr3			.btequ		3,ifsr		; INT3~ interrupt polarity select bit
ifsr4			.btequ		4,ifsr		; INT4~ interrupt polarity select bit
ifsr5			.btequ		5,ifsr		; INT5~ interrupt polarity select bit
ifsr6			.btequ		6,ifsr		; Interrupt request source select bit
ifsr7			.btequ		7,ifsr		; Interrupt request source select bit
;
;*-----------------------------------------------------------------------------*
;*  Address Match Interrupt Enable Register                                    *
;*-----------------------------------------------------------------------------*
aier		.equ	020Eh
;
aier0			.btequ		0,aier		; Address match interrupt 0 enable bit
aier1			.btequ		1,aier		; Address match interrupt 1 enable bit
;
;*-----------------------------------------------------------------------------*
;*  Address Match Interrupt Enable Register 2                                  *
;*-----------------------------------------------------------------------------*
aier2		.equ	020Fh
;
aier20			.btequ		0,aier2		; Address match interrupt 2 enable bit
aier21			.btequ		1,aier2		; Address match interrupt 3 enable bit
;
;*-----------------------------------------------------------------------------*
;*  Address Match Interrupt Register 0                                         *
;*-----------------------------------------------------------------------------*
rmad0		.equ	0210h
;
rmad0l		.equ	rmad0				; Address Match Interrupt Register 0(low 8bit)
rmad0m		.equ	rmad0+1				; Address Match Interrupt Register 0(mid 8bit)
rmad0h		.equ	rmad0+2				; Address Match Interrupt Register 0(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  Address Match Interrupt Register 1                                         *
;*-----------------------------------------------------------------------------*
rmad1		.equ	0214h
;
rmad1l		.equ	rmad1				; Address Match Interrupt Register 1(low 8bit)
rmad1m		.equ	rmad1+1				; Address Match Interrupt Register 1(mid 8bit)
rmad1h		.equ	rmad1+2				; Address Match Interrupt Register 1(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  Address Match Interrupt Register 2                                         *
;*-----------------------------------------------------------------------------*
rmad2		.equ	0218h
;
rmad2l		.equ	rmad2				; Address Match Interrupt Register 2(low 8bit)
rmad2m		.equ	rmad2+1				; Address Match Interrupt Register 2(mid 8bit)
rmad2h		.equ	rmad2+2				; Address Match Interrupt Register 2(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  Address Match Interrupt Register 3                                         *
;*-----------------------------------------------------------------------------*
rmad3		.equ	021Ch
;
rmad3l		.equ	rmad3				; Address Match Interrupt Register 3(low 8bit)
rmad3m		.equ	rmad3+1				; Address Match Interrupt Register 3(mid 8bit)
rmad3h		.equ	rmad3+2				; Address Match Interrupt Register 3(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  Flash Memory Control Register 0                                            *
;*-----------------------------------------------------------------------------*
fmr0		.equ	0220h
;
fmr00			.btequ		0,fmr0		; RY/BY~ status flag
fmr01			.btequ		1,fmr0		; CPU rewrite mode select bit
fmr02			.btequ		2,fmr0		; Lock bit disable select bit
fmstp			.btequ		3,fmr0		; Flash memory stop bit
fmr06			.btequ		6,fmr0		; Program status flag
fmr07			.btequ		7,fmr0		; Erase Status Flag
;
;*-----------------------------------------------------------------------------*
;*  Flash Memory Control Register 1                                            *
;*-----------------------------------------------------------------------------*
fmr1		.equ	0221h
;
fmr11			.btequ		1,fmr1		; Write to FMR6 register enable bit
fmr16			.btequ		6,fmr1		; Lock bit status flag
fmr17			.btequ		7,fmr1		; Data flash wait bit
;
;*-----------------------------------------------------------------------------*
;*  Flash Memory Control Register 2                                            *
;*-----------------------------------------------------------------------------*
fmr2		.equ	0222h
;
fmr22			.btequ		2,fmr2		; Slow read mode enable bit
fmr23			.btequ		3,fmr2		; Low-current consumption read mode enable bit
;
;*-----------------------------------------------------------------------------*
;*  Flash Memory Control Register 6                                            *
;*-----------------------------------------------------------------------------*
fmr6		.equ	0230h
;
fmr60			.btequ		0,fmr6		; EW1 mode select bit
fmr61			.btequ		1,fmr6		; Reserved bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Special Mode Register 4                                              *
;*-----------------------------------------------------------------------------*
u0smr4		.equ	0244h
;
stareq_u0smr4	.btequ		0,u0smr4	; Start condition generate bit
rstareq_u0smr4	.btequ		1,u0smr4	; Restart condition generate bit
stpreq_u0smr4	.btequ		2,u0smr4	; Stop condition generate bit
stspsel_u0smr4	.btequ		3,u0smr4	; SCL, SDA output select bit
ackd_u0smr4		.btequ		4,u0smr4	; ACK data bit
ackc_u0smr4		.btequ		5,u0smr4	; ACK data output enable bit
sclhi_u0smr4	.btequ		6,u0smr4	; SCL output stop enable bit
swc9_u0smr4		.btequ		7,u0smr4	; SCL wait bit 3
;
;*-----------------------------------------------------------------------------*
;*  UART0 Special Mode Register 3                                              *
;*-----------------------------------------------------------------------------*
u0smr3		.equ	0245h
;
ckph_u0smr3		.btequ		1,u0smr3	; Clock phase set bit
nodc_u0smr3		.btequ		3,u0smr3	; Clock output select bit
dl0_u0smr3		.btequ		5,u0smr3	; SDA0 digital delay setup bit
dl1_u0smr3		.btequ		6,u0smr3	; SDA0 digital delay setup bit
dl2_u0smr3		.btequ		7,u0smr3	; SDA0 digital delay setup bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Special Mode Register 2                                              *
;*-----------------------------------------------------------------------------*
u0smr2		.equ	0246h
;
iicm2_u0smr2	.btequ		0,u0smr2	; I2C mode select bit 2
csc_u0smr2		.btequ		1,u0smr2	; Clock synchronization bit
swc_u0smr2		.btequ		2,u0smr2	; SCL wait output bit
als_u0smr2		.btequ		3,u0smr2	; SDA output stop bit
stac_u0smr2		.btequ		4,u0smr2	; UART0 initialization bit
swc2_u0smr2		.btequ		5,u0smr2	; SCL wait output bit 2
sdhi_u0smr2		.btequ		6,u0smr2	; SDA output disable bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Special Mode Register                                                *
;*-----------------------------------------------------------------------------*
u0smr		.equ	0247h
;
iicm_u0smr		.btequ		0,u0smr		; I2C mode select bit
abc_u0smr		.btequ		1,u0smr		; Arbitration lost detect flag control bit
bbs_u0smr		.btequ		2,u0smr		; Bus busy flag
abscs_u0smr		.btequ		4,u0smr		; Bus collision detect sampling clock select bit
acse_u0smr		.btequ		5,u0smr		; Auto clear function select bit of transmit enable bit
sss_u0smr		.btequ		6,u0smr		; Transmit start condition select bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Transmit/Receive Mode Register                                       *
;*-----------------------------------------------------------------------------*
u0mr		.equ	0248h
;
smd0_u0mr		.btequ		0,u0mr		; Serial I/O mode select bit
smd1_u0mr		.btequ		1,u0mr		; Serial I/O mode select bit
smd2_u0mr		.btequ		2,u0mr		; Serial I/O mode select bit
ckdir_u0mr		.btequ		3,u0mr		; Internal/external clock select bit
stps_u0mr		.btequ		4,u0mr		; Stop bit length select bit
pry_u0mr		.btequ		5,u0mr		; Odd/even parity select bit
prye_u0mr		.btequ		6,u0mr		; Parity enable bit
iopol_u0mr		.btequ		7,u0mr		; TXD, RXD I/O polarity reverse bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Bit Rate Register                                                    *
;*-----------------------------------------------------------------------------*
u0brg		.equ	0249h
;
;*-----------------------------------------------------------------------------*
;*  UART0 Transmit Buffer Register                                             *
;*-----------------------------------------------------------------------------*
u0tb		.equ	024Ah
;
u0tbl		.equ	u0tb				; UART0 Transmit Buffer Register(low 8bit)
u0tbh		.equ	u0tb+1				; UART0 Transmit Buffer Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  UART0 Transmit/Receive Control Register 0                                  *
;*-----------------------------------------------------------------------------*
u0c0		.equ	024Ch
;
clk0_u0c0		.btequ		0,u0c0		; U0BRG count source select bit
clk1_u0c0		.btequ		1,u0c0		; U0BRG count source select bit
crs_u0c0		.btequ		2,u0c0		; CTS~/RTS~ function select bit
txept_u0c0		.btequ		3,u0c0		; Transmit register empty flag
crd_u0c0		.btequ		4,u0c0		; CTS~/RTS~ disable bit
nch_u0c0		.btequ		5,u0c0		; Data output select bit
ckpol_u0c0		.btequ		6,u0c0		; CLK polarity select bit
uform_u0c0		.btequ		7,u0c0		; Bit order select bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Transmit/Receive Control Register 1                                  *
;*-----------------------------------------------------------------------------*
u0c1		.equ	024Dh
;
te_u0c1			.btequ		0,u0c1		; Transmit enable bit
ti_u0c1			.btequ		1,u0c1		; Transmit buffer empty flag
re_u0c1			.btequ		2,u0c1		; Receive enable bit
ri_u0c1			.btequ		3,u0c1		; Receive complete flag
u0lch			.btequ		6,u0c1		; Data logic select bit
u0ere			.btequ		7,u0c1		; Error signal output enable bit
;
;*-----------------------------------------------------------------------------*
;*  UART0 Receive Buffer Register                                              *
;*-----------------------------------------------------------------------------*
u0rb		.equ	024Eh
;
u0rbl		.equ	u0rb				; UART0 Receive Buffer Register(low 8bit)
u0rbh		.equ	u0rb+1				; UART0 Receive Buffer Register(high 8bit)
;
abt_u0rb		.btequ		11,u0rb		; Arbitration lost detect flag
oer_u0rb		.btequ		12,u0rb		; Overrun error flag
fer_u0rb		.btequ		13,u0rb		; Framing error flag
per_u0rb		.btequ		14,u0rb		; Parity error flag
sum_u0rb		.btequ		15,u0rb		; Error sum flag
;
;*-----------------------------------------------------------------------------*
;*  UART Transmit/Receive Control Register 2                                   *
;*-----------------------------------------------------------------------------*
ucon		.equ	0250h
;
u0irs			.btequ		0,ucon		; UART0 transmit interrupt source select bit
u1irs			.btequ		1,ucon		; UART1 transmit interrupt source select bit
u0rrm			.btequ		2,ucon		; UART0 continuous receive mode enable bit
u1rrm			.btequ		3,ucon		; UART1 continuous receive mode enable bit
clkmd0			.btequ		4,ucon		; UART1 CLK, CLKS select bit 0
clkmd1			.btequ		5,ucon		; UART1 CLK, CLKS select bit 1
rcsp			.btequ		6,ucon		; Separate UART0 CTS~/RTS~ bit
;
;*-----------------------------------------------------------------------------*
;*  UART Clock Select Register                                                 *
;*-----------------------------------------------------------------------------*
uclksel0	.equ	0252h
;
ocosel0			.btequ		2,uclksel0	; UART0 to UART2 clock prior to division select bit
ocosel1			.btequ		3,uclksel0	; UART3 to UART5 clock prior to division select bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Special Mode Register 4                                              *
;*-----------------------------------------------------------------------------*
u1smr4		.equ	0254h
;
stareq_u1smr4	.btequ		0,u1smr4	; Start condition generate bit
rstareq_u1smr4	.btequ		1,u1smr4	; Restart condition generate bit
stpreq_u1smr4	.btequ		2,u1smr4	; Stop condition generate bit
stspsel_u1smr4	.btequ		3,u1smr4	; SCL, SDA output select bit
ackd_u1smr4		.btequ		4,u1smr4	; ACK data bit
ackc_u1smr4		.btequ		5,u1smr4	; ACK data output enable bit
sclhi_u1smr4	.btequ		6,u1smr4	; SCL output stop enable bit
swc9_u1smr4		.btequ		7,u1smr4	; SCL wait bit 3
;
;*-----------------------------------------------------------------------------*
;*  UART1 Special Mode Register 3                                              *
;*-----------------------------------------------------------------------------*
u1smr3		.equ	0255h
;
ckph_u1smr3		.btequ		1,u1smr3	; Clock phase set bit
nodc_u1smr3		.btequ		3,u1smr3	; Clock output select bit
dl0_u1smr3		.btequ		5,u1smr3	; SDA1 digital delay setup bit
dl1_u1smr3		.btequ		6,u1smr3	; SDA1 digital delay setup bit
dl2_u1smr3		.btequ		7,u1smr3	; SDA1 digital delay setup bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Special Mode Register 2                                              *
;*-----------------------------------------------------------------------------*
u1smr2		.equ	0256h
;
iicm2_u1smr2	.btequ		0,u1smr2	; I2C mode select bit 2
csc_u1smr2		.btequ		1,u1smr2	; Clock synchronization bit
swc_u1smr2		.btequ		2,u1smr2	; SCL wait output bit
als_u1smr2		.btequ		3,u1smr2	; SDA output stop bit
stac_u1smr2		.btequ		4,u1smr2	; UART1 initialization bit
swc2_u1smr2		.btequ		5,u1smr2	; SCL wait output bit 2
sdhi_u1smr2		.btequ		6,u1smr2	; SDA output disable bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Special Mode Register                                                *
;*-----------------------------------------------------------------------------*
u1smr		.equ	0257h
;
iicm_u1smr		.btequ		0,u1smr		; I2C mode select bit
abc_u1smr		.btequ		1,u1smr		; Arbitration lost detect flag control bit
bbs_u1smr		.btequ		2,u1smr		; Bus busy flag
abscs_u1smr		.btequ		4,u1smr		; Bus collision detect sampling clock select bit
acse_u1smr		.btequ		5,u1smr		; Auto clear function select bit of transmit enable bit
sss_u1smr		.btequ		6,u1smr		; Transmit start condition select bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Transmit/Receive Mode Register                                       *
;*-----------------------------------------------------------------------------*
u1mr		.equ	0258h
;
smd0_u1mr		.btequ		0,u1mr		; Serial I/O mode select bit
smd1_u1mr		.btequ		1,u1mr		; Serial I/O mode select bit
smd2_u1mr		.btequ		2,u1mr		; Serial I/O mode select bit
ckdir_u1mr		.btequ		3,u1mr		; Internal/external clock select bit
stps_u1mr		.btequ		4,u1mr		; Stop bit length select bit
pry_u1mr		.btequ		5,u1mr		; Odd/even parity select bit
prye_u1mr		.btequ		6,u1mr		; Parity enable bit
iopol_u1mr		.btequ		7,u1mr		; TXD, RXD I/O polarity reverse bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Bit Rate Register                                                    *
;*-----------------------------------------------------------------------------*
u1brg		.equ	0259h
;
;*-----------------------------------------------------------------------------*
;*  UART1 Transmit Buffer Register                                             *
;*-----------------------------------------------------------------------------*
u1tb		.equ	025Ah
;
u1tbl		.equ	u1tb				; UART1 Transmit Buffer Register(low 8bit)
u1tbh		.equ	u1tb+1				; UART1 Transmit Buffer Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  UART1 Transmit/Receive Control Register 0                                  *
;*-----------------------------------------------------------------------------*
u1c0		.equ	025Ch
;
clk0_u1c0		.btequ		0,u1c0		; U1BRG count source select bit
clk1_u1c0		.btequ		1,u1c0		; U1BRG count source select bit
crs_u1c0		.btequ		2,u1c0		; CTS~/RTS~ function select bit
txept_u1c0		.btequ		3,u1c0		; Transmit register empty flag
crd_u1c0		.btequ		4,u1c0		; CTS~/RTS~ disable bit
nch_u1c0		.btequ		5,u1c0		; Data output select bit
ckpol_u1c0		.btequ		6,u1c0		; CLK polarity select bit
uform_u1c0		.btequ		7,u1c0		; Bit order select bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Transmit/Receive Control Register 1                                  *
;*-----------------------------------------------------------------------------*
u1c1		.equ	025Dh
;
te_u1c1			.btequ		0,u1c1		; Transmit enable bit
ti_u1c1			.btequ		1,u1c1		; Transmit buffer empty flag
re_u1c1			.btequ		2,u1c1		; Receive enable bit
ri_u1c1			.btequ		3,u1c1		; Receive complete flag
u1lch			.btequ		6,u1c1		; Data logic select bit
u1ere			.btequ		7,u1c1		; Error signal output enable bit
;
;*-----------------------------------------------------------------------------*
;*  UART1 Receive Buffer Register                                              *
;*-----------------------------------------------------------------------------*
u1rb		.equ	025Eh
;
u1rbl		.equ	u1rb				; UART1 Receive Buffer Register(low 8bit)
u1rbh		.equ	u1rb+1				; UART1 Receive Buffer Register(high 8bit)
;
abt_u1rb		.btequ		11,u1rb		; Arbitration lost detect flag
oer_u1rb		.btequ		12,u1rb		; Overrun error flag
fer_u1rb		.btequ		13,u1rb		; Framing error flag
per_u1rb		.btequ		14,u1rb		; Parity error flag
sum_u1rb		.btequ		15,u1rb		; Error sum flag
;
;*-----------------------------------------------------------------------------*
;*  UART2 Special Mode Register 4                                              *
;*-----------------------------------------------------------------------------*
u2smr4		.equ	0264h
;
stareq_u2smr4	.btequ		0,u2smr4	; Start condition generate bit
rstareq_u2smr4	.btequ		1,u2smr4	; Restart condition generate bit
stpreq_u2smr4	.btequ		2,u2smr4	; Stop condition generate bit
stspsel_u2smr4	.btequ		3,u2smr4	; SCL, SDA output select bit
ackd_u2smr4		.btequ		4,u2smr4	; ACK data bit
ackc_u2smr4		.btequ		5,u2smr4	; ACK data output enable bit
sclhi_u2smr4	.btequ		6,u2smr4	; SCL output stop enable bit
swc9_u2smr4		.btequ		7,u2smr4	; SCL wait bit 3
;
;*-----------------------------------------------------------------------------*
;*  UART2 Special Mode Register 3                                              *
;*-----------------------------------------------------------------------------*
u2smr3		.equ	0265h
;
ckph_u2smr3		.btequ		1,u2smr3	; Clock phase set bit
nodc_u2smr3		.btequ		3,u2smr3	; Clock output select bit
dl0_u2smr3		.btequ		5,u2smr3	; SDA2 digital delay setup bit
dl1_u2smr3		.btequ		6,u2smr3	; SDA2 digital delay setup bit
dl2_u2smr3		.btequ		7,u2smr3	; SDA2 digital delay setup bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Special Mode Register 2                                              *
;*-----------------------------------------------------------------------------*
u2smr2		.equ	0266h
;
iicm2_u2smr2	.btequ		0,u2smr2	; I2C mode select bit 2
csc_u2smr2		.btequ		1,u2smr2	; Clock synchronization bit
swc_u2smr2		.btequ		2,u2smr2	; SCL wait output bit
als_u2smr2		.btequ		3,u2smr2	; SDA output stop bit
stac_u2smr2		.btequ		4,u2smr2	; UART2 initialization bit
swc2_u2smr2		.btequ		5,u2smr2	; SCL wait output bit 2
sdhi_u2smr2		.btequ		6,u2smr2	; SDA output disable bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Special Mode Register                                                *
;*-----------------------------------------------------------------------------*
u2smr		.equ	0267h
;
iicm_u2smr		.btequ		0,u2smr		; I2C mode select bit
abc_u2smr		.btequ		1,u2smr		; Arbitration lost detect flag control bit
bbs_u2smr		.btequ		2,u2smr		; Bus busy flag
abscs_u2smr		.btequ		4,u2smr		; Bus collision detect sampling clock select bit
acse_u2smr		.btequ		5,u2smr		; Auto clear function select bit of transmit enable bit
sss_u2smr		.btequ		6,u2smr		; Transmit start condition select bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Transmit/Receive Mode Register                                       *
;*-----------------------------------------------------------------------------*
u2mr		.equ	0268h
;
smd0_u2mr		.btequ		0,u2mr		; Serial I/O mode select bit
smd1_u2mr		.btequ		1,u2mr		; Serial I/O mode select bit
smd2_u2mr		.btequ		2,u2mr		; Serial I/O mode select bit
ckdir_u2mr		.btequ		3,u2mr		; Internal/external clock select bit
stps_u2mr		.btequ		4,u2mr		; Stop bit length select bit
pry_u2mr		.btequ		5,u2mr		; Odd/even parity select bit
prye_u2mr		.btequ		6,u2mr		; Parity enable bit
iopol_u2mr		.btequ		7,u2mr		; TXD, RXD I/O polarity reverse bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Bit Rate Register                                                    *
;*-----------------------------------------------------------------------------*
u2brg		.equ	0269h
;
;*-----------------------------------------------------------------------------*
;*  UART2 Transmit Buffer Register                                             *
;*-----------------------------------------------------------------------------*
u2tb		.equ	026Ah
;
u2tbl		.equ	u2tb				; UART2 Transmit Buffer Register(low 8bit)
u2tbh		.equ	u2tb+1				; UART2 Transmit Buffer Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  UART2 Transmit/Receive Control Register 0                                  *
;*-----------------------------------------------------------------------------*
u2c0		.equ	026Ch
;
clk0_u2c0		.btequ		0,u2c0		; U2BRG count source select bit
clk1_u2c0		.btequ		1,u2c0		; U2BRG count source select bit
crs_u2c0		.btequ		2,u2c0		; CTS~/RTS~ function select bit
txept_u2c0		.btequ		3,u2c0		; Transmit register empty flag
crd_u2c0		.btequ		4,u2c0		; CTS~/RTS~ disable bit
nch_u2c0		.btequ		5,u2c0		; Data output select bit
ckpol_u2c0		.btequ		6,u2c0		; CLK polarity select bit
uform_u2c0		.btequ		7,u2c0		; Bit order select bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Transmit/Receive Control Register 1                                  *
;*-----------------------------------------------------------------------------*
u2c1		.equ	026Dh
;
te_u2c1			.btequ		0,u2c1		; Transmit enable bit
ti_u2c1			.btequ		1,u2c1		; Transmit buffer empty flag
re_u2c1			.btequ		2,u2c1		; Receive enable bit
ri_u2c1			.btequ		3,u2c1		; Receive complete flag
u2irs			.btequ		4,u2c1		; UART2 transmit interrupt source select bit
u2rrm			.btequ		5,u2c1		; UART2 continuous receive mode enable bit
u2lch			.btequ		6,u2c1		; Data logic select bit
u2ere			.btequ		7,u2c1		; Error signal output enable bit
;
;*-----------------------------------------------------------------------------*
;*  UART2 Receive Buffer Register                                              *
;*-----------------------------------------------------------------------------*
u2rb		.equ	026Eh
;
u2rbl		.equ	u2rb				; UART2 Receive Buffer Register(low 8bit)
u2rbh		.equ	u2rb+1				; UART2 Receive Buffer Register(high 8bit)
;
abt_u2rb		.btequ		11,u2rb		; Arbitration lost detect flag
oer_u2rb		.btequ		12,u2rb		; Overrun error flag
fer_u2rb		.btequ		13,u2rb		; Framing error flag
per_u2rb		.btequ		14,u2rb		; Parity error flag
sum_u2rb		.btequ		15,u2rb		; Error sum flag
;
;*-----------------------------------------------------------------------------*
;*  UART5 Special Mode Register 4                                              *
;*-----------------------------------------------------------------------------*
u5smr4		.equ	0284h
;
stareq_u5smr4	.btequ		0,u5smr4	; Start condition generate bit
rstareq_u5smr4	.btequ		1,u5smr4	; Restart condition generate bit
stpreq_u5smr4	.btequ		2,u5smr4	; Stop condition generate bit
stspsel_u5smr4	.btequ		3,u5smr4	; SCL, SDA output select bit
ackd_u5smr4		.btequ		4,u5smr4	; ACK data bit
ackc_u5smr4		.btequ		5,u5smr4	; ACK data output enable bit
sclhi_u5smr4	.btequ		6,u5smr4	; SCL output stop enable bit
swc9_u5smr4		.btequ		7,u5smr4	; SCL wait bit 3
;
;*-----------------------------------------------------------------------------*
;*  UART5 Special Mode Register 3                                              *
;*-----------------------------------------------------------------------------*
u5smr3		.equ	0285h
;
ckph_u5smr3		.btequ		1,u5smr3	; Clock phase set bit
nodc_u5smr3		.btequ		3,u5smr3	; Clock output select bit
dl0_u5smr3		.btequ		5,u5smr3	; SDA5 digital delay setup bit
dl1_u5smr3		.btequ		6,u5smr3	; SDA5 digital delay setup bit
dl2_u5smr3		.btequ		7,u5smr3	; SDA5 digital delay setup bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Special Mode Register 2                                              *
;*-----------------------------------------------------------------------------*
u5smr2		.equ	0286h
;
iicm2_u5smr2	.btequ		0,u5smr2	; I2C mode select bit 2
csc_u5smr2		.btequ		1,u5smr2	; Clock synchronization bit
swc_u5smr2		.btequ		2,u5smr2	; SCL wait output bit
als_u5smr2		.btequ		3,u5smr2	; SDA output stop bit
stac_u5smr2		.btequ		4,u5smr2	; UART5 initialization bit
swc2_u5smr2		.btequ		5,u5smr2	; SCL wait output bit 2
sdhi_u5smr2		.btequ		6,u5smr2	; SDA output disable bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Special Mode Register                                                *
;*-----------------------------------------------------------------------------*
u5smr		.equ	0287h
;
iicm_u5smr		.btequ		0,u5smr		; I2C mode select bit
abc_u5smr		.btequ		1,u5smr		; Arbitration lost detect flag control bit
bbs_u5smr		.btequ		2,u5smr		; Bus busy flag
abscs_u5smr		.btequ		4,u5smr		; Bus collision detect sampling clock select bit
acse_u5smr		.btequ		5,u5smr		; Auto clear function select bit of transmit enable bit
sss_u5smr		.btequ		6,u5smr		; Transmit start condition select bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Transmit/Receive Mode Register                                       *
;*-----------------------------------------------------------------------------*
u5mr		.equ	0288h
;
smd0_u5mr		.btequ		0,u5mr		; Serial I/O mode select bit
smd1_u5mr		.btequ		1,u5mr		; Serial I/O mode select bit
smd2_u5mr		.btequ		2,u5mr		; Serial I/O mode select bit
ckdir_u5mr		.btequ		3,u5mr		; Internal/external clock select bit
stps_u5mr		.btequ		4,u5mr		; Stop bit length select bit
pry_u5mr		.btequ		5,u5mr		; Odd/even parity select bit
prye_u5mr		.btequ		6,u5mr		; Parity enable bit
iopol_u5mr		.btequ		7,u5mr		; TXD, RXD I/O polarity reverse bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Bit Rate Register                                                    *
;*-----------------------------------------------------------------------------*
u5brg		.equ	0289h
;
;*-----------------------------------------------------------------------------*
;*  UART5 Transmit Buffer Register                                             *
;*-----------------------------------------------------------------------------*
u5tb		.equ	028Ah
;
u5tbl		.equ	u5tb				; UART5 Transmit Buffer Register(low 8bit)
u5tbh		.equ	u5tb+1				; UART5 Transmit Buffer Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  UART5 Transmit/Receive Control Register 0                                  *
;*-----------------------------------------------------------------------------*
u5c0		.equ	028Ch
;
clk0_u5c0		.btequ		0,u5c0		; U5BRG count source select bit
clk1_u5c0		.btequ		1,u5c0		; U5BRG count source select bit
crs_u5c0		.btequ		2,u5c0		; CTS~/RTS~ function select bit
txept_u5c0		.btequ		3,u5c0		; Transmit register empty flag
crd_u5c0		.btequ		4,u5c0		; CTS~/RTS~ disable bit
nch_u5c0		.btequ		5,u5c0		; Data output select bit
ckpol_u5c0		.btequ		6,u5c0		; CLK polarity select bit
uform_u5c0		.btequ		7,u5c0		; Bit order select bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Transmit/Receive Control Register 1                                  *
;*-----------------------------------------------------------------------------*
u5c1		.equ	028Dh
;
te_u5c1			.btequ		0,u5c1		; Transmit enable bit
ti_u5c1			.btequ		1,u5c1		; Transmit buffer empty flag
re_u5c1			.btequ		2,u5c1		; Receive enable bit
ri_u5c1			.btequ		3,u5c1		; Receive complete flag
u5irs			.btequ		4,u5c1		; UART5 transmit interrupt source select bit
u5rrm			.btequ		5,u5c1		; UART5 continuous receive mode enable bit
u5lch			.btequ		6,u5c1		; Data logic select bit
u5ere			.btequ		7,u5c1		; Error signal output enable bit
;
;*-----------------------------------------------------------------------------*
;*  UART5 Receive Buffer Register                                              *
;*-----------------------------------------------------------------------------*
u5rb		.equ	028Eh
;
u5rbl		.equ	u5rb				; UART5 Receive Buffer Register(low 8bit)
u5rbh		.equ	u5rb+1				; UART5 Receive Buffer Register(high 8bit)
;
abt_u5rb		.btequ		11,u5rb		; Arbitration lost detect flag
oer_u5rb		.btequ		12,u5rb		; Overrun error flag
fer_u5rb		.btequ		13,u5rb		; Framing error flag
per_u5rb		.btequ		14,u5rb		; Parity error flag
sum_u5rb		.btequ		15,u5rb		; Error sum flag
;
;*-----------------------------------------------------------------------------*
;*  UART4 Special Mode Register 4                                              *
;*-----------------------------------------------------------------------------*
u4smr4		.equ	0294h
;
stareq_u4smr4	.btequ		0,u4smr4	; Start condition generate bit
rstareq_u4smr4	.btequ		1,u4smr4	; Restart condition generate bit
stpreq_u4smr4	.btequ		2,u4smr4	; Stop condition generate bit
stspsel_u4smr4	.btequ		3,u4smr4	; SCL, SDA output select bit
ackd_u4smr4		.btequ		4,u4smr4	; ACK data bit
ackc_u4smr4		.btequ		5,u4smr4	; ACK data output enable bit
sclhi_u4smr4	.btequ		6,u4smr4	; SCL output stop enable bit
swc9_u4smr4		.btequ		7,u4smr4	; SCL wait bit 3
;
;*-----------------------------------------------------------------------------*
;*  UART4 Special Mode Register 3                                              *
;*-----------------------------------------------------------------------------*
u4smr3		.equ	0295h
;
ckph_u4smr3		.btequ		1,u4smr3	; Clock phase set bit
nodc_u4smr3		.btequ		3,u4smr3	; Clock output select bit
dl0_u4smr3		.btequ		5,u4smr3	; SDA4 digital delay setup bit
dl1_u4smr3		.btequ		6,u4smr3	; SDA4 digital delay setup bit
dl2_u4smr3		.btequ		7,u4smr3	; SDA4 digital delay setup bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Special Mode Register 2                                              *
;*-----------------------------------------------------------------------------*
u4smr2		.equ	0296h
;
iicm2_u4smr2	.btequ		0,u4smr2	; I2C mode select bit 2
csc_u4smr2		.btequ		1,u4smr2	; Clock synchronization bit
swc_u4smr2		.btequ		2,u4smr2	; SCL wait output bit
als_u4smr2		.btequ		3,u4smr2	; SDA output stop bit
stac_u4smr2		.btequ		4,u4smr2	; UART4 initialization bit
swc2_u4smr2		.btequ		5,u4smr2	; SCL wait output bit 2
sdhi_u4smr2		.btequ		6,u4smr2	; SDA output disable bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Special Mode Register                                                *
;*-----------------------------------------------------------------------------*
u4smr		.equ	0297h
;
iicm_u4smr		.btequ		0,u4smr		; I2C mode select bit
abc_u4smr		.btequ		1,u4smr		; Arbitration lost detect flag control bit
bbs_u4smr		.btequ		2,u4smr		; Bus busy flag
abscs_u4smr		.btequ		4,u4smr		; Bus collision detect sampling clock select bit
acse_u4smr		.btequ		5,u4smr		; Auto clear function select bit of transmit enable bit
sss_u4smr		.btequ		6,u4smr		; Transmit start condition select bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Transmit/Receive Mode Register                                       *
;*-----------------------------------------------------------------------------*
u4mr		.equ	0298h
;
smd0_u4mr		.btequ		0,u4mr		; Serial I/O mode select bit
smd1_u4mr		.btequ		1,u4mr		; Serial I/O mode select bit
smd2_u4mr		.btequ		2,u4mr		; Serial I/O mode select bit
ckdir_u4mr		.btequ		3,u4mr		; Internal/external clock select bit
stps_u4mr		.btequ		4,u4mr		; Stop bit length select bit
pry_u4mr		.btequ		5,u4mr		; Odd/even parity select bit
prye_u4mr		.btequ		6,u4mr		; Parity enable bit
iopol_u4mr		.btequ		7,u4mr		; TXD, RXD I/O polarity reverse bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Bit Rate Register                                                    *
;*-----------------------------------------------------------------------------*
u4brg		.equ	0299h
;
;*-----------------------------------------------------------------------------*
;*  UART4 Transmit Buffer Register                                             *
;*-----------------------------------------------------------------------------*
u4tb		.equ	029Ah
;
u4tbl		.equ	u4tb				; UART4 Transmit Buffer Register(low 8bit)
u4tbh		.equ	u4tb+1				; UART4 Transmit Buffer Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  UART4 Transmit/Receive Control Register 0                                  *
;*-----------------------------------------------------------------------------*
u4c0		.equ	029Ch
;
clk0_u4c0		.btequ		0,u4c0		; U4BRG count source select bit
clk1_u4c0		.btequ		1,u4c0		; U4BRG count source select bit
crs_u4c0		.btequ		2,u4c0		; CTS~/RTS~ function select bit
txept_u4c0		.btequ		3,u4c0		; Transmit register empty flag
crd_u4c0		.btequ		4,u4c0		; CTS~/RTS~ disable bit
nch_u4c0		.btequ		5,u4c0		; Data output select bit
ckpol_u4c0		.btequ		6,u4c0		; CLK polarity select bit
uform_u4c0		.btequ		7,u4c0		; Bit order select bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Transmit/Receive Control Register 1                                  *
;*-----------------------------------------------------------------------------*
u4c1		.equ	029Dh
;
te_u4c1			.btequ		0,u4c1		; Transmit enable bit
ti_u4c1			.btequ		1,u4c1		; Transmit buffer empty flag
re_u4c1			.btequ		2,u4c1		; Receive enable bit
ri_u4c1			.btequ		3,u4c1		; Receive complete flag
u4irs			.btequ		4,u4c1		; UART4 transmit interrupt source select bit
u4rrm			.btequ		5,u4c1		; UART4 continuous receive mode enable bit
u4lch			.btequ		6,u4c1		; Data logic select bit
u4ere			.btequ		7,u4c1		; Error signal output enable bit
;
;*-----------------------------------------------------------------------------*
;*  UART4 Receive Buffer Register                                              *
;*-----------------------------------------------------------------------------*
u4rb		.equ	029Eh
;
u4rbl		.equ	u4rb				; UART4 Receive Buffer Register(low 8bit)
u4rbh		.equ	u4rb+1				; UART4 Receive Buffer Register(high 8bit)
;
abt_u4rb		.btequ		11,u4rb		; Arbitration lost detect flag
oer_u4rb		.btequ		12,u4rb		; Overrun error flag
fer_u4rb		.btequ		13,u4rb		; Framing error flag
per_u4rb		.btequ		14,u4rb		; Parity error flag
sum_u4rb		.btequ		15,u4rb		; Error sum flag
;
;*-----------------------------------------------------------------------------*
;*  UART3 Special Mode Register 4                                              *
;*-----------------------------------------------------------------------------*
u3smr4		.equ	02A4h
;
stareq_u3smr4	.btequ		0,u3smr4	; Start condition generate bit
rstareq_u3smr4	.btequ		1,u3smr4	; Restart condition generate bit
stpreq_u3smr4	.btequ		2,u3smr4	; Stop condition generate bit
stspsel_u3smr4	.btequ		3,u3smr4	; SCL, SDA output select bit
ackd_u3smr4		.btequ		4,u3smr4	; ACK data bit
ackc_u3smr4		.btequ		5,u3smr4	; ACK data output enable bit
sclhi_u3smr4	.btequ		6,u3smr4	; SCL output stop enable bit
swc9_u3smr4		.btequ		7,u3smr4	; SCL wait bit 3
;
;*-----------------------------------------------------------------------------*
;*  UART3 Special Mode Register 3                                              *
;*-----------------------------------------------------------------------------*
u3smr3		.equ	02A5h
;
ckph_u3smr3		.btequ		1,u3smr3	; Clock phase set bit
nodc_u3smr3		.btequ		3,u3smr3	; Clock output select bit
dl0_u3smr3		.btequ		5,u3smr3	; SDA3 digital delay setup bit
dl1_u3smr3		.btequ		6,u3smr3	; SDA3 digital delay setup bit
dl2_u3smr3		.btequ		7,u3smr3	; SDA3 digital delay setup bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Special Mode Register 2                                              *
;*-----------------------------------------------------------------------------*
u3smr2		.equ	02A6h
;
iicm2_u3smr2	.btequ		0,u3smr2	; I2C mode select bit 2
csc_u3smr2		.btequ		1,u3smr2	; Clock synchronization bit
swc_u3smr2		.btequ		2,u3smr2	; SCL wait output bit
als_u3smr2		.btequ		3,u3smr2	; SDA output stop bit
stac_u3smr2		.btequ		4,u3smr2	; UART3 initialization bit
swc2_u3smr2		.btequ		5,u3smr2	; SCL wait output bit 2
sdhi_u3smr2		.btequ		6,u3smr2	; SDA output disable bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Special Mode Register                                                *
;*-----------------------------------------------------------------------------*
u3smr		.equ	02A7h
;
iicm_u3smr		.btequ		0,u3smr		; I2C mode select bit
abc_u3smr		.btequ		1,u3smr		; Arbitration lost detect flag control bit
bbs_u3smr		.btequ		2,u3smr		; Bus busy flag
abscs_u3smr		.btequ		4,u3smr		; Bus collision detect sampling clock select bit
acse_u3smr		.btequ		5,u3smr		; Auto clear function select bit of transmit enable bit
sss_u3smr		.btequ		6,u3smr		; Transmit start condition select bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Transmit/Receive Mode Register                                       *
;*-----------------------------------------------------------------------------*
u3mr		.equ	02A8h
;
smd0_u3mr		.btequ		0,u3mr		; Serial I/O mode select bit
smd1_u3mr		.btequ		1,u3mr		; Serial I/O mode select bit
smd2_u3mr		.btequ		2,u3mr		; Serial I/O mode select bit
ckdir_u3mr		.btequ		3,u3mr		; Internal/external clock select bit
stps_u3mr		.btequ		4,u3mr		; Stop bit length select bit
pry_u3mr		.btequ		5,u3mr		; Odd/even parity select bit
prye_u3mr		.btequ		6,u3mr		; Parity enable bit
iopol_u3mr		.btequ		7,u3mr		; TXD, RXD I/O polarity reverse bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Bit Rate Register                                                    *
;*-----------------------------------------------------------------------------*
u3brg		.equ	02A9h
;
;*-----------------------------------------------------------------------------*
;*  UART3 Transmit Buffer Register                                             *
;*-----------------------------------------------------------------------------*
u3tb		.equ	02AAh
;
u3tbl		.equ	u3tb				; UART3 Transmit Buffer Register(low 8bit)
u3tbh		.equ	u3tb+1				; UART3 Transmit Buffer Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  UART3 Transmit/Receive Control Register 0                                  *
;*-----------------------------------------------------------------------------*
u3c0		.equ	02ACh
;
clk0_u3c0		.btequ		0,u3c0		; U3BRG count source select bit
clk1_u3c0		.btequ		1,u3c0		; U3BRG count source select bit
crs_u3c0		.btequ		2,u3c0		; CTS~/RTS~ function select bit
txept_u3c0		.btequ		3,u3c0		; Transmit register empty flag
crd_u3c0		.btequ		4,u3c0		; CTS~/RTS~ disable bit
nch_u3c0		.btequ		5,u3c0		; Data output select bit
ckpol_u3c0		.btequ		6,u3c0		; CLK polarity select bit
uform_u3c0		.btequ		7,u3c0		; Bit order select bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Transmit/Receive Control Register 1                                  *
;*-----------------------------------------------------------------------------*
u3c1		.equ	02ADh
;
te_u3c1			.btequ		0,u3c1		; Transmit enable bit
ti_u3c1			.btequ		1,u3c1		; Transmit buffer empty flag
re_u3c1			.btequ		2,u3c1		; Receive enable bit
ri_u3c1			.btequ		3,u3c1		; Receive complete flag
u3irs			.btequ		4,u3c1		; UART3 transmit interrupt source select bit
u3rrm			.btequ		5,u3c1		; UART3 continuous receive mode enable bit
u3lch			.btequ		6,u3c1		; Data logic select bit
u3ere			.btequ		7,u3c1		; Error signal output enable bit
;
;*-----------------------------------------------------------------------------*
;*  UART3 Receive Buffer Register                                              *
;*-----------------------------------------------------------------------------*
u3rb		.equ	02AEh
;
u3rbl		.equ	u3rb				; UART3 Receive Buffer Register(low 8bit)
u3rbh		.equ	u3rb+1				; UART3 Receive Buffer Register(high 8bit)
;
abt_u3rb		.btequ		11,u3rb		; Arbitration lost detect flag
oer_u3rb		.btequ		12,u3rb		; Overrun error flag
fer_u3rb		.btequ		13,u3rb		; Framing error flag
per_u3rb		.btequ		14,u3rb		; Parity error flag
sum_u3rb		.btequ		15,u3rb		; Error sum flag
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Data Shift Register                                                   *
;*-----------------------------------------------------------------------------*
s00			.equ	02B0h
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Address Register 0                                                    *
;*-----------------------------------------------------------------------------*
s0d0		.equ	02B2h
;
sad0_s0d0		.btequ		1,s0d0		; Slave Address
sad1_s0d0		.btequ		2,s0d0		; Slave Address
sad2_s0d0		.btequ		3,s0d0		; Slave Address
sad3_s0d0		.btequ		4,s0d0		; Slave Address
sad4_s0d0		.btequ		5,s0d0		; Slave Address
sad5_s0d0		.btequ		6,s0d0		; Slave Address
sad6_s0d0		.btequ		7,s0d0		; Slave Address
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Control Register 0                                                    *
;*-----------------------------------------------------------------------------*
s1d0		.equ	02B3h
;
bc0				.btequ		0,s1d0		; Bit counter(number of transmitted/received bits)
bc1				.btequ		1,s1d0		; Bit counter(number of transmitted/received bits)
bc2				.btequ		2,s1d0		; Bit counter(number of transmitted/received bits)
es0				.btequ		3,s1d0		; I2C-bus interface enable bit
als				.btequ		4,s1d0		; Data format select bit
ihr				.btequ		6,s1d0		; I2C-bus interface reset bit
tiss			.btequ		7,s1d0		; I2C-bus interface pin input level select bit
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Clock Control Register                                                *
;*-----------------------------------------------------------------------------*
s20			.equ	02B4h
;
ccr0			.btequ		0,s20		; Bit rate control bit
ccr1			.btequ		1,s20		; Bit rate control bit
ccr2			.btequ		2,s20		; Bit rate control bit
ccr3			.btequ		3,s20		; Bit rate control bit
ccr4			.btequ		4,s20		; Bit rate control bit
fastmode		.btequ		5,s20		; SCL mode select bit
ackbit			.btequ		6,s20		; ACK bit
ackclk			.btequ		7,s20		; ACK clock bit
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Start/Stop Condition Control Register                                 *
;*-----------------------------------------------------------------------------*
s2d0		.equ	02B5h
;
ssc0			.btequ		0,s2d0		; Start/stop condition setting bit
ssc1			.btequ		1,s2d0		; Start/stop condition setting bit
ssc2			.btequ		2,s2d0		; Start/stop condition setting bit
ssc3			.btequ		3,s2d0		; Start/stop condition setting bit
ssc4			.btequ		4,s2d0		; Start/stop condition setting bit
sip				.btequ		5,s2d0		; SCL/SDA interrupt pin polarity select bit
sis				.btequ		6,s2d0		; SCL/SDA interrupt pin select bit
stspsel			.btequ		7,s2d0		; Start/stop condition generation select bit
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Control Register 1                                                    *
;*-----------------------------------------------------------------------------*
s3d0		.equ	02B6h
;
sim				.btequ		0,s3d0		; Stop condition detect interrupt enable bit
wit				.btequ		1,s3d0		; Data receive interrupt enable bit
ped				.btequ		2,s3d0		; SDAMM/port function select bit
pec				.btequ		3,s3d0		; SCLMM/port function select bit
sdam			.btequ		4,s3d0		; Internal SDA output monitor bit
sclm			.btequ		5,s3d0		; Internal SCL output monitor bit
ick0			.btequ		6,s3d0		; I2C-bus system clock select bit
ick1			.btequ		7,s3d0		; I2C-bus system clock select bit
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Control Register 2                                                    *
;*-----------------------------------------------------------------------------*
s4d0		.equ	02B7h
;
toe				.btequ		0,s4d0		; Timeout detect function enable bit
tof				.btequ		1,s4d0		; Timeout detect flag
tosel			.btequ		2,s4d0		; Timeout detect time select bit
ick2			.btequ		3,s4d0		; I2C-bus system clock select bit
ick3			.btequ		4,s4d0		; I2C-bus system clock select bit
ick4			.btequ		5,s4d0		; I2C-bus system clock select bit
mslad			.btequ		6,s4d0		; Slave address compare bit
scpin			.btequ		7,s4d0		; Stop condition detect interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Status Register 0                                                     *
;*-----------------------------------------------------------------------------*
s10			.equ	02B8h
;
lrb				.btequ		0,s10		; Last receive bit
adr0			.btequ		1,s10		; General call detection flag
aas				.btequ		2,s10		; Slave address compare flag
al				.btequ		3,s10		; Arbitration lost detection flag
pin				.btequ		4,s10		; I2C-bus interface interrupt request bit
bb				.btequ		5,s10		; Bus busy flag
trx				.btequ		6,s10		; Communication mode select bit 0
mst				.btequ		7,s10		; Communication mode select bit 1
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Status Register 1                                                     *
;*-----------------------------------------------------------------------------*
s11			.equ	02B9h
;
aas0			.btequ		0,s11		; Slave address 0 compare flag
aas1			.btequ		1,s11		; Slave address 1 compare flag
aas2			.btequ		2,s11		; Slave address 2 compare flag
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Address Register 1                                                    *
;*-----------------------------------------------------------------------------*
s0d1		.equ	02BAh
;
sad0_s0d1		.btequ		1,s0d1		; Slave Address
sad1_s0d1		.btequ		2,s0d1		; Slave Address
sad2_s0d1		.btequ		3,s0d1		; Slave Address
sad3_s0d1		.btequ		4,s0d1		; Slave Address
sad4_s0d1		.btequ		5,s0d1		; Slave Address
sad5_s0d1		.btequ		6,s0d1		; Slave Address
sad6_s0d1		.btequ		7,s0d1		; Slave Address
;
;*-----------------------------------------------------------------------------*
;*  I2C0 Address Register 2                                                    *
;*-----------------------------------------------------------------------------*
s0d2		.equ	02BBh
;
sad0_s0d2		.btequ		1,s0d2		; Slave Address
sad1_s0d2		.btequ		2,s0d2		; Slave Address
sad2_s0d2		.btequ		3,s0d2		; Slave Address
sad3_s0d2		.btequ		4,s0d2		; Slave Address
sad4_s0d2		.btequ		5,s0d2		; Slave Address
sad5_s0d2		.btequ		6,s0d2		; Slave Address
sad6_s0d2		.btequ		7,s0d2		; Slave Address
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 0                                                *
;*-----------------------------------------------------------------------------*
g1tm0		.equ	02C0h
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 0                                             *
;*-----------------------------------------------------------------------------*
g1po0		.equ	02C0h
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 1                                                *
;*-----------------------------------------------------------------------------*
g1tm1		.equ	02C2h
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 1                                             *
;*-----------------------------------------------------------------------------*
g1po1		.equ	02C2h
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 2                                                *
;*-----------------------------------------------------------------------------*
g1tm2		.equ	02C4h
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 2                                             *
;*-----------------------------------------------------------------------------*
g1po2		.equ	02C4h
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 3                                                *
;*-----------------------------------------------------------------------------*
g1tm3		.equ	02C6h
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 3                                             *
;*-----------------------------------------------------------------------------*
g1po3		.equ	02C6h
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 4                                                *
;*-----------------------------------------------------------------------------*
g1tm4		.equ	02C8h
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 4                                             *
;*-----------------------------------------------------------------------------*
g1po4		.equ	02C8h
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 5                                                *
;*-----------------------------------------------------------------------------*
g1tm5		.equ	02CAh
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 5                                             *
;*-----------------------------------------------------------------------------*
g1po5		.equ	02CAh
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 6                                                *
;*-----------------------------------------------------------------------------*
g1tm6		.equ	02CCh
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 6                                             *
;*-----------------------------------------------------------------------------*
g1po6		.equ	02CCh
;
;*-----------------------------------------------------------------------------*
;*  Time measurement register 7                                                *
;*-----------------------------------------------------------------------------*
g1tm7		.equ	02CEh
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation register 7                                             *
;*-----------------------------------------------------------------------------*
g1po7		.equ	02CEh
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 0                                     *
;*-----------------------------------------------------------------------------*
g1pocr0		.equ	02D0h
;
mod0_g1pocr0	.btequ		0,g1pocr0	; Operating mode select bit
mod1_g1pocr0	.btequ		1,g1pocr0	; Operating mode select bit
ivl_g1pocr0		.btequ		4,g1pocr0	; Default output value select bit
rld_g1pocr0		.btequ		5,g1pocr0	; G1POj register value reload timing select bit
inv_g1pocr0		.btequ		7,g1pocr0	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 1                                     *
;*-----------------------------------------------------------------------------*
g1pocr1		.equ	02D1h
;
mod0_g1pocr1	.btequ		0,g1pocr1	; Operating mode select bit
mod1_g1pocr1	.btequ		1,g1pocr1	; Operating mode select bit
ivl_g1pocr1		.btequ		4,g1pocr1	; Default output value select bit
rld_g1pocr1		.btequ		5,g1pocr1	; G1POj register value reload timing select bit
inv_g1pocr1		.btequ		7,g1pocr1	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 2                                     *
;*-----------------------------------------------------------------------------*
g1pocr2		.equ	02D2h
;
mod0_g1pocr2	.btequ		0,g1pocr2	; Operating mode select bit
mod1_g1pocr2	.btequ		1,g1pocr2	; Operating mode select bit
ivl_g1pocr2		.btequ		4,g1pocr2	; Default output value select bit
rld_g1pocr2		.btequ		5,g1pocr2	; G1POj register value reload timing select bit
inv_g1pocr2		.btequ		7,g1pocr2	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 3                                     *
;*-----------------------------------------------------------------------------*
g1pocr3		.equ	02D3h
;
mod0_g1pocr3	.btequ		0,g1pocr3	; Operating mode select bit
mod1_g1pocr3	.btequ		1,g1pocr3	; Operating mode select bit
ivl_g1pocr3		.btequ		4,g1pocr3	; Default output value select bit
rld_g1pocr3		.btequ		5,g1pocr3	; G1POj register value reload timing select bit
inv_g1pocr3		.btequ		7,g1pocr3	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 4                                     *
;*-----------------------------------------------------------------------------*
g1pocr4		.equ	02D4h
;
mod0_g1pocr4	.btequ		0,g1pocr4	; Operating mode select bit
mod1_g1pocr4	.btequ		1,g1pocr4	; Operating mode select bit
ivl_g1pocr4		.btequ		4,g1pocr4	; Default output value select bit
rld_g1pocr4		.btequ		5,g1pocr4	; G1POj register value reload timing select bit
inv_g1pocr4		.btequ		7,g1pocr4	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 5                                     *
;*-----------------------------------------------------------------------------*
g1pocr5		.equ	02D5h
;
mod0_g1pocr5	.btequ		0,g1pocr5	; Operating mode select bit
mod1_g1pocr5	.btequ		1,g1pocr5	; Operating mode select bit
ivl_g1pocr5		.btequ		4,g1pocr5	; Default output value select bit
rld_g1pocr5		.btequ		5,g1pocr5	; G1POj register value reload timing select bit
inv_g1pocr5		.btequ		7,g1pocr5	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 6                                     *
;*-----------------------------------------------------------------------------*
g1pocr6		.equ	02D6h
;
mod0_g1pocr6	.btequ		0,g1pocr6	; Operating mode select bit
mod1_g1pocr6	.btequ		1,g1pocr6	; Operating mode select bit
ivl_g1pocr6		.btequ		4,g1pocr6	; Default output value select bit
rld_g1pocr6		.btequ		5,g1pocr6	; G1POj register value reload timing select bit
inv_g1pocr6		.btequ		7,g1pocr6	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Waveform generation control register 7                                     *
;*-----------------------------------------------------------------------------*
g1pocr7		.equ	02D7h
;
mod0_g1pocr7	.btequ		0,g1pocr7	; Operating mode select bit
mod1_g1pocr7	.btequ		1,g1pocr7	; Operating mode select bit
ivl_g1pocr7		.btequ		4,g1pocr7	; Default output value select bit
rld_g1pocr7		.btequ		5,g1pocr7	; G1POj register value reload timing select bit
inv_g1pocr7		.btequ		7,g1pocr7	; Output level inversion select bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 0                                        *
;*-----------------------------------------------------------------------------*
g1tmcr0		.equ	02D8h
;
cts0_g1tmcr0	.btequ		0,g1tmcr0	; Time measurement trigger select bit
cts1_g1tmcr0	.btequ		1,g1tmcr0	; Time measurement trigger select bit
df0_g1tmcr0		.btequ		2,g1tmcr0	; Digital filter select bit
df1_g1tmcr0		.btequ		3,g1tmcr0	; Digital filter select bit
gt_g1tmcr0		.btequ		4,g1tmcr0	; Gate function select bit
goc_g1tmcr0		.btequ		5,g1tmcr0	; Gate release select bit
gsc_g1tmcr0		.btequ		6,g1tmcr0	; Gate release bit
pr_g1tmcr0		.btequ		7,g1tmcr0	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 1                                        *
;*-----------------------------------------------------------------------------*
g1tmcr1		.equ	02D9h
;
cts0_g1tmcr1	.btequ		0,g1tmcr1	; Time measurement trigger select bit
cts1_g1tmcr1	.btequ		1,g1tmcr1	; Time measurement trigger select bit
df0_g1tmcr1		.btequ		2,g1tmcr1	; Digital filter select bit
df1_g1tmcr1		.btequ		3,g1tmcr1	; Digital filter select bit
gt_g1tmcr1		.btequ		4,g1tmcr1	; Gate function select bit
goc_g1tmcr1		.btequ		5,g1tmcr1	; Gate release select bit
gsc_g1tmcr1		.btequ		6,g1tmcr1	; Gate release bit
pr_g1tmcr1		.btequ		7,g1tmcr1	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 2                                        *
;*-----------------------------------------------------------------------------*
g1tmcr2		.equ	02DAh
;
cts0_g1tmcr2	.btequ		0,g1tmcr2	; Time measurement trigger select bit
cts1_g1tmcr2	.btequ		1,g1tmcr2	; Time measurement trigger select bit
df0_g1tmcr2		.btequ		2,g1tmcr2	; Digital filter select bit
df1_g1tmcr2		.btequ		3,g1tmcr2	; Digital filter select bit
gt_g1tmcr2		.btequ		4,g1tmcr2	; Gate function select bit
goc_g1tmcr2		.btequ		5,g1tmcr2	; Gate release select bit
gsc_g1tmcr2		.btequ		6,g1tmcr2	; Gate release bit
pr_g1tmcr2		.btequ		7,g1tmcr2	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 3                                        *
;*-----------------------------------------------------------------------------*
g1tmcr3		.equ	02DBh
;
cts0_g1tmcr3	.btequ		0,g1tmcr3	; Time measurement trigger select bit
cts1_g1tmcr3	.btequ		1,g1tmcr3	; Time measurement trigger select bit
df0_g1tmcr3		.btequ		2,g1tmcr3	; Digital filter select bit
df1_g1tmcr3		.btequ		3,g1tmcr3	; Digital filter select bit
gt_g1tmcr3		.btequ		4,g1tmcr3	; Gate function select bit
goc_g1tmcr3		.btequ		5,g1tmcr3	; Gate release select bit
gsc_g1tmcr3		.btequ		6,g1tmcr3	; Gate release bit
pr_g1tmcr3		.btequ		7,g1tmcr3	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 4                                        *
;*-----------------------------------------------------------------------------*
g1tmcr4		.equ	02DCh
;
cts0_g1tmcr4	.btequ		0,g1tmcr4	; Time measurement trigger select bit
cts1_g1tmcr4	.btequ		1,g1tmcr4	; Time measurement trigger select bit
df0_g1tmcr4		.btequ		2,g1tmcr4	; Digital filter select bit
df1_g1tmcr4		.btequ		3,g1tmcr4	; Digital filter select bit
gt_g1tmcr4		.btequ		4,g1tmcr4	; Gate function select bit
goc_g1tmcr4		.btequ		5,g1tmcr4	; Gate release select bit
gsc_g1tmcr4		.btequ		6,g1tmcr4	; Gate release bit
pr_g1tmcr4		.btequ		7,g1tmcr4	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 5                                        *
;*-----------------------------------------------------------------------------*
g1tmcr5		.equ	02DDh
;
cts0_g1tmcr5	.btequ		0,g1tmcr5	; Time measurement trigger select bit
cts1_g1tmcr5	.btequ		1,g1tmcr5	; Time measurement trigger select bit
df0_g1tmcr5		.btequ		2,g1tmcr5	; Digital filter select bit
df1_g1tmcr5		.btequ		3,g1tmcr5	; Digital filter select bit
gt_g1tmcr5		.btequ		4,g1tmcr5	; Gate function select bit
goc_g1tmcr5		.btequ		5,g1tmcr5	; Gate release select bit
gsc_g1tmcr5		.btequ		6,g1tmcr5	; Gate release bit
pr_g1tmcr5		.btequ		7,g1tmcr5	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 6                                        *
;*-----------------------------------------------------------------------------*
g1tmcr6		.equ	02DEh
;
cts0_g1tmcr6	.btequ		0,g1tmcr6	; Time measurement trigger select bit
cts1_g1tmcr6	.btequ		1,g1tmcr6	; Time measurement trigger select bit
df0_g1tmcr6		.btequ		2,g1tmcr6	; Digital filter select bit
df1_g1tmcr6		.btequ		3,g1tmcr6	; Digital filter select bit
gt_g1tmcr6		.btequ		4,g1tmcr6	; Gate function select bit
goc_g1tmcr6		.btequ		5,g1tmcr6	; Gate release select bit
gsc_g1tmcr6		.btequ		6,g1tmcr6	; Gate release bit
pr_g1tmcr6		.btequ		7,g1tmcr6	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement control register 7                                        *
;*-----------------------------------------------------------------------------*
g1tmcr7		.equ	02DFh
;
cts0_g1tmcr7	.btequ		0,g1tmcr7	; Time measurement trigger select bit
cts1_g1tmcr7	.btequ		1,g1tmcr7	; Time measurement trigger select bit
df0_g1tmcr7		.btequ		2,g1tmcr7	; Digital filter select bit
df1_g1tmcr7		.btequ		3,g1tmcr7	; Digital filter select bit
gt_g1tmcr7		.btequ		4,g1tmcr7	; Gate function select bit
goc_g1tmcr7		.btequ		5,g1tmcr7	; Gate release select bit
gsc_g1tmcr7		.btequ		6,g1tmcr7	; Gate release bit
pr_g1tmcr7		.btequ		7,g1tmcr7	; Prescaler set bit
;
;*-----------------------------------------------------------------------------*
;*  Base timer register                                                        *
;*-----------------------------------------------------------------------------*
g1bt		.equ	02E0h
;
;*-----------------------------------------------------------------------------*
;*  Base timer control register 0                                              *
;*-----------------------------------------------------------------------------*
g1bcr0		.equ	02E2h
;
bck0_g1bcr0		.btequ		0,g1bcr0	; Count source select bit
bck1_g1bcr0		.btequ		1,g1bcr0	; Count source select bit
rst4_g1bcr0		.btequ		2,g1bcr0	; Base timer reset source select bit 4
it_g1bcr0		.btequ		7,g1bcr0	; Base timer interrupt select bit
;
;*-----------------------------------------------------------------------------*
;*  Base timer control register 1                                              *
;*-----------------------------------------------------------------------------*
g1bcr1		.equ	02E3h
;
rst1_g1bcr1		.btequ		1,g1bcr1	; Base timer reset source select bit 1
rst2_g1bcr1		.btequ		2,g1bcr1	; Base timer reset source select bit 2
bts_g1bcr1		.btequ		4,g1bcr1	; Base timer start bit
ud0_g1bcr1		.btequ		5,g1bcr1	; Increment/decrement control bit
ud1_g1bcr1		.btequ		6,g1bcr1	; Increment/decrement control bit
;
;*-----------------------------------------------------------------------------*
;*  Time measurement prescaler register 6                                      *
;*-----------------------------------------------------------------------------*
g1tpr6		.equ	02E4h
;
;*-----------------------------------------------------------------------------*
;*  Time measurement prescaler register 7                                      *
;*-----------------------------------------------------------------------------*
g1tpr7		.equ	02E5h
;
;*-----------------------------------------------------------------------------*
;*  Function enable register                                                   *
;*-----------------------------------------------------------------------------*
g1fe		.equ	02E6h
;
ife0_g1fe		.btequ		0,g1fe		; Channel 0 function enable bit
ife1_g1fe		.btequ		1,g1fe		; Channel 1 function enable bit
ife2_g1fe		.btequ		2,g1fe		; Channel 2 function enable bit
ife3_g1fe		.btequ		3,g1fe		; Channel 3 function enable bit
ife4_g1fe		.btequ		4,g1fe		; Channel 4 function enable bit
ife5_g1fe		.btequ		5,g1fe		; Channel 5 function enable bit
ife6_g1fe		.btequ		6,g1fe		; Channel 6 function enable bit
ife7_g1fe		.btequ		7,g1fe		; Channel 7 function enable bit
;
;*-----------------------------------------------------------------------------*
;*  Function select register                                                   *
;*-----------------------------------------------------------------------------*
g1fs		.equ	02E7h
;
fsc0_g1fs		.btequ		0,g1fs		; Channel 0 time measurement/ waveform generation function select bit
fsc1_g1fs		.btequ		1,g1fs		; Channel 1 time measurement/ waveform generation function select bit
fsc2_g1fs		.btequ		2,g1fs		; Channel 2 time measurement/ waveform generation function select bit
fsc3_g1fs		.btequ		3,g1fs		; Channel 3 time measurement/ waveform generation function select bit
fsc4_g1fs		.btequ		4,g1fs		; Channel 4 time measurement/ waveform generation function select bit
fsc5_g1fs		.btequ		5,g1fs		; Channel 5 time measurement/ waveform generation function select bit
fsc6_g1fs		.btequ		6,g1fs		; Channel 6 time measurement/ waveform generation function select bit
fsc7_g1fs		.btequ		7,g1fs		; Channel 7 time measurement/ waveform generation function select bit
;
;*-----------------------------------------------------------------------------*
;*  Base timer reset register                                                  *
;*-----------------------------------------------------------------------------*
g1btrr		.equ	02E8h
;
;*-----------------------------------------------------------------------------*
;*  Count source divide register                                               *
;*-----------------------------------------------------------------------------*
g1dv		.equ	02EAh
;
;*-----------------------------------------------------------------------------*
;*  Waveform output master enable register                                     *
;*-----------------------------------------------------------------------------*
g1oer		.equ	02ECh
;
eoc0_g1oer		.btequ		0,g1oer		; OUTC1_0 output disable bit
eoc1_g1oer		.btequ		1,g1oer		; OUTC1_1 output disable bit
eoc2_g1oer		.btequ		2,g1oer		; OUTC1_2 output disable bit
eoc3_g1oer		.btequ		3,g1oer		; OUTC1_3 output disable bit
eoc4_g1oer		.btequ		4,g1oer		; OUTC1_4 output disable bit
eoc5_g1oer		.btequ		5,g1oer		; OUTC1_5 output disable bit
eoc6_g1oer		.btequ		6,g1oer		; OUTC1_6 output disable bit
eoc7_g1oer		.btequ		7,g1oer		; OUTC1_7 output disable bit
;
;*-----------------------------------------------------------------------------*
;*  Timer S I/O control register 0                                             *
;*-----------------------------------------------------------------------------*
g1ior0		.equ	02EEh
;
io00_g1ior0		.btequ		0,g1ior0	; OUTC1_0 output control bit
io01_g1ior0		.btequ		1,g1ior0	; OUTC1_0 output control bit
io10_g1ior0		.btequ		2,g1ior0	; OUTC1_1 output control bit
io11_g1ior0		.btequ		3,g1ior0	; OUTC1_1 output control bit
io20_g1ior0		.btequ		4,g1ior0	; OUTC1_2 output control bit
io21_g1ior0		.btequ		5,g1ior0	; OUTC1_2 output control bit
io30_g1ior0		.btequ		6,g1ior0	; OUTC1_3 output control bit
io31_g1ior0		.btequ		7,g1ior0	; OUTC1_3 output control bit
;
;*-----------------------------------------------------------------------------*
;*  Timer S I/O control register 1                                             *
;*-----------------------------------------------------------------------------*
g1ior1		.equ	02EFh
;
io40_g1ior1		.btequ		0,g1ior1	; OUTC1_4 output control bit
io41_g1ior1		.btequ		1,g1ior1	; OUTC1_4 output control bit
io50_g1ior1		.btequ		2,g1ior1	; OUTC1_5 output control bit
io51_g1ior1		.btequ		3,g1ior1	; OUTC1_5 output control bit
io60_g1ior1		.btequ		4,g1ior1	; OUTC1_6 output control bit
io61_g1ior1		.btequ		5,g1ior1	; OUTC1_6 output control bit
io70_g1ior1		.btequ		6,g1ior1	; OUTC1_7 output control bit
io71_g1ior1		.btequ		7,g1ior1	; OUTC1_7 output control bit
;
;*-----------------------------------------------------------------------------*
;*  Interrupt request register                                                 *
;*-----------------------------------------------------------------------------*
g1ir		.equ	02F0h
;
g1ir0_g1ir		.btequ		0,g1ir		; Channel 0 interrupt request bit
g1ir1_g1ir		.btequ		1,g1ir		; Channel 1 interrupt request bit
g1ir2_g1ir		.btequ		2,g1ir		; Channel 2 interrupt request bit
g1ir3_g1ir		.btequ		3,g1ir		; Channel 3 interrupt request bit
g1ir4_g1ir		.btequ		4,g1ir		; Channel 4 interrupt request bit
g1ir5_g1ir		.btequ		5,g1ir		; Channel 5 interrupt request bit
g1ir6_g1ir		.btequ		6,g1ir		; Channel 6 interrupt request bit
g1ir7_g1ir		.btequ		7,g1ir		; Channel 1 interrupt request bit
;
;*-----------------------------------------------------------------------------*
;*  Interrupt enable register 0                                                *
;*-----------------------------------------------------------------------------*
g1ie0		.equ	02F1h
;
g1ie00_g1ie0	.btequ		0,g1ie0		; Channel 0 interrupt enable 0 bit
g1ie01_g1ie0	.btequ		1,g1ie0		; Channel 1 interrupt enable 0 bit
g1ie02_g1ie0	.btequ		2,g1ie0		; Channel 2 interrupt enable 0 bit
g1ie03_g1ie0	.btequ		3,g1ie0		; Channel 3 interrupt enable 0 bit
g1ie04_g1ie0	.btequ		4,g1ie0		; Channel 4 interrupt enable 0 bit
g1ie05_g1ie0	.btequ		5,g1ie0		; Channel 5 interrupt enable 0 bit
g1ie06_g1ie0	.btequ		6,g1ie0		; Channel 6 interrupt enable 0 bit
g1ie07_g1ie0	.btequ		7,g1ie0		; Channel 7 interrupt enable 0 bit
;
;*-----------------------------------------------------------------------------*
;*  Interrupt enable register 1                                                *
;*-----------------------------------------------------------------------------*
g1ie1		.equ	02F2h
;
g1ie10_g1ie1	.btequ		0,g1ie1		; Channel 0 interrupt enable 1 bit
g1ie11_g1ie1	.btequ		1,g1ie1		; Channel 1 interrupt enable 1 bit
g1ie12_g1ie1	.btequ		2,g1ie1		; Channel 2 interrupt enable 1 bit
g1ie13_g1ie1	.btequ		3,g1ie1		; Channel 3 interrupt enable 1 bit
g1ie14_g1ie1	.btequ		4,g1ie1		; Channel 4 interrupt enable 1 bit
g1ie15_g1ie1	.btequ		5,g1ie1		; Channel 5 interrupt enable 1 bit
g1ie16_g1ie1	.btequ		6,g1ie1		; Channel 6 interrupt enable 1 bit
g1ie17_g1ie1	.btequ		7,g1ie1		; Channel 7 interrupt enable 1 bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B3/B4/B5 Count Start Flag                                            *
;*-----------------------------------------------------------------------------*
tbsr		.equ	0300h
;
tb3s			.btequ		5,tbsr		; Timer B3 count start flag
tb4s			.btequ		6,tbsr		; Timer B4 count start flag
tb5s			.btequ		7,tbsr		; Timer B5 count start flag
;
;*-----------------------------------------------------------------------------*
;*  Timer A1-1 Register                                                        *
;*-----------------------------------------------------------------------------*
ta11		.equ	0302h
;
;*-----------------------------------------------------------------------------*
;*  Timer A2-1 Register                                                        *
;*-----------------------------------------------------------------------------*
ta21		.equ	0304h
;
;*-----------------------------------------------------------------------------*
;*  Timer A4-1 Register                                                        *
;*-----------------------------------------------------------------------------*
ta41		.equ	0306h
;
;*-----------------------------------------------------------------------------*
;*  Three-Phase PWM Control Register 0                                         *
;*-----------------------------------------------------------------------------*
invc0		.equ	0308h
;
inv00			.btequ		0,invc0		; ICTB2 count condition select bit
inv01			.btequ		1,invc0		; ICTB2 count condition select bit
inv02			.btequ		2,invc0		; Three-phase motor control timer function enable bit
inv03			.btequ		3,invc0		; Three-phase motor control timer output control bit
inv04			.btequ		4,invc0		; High- and low-side simultaneous turn-on disable bit
inv05			.btequ		5,invc0		; High- and low-side simultaneous turn-on detect flag
inv06			.btequ		6,invc0		; Modulation mode select bit
inv07			.btequ		7,invc0		; Software trigger select bit
;
;*-----------------------------------------------------------------------------*
;*  Three-Phase PWM Control Register 1                                         *
;*-----------------------------------------------------------------------------*
invc1		.equ	0309h
;
inv10			.btequ		0,invc1		; Timer A1, A2, and A4 start trigger select bit
inv11			.btequ		1,invc1		; Timer A1-1, A2-1 and A4-1 control bit
inv12			.btequ		2,invc1		; Dead time timer count source select bit
inv13			.btequ		3,invc1		; Carrier wave rise/fall detect flag
inv14			.btequ		4,invc1		; Active level control bit
inv15			.btequ		5,invc1		; Dead time disable bit
inv16			.btequ		6,invc1		; Dead time timer trigger select bit
;
;*-----------------------------------------------------------------------------*
;*  Three-Phase Output Buffer Register 0                                       *
;*-----------------------------------------------------------------------------*
idb0		.equ	030Ah
;
du0				.btequ		0,idb0		; U-phase output buffer 0
dub0			.btequ		1,idb0		; U~-phase output buffer 0
dv0				.btequ		2,idb0		; V-phase output buffer 0
dvb0			.btequ		3,idb0		; V~-phase output buffer 0
dw0				.btequ		4,idb0		; W-phase output buffer 0
dwb0			.btequ		5,idb0		; W~-phase output buffer 0
;
;*-----------------------------------------------------------------------------*
;*  Three-Phase Output Buffer Register 1                                       *
;*-----------------------------------------------------------------------------*
idb1		.equ	030Bh
;
du1				.btequ		0,idb1		; U-phase output buffer 1
dub1			.btequ		1,idb1		; U~-phase output buffer 1
dv1				.btequ		2,idb1		; V-phase output buffer 1
dvb1			.btequ		3,idb1		; V~-phase output buffer 1
dw1				.btequ		4,idb1		; W-phase output buffer 1
dwb1			.btequ		5,idb1		; W~-phase output buffer 1
;
;*-----------------------------------------------------------------------------*
;*  Dead Time Timer                                                            *
;*-----------------------------------------------------------------------------*
dtt			.equ	030Ch
;
;*-----------------------------------------------------------------------------*
;*  Timer B2 Interrupt Generation Frequency Set Counter                        *
;*-----------------------------------------------------------------------------*
ictb2		.equ	030Dh
;
;*-----------------------------------------------------------------------------*
;*  Position-Data-Retain Function Control Register                             *
;*-----------------------------------------------------------------------------*
pdrf		.equ	030Eh
;
pdrw			.btequ		0,pdrf		; W-phase position data retain bit
pdrv			.btequ		1,pdrf		; V-phase position data retain bit
pdru			.btequ		2,pdrf		; U-phase position data retain bit
pdrt			.btequ		3,pdrf		; Retain-trigger polarity select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B3 Register                                                          *
;*-----------------------------------------------------------------------------*
tb3			.equ	0310h
;
;*-----------------------------------------------------------------------------*
;*  Timer B4 Register                                                          *
;*-----------------------------------------------------------------------------*
tb4			.equ	0312h
;
;*-----------------------------------------------------------------------------*
;*  Timer B5 Register                                                          *
;*-----------------------------------------------------------------------------*
tb5			.equ	0314h
;
;*-----------------------------------------------------------------------------*
;*  Port Function Control Register                                             *
;*-----------------------------------------------------------------------------*
pfcr		.equ	0318h
;
pfc0			.btequ		0,pfcr		; Port P8_0 output function select bit
pfc1			.btequ		1,pfcr		; Port P8_1 output function select bit
pfc2			.btequ		2,pfcr		; Port P7_2 output function select bit
pfc3			.btequ		3,pfcr		; Port P7_3 output function select bit
pfc4			.btequ		4,pfcr		; Port P7_4 output function select bit
pfc5			.btequ		5,pfcr		; Port P7_5 output function select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer B3 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
tb3mr		.equ	031Bh
;
tmod0_tb3mr		.btequ		0,tb3mr		; Operation mode select bit
tmod1_tb3mr		.btequ		1,tb3mr		; Operation mode select bit
mr0_tb3mr		.btequ		2,tb3mr		; Function varies with the operation mode
mr1_tb3mr		.btequ		3,tb3mr		; Function varies with the operation mode
mr3_tb3mr		.btequ		5,tb3mr		; Function varies with the operation mode
tck0_tb3mr		.btequ		6,tb3mr		; Count source select bit(Function varies with the operation mode)
tck1_tb3mr		.btequ		7,tb3mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer B4 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
tb4mr		.equ	031Ch
;
tmod0_tb4mr		.btequ		0,tb4mr		; Operation mode select bit
tmod1_tb4mr		.btequ		1,tb4mr		; Operation mode select bit
mr0_tb4mr		.btequ		2,tb4mr		; Function varies with the operation mode
mr1_tb4mr		.btequ		3,tb4mr		; Function varies with the operation mode
mr3_tb4mr		.btequ		5,tb4mr		; Function varies with the operation mode
tck0_tb4mr		.btequ		6,tb4mr		; Count source select bit(Function varies with the operation mode)
tck1_tb4mr		.btequ		7,tb4mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer B5 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
tb5mr		.equ	031Dh
;
tmod0_tb5mr		.btequ		0,tb5mr		; Operation mode select bit
tmod1_tb5mr		.btequ		1,tb5mr		; Operation mode select bit
mr0_tb5mr		.btequ		2,tb5mr		; Function varies with the operation mode
mr1_tb5mr		.btequ		3,tb5mr		; Function varies with the operation mode
mr3_tb5mr		.btequ		5,tb5mr		; Function varies with the operation mode
tck0_tb5mr		.btequ		6,tb5mr		; Count source select bit(Function varies with the operation mode)
tck1_tb5mr		.btequ		7,tb5mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Count Start Flag                                                           *
;*-----------------------------------------------------------------------------*
tabsr		.equ	0320h
;
ta0s			.btequ		0,tabsr		; Timer A0 count start flag
ta1s			.btequ		1,tabsr		; Timer A1 count start flag
ta2s			.btequ		2,tabsr		; Timer A2 count start flag
ta3s			.btequ		3,tabsr		; Timer A3 count start flag
ta4s			.btequ		4,tabsr		; Timer A4 count start flag
tb0s			.btequ		5,tabsr		; Timer B0 count start flag
tb1s			.btequ		6,tabsr		; Timer B1 count start flag
tb2s			.btequ		7,tabsr		; Timer B2 count start flag
;
;*-----------------------------------------------------------------------------*
;*  One-Shot Start Flag                                                        *
;*-----------------------------------------------------------------------------*
onsf		.equ	0322h
;
ta0os			.btequ		0,onsf		; Timer A0 one-shot start flag
ta1os			.btequ		1,onsf		; Timer A1 one-shot start flag
ta2os			.btequ		2,onsf		; Timer A2 one-shot start flag
ta3os			.btequ		3,onsf		; Timer A3 one-shot start flag
ta4os			.btequ		4,onsf		; Timer A4 one-shot start flag
tazie			.btequ		5,onsf		; Z-phase input enable bit
ta0tgl			.btequ		6,onsf		; Timer A0 event/trigger select bit
ta0tgh			.btequ		7,onsf		; Timer A0 event/trigger select bit
;
;*-----------------------------------------------------------------------------*
;*  Trigger Select Register                                                    *
;*-----------------------------------------------------------------------------*
trgsr		.equ	0323h
;
ta1tgl			.btequ		0,trgsr		; Timer A1 event/trigger select bit
ta1tgh			.btequ		1,trgsr		; Timer A1 event/trigger select bit
ta2tgl			.btequ		2,trgsr		; Timer A2 event/trigger select bit
ta2tgh			.btequ		3,trgsr		; Timer A2 event/trigger select bit
ta3tgl			.btequ		4,trgsr		; Timer A3 event/trigger select bit
ta3tgh			.btequ		5,trgsr		; Timer A3 event/trigger select bit
ta4tgl			.btequ		6,trgsr		; Timer A4 event/trigger select bit
ta4tgh			.btequ		7,trgsr		; Timer A4 event/trigger select bit
;
;*-----------------------------------------------------------------------------*
;*  Up/Down Flag                                                               *
;*-----------------------------------------------------------------------------*
udf			.equ	0324h
;
ta0ud			.btequ		0,udf		; Timer A0 up/down flag
ta1ud			.btequ		1,udf		; Timer A1 up/down flag
ta2ud			.btequ		2,udf		; Timer A2 up/down flag
ta3ud			.btequ		3,udf		; Timer A3 up/down flag
ta4ud			.btequ		4,udf		; Timer A4 up/down flag
ta2p			.btequ		5,udf		; Timer A2 two-phase pulse signal processing select bit
ta3p			.btequ		6,udf		; Timer A3 two-phase pulse signal processing select bit
ta4p			.btequ		7,udf		; Timer A4 two-phase pulse signal processing select bit
;
;*-----------------------------------------------------------------------------*
;*  Timer A0 Register                                                          *
;*-----------------------------------------------------------------------------*
ta0			.equ	0326h
;
;*-----------------------------------------------------------------------------*
;*  Timer A1 Register                                                          *
;*-----------------------------------------------------------------------------*
ta1			.equ	0328h
;
;*-----------------------------------------------------------------------------*
;*  Timer A2 Register                                                          *
;*-----------------------------------------------------------------------------*
ta2			.equ	032Ah
;
;*-----------------------------------------------------------------------------*
;*  Timer A3 Register                                                          *
;*-----------------------------------------------------------------------------*
ta3			.equ	032Ch
;
;*-----------------------------------------------------------------------------*
;*  Timer A4 Register                                                          *
;*-----------------------------------------------------------------------------*
ta4			.equ	032Eh
;
;*-----------------------------------------------------------------------------*
;*  Timer B0 Register                                                          *
;*-----------------------------------------------------------------------------*
tb0			.equ	0330h
;
;*-----------------------------------------------------------------------------*
;*  Timer B1 Register                                                          *
;*-----------------------------------------------------------------------------*
tb1			.equ	0332h
;
;*-----------------------------------------------------------------------------*
;*  Timer B2 Register                                                          *
;*-----------------------------------------------------------------------------*
tb2			.equ	0334h
;
;*-----------------------------------------------------------------------------*
;*  Timer A0 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
ta0mr		.equ	0336h
;
tmod0_ta0mr		.btequ		0,ta0mr		; Operation mode select bit
tmod1_ta0mr		.btequ		1,ta0mr		; Operation mode select bit
mr0_ta0mr		.btequ		2,ta0mr		; Function varies with the operation mode
mr1_ta0mr		.btequ		3,ta0mr		; Function varies with the operation mode
mr2_ta0mr		.btequ		4,ta0mr		; Function varies with the operation mode
mr3_ta0mr		.btequ		5,ta0mr		; Function varies with the operation mode
tck0_ta0mr		.btequ		6,ta0mr		; Count source select bit(Function varies with the operation mode)
tck1_ta0mr		.btequ		7,ta0mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer A1 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
ta1mr		.equ	0337h
;
tmod0_ta1mr		.btequ		0,ta1mr		; Operation mode select bit
tmod1_ta1mr		.btequ		1,ta1mr		; Operation mode select bit
mr0_ta1mr		.btequ		2,ta1mr		; Function varies with the operation mode
mr1_ta1mr		.btequ		3,ta1mr		; Function varies with the operation mode
mr2_ta1mr		.btequ		4,ta1mr		; Function varies with the operation mode
mr3_ta1mr		.btequ		5,ta1mr		; Function varies with the operation mode
tck0_ta1mr		.btequ		6,ta1mr		; Count source select bit(Function varies with the operation mode)
tck1_ta1mr		.btequ		7,ta1mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer A2 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
ta2mr		.equ	0338h
;
tmod0_ta2mr		.btequ		0,ta2mr		; Operation mode select bit
tmod1_ta2mr		.btequ		1,ta2mr		; Operation mode select bit
mr0_ta2mr		.btequ		2,ta2mr		; Function varies with the operation mode
mr1_ta2mr		.btequ		3,ta2mr		; Function varies with the operation mode
mr2_ta2mr		.btequ		4,ta2mr		; Function varies with the operation mode
mr3_ta2mr		.btequ		5,ta2mr		; Function varies with the operation mode
tck0_ta2mr		.btequ		6,ta2mr		; Count source select bit(Function varies with the operation mode)
tck1_ta2mr		.btequ		7,ta2mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer A3 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
ta3mr		.equ	0339h
;
tmod0_ta3mr		.btequ		0,ta3mr		; Operation mode select bit
tmod1_ta3mr		.btequ		1,ta3mr		; Operation mode select bit
mr0_ta3mr		.btequ		2,ta3mr		; Function varies with the operation mode
mr1_ta3mr		.btequ		3,ta3mr		; Function varies with the operation mode
mr2_ta3mr		.btequ		4,ta3mr		; Function varies with the operation mode
mr3_ta3mr		.btequ		5,ta3mr		; Function varies with the operation mode
tck0_ta3mr		.btequ		6,ta3mr		; Count source select bit(Function varies with the operation mode)
tck1_ta3mr		.btequ		7,ta3mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer A4 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
ta4mr		.equ	033Ah
;
tmod0_ta4mr		.btequ		0,ta4mr		; Operation mode select bit
tmod1_ta4mr		.btequ		1,ta4mr		; Operation mode select bit
mr0_ta4mr		.btequ		2,ta4mr		; Function varies with the operation mode
mr1_ta4mr		.btequ		3,ta4mr		; Function varies with the operation mode
mr2_ta4mr		.btequ		4,ta4mr		; Function varies with the operation mode
mr3_ta4mr		.btequ		5,ta4mr		; Function varies with the operation mode
tck0_ta4mr		.btequ		6,ta4mr		; Count source select bit(Function varies with the operation mode)
tck1_ta4mr		.btequ		7,ta4mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer B0 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
tb0mr		.equ	033Bh
;
tmod0_tb0mr		.btequ		0,tb0mr		; Operation mode select bit
tmod1_tb0mr		.btequ		1,tb0mr		; Operation mode select bit
mr0_tb0mr		.btequ		2,tb0mr		; Function varies with the operation mode
mr1_tb0mr		.btequ		3,tb0mr		; Function varies with the operation mode
mr3_tb0mr		.btequ		5,tb0mr		; Function varies with the operation mode
tck0_tb0mr		.btequ		6,tb0mr		; Count source select bit(Function varies with the operation mode)
tck1_tb0mr		.btequ		7,tb0mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer B1 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
tb1mr		.equ	033Ch
;
tmod0_tb1mr		.btequ		0,tb1mr		; Operation mode select bit
tmod1_tb1mr		.btequ		1,tb1mr		; Operation mode select bit
mr0_tb1mr		.btequ		2,tb1mr		; Function varies with the operation mode
mr1_tb1mr		.btequ		3,tb1mr		; Function varies with the operation mode
mr3_tb1mr		.btequ		5,tb1mr		; Function varies with the operation mode
tck0_tb1mr		.btequ		6,tb1mr		; Count source select bit(Function varies with the operation mode)
tck1_tb1mr		.btequ		7,tb1mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer B2 Mode Register                                                     *
;*-----------------------------------------------------------------------------*
tb2mr		.equ	033Dh
;
tmod0_tb2mr		.btequ		0,tb2mr		; Operation mode select bit
tmod1_tb2mr		.btequ		1,tb2mr		; Operation mode select bit
mr0_tb2mr		.btequ		2,tb2mr		; Function varies with the operation mode
mr1_tb2mr		.btequ		3,tb2mr		; Function varies with the operation mode
mr3_tb2mr		.btequ		5,tb2mr		; Function varies with the operation mode
tck0_tb2mr		.btequ		6,tb2mr		; Count source select bit(Function varies with the operation mode)
tck1_tb2mr		.btequ		7,tb2mr		; Count source select bit(Function varies with the operation mode)
;
;*-----------------------------------------------------------------------------*
;*  Timer B2 Special Mode Register                                             *
;*-----------------------------------------------------------------------------*
tb2sc		.equ	033Eh
;
pwcon			.btequ		0,tb2sc		; Timer B2 reload timing switch bit
ivpcr1			.btequ		1,tb2sc		; Three-phase output port SD~ control bit 1
tb0en			.btequ		2,tb2sc		; Timer B0 operation mode select bit
tb1en			.btequ		3,tb2sc		; Timer B1 operation mode select bit
tb2sel			.btequ		4,tb2sc		; Trigger select bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Second Data Register                                       *
;*-----------------------------------------------------------------------------*
rtcsec		.equ	0340h
;
sc00			.btequ		0,rtcsec	; 1st digit of second count bit
sc01			.btequ		1,rtcsec	; 1st digit of second count bit
sc02			.btequ		2,rtcsec	; 1st digit of second count bit
sc03			.btequ		3,rtcsec	; 1st digit of second count bit
sc10			.btequ		4,rtcsec	; 2nd digit of second count bit
sc11			.btequ		5,rtcsec	; 2nd digit of second count bit
sc12			.btequ		6,rtcsec	; 2nd digit of second count bit
bsy				.btequ		7,rtcsec	; Real-time clock busy flag
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Minute Data Register                                       *
;*-----------------------------------------------------------------------------*
rtcmin		.equ	0341h
;
mn00			.btequ		0,rtcmin	; 1st digit of minute count bit
mn01			.btequ		1,rtcmin	; 1st digit of minute count bit
mn02			.btequ		2,rtcmin	; 1st digit of minute count bit
mn03			.btequ		3,rtcmin	; 1st digit of minute count bit
mn10			.btequ		4,rtcmin	; 2nd digit of minute count bit
mn11			.btequ		5,rtcmin	; 2nd digit of minute count bit
mn12			.btequ		6,rtcmin	; 2nd digit of minute count bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Hour Data Register                                         *
;*-----------------------------------------------------------------------------*
rtchr		.equ	0342h
;
hr00			.btequ		0,rtchr		; 1st digit of hour count bit
hr01			.btequ		1,rtchr		; 1st digit of hour count bit
hr02			.btequ		2,rtchr		; 1st digit of hour count bit
hr03			.btequ		3,rtchr		; 1st digit of hour count bit
hr10			.btequ		4,rtchr		; 2nd digit of hour count bit
hr11			.btequ		5,rtchr		; 2nd digit of hour count bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Day Data Register                                          *
;*-----------------------------------------------------------------------------*
rtcwk		.equ	0343h
;
wk0				.btequ		0,rtcwk		; Day count bit
wk1				.btequ		1,rtcwk		; Day count bit
wk2				.btequ		2,rtcwk		; Day count bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Control Register 1                                         *
;*-----------------------------------------------------------------------------*
rtccr1		.equ	0344h
;
tcstf			.btequ		1,rtccr1	; Real-time clock count status flag
toena			.btequ		2,rtccr1	; RTCOUT pin output bit
rtcrst			.btequ		4,rtccr1	; Real-time clock reset bit
rtcpm			.btequ		5,rtccr1	; a.m./p.m. bit
h12h24			.btequ		6,rtccr1	; Operating mode select bit
tstart			.btequ		7,rtccr1	; Real-time clock count start bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Control Register 2                                         *
;*-----------------------------------------------------------------------------*
rtccr2		.equ	0345h
;
seie			.btequ		0,rtccr2	; Periodic interrupt triggered every second enable bit
mnie			.btequ		1,rtccr2	; Periodic interrupt triggered every minute enable bit
hrie			.btequ		2,rtccr2	; Periodic interrupt triggered every hour enable bit
dyie			.btequ		3,rtccr2	; Periodic interrupt triggered every day enable bit
wkie			.btequ		4,rtccr2	; Periodic interrupt triggered every week enable bit
rtccmp0			.btequ		5,rtccr2	; Compare mode select bit
rtccmp1			.btequ		6,rtccr2	; Compare mode select bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Count source Select Register                               *
;*-----------------------------------------------------------------------------*
rtccsr		.equ	0346h
;
rcs0			.btequ		0,rtccsr	; Count source select bit
rcs1			.btequ		1,rtccsr	; Count source select bit
rcs2			.btequ		2,rtccsr	; Count source frequency select bit
rcs3			.btequ		3,rtccsr	; Count source frequency select bit
rcs4			.btequ		4,rtccsr	; Count source frequency select bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Second Compare Data Register                               *
;*-----------------------------------------------------------------------------*
rtccsec		.equ	0348h
;
scmp00			.btequ		0,rtccsec	; 1st digit of second compare data bit
scmp01			.btequ		1,rtccsec	; 1st digit of second compare data bit
scmp02			.btequ		2,rtccsec	; 1st digit of second compare data bit
scmp03			.btequ		3,rtccsec	; 1st digit of second compare data bit
scmp10			.btequ		4,rtccsec	; 2nd digit of second compare data bit
scmp11			.btequ		5,rtccsec	; 2nd digit of second compare data bit
scmp12			.btequ		6,rtccsec	; 2nd digit of second compare data bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Minute Compare Data Register                               *
;*-----------------------------------------------------------------------------*
rtccmin		.equ	0349h
;
mcmp00			.btequ		0,rtccmin	; 1st digit of minute compare data bit
mcmp01			.btequ		1,rtccmin	; 1st digit of minute compare data bit
mcmp02			.btequ		2,rtccmin	; 1st digit of minute compare data bit
mcmp03			.btequ		3,rtccmin	; 1st digit of minute compare data bit
mcmp10			.btequ		4,rtccmin	; 2nd digit of minute compare data bit
mcmp11			.btequ		5,rtccmin	; 2nd digit of minute compare data bit
mcmp12			.btequ		6,rtccmin	; 2nd digit of minute compare data bit
;
;*-----------------------------------------------------------------------------*
;*  Real-Time Clock Hour Compare Data Register                                 *
;*-----------------------------------------------------------------------------*
rtcchr		.equ	034Ah
;
hcmp00			.btequ		0,rtcchr	; 1st digit of hour compare data bit
hcmp01			.btequ		1,rtcchr	; 1st digit of hour compare data bit
hcmp02			.btequ		2,rtcchr	; 1st digit of hour compare data bit
hcmp03			.btequ		3,rtcchr	; 1st digit of hour compare data bit
hcmp10			.btequ		4,rtcchr	; 2nd digit of hour compare data bit
hcmp11			.btequ		5,rtcchr	; 2nd digit of hour compare data bit
pmcmp			.btequ		6,rtcchr	; a.m./p.m. compare bit
;
;*-----------------------------------------------------------------------------*
;*  Pull-Up Control Register 0                                                 *
;*-----------------------------------------------------------------------------*
pur0		.equ	0360h
;
pu00			.btequ		0,pur0		; P0_0 to P0_3 pull-up
pu01			.btequ		1,pur0		; P0_4 to P0_7 pull-up
pu02			.btequ		2,pur0		; P1_0 to P1_3 pull-up
pu03			.btequ		3,pur0		; P1_4 to P1_7 pull-up
pu04			.btequ		4,pur0		; P2_0 to P2_3 pull-up
pu05			.btequ		5,pur0		; P2_4 to P2_7 pull-up
pu06			.btequ		6,pur0		; P3_0 to P3_3 pull-up
pu07			.btequ		7,pur0		; P3_4 to P3_7 pull-up
;
;*-----------------------------------------------------------------------------*
;*  Pull-Up Control Register 1                                                 *
;*-----------------------------------------------------------------------------*
pur1		.equ	0361h
;
pu10			.btequ		0,pur1		; P4_0 to P4_3 pull-up
pu11			.btequ		1,pur1		; P4_4 to P4_7 pull-up
pu12			.btequ		2,pur1		; P5_0 to P5_3 pull-up
pu13			.btequ		3,pur1		; P5_4 to P5_7 pull-up
pu14			.btequ		4,pur1		; P6_0 to P6_3 pull-up
pu15			.btequ		5,pur1		; P6_4 to P6_7 pull-up
pu16			.btequ		6,pur1		; P7_2 to P7_3 pull-up
pu17			.btequ		7,pur1		; P7_4 to P7_7 pull-up
;
;*-----------------------------------------------------------------------------*
;*  Pull-Up Control Register 2                                                 *
;*-----------------------------------------------------------------------------*
pur2		.equ	0362h
;
pu20			.btequ		0,pur2		; P8_0 to P8_3 pull-up
pu21			.btequ		1,pur2		; P8_4 to P8_7 pull-up
pu22			.btequ		2,pur2		; P9_0 to P9_3 pull-up
pu23			.btequ		3,pur2		; P9_4 to P9_7 pull-up
pu24			.btequ		4,pur2		; P10_0 to P10_3 pull-up
pu25			.btequ		5,pur2		; P10_4 to P10_7 pull-up
;
;*-----------------------------------------------------------------------------*
;*  Port Control Register                                                      *
;*-----------------------------------------------------------------------------*
pcr			.equ	0366h
;
pcr0			.btequ		0,pcr		; Port P1 control bit
pcr5			.btequ		5,pcr		; INT6~ input enable bit
pcr6			.btequ		6,pcr		; INT7~ input enable bit
pcr7			.btequ		7,pcr		; Key input enable bit
;
;*-----------------------------------------------------------------------------*
;*  NMI~/SD~ Digital Filter Register                                           *
;*-----------------------------------------------------------------------------*
nmidf		.equ	0369h
;
nmidf0			.btequ		0,nmidf		; NMI~/SD~ filter sampling clock select bit
nmidf1			.btequ		1,nmidf		; NMI~/SD~ filter sampling clock select bit
nmidf2			.btequ		2,nmidf		; NMI~/SD~ filter sampling clock select bit
;
;*-----------------------------------------------------------------------------*
;*  Count Source Protection Mode Register                                      *
;*-----------------------------------------------------------------------------*
cspr		.equ	037Ch
;
cspro			.btequ		7,cspr		; Count source protection mode select bit
;
;*-----------------------------------------------------------------------------*
;*  Watchdog Timer Reset Register                                              *
;*-----------------------------------------------------------------------------*
wdtr		.equ	037Dh
;
;*-----------------------------------------------------------------------------*
;*  Watchdog Timer Start Register                                              *
;*-----------------------------------------------------------------------------*
wdts		.equ	037Eh
;
;*-----------------------------------------------------------------------------*
;*  Watchdog Timer Control Register                                            *
;*-----------------------------------------------------------------------------*
wdc			.equ	037Fh
;
wdc0			.btequ		0,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
wdc1			.btequ		1,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
wdc2			.btequ		2,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
wdc3			.btequ		3,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
wdc4			.btequ		4,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
wdc7			.btequ		7,wdc		; Prescaler select bit
;
;*-----------------------------------------------------------------------------*
;*  DMA2 Source Select Register                                                *
;*-----------------------------------------------------------------------------*
dm2sl		.equ	0390h
;
dsel0_dm2sl		.btequ		0,dm2sl		; DMA request source select bit
dsel1_dm2sl		.btequ		1,dm2sl		; DMA request source select bit
dsel2_dm2sl		.btequ		2,dm2sl		; DMA request source select bit
dsel3_dm2sl		.btequ		3,dm2sl		; DMA request source select bit
dsel4_dm2sl		.btequ		4,dm2sl		; DMA request source select bit
dms_dm2sl		.btequ		6,dm2sl		; DMA request source expansion select bit
dsr_dm2sl		.btequ		7,dm2sl		; Software DMA request bit
;
;*-----------------------------------------------------------------------------*
;*  DMA3 Source Select Register                                                *
;*-----------------------------------------------------------------------------*
dm3sl		.equ	0392h
;
dsel0_dm3sl		.btequ		0,dm3sl		; DMA request source select bit
dsel1_dm3sl		.btequ		1,dm3sl		; DMA request source select bit
dsel2_dm3sl		.btequ		2,dm3sl		; DMA request source select bit
dsel3_dm3sl		.btequ		3,dm3sl		; DMA request source select bit
dsel4_dm3sl		.btequ		4,dm3sl		; DMA request source select bit
dms_dm3sl		.btequ		6,dm3sl		; DMA request source expansion select bit
dsr_dm3sl		.btequ		7,dm3sl		; Software DMA request bit
;
;*-----------------------------------------------------------------------------*
;*  DMA0 Source Select Register                                                *
;*-----------------------------------------------------------------------------*
dm0sl		.equ	0398h
;
dsel0_dm0sl		.btequ		0,dm0sl		; DMA request source select bit
dsel1_dm0sl		.btequ		1,dm0sl		; DMA request source select bit
dsel2_dm0sl		.btequ		2,dm0sl		; DMA request source select bit
dsel3_dm0sl		.btequ		3,dm0sl		; DMA request source select bit
dsel4_dm0sl		.btequ		4,dm0sl		; DMA request source select bit
dms_dm0sl		.btequ		6,dm0sl		; DMA request source expansion select bit
dsr_dm0sl		.btequ		7,dm0sl		; Software DMA request bit
;
;*-----------------------------------------------------------------------------*
;*  DMA1 Source Select Register                                                *
;*-----------------------------------------------------------------------------*
dm1sl		.equ	039Ah
;
dsel0_dm1sl		.btequ		0,dm1sl		; DMA request source select bit
dsel1_dm1sl		.btequ		1,dm1sl		; DMA request source select bit
dsel2_dm1sl		.btequ		2,dm1sl		; DMA request source select bit
dsel3_dm1sl		.btequ		3,dm1sl		; DMA request source select bit
dsel4_dm1sl		.btequ		4,dm1sl		; DMA request source select bit
dms_dm1sl		.btequ		6,dm1sl		; DMA request source expansion select bit
dsr_dm1sl		.btequ		7,dm1sl		; Software DMA request bit
;
;*-----------------------------------------------------------------------------*
;*  SFR Snoop Address Register                                                 *
;*-----------------------------------------------------------------------------*
crcsar		.equ	03B4h
;
crcsarl		.equ	crcsar				; SFR Snoop Address Register(low 8bit)
crcsarh		.equ	crcsar+1			; SFR Snoop Address Register(high 8bit)
;
crcsar0			.btequ		0,crcsar	; SFR snoop address bit
crcsar1			.btequ		1,crcsar	; SFR snoop address bit
crcsar2			.btequ		2,crcsar	; SFR snoop address bit
crcsar3			.btequ		3,crcsar	; SFR snoop address bit
crcsar4			.btequ		4,crcsar	; SFR snoop address bit
crcsar5			.btequ		5,crcsar	; SFR snoop address bit
crcsar6			.btequ		6,crcsar	; SFR snoop address bit
crcsar7			.btequ		7,crcsar	; SFR snoop address bit
crcsar8			.btequ		8,crcsar	; SFR snoop address bit
crcsar9			.btequ		9,crcsar	; SFR snoop address bit
crcsr			.btequ		14,crcsar	; Snoop-on-read enable bit
crcsw			.btequ		15,crcsar	; Snoop-on-write enable bit
;
;*-----------------------------------------------------------------------------*
;*  CRC Mode Register                                                          *
;*-----------------------------------------------------------------------------*
crcmr		.equ	03B6h
;
crcps			.btequ		0,crcmr		; CRC polynomial select bit
crcms			.btequ		7,crcmr		; CRC mode select bit
;
;*-----------------------------------------------------------------------------*
;*  CRC Data Register                                                          *
;*-----------------------------------------------------------------------------*
crcd		.equ	03BCh
;
crcdl		.equ	crcd				; CRC Data Register(low 8bit)
crcdh		.equ	crcd+1				; CRC Data Register(high 8bit)
;
;*-----------------------------------------------------------------------------*
;*  CRC Input Register                                                         *
;*-----------------------------------------------------------------------------*
crcin		.equ	03BEh
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 0                                                            *
;*-----------------------------------------------------------------------------*
ad00		.equ	03C0h
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 1                                                            *
;*-----------------------------------------------------------------------------*
ad01		.equ	03C2h
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 2                                                            *
;*-----------------------------------------------------------------------------*
ad02		.equ	03C4h
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 3                                                            *
;*-----------------------------------------------------------------------------*
ad03		.equ	03C6h
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 4                                                            *
;*-----------------------------------------------------------------------------*
ad04		.equ	03C8h
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 5                                                            *
;*-----------------------------------------------------------------------------*
ad05		.equ	03CAh
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 6                                                            *
;*-----------------------------------------------------------------------------*
ad06		.equ	03CCh
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Register 7                                                            *
;*-----------------------------------------------------------------------------*
ad07		.equ	03CEh
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Trigger control Register                                              *
;*-----------------------------------------------------------------------------*
ad0trgcon	.equ	03D2h
;
hdtrg0_ad0trgcon	.btequ		2,ad0trgcon	; A/D Trigger selection bit
hdtrg1_ad0trgcon	.btequ		3,ad0trgcon	; A/D Trigger selection bit
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Control Register 2                                                    *
;*-----------------------------------------------------------------------------*
ad0con2		.equ	03D4h
;
adgsel0_ad0con2	.btequ		1,ad0con2	; A/D input group select bit
adgsel1_ad0con2	.btequ		2,ad0con2	; A/D input group select bit
cks2_ad0con2	.btequ		4,ad0con2	; Frequency select bit 2
cks3_ad0con2	.btequ		7,ad0con2	; fAD select bit
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Control Register 0                                                    *
;*-----------------------------------------------------------------------------*
ad0con0		.equ	03D6h
;
ch0_ad0con0		.btequ		0,ad0con0	; Analog input pin select bit
ch1_ad0con0		.btequ		1,ad0con0	; Analog input pin select bit
ch2_ad0con0		.btequ		2,ad0con0	; Analog input pin select bit
md0_ad0con0		.btequ		3,ad0con0	; A/D operation mode select bit 0
md1_ad0con0		.btequ		4,ad0con0	; A/D operation mode select bit 0
trg_ad0con0		.btequ		5,ad0con0	; Trigger select bit
adst_ad0con0	.btequ		6,ad0con0	; A/D conversion start flag
cks0_ad0con0	.btequ		7,ad0con0	; Frequency select bit 0
;
;*-----------------------------------------------------------------------------*
;*  A/D0 Control Register 1                                                    *
;*-----------------------------------------------------------------------------*
ad0con1		.equ	03D7h
;
scan0_ad0con1	.btequ		0,ad0con1	; A/D sweep pin select
scan1_ad0con1	.btequ		1,ad0con1	; A/D sweep pin select
cks1_ad0con1	.btequ		4,ad0con1	; Frequency select bit 1
adstby_ad0con1	.btequ		5,ad0con1	; A/D standby bit
adex0_ad0con1	.btequ		6,ad0con1	; Extended pin select bit
adex1_ad0con1	.btequ		7,ad0con1	; Extended pin select bit
;
;*-----------------------------------------------------------------------------*
;*  D/A0 Register                                                              *
;*-----------------------------------------------------------------------------*
da0			.equ	03D8h
;
;*-----------------------------------------------------------------------------*
;*  D/A1 Register                                                              *
;*-----------------------------------------------------------------------------*
da1			.equ	03DAh
;
;*-----------------------------------------------------------------------------*
;*  D/A Control Register                                                       *
;*-----------------------------------------------------------------------------*
dacon		.equ	03DCh
;
da0e			.btequ		0,dacon		; D/A 0 output enable bit
da1e			.btequ		1,dacon		; D/A 1 output enable bit
;
;*-----------------------------------------------------------------------------*
;*  Port P0 Register                                                           *
;*-----------------------------------------------------------------------------*
p0			.equ	03E0h
;
p0_0			.btequ		0,p0		; Port P0_0 bit
p0_1			.btequ		1,p0		; Port P0_1 bit
p0_2			.btequ		2,p0		; Port P0_2 bit
p0_3			.btequ		3,p0		; Port P0_3 bit
p0_4			.btequ		4,p0		; Port P0_4 bit
p0_5			.btequ		5,p0		; Port P0_5 bit
p0_6			.btequ		6,p0		; Port P0_6 bit
p0_7			.btequ		7,p0		; Port P0_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P1 Register                                                           *
;*-----------------------------------------------------------------------------*
p1			.equ	03E1h
;
p1_0			.btequ		0,p1		; Port P1_0 bit
p1_1			.btequ		1,p1		; Port P1_1 bit
p1_2			.btequ		2,p1		; Port P1_2 bit
p1_3			.btequ		3,p1		; Port P1_3 bit
p1_4			.btequ		4,p1		; Port P1_4 bit
p1_5			.btequ		5,p1		; Port P1_5 bit
p1_6			.btequ		6,p1		; Port P1_6 bit
p1_7			.btequ		7,p1		; Port P1_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P0 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd0			.equ	03E2h
;
pd0_0			.btequ		0,pd0		; Port P0_0 direction bit
pd0_1			.btequ		1,pd0		; Port P0_1 direction bit
pd0_2			.btequ		2,pd0		; Port P0_2 direction bit
pd0_3			.btequ		3,pd0		; Port P0_3 direction bit
pd0_4			.btequ		4,pd0		; Port P0_4 direction bit
pd0_5			.btequ		5,pd0		; Port P0_5 direction bit
pd0_6			.btequ		6,pd0		; Port P0_6 direction bit
pd0_7			.btequ		7,pd0		; Port P0_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P1 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd1			.equ	03E3h
;
pd1_0			.btequ		0,pd1		; Port P1_0 direction bit
pd1_1			.btequ		1,pd1		; Port P1_1 direction bit
pd1_2			.btequ		2,pd1		; Port P1_2 direction bit
pd1_3			.btequ		3,pd1		; Port P1_3 direction bit
pd1_4			.btequ		4,pd1		; Port P1_4 direction bit
pd1_5			.btequ		5,pd1		; Port P1_5 direction bit
pd1_6			.btequ		6,pd1		; Port P1_6 direction bit
pd1_7			.btequ		7,pd1		; Port P1_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P2 Register                                                           *
;*-----------------------------------------------------------------------------*
p2			.equ	03E4h
;
p2_0			.btequ		0,p2		; Port P2_0 bit
p2_1			.btequ		1,p2		; Port P2_1 bit
p2_2			.btequ		2,p2		; Port P2_2 bit
p2_3			.btequ		3,p2		; Port P2_3 bit
p2_4			.btequ		4,p2		; Port P2_4 bit
p2_5			.btequ		5,p2		; Port P2_5 bit
p2_6			.btequ		6,p2		; Port P2_6 bit
p2_7			.btequ		7,p2		; Port P2_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P3 Register                                                           *
;*-----------------------------------------------------------------------------*
p3			.equ	03E5h
;
p3_0			.btequ		0,p3		; Port P3_0 bit
p3_1			.btequ		1,p3		; Port P3_1 bit
p3_2			.btequ		2,p3		; Port P3_2 bit
p3_3			.btequ		3,p3		; Port P3_3 bit
p3_4			.btequ		4,p3		; Port P3_4 bit
p3_5			.btequ		5,p3		; Port P3_5 bit
p3_6			.btequ		6,p3		; Port P3_6 bit
p3_7			.btequ		7,p3		; Port P3_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P2 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd2			.equ	03E6h
;
pd2_0			.btequ		0,pd2		; Port P2_0 direction bit
pd2_1			.btequ		1,pd2		; Port P2_1 direction bit
pd2_2			.btequ		2,pd2		; Port P2_2 direction bit
pd2_3			.btequ		3,pd2		; Port P2_3 direction bit
pd2_4			.btequ		4,pd2		; Port P2_4 direction bit
pd2_5			.btequ		5,pd2		; Port P2_5 direction bit
pd2_6			.btequ		6,pd2		; Port P2_6 direction bit
pd2_7			.btequ		7,pd2		; Port P2_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P3 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd3			.equ	03E7h
;
pd3_0			.btequ		0,pd3		; Port P3_0 direction bit
pd3_1			.btequ		1,pd3		; Port P3_1 direction bit
pd3_2			.btequ		2,pd3		; Port P3_2 direction bit
pd3_3			.btequ		3,pd3		; Port P3_3 direction bit
pd3_4			.btequ		4,pd3		; Port P3_4 direction bit
pd3_5			.btequ		5,pd3		; Port P3_5 direction bit
pd3_6			.btequ		6,pd3		; Port P3_6 direction bit
pd3_7			.btequ		7,pd3		; Port P3_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P4 Register                                                           *
;*-----------------------------------------------------------------------------*
p4			.equ	03E8h
;
p4_0			.btequ		0,p4		; Port P4_0 bit
p4_1			.btequ		1,p4		; Port P4_1 bit
p4_2			.btequ		2,p4		; Port P4_2 bit
p4_3			.btequ		3,p4		; Port P4_3 bit
p4_4			.btequ		4,p4		; Port P4_4 bit
p4_5			.btequ		5,p4		; Port P4_5 bit
p4_6			.btequ		6,p4		; Port P4_6 bit
p4_7			.btequ		7,p4		; Port P4_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P5 Register                                                           *
;*-----------------------------------------------------------------------------*
p5			.equ	03E9h
;
p5_0			.btequ		0,p5		; Port P5_0 bit
p5_1			.btequ		1,p5		; Port P5_1 bit
p5_2			.btequ		2,p5		; Port P5_2 bit
p5_3			.btequ		3,p5		; Port P5_3 bit
p5_4			.btequ		4,p5		; Port P5_4 bit
p5_5			.btequ		5,p5		; Port P5_5 bit
p5_6			.btequ		6,p5		; Port P5_6 bit
p5_7			.btequ		7,p5		; Port P5_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P4 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd4			.equ	03EAh
;
pd4_0			.btequ		0,pd4		; Port P4_0 direction bit
pd4_1			.btequ		1,pd4		; Port P4_1 direction bit
pd4_2			.btequ		2,pd4		; Port P4_2 direction bit
pd4_3			.btequ		3,pd4		; Port P4_3 direction bit
pd4_4			.btequ		4,pd4		; Port P4_4 direction bit
pd4_5			.btequ		5,pd4		; Port P4_5 direction bit
pd4_6			.btequ		6,pd4		; Port P4_6 direction bit
pd4_7			.btequ		7,pd4		; Port P4_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P5 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd5			.equ	03EBh
;
pd5_0			.btequ		0,pd5		; Port P5_0 direction bit
pd5_1			.btequ		1,pd5		; Port P5_1 direction bit
pd5_2			.btequ		2,pd5		; Port P5_2 direction bit
pd5_3			.btequ		3,pd5		; Port P5_3 direction bit
pd5_4			.btequ		4,pd5		; Port P5_4 direction bit
pd5_5			.btequ		5,pd5		; Port P5_5 direction bit
pd5_6			.btequ		6,pd5		; Port P5_6 direction bit
pd5_7			.btequ		7,pd5		; Port P5_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P6 Register                                                           *
;*-----------------------------------------------------------------------------*
p6			.equ	03ECh
;
p6_0			.btequ		0,p6		; Port P6_0 bit
p6_1			.btequ		1,p6		; Port P6_1 bit
p6_2			.btequ		2,p6		; Port P6_2 bit
p6_3			.btequ		3,p6		; Port P6_3 bit
p6_4			.btequ		4,p6		; Port P6_4 bit
p6_5			.btequ		5,p6		; Port P6_5 bit
p6_6			.btequ		6,p6		; Port P6_6 bit
p6_7			.btequ		7,p6		; Port P6_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P7 Register                                                           *
;*-----------------------------------------------------------------------------*
p7			.equ	03EDh
;
p7_0			.btequ		0,p7		; Port P7_0 bit
p7_1			.btequ		1,p7		; Port P7_1 bit
p7_2			.btequ		2,p7		; Port P7_2 bit
p7_3			.btequ		3,p7		; Port P7_3 bit
p7_4			.btequ		4,p7		; Port P7_4 bit
p7_5			.btequ		5,p7		; Port P7_5 bit
p7_6			.btequ		6,p7		; Port P7_6 bit
p7_7			.btequ		7,p7		; Port P7_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P6 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd6			.equ	03EEh
;
pd6_0			.btequ		0,pd6		; Port P6_0 direction bit
pd6_1			.btequ		1,pd6		; Port P6_1 direction bit
pd6_2			.btequ		2,pd6		; Port P6_2 direction bit
pd6_3			.btequ		3,pd6		; Port P6_3 direction bit
pd6_4			.btequ		4,pd6		; Port P6_4 direction bit
pd6_5			.btequ		5,pd6		; Port P6_5 direction bit
pd6_6			.btequ		6,pd6		; Port P6_6 direction bit
pd6_7			.btequ		7,pd6		; Port P6_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P7 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd7			.equ	03EFh
;
pd7_0			.btequ		0,pd7		; Port P7_0 direction bit
pd7_1			.btequ		1,pd7		; Port P7_1 direction bit
pd7_2			.btequ		2,pd7		; Port P7_2 direction bit
pd7_3			.btequ		3,pd7		; Port P7_3 direction bit
pd7_4			.btequ		4,pd7		; Port P7_4 direction bit
pd7_5			.btequ		5,pd7		; Port P7_5 direction bit
pd7_6			.btequ		6,pd7		; Port P7_6 direction bit
pd7_7			.btequ		7,pd7		; Port P7_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P8 Register                                                           *
;*-----------------------------------------------------------------------------*
p8			.equ	03F0h
;
p8_0			.btequ		0,p8		; Port P8_0 bit
p8_1			.btequ		1,p8		; Port P8_1 bit
p8_2			.btequ		2,p8		; Port P8_2 bit
p8_3			.btequ		3,p8		; Port P8_3 bit
p8_4			.btequ		4,p8		; Port P8_4 bit
p8_5			.btequ		5,p8		; Port P8_5 bit
p8_6			.btequ		6,p8		; Port P8_6 bit
p8_7			.btequ		7,p8		; Port P8_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P9 Register                                                           *
;*-----------------------------------------------------------------------------*
p9			.equ	03F1h
;
p9_0			.btequ		0,p9		; Port P9_0 bit
p9_1			.btequ		1,p9		; Port P9_1 bit
p9_2			.btequ		2,p9		; Port P9_2 bit
p9_3			.btequ		3,p9		; Port P9_3 bit
p9_4			.btequ		4,p9		; Port P9_4 bit
p9_5			.btequ		5,p9		; Port P9_5 bit
p9_6			.btequ		6,p9		; Port P9_6 bit
p9_7			.btequ		7,p9		; Port P9_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P8 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd8			.equ	03F2h
;
pd8_0			.btequ		0,pd8		; Port P8_0 direction bit
pd8_1			.btequ		1,pd8		; Port P8_1 direction bit
pd8_2			.btequ		2,pd8		; Port P8_2 direction bit
pd8_3			.btequ		3,pd8		; Port P8_3 direction bit
pd8_4			.btequ		4,pd8		; Port P8_4 direction bit
pd8_5			.btequ		5,pd8		; Port P8_5 direction bit
pd8_6			.btequ		6,pd8		; Port P8_6 direction bit
pd8_7			.btequ		7,pd8		; Port P8_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P9 Direction Register                                                 *
;*-----------------------------------------------------------------------------*
pd9			.equ	03F3h
;
pd9_0			.btequ		0,pd9		; Port P9_0 direction bit
pd9_1			.btequ		1,pd9		; Port P9_1 direction bit
pd9_2			.btequ		2,pd9		; Port P9_2 direction bit
pd9_3			.btequ		3,pd9		; Port P9_3 direction bit
pd9_4			.btequ		4,pd9		; Port P9_4 direction bit
pd9_5			.btequ		5,pd9		; Port P9_5 direction bit
pd9_6			.btequ		6,pd9		; Port P9_6 direction bit
pd9_7			.btequ		7,pd9		; Port P9_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  Port P10 Register                                                          *
;*-----------------------------------------------------------------------------*
p10			.equ	03F4h
;
p10_0			.btequ		0,p10		; Port P10_0 bit
p10_1			.btequ		1,p10		; Port P10_1 bit
p10_2			.btequ		2,p10		; Port P10_2 bit
p10_3			.btequ		3,p10		; Port P10_3 bit
p10_4			.btequ		4,p10		; Port P10_4 bit
p10_5			.btequ		5,p10		; Port P10_5 bit
p10_6			.btequ		6,p10		; Port P10_6 bit
p10_7			.btequ		7,p10		; Port P10_7 bit
;
;*-----------------------------------------------------------------------------*
;*  Port P10 Direction Register                                                *
;*-----------------------------------------------------------------------------*
pd10		.equ	03F6h
;
pd10_0			.btequ		0,pd10		; Port P10_0 direction bit
pd10_1			.btequ		1,pd10		; Port P10_1 direction bit
pd10_2			.btequ		2,pd10		; Port P10_2 direction bit
pd10_3			.btequ		3,pd10		; Port P10_3 direction bit
pd10_4			.btequ		4,pd10		; Port P10_4 direction bit
pd10_5			.btequ		5,pd10		; Port P10_5 direction bit
pd10_6			.btequ		6,pd10		; Port P10_6 direction bit
pd10_7			.btequ		7,pd10		; Port P10_7 direction bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt flag register 0                                              *
;*-----------------------------------------------------------------------------*
usbifr0		.equ	0D100h
;
vbusf_usbifr0	.btequ		0,usbifr0	; USB bus connection/disconnection detect flag
vbusmn_usbifr0	.btequ		1,usbifr0	; Internal VBUS signal monitor flag
seti_usbifr0	.btequ		2,usbifr0	; Set_Interface command detect flag
setc_usbifr0	.btequ		3,usbifr0	; Set_Configuration command detect flag
sursf_usbifr0	.btequ		4,usbifr0	; Suspend/resume detect flag
surss_usbifr0	.btequ		5,usbifr0	; Suspend/resume status flag
cfdn_usbifr0	.btequ		6,usbifr0	; Endpoint information loading complete flag
brst_usbifr0	.btequ		7,usbifr0	; USB bus reset detect flag
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt flag register 1                                              *
;*-----------------------------------------------------------------------------*
usbifr1		.equ	0D101h
;
ep0its_usbifr1	.btequ		0,usbifr1	; Endpoint 0 IN transmit complete flag
ep0itr_usbifr1	.btequ		1,usbifr1	; Endpoint 0 IN transfer request flag
ep0ots_usbifr1	.btequ		2,usbifr1	; Endpoint 0 OUT receive complete flag
setupts_usbifr1	.btequ		3,usbifr1	; Setup command receive complete flag
sof_usbifr1		.btequ		4,usbifr1	; Start of Frame (SOF) packet detect flag
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt flag register 2                                              *
;*-----------------------------------------------------------------------------*
usbifr2		.equ	0D102h
;
ep1full_usbifr2	.btequ		0,usbifr2	; Endpoint 1 FIFO full status flag
ep2allemp_usbifr2	.btequ		1,usbifr2	; Endpoint 2 FIFO all empty status flag
ep2empty_usbifr2	.btequ		2,usbifr2	; Endpoint 2 FIFO empty status flag
ep2tr_usbifr2	.btequ		3,usbifr2	; Endpoint 2 transfer request flag
ep3ts_usbifr2	.btequ		4,usbifr2	; Endpoint 3 transmit complete flag
ep3tr_usbifr2	.btequ		5,usbifr2	; Endpoint 3 transfer request flag
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt flag register 3                                              *
;*-----------------------------------------------------------------------------*
usbifr3		.equ	0D103h
;
ep4full_usbifr3	.btequ		0,usbifr3	; Endpoint 4 FIFO full status flag
ep5allemp_usbifr3	.btequ		1,usbifr3	; Endpoint 5 FIFO all empty status flag
ep5empty_usbifr3	.btequ		2,usbifr3	; Endpoint 5 FIFO empty status flag
ep5tr_usbifr3	.btequ		3,usbifr3	; Endpoint 5 transfer request flag
ep6ts_usbifr3	.btequ		4,usbifr3	; Endpoint 6 transmit complete flag
ep6tr_usbifr3	.btequ		5,usbifr3	; Endpoint 6 transfer request flag
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt enable register 0                                            *
;*-----------------------------------------------------------------------------*
usbier0		.equ	0D108h
;
vbusfe_usbier0	.btequ		0,usbier0	; USB bus connection/disconnection detect interrupt enable bit
setie_usbier0	.btequ		2,usbier0	; Set_Interface command detect interrupt enable bit
setce_usbier0	.btequ		3,usbier0	; Set_Configuration command detect interrupt enable bit
sursfe_usbier0	.btequ		4,usbier0	; Suspend/resume detect interrupt enable bit
ssrsme_usbier0	.btequ		5,usbier0	; Standby-clear resume detect interrupt enable bit
cfdne_usbier0	.btequ		6,usbier0	; Endpoint information loading complete interrupt enable bit
brste_usbier0	.btequ		7,usbier0	; USB bus reset detect interrupt enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt enable register 1                                            *
;*-----------------------------------------------------------------------------*
usbier1		.equ	0D109h
;
ep0itse_usbier1	.btequ		0,usbier1	; Endpoint 0 IN transmit complete interrupt enable bit
ep0itre_usbier1	.btequ		1,usbier1	; Endpoint 0 IN transfer request interrupt enable bit
ep0otse_usbier1	.btequ		2,usbier1	; Endpoint 0 OUT receive complete interrupt enable bit
setuptse_usbier1	.btequ		3,usbier1	; Setup command receive complete interrupt enable bit
sofe_usbier1	.btequ		4,usbier1	; Start of Frame (SOF) packet detect interrupt enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt enable register 2                                            *
;*-----------------------------------------------------------------------------*
usbier2		.equ	0D10Ah
;
ep1fulle_usbier2	.btequ		0,usbier2	; Endpoint 1 FIFO full status interrupt enable bit
ep2allempe_usbier2	.btequ		1,usbier2	; Endpoint 2 FIFO all empty interrupt enable bit
ep2emptye_usbier2	.btequ		2,usbier2	; Endpoint 2 FIFO empty interrupt enable bit
ep2tre_usbier2	.btequ		3,usbier2	; Endpoint 2 transfer request interrupt enable bit
ep3tse_usbier2	.btequ		4,usbier2	; Endpoint 3 transmit complete interrupt enable bit
ep3tre_usbier2	.btequ		5,usbier2	; Endpoint 3 transfer request interrupt enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt enable register 3                                            *
;*-----------------------------------------------------------------------------*
usbier3		.equ	0D10Bh
;
ep4fulle_usbier3	.btequ		0,usbier3	; Endpoint 4 FIFO full status interrupt enable bit
ep5allempe_usbier3	.btequ		1,usbier3	; Endpoint 5 FIFO all empty interrupt enable bit
ep5emptye_usbier3	.btequ		2,usbier3	; Endpoint 5 FIFO empty interrupt enable bit
ep5tre_usbier3	.btequ		3,usbier3	; Endpoint 5 transfer request interrupt enable bit
ep6tse_usbier3	.btequ		4,usbier3	; Endpoint 6 transmit complete interrupt enable bit
ep6tre_usbier3	.btequ		5,usbier3	; Endpoint 6 transfer request interrupt enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt select register 0                                            *
;*-----------------------------------------------------------------------------*
usbisr0		.equ	0D110h
;
vbusfs_usbisr0	.btequ		0,usbisr0	; USB bus connection/disconnection detect interrupt select bit
setis_usbisr0	.btequ		2,usbisr0	; Set_Interface command detect interrupt select bit
setcs_usbisr0	.btequ		3,usbisr0	; Set_Configuration command detect interrupt select bit
sursfs_usbisr0	.btequ		4,usbisr0	; Suspend/resume detect interrupt select bit
cfdns_usbisr0	.btequ		6,usbisr0	; Endpoint information loading complete interrupt select bit
brsts_usbisr0	.btequ		7,usbisr0	; USB bus reset detect interrupt select bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt select register 1                                            *
;*-----------------------------------------------------------------------------*
usbisr1		.equ	0D111h
;
ep0itss_usbisr1	.btequ		0,usbisr1	; Endpoint 0 IN transmit complete interrupt select bit
ep0itrs_usbisr1	.btequ		1,usbisr1	; Endpoint 0 IN transfer request interrupt select bit
ep0otss_usbisr1	.btequ		2,usbisr1	; Endpoint 0 OUT receive complete interrupt select bit
setuptss_usbisr1	.btequ		3,usbisr1	; Setup command receive complete interrupt select bit
sofs_usbisr1	.btequ		4,usbisr1	; Start of Frame (SOF) packet detect interrupt select bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt select register 2                                            *
;*-----------------------------------------------------------------------------*
usbisr2		.equ	0D112h
;
ep1fulls_usbisr2	.btequ		0,usbisr2	; Endpoint 1 FIFO full status interrupt select bit
ep2allemps_usbisr2	.btequ		1,usbisr2	; Endpoint 2 FIFO all empty interrupt select bit
ep2emptys_usbisr2	.btequ		2,usbisr2	; Endpoint 2 FIFO empty interrupt select bit
ep2trs_usbisr2	.btequ		3,usbisr2	; Endpoint 2 transfer request interrupt select bit
ep3tss_usbisr2	.btequ		4,usbisr2	; Endpoint 3 transmit complete interrupt select bit
ep3trs_usbisr2	.btequ		5,usbisr2	; Endpoint 3 transfer request interrupt select bit
;
;*-----------------------------------------------------------------------------*
;*  USB interrupt select register 3                                            *
;*-----------------------------------------------------------------------------*
usbisr3		.equ	0D113h
;
ep4fulls_usbisr3	.btequ		0,usbisr3	; Endpoint 4 FIFO full status interrupt select bit
ep5allemps_usbisr3	.btequ		1,usbisr3	; Endpoint 5 FIFO all empty interrupt select bit
ep5emptys_usbisr3	.btequ		2,usbisr3	; Endpoint 5 FIFO empty interrupt select bit
ep5trs_usbisr3	.btequ		3,usbisr3	; Endpoint 5 transfer request interrupt select bit
ep6tss_usbisr3	.btequ		4,usbisr3	; Endpoint 6 transmit complete interrupt select bit
ep6trs_usbisr3	.btequ		5,usbisr3	; Endpoint 6 transfer request interrupt select bit
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 0 IN data register                                            *
;*-----------------------------------------------------------------------------*
usbepdr0i	.equ	0D120h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 0 OUT data register                                           *
;*-----------------------------------------------------------------------------*
usbepdr0o	.equ	0D124h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 0 S data register                                             *
;*-----------------------------------------------------------------------------*
usbepdr0s	.equ	0D128h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 1 data register                                               *
;*-----------------------------------------------------------------------------*
usbepdr1	.equ	0D130h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 2 data register                                               *
;*-----------------------------------------------------------------------------*
usbepdr2	.equ	0D134h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 3 data register                                               *
;*-----------------------------------------------------------------------------*
usbepdr3	.equ	0D138h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 4 data register                                               *
;*-----------------------------------------------------------------------------*
usbepdr4	.equ	0D140h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 5 data register                                               *
;*-----------------------------------------------------------------------------*
usbepdr5	.equ	0D144h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 6 data register                                               *
;*-----------------------------------------------------------------------------*
usbepdr6	.equ	0D148h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 0 OUT receive data size register                              *
;*-----------------------------------------------------------------------------*
usbepsz0o	.equ	0D180h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 1 receive data size register                                  *
;*-----------------------------------------------------------------------------*
usbepsz1	.equ	0D181h
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint 4 receive data size register                                  *
;*-----------------------------------------------------------------------------*
usbepsz4	.equ	0D182h
;
;*-----------------------------------------------------------------------------*
;*  USB data status register 0                                                 *
;*-----------------------------------------------------------------------------*
usbdasts0	.equ	0D188h
;
ep0ide_usbdasts0	.btequ		0,usbdasts0	; Endpoint 0 IN data status flag
;
;*-----------------------------------------------------------------------------*
;*  USB data status register 1                                                 *
;*-----------------------------------------------------------------------------*
usbdasts1	.equ	0D189h
;
ep2de_usbdasts1	.btequ		1,usbdasts1	; Endpoint 2 data status flag
ep3de_usbdasts1	.btequ		2,usbdasts1	; Endpoint 3 data status flag
;
;*-----------------------------------------------------------------------------*
;*  USB data status register 2                                                 *
;*-----------------------------------------------------------------------------*
usbdasts2	.equ	0D18Ah
;
ep5de_usbdasts2	.btequ		1,usbdasts2	; Endpoint 5 data status flag
ep6de_usbdasts2	.btequ		2,usbdasts2	; Endpoint 6 data status flag
;
;*-----------------------------------------------------------------------------*
;*  USB trigger register 0                                                     *
;*-----------------------------------------------------------------------------*
usbtrg0		.equ	0D190h
;
;*-----------------------------------------------------------------------------*
;*  USB trigger register 1                                                     *
;*-----------------------------------------------------------------------------*
usbtrg1		.equ	0D191h
;
;*-----------------------------------------------------------------------------*
;*  USB trigger register 2                                                     *
;*-----------------------------------------------------------------------------*
usbtrg2		.equ	0D192h
;
;*-----------------------------------------------------------------------------*
;*  USB FIFO clear register 0                                                  *
;*-----------------------------------------------------------------------------*
usbfclr0	.equ	0D198h
;
;*-----------------------------------------------------------------------------*
;*  USB FIFO clear register 1                                                  *
;*-----------------------------------------------------------------------------*
usbfclr1	.equ	0D199h
;
;*-----------------------------------------------------------------------------*
;*  USB FIFO clear register 2                                                  *
;*-----------------------------------------------------------------------------*
usbfclr2	.equ	0D19Ah
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint stall register 0                                              *
;*-----------------------------------------------------------------------------*
usbepstl0	.equ	0D1A0h
;
ep0stls_usbepstl0	.btequ		0,usbepstl0	; Endpoint 0 stall setting bit
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint stall register 1                                              *
;*-----------------------------------------------------------------------------*
usbepstl1	.equ	0D1A1h
;
ep1stls_usbepstl1	.btequ		0,usbepstl1	; Endpoint 1 stall setting bit
ep2stls_usbepstl1	.btequ		1,usbepstl1	; Endpoint 2 stall setting bit
ep3stls_usbepstl1	.btequ		2,usbepstl1	; Endpoint 3 stall setting bit
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint stall register 2                                              *
;*-----------------------------------------------------------------------------*
usbepstl2	.equ	0D1A2h
;
ep4stls_usbepstl2	.btequ		0,usbepstl2	; Endpoint 4 stall setting bit
ep5stls_usbepstl2	.btequ		1,usbepstl2	; Endpoint 5 stall setting bit
ep6stls_usbepstl2	.btequ		2,usbepstl2	; Endpoint 6 stall setting bit
;
;*-----------------------------------------------------------------------------*
;*  USB stall status register 1                                                *
;*-----------------------------------------------------------------------------*
usbstlsr1	.equ	0D1A9h
;
ep1stlst_usbstlsr1	.btequ		0,usbstlsr1	; Endpoint 1 internal stall status flag
ep2stlst_usbstlsr1	.btequ		1,usbstlsr1	; Endpoint 2 internal stall status flag
ep3stlst_usbstlsr1	.btequ		2,usbstlsr1	; Endpoint 3 internal stall status flag
ep1asce_usbstlsr1	.btequ		4,usbstlsr1	; Endpoint 1 automatic stall clear enable bit
ep2asce_usbstlsr1	.btequ		5,usbstlsr1	; Endpoint 2 automatic stall clear enable bit
ep3asce_usbstlsr1	.btequ		6,usbstlsr1	; Endpoint 3 automatic stall clear enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB stall status register 2                                                *
;*-----------------------------------------------------------------------------*
usbstlsr2	.equ	0D1AAh
;
ep4stlst_usbstlsr2	.btequ		0,usbstlsr2	; Endpoint 4 internal stall status flag
ep5stlst_usbstlsr2	.btequ		1,usbstlsr2	; Endpoint 5 internal stall status flag
ep6stlst_usbstlsr2	.btequ		2,usbstlsr2	; Endpoint 6 internal stall status flag
ep4asce_usbstlsr2	.btequ		4,usbstlsr2	; Endpoint 4 automatic stall clear enable bit
ep5asce_usbstlsr2	.btequ		5,usbstlsr2	; Endpoint 5 automatic stall clear enable bit
ep6asce_usbstlsr2	.btequ		6,usbstlsr2	; Endpoint 6 automatic stall clear enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB DMA transfer setting register                                          *
;*-----------------------------------------------------------------------------*
usbdmar		.equ	0D1B0h
;
ep1dmae_usbdmar	.btequ		0,usbdmar	; Endpoint 1 DMA transfer enable bit
ep2dmae_usbdmar	.btequ		1,usbdmar	; Endpoint 2 DMA transfer enable bit
ep4dmae_usbdmar	.btequ		3,usbdmar	; Endpoint 4 DMA transfer enable bit
ep5dmae_usbdmar	.btequ		4,usbdmar	; Endpoint 5 DMA transfer enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB configuration value register                                           *
;*-----------------------------------------------------------------------------*
usbcvr		.equ	0D1B4h
;
altv0_usbcvr	.btequ		0,usbcvr	; Alternate setting store bit
altv1_usbcvr	.btequ		1,usbcvr	; Alternate setting store bit
altv2_usbcvr	.btequ		2,usbcvr	; Alternate setting store bit
intv0_usbcvr	.btequ		4,usbcvr	; Interface setting store bit
intv1_usbcvr	.btequ		5,usbcvr	; Interface setting store bit
cnfv0_usbcvr	.btequ		6,usbcvr	; Configuration setting store bit
cnfv1_usbcvr	.btequ		7,usbcvr	; Configuration setting store bit
;
;*-----------------------------------------------------------------------------*
;*  USB control register                                                       *
;*-----------------------------------------------------------------------------*
usbctlr		.equ	0D1B8h
;
prtrst_usbctlr	.btequ		0,usbctlr	; Protocol processing unit reset bit
ep0asce_usbctlr	.btequ		1,usbctlr	; Endpoint 0 automatic stall clear enable bit
pwmd_usbctlr	.btequ		2,usbctlr	; Power mode setting bit
rsme_usbctlr	.btequ		3,usbctlr	; Resume request bit
rwups_usbctlr	.btequ		4,usbctlr	; Remote wakeup status flag
pullupe_usbctlr	.btequ		7,usbctlr	; Pull-up enable bit
;
;*-----------------------------------------------------------------------------*
;*  USB endpoint information register                                          *
;*-----------------------------------------------------------------------------*
usbepir		.equ	0D1C0h
;
;*-----------------------------------------------------------------------------*
;*  USB module control register                                                *
;*-----------------------------------------------------------------------------*
usbmc		.equ	0D1CCh
;
vbuse_usbmc		.btequ		0,usbmc		; VbusDTCT input enable bit
vddusbe_usbmc	.btequ		3,usbmc		; USB internal power supply control bit 0
pxxcon_usbmc	.btequ		4,usbmc		; USB internal power supply control bit 1
usbsts_usbmc	.btequ		6,usbmc		; USB module status flag
usbe_usbmc		.btequ		7,usbmc		; USB module enable bit
;
;*** EOF ***********************************************************************
