[etherlink]
type=COSSIMEtherLink
RxPacketTime=10ms
SynchTime=10ms
TotalNodes=4
delay=0
delay_var=0
dump=Null
eventq_index=0
nodeNum=0
speed=8000.000000
sys_clk=1GHz
ticksPerNanoSecond=1000.000000
interface=testsys.pc.south_bridge.ethernet.interface

[root]
type=Root
children=etherlink testsys
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[testsys]
type=LinuxX86System
children=acpi_description_table_pointer apicbridge bridge clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler e820_table intel_mp_pointer intel_mp_table intrctrl iobridge iobus mem_ctrls membus pc smbios_table voltage_domain
acpi_description_table_pointer=testsys.acpi_description_table_pointer
boot_osflags=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1
cache_line_size=64
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
e820_table=testsys.e820_table
eventq_index=0
exit_on_work_items=false
init_param=0
intel_mp_pointer=testsys.intel_mp_pointer
intel_mp_table=testsys.intel_mp_table
kernel=/home/apollon/APOLLON/kernels/binaries/x86_64-vmlinux-3.2.24-smp
kernel_addr_check=true
kvm_vm=Null
load_addr_mask=18446744073709551615
load_offset=0
mem_mode=atomic
mem_ranges=0:2147483647:0:0:0:0
memories=testsys.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
readfile=/home/apollon/APOLLON/cgem5/configs/boot/COSSIM/script0.rcS
smbios_table=testsys.smbios_table
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=testsys.membus.slave[1]

[testsys.acpi_description_table_pointer]
type=X86ACPIRSDP
children=xsdt
eventq_index=0
oem_id=
revision=2
rsdt=Null
xsdt=testsys.acpi_description_table_pointer.xsdt

[testsys.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=
creator_revision=0
entries=
eventq_index=0
oem_id=
oem_revision=0
oem_table_id=

[testsys.apicbridge]
type=Bridge
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
delay=50000
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
ranges=11529215046068469760:11529215046068473855:0:0:0:0
req_size=16
resp_size=16
master=testsys.membus.slave[0]
slave=testsys.iobus.master[0]

[testsys.bridge]
type=Bridge
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
delay=50000
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
ranges=3221225472:4294901760:0:0:0:0 9223372036854775808:11529215046068469759:0:0:0:0 13835058055282163712:18446744073709551615:0:0:0:0
req_size=16
resp_size=16
master=testsys.iobus.slave[0]
slave=testsys.membus.master[0]

[testsys.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.voltage_domain

[testsys.cpu]
type=AtomicSimpleCPU
children=apic_clk_domain dtb interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=testsys.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=testsys.cpu.dtb
eventq_index=0
fastmem=false
function_trace=false
function_trace_start=0
interrupts=testsys.cpu.interrupts
isa=testsys.cpu.isa
itb=testsys.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
tracer=testsys.cpu.tracer
wait_for_remote_gdb=false
width=1
workload=
dcache_port=testsys.membus.slave[4]
icache_port=testsys.membus.slave[3]

[testsys.cpu.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=testsys.cpu_clk_domain
eventq_index=0

[testsys.cpu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=testsys.cpu.dtb.walker

[testsys.cpu.dtb.walker]
type=X86PagetableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=testsys
port=testsys.membus.slave[6]

[testsys.cpu.interrupts]
type=X86LocalApic
clk_domain=testsys.cpu.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=testsys
int_master=testsys.membus.slave[7]
int_slave=testsys.membus.master[2]
pio=testsys.membus.master[1]

[testsys.cpu.isa]
type=X86ISA
eventq_index=0

[testsys.cpu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=testsys.cpu.itb.walker

[testsys.cpu.itb.walker]
type=X86PagetableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=testsys
port=testsys.membus.slave[5]

[testsys.cpu.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.cpu_voltage_domain

[testsys.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

[testsys.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=testsys.clk_domain
transition_latency=100000000

[testsys.e820_table]
type=X86E820Table
children=entries0 entries1 entries2 entries3 entries4
entries=testsys.e820_table.entries0 testsys.e820_table.entries1 testsys.e820_table.entries2 testsys.e820_table.entries3 testsys.e820_table.entries4
eventq_index=0

[testsys.e820_table.entries0]
type=X86E820Entry
addr=0
eventq_index=0
range_type=1
size=654336

[testsys.e820_table.entries1]
type=X86E820Entry
addr=654336
eventq_index=0
range_type=2
size=394240

[testsys.e820_table.entries2]
type=X86E820Entry
addr=1048576
eventq_index=0
range_type=1
size=2146435072

[testsys.e820_table.entries3]
type=X86E820Entry
addr=2147483648
eventq_index=0
range_type=2
size=1073741824

[testsys.e820_table.entries4]
type=X86E820Entry
addr=4294901760
eventq_index=0
range_type=2
size=65536

[testsys.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
eventq_index=0
imcr_present=true
spec_rev=4

[testsys.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 ext_entries
base_entries=testsys.intel_mp_table.base_entries00 testsys.intel_mp_table.base_entries01 testsys.intel_mp_table.base_entries02 testsys.intel_mp_table.base_entries03 testsys.intel_mp_table.base_entries04 testsys.intel_mp_table.base_entries05 testsys.intel_mp_table.base_entries06 testsys.intel_mp_table.base_entries07 testsys.intel_mp_table.base_entries08 testsys.intel_mp_table.base_entries09 testsys.intel_mp_table.base_entries10 testsys.intel_mp_table.base_entries11 testsys.intel_mp_table.base_entries12 testsys.intel_mp_table.base_entries13 testsys.intel_mp_table.base_entries14 testsys.intel_mp_table.base_entries15 testsys.intel_mp_table.base_entries16 testsys.intel_mp_table.base_entries17 testsys.intel_mp_table.base_entries18 testsys.intel_mp_table.base_entries19 testsys.intel_mp_table.base_entries20 testsys.intel_mp_table.base_entries21 testsys.intel_mp_table.base_entries22 testsys.intel_mp_table.base_entries23 testsys.intel_mp_table.base_entries24 testsys.intel_mp_table.base_entries25 testsys.intel_mp_table.base_entries26 testsys.intel_mp_table.base_entries27 testsys.intel_mp_table.base_entries28 testsys.intel_mp_table.base_entries29 testsys.intel_mp_table.base_entries30 testsys.intel_mp_table.base_entries31 testsys.intel_mp_table.base_entries32
eventq_index=0
ext_entries=testsys.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[testsys.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[testsys.intel_mp_table.base_entries01]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
eventq_index=0
id=1
version=17

[testsys.intel_mp_table.base_entries02]
type=X86IntelMPBus
bus_id=0
bus_type=PCI   
eventq_index=0

[testsys.intel_mp_table.base_entries03]
type=X86IntelMPBus
bus_id=1
bus_type=ISA   
eventq_index=0

[testsys.intel_mp_table.base_entries04]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=16
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries05]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries06]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=2
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries07]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries08]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=1
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries09]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries10]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=3
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries11]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries12]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=4
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries13]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries14]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=5
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries15]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries16]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=6
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries17]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries18]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=7
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=8
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=9
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=10
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=11
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=12
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=13
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=14
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[testsys.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
eventq_index=0
parent_bus=0
subtractive_decode=true

[testsys.intrctrl]
type=IntrControl
eventq_index=0
sys=testsys

[testsys.iobridge]
type=Bridge
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
delay=50000
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
ranges=0:2147483647:0:0:0:0
req_size=16
resp_size=16
master=testsys.membus.slave[2]
slave=testsys.iobus.master[19]

[testsys.iobus]
type=NoncoherentXBar
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=1
frontend_latency=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
response_latency=2
use_default_range=false
width=16
default=testsys.pc.pci_host.pio
master=testsys.apicbridge.slave testsys.pc.south_bridge.cmos.pio testsys.pc.south_bridge.dma1.pio testsys.pc.south_bridge.ide.pio testsys.pc.south_bridge.keyboard.pio testsys.pc.south_bridge.pic1.pio testsys.pc.south_bridge.pic2.pio testsys.pc.south_bridge.pit.pio testsys.pc.south_bridge.speaker.pio testsys.pc.south_bridge.io_apic.pio testsys.pc.south_bridge.ethernet.pio testsys.pc.i_dont_exist1.pio testsys.pc.i_dont_exist2.pio testsys.pc.behind_pci.pio testsys.pc.com_1.pio testsys.pc.fake_com_2.pio testsys.pc.fake_com_3.pio testsys.pc.fake_com_4.pio testsys.pc.fake_floppy.pio testsys.iobridge.slave
slave=testsys.bridge.master testsys.pc.south_bridge.ide.dma testsys.pc.south_bridge.io_apic.int_master testsys.pc.south_bridge.ethernet.dma

[testsys.mem_ctrls]
type=DRAMCtrl
IDD0=0.055000
IDD02=0.000000
IDD2N=0.032000
IDD2N2=0.000000
IDD2P0=0.000000
IDD2P02=0.000000
IDD2P1=0.032000
IDD2P12=0.000000
IDD3N=0.038000
IDD3N2=0.000000
IDD3P0=0.000000
IDD3P02=0.000000
IDD3P1=0.038000
IDD3P12=0.000000
IDD4R=0.157000
IDD4R2=0.000000
IDD4W=0.125000
IDD4W2=0.000000
IDD5=0.235000
IDD52=0.000000
IDD6=0.020000
IDD62=0.000000
VDD=1.500000
VDD2=0.000000
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=1
clk_domain=testsys.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=Null
range=0:2147483647:6:19:0:0
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=testsys.membus.master[3]

[testsys.membus]
type=CoherentXBar
children=badaddr_responder snoop_filter
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
power_model=Null
response_latency=2
snoop_filter=testsys.membus.snoop_filter
snoop_response_latency=4
system=testsys
use_default_range=false
width=16
default=testsys.membus.badaddr_responder.pio
master=testsys.bridge.slave testsys.cpu.interrupts.pio testsys.cpu.interrupts.int_slave testsys.mem_ctrls.port
slave=testsys.apicbridge.master testsys.system_port testsys.iobridge.master testsys.cpu.icache_port testsys.cpu.dcache_port testsys.cpu.itb.walker.port testsys.cpu.dtb.walker.port testsys.cpu.interrupts.int_master

[testsys.membus.badaddr_responder]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=0
pio_latency=100000
pio_size=8
power_model=Null
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.membus.default

[testsys.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=testsys

[testsys.pc]
type=Pc
children=behind_pci com_1 fake_com_2 fake_com_3 fake_com_4 fake_floppy i_dont_exist1 i_dont_exist2 pci_host south_bridge
eventq_index=0
intrctrl=testsys.intrctrl
system=testsys

[testsys.pc.behind_pci]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854779128
pio_latency=100000
pio_size=8
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[13]

[testsys.pc.com_1]
type=Uart8250
children=terminal
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854776824
pio_latency=100000
platform=testsys.pc
power_model=Null
system=testsys
terminal=testsys.pc.com_1.terminal
pio=testsys.iobus.master[14]

[testsys.pc.com_1.terminal]
type=Terminal
eventq_index=0
intr_control=testsys.intrctrl
number=0
output=true
port=3000

[testsys.pc.fake_com_2]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[15]

[testsys.pc.fake_com_3]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[16]

[testsys.pc.fake_com_4]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[17]

[testsys.pc.fake_floppy]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[18]

[testsys.pc.i_dont_exist1]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775936
pio_latency=100000
pio_size=1
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[11]

[testsys.pc.i_dont_exist2]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854776045
pio_latency=100000
pio_size=1
power_model=Null
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[12]

[testsys.pc.pci_host]
type=GenericPciHost
clk_domain=testsys.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=testsys.pc
power_model=Null
system=testsys
pio=testsys.iobus.default

[testsys.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ethernet ide int_lines0 int_lines1 int_lines2 int_lines3 int_lines4 int_lines5 int_lines6 io_apic keyboard pic1 pic2 pit speaker
cmos=testsys.pc.south_bridge.cmos
dma1=testsys.pc.south_bridge.dma1
eventq_index=0
io_apic=testsys.pc.south_bridge.io_apic
keyboard=testsys.pc.south_bridge.keyboard
pic1=testsys.pc.south_bridge.pic1
pic2=testsys.pc.south_bridge.pic2
pit=testsys.pc.south_bridge.pit
platform=testsys.pc
speaker=testsys.pc.south_bridge.speaker

[testsys.pc.south_bridge.cmos]
type=Cmos
children=int_pin
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_pin=testsys.pc.south_bridge.cmos.int_pin
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775920
pio_latency=100000
power_model=Null
system=testsys
time=Sun Jan  1 00:00:00 2012
pio=testsys.iobus.master[1]

[testsys.pc.south_bridge.cmos.int_pin]
type=X86IntSourcePin
eventq_index=0

[testsys.pc.south_bridge.dma1]
type=I8237
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775808
pio_latency=100000
power_model=Null
system=testsys
pio=testsys.iobus.master[2]

[testsys.pc.south_bridge.ethernet]
type=IGbE
BAR0=0
BAR0LegacyIO=false
BAR0Size=131072
BAR1=0
BAR1LegacyIO=false
BAR1Size=0
BAR2=0
BAR2LegacyIO=false
BAR2Size=0
BAR3=0
BAR3LegacyIO=false
BAR3Size=0
BAR4=0
BAR4LegacyIO=false
BAR4Size=0
BAR5=0
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=1
InterruptPin=1
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
default_p_state=UNDEFINED
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
host=testsys.pc.pci_host
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_bus=0
pci_dev=0
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=Null
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.slave[3]
interface=etherlink.interface
pio=testsys.iobus.master[10]

[testsys.pc.south_bridge.ide]
type=IdeController
children=disks
BAR0=496
BAR0LegacyIO=true
BAR0Size=8
BAR1=1012
BAR1LegacyIO=true
BAR1Size=3
BAR2=368
BAR2LegacyIO=true
BAR2Size=8
BAR3=884
BAR3LegacyIO=true
BAR3Size=3
BAR4=1
BAR4LegacyIO=false
BAR4Size=16
BAR5=1
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=14
InterruptPin=1
LatencyTimer=0
LegacyIOBase=9223372036854775808
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
ctrl_offset=0
default_p_state=UNDEFINED
disks=testsys.pc.south_bridge.ide.disks
eventq_index=0
host=testsys.pc.pci_host
io_shift=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
power_model=Null
system=testsys
dma=testsys.iobus.slave[1]
pio=testsys.iobus.master[3]

[testsys.pc.south_bridge.ide.disks]
type=IdeDisk
children=image
delay=1000000
driveID=master
eventq_index=0
image=testsys.pc.south_bridge.ide.disks.image

[testsys.pc.south_bridge.ide.disks.image]
type=CowDiskImage
children=child
child=testsys.pc.south_bridge.ide.disks.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[testsys.pc.south_bridge.ide.disks.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/apollon/APOLLON/kernels/disks/x86_64root.img
read_only=true

[testsys.pc.south_bridge.int_lines0]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines0.sink
source=testsys.pc.south_bridge.pic1.output

[testsys.pc.south_bridge.int_lines0.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
eventq_index=0
number=0

[testsys.pc.south_bridge.int_lines1]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines1.sink
source=testsys.pc.south_bridge.pic2.output

[testsys.pc.south_bridge.int_lines1.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.pic1
eventq_index=0
number=2

[testsys.pc.south_bridge.int_lines2]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines2.sink
source=testsys.pc.south_bridge.cmos.int_pin

[testsys.pc.south_bridge.int_lines2.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.pic2
eventq_index=0
number=0

[testsys.pc.south_bridge.int_lines3]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines3.sink
source=testsys.pc.south_bridge.pit.int_pin

[testsys.pc.south_bridge.int_lines3.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.pic1
eventq_index=0
number=0

[testsys.pc.south_bridge.int_lines4]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines4.sink
source=testsys.pc.south_bridge.pit.int_pin

[testsys.pc.south_bridge.int_lines4.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
eventq_index=0
number=2

[testsys.pc.south_bridge.int_lines5]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines5.sink
source=testsys.pc.south_bridge.keyboard.keyboard_int_pin

[testsys.pc.south_bridge.int_lines5.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
eventq_index=0
number=1

[testsys.pc.south_bridge.int_lines6]
type=X86IntLine
children=sink
eventq_index=0
sink=testsys.pc.south_bridge.int_lines6.sink
source=testsys.pc.south_bridge.keyboard.mouse_int_pin

[testsys.pc.south_bridge.int_lines6.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
eventq_index=0
number=12

[testsys.pc.south_bridge.io_apic]
type=I82094AA
apic_id=1
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
external_int_pic=testsys.pc.south_bridge.pic1
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=4273995776
pio_latency=100000
power_model=Null
system=testsys
int_master=testsys.iobus.slave[2]
pio=testsys.iobus.master[9]

[testsys.pc.south_bridge.keyboard]
type=I8042
children=keyboard_int_pin mouse_int_pin
clk_domain=testsys.clk_domain
command_port=9223372036854775908
data_port=9223372036854775904
default_p_state=UNDEFINED
eventq_index=0
keyboard_int_pin=testsys.pc.south_bridge.keyboard.keyboard_int_pin
mouse_int_pin=testsys.pc.south_bridge.keyboard.mouse_int_pin
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=0
pio_latency=100000
power_model=Null
system=testsys
pio=testsys.iobus.master[4]

[testsys.pc.south_bridge.keyboard.keyboard_int_pin]
type=X86IntSourcePin
eventq_index=0

[testsys.pc.south_bridge.keyboard.mouse_int_pin]
type=X86IntSourcePin
eventq_index=0

[testsys.pc.south_bridge.pic1]
type=I8259
children=output
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
mode=I8259Master
output=testsys.pc.south_bridge.pic1.output
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775840
pio_latency=100000
power_model=Null
slave=testsys.pc.south_bridge.pic2
system=testsys
pio=testsys.iobus.master[5]

[testsys.pc.south_bridge.pic1.output]
type=X86IntSourcePin
eventq_index=0

[testsys.pc.south_bridge.pic2]
type=I8259
children=output
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
mode=I8259Slave
output=testsys.pc.south_bridge.pic2.output
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775968
pio_latency=100000
power_model=Null
slave=Null
system=testsys
pio=testsys.iobus.master[6]

[testsys.pc.south_bridge.pic2.output]
type=X86IntSourcePin
eventq_index=0

[testsys.pc.south_bridge.pit]
type=I8254
children=int_pin
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_pin=testsys.pc.south_bridge.pit.int_pin
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775872
pio_latency=100000
power_model=Null
system=testsys
pio=testsys.iobus.master[7]

[testsys.pc.south_bridge.pit.int_pin]
type=X86IntSourcePin
eventq_index=0

[testsys.pc.south_bridge.speaker]
type=PcSpeaker
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
i8254=testsys.pc.south_bridge.pit
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=9223372036854775905
pio_latency=100000
power_model=Null
system=testsys
pio=testsys.iobus.master[8]

[testsys.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
eventq_index=0
major_version=2
minor_version=5
structures=testsys.smbios_table.structures

[testsys.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
eventq_index=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

[testsys.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

