#/********************************************************************
#* Generic FPGA build pipeline
#********************************************************************/

%name LIM Build Pipeline
%desc LIM Build Pipeline
%attributes tool

%provides build_pipeline
%requires lim_graph_generator
%requires lim_connect
%requires lim_memory
%requires lim_executable_generator

%scons %library LIMPipeline.py

%param BUILD_PIPELINE_DEBUG 0 "Enable build pipeline debug"
