#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 29 11:40:34 2024
# Process ID: 34660
# Current directory: C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1
# Command line: vivado.exe -log final_block_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source final_block_wrapper.tcl -notrace
# Log file: C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper.vdi
# Journal file: C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1\vivado.jou
# Running On        :NIBIB02135175DT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
# CPU Frequency     :3192 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34145 MB
# Swap memory       :5100 MB
# Total Virtual     :39246 MB
# Available Virtual :9454 MB
#-----------------------------------------------------------
source final_block_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 658.262 ; gain = 235.645
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/onwuxc/ip_repo/myaxi_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx2/Vivado/2024.1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2024.1/data/ip'.
Command: link_design -top final_block_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1095.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_processing_system7_0_0/final_block_processing_system7_0_0.xdc] for cell 'final_block_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_processing_system7_0_0/final_block_processing_system7_0_0.xdc] for cell 'final_block_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_xadc_wiz_0_0/final_block_xadc_wiz_0_0.xdc] for cell 'final_block_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_xadc_wiz_0_0/final_block_xadc_wiz_0_0.xdc] for cell 'final_block_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_clk_wiz_0_0/final_block_clk_wiz_0_0_board.xdc] for cell 'final_block_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_clk_wiz_0_0/final_block_clk_wiz_0_0_board.xdc] for cell 'final_block_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_clk_wiz_0_0/final_block_clk_wiz_0_0.xdc] for cell 'final_block_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_clk_wiz_0_0/final_block_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_clk_wiz_0_0/final_block_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1807.141 ; gain = 570.582
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_clk_wiz_0_0/final_block_clk_wiz_0_0.xdc] for cell 'final_block_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_0_0/final_block_axi_gpio_0_0_board.xdc] for cell 'final_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_0_0/final_block_axi_gpio_0_0_board.xdc] for cell 'final_block_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_0_0/final_block_axi_gpio_0_0.xdc] for cell 'final_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_0_0/final_block_axi_gpio_0_0.xdc] for cell 'final_block_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_rst_clk_wiz_0_40M_0/final_block_rst_clk_wiz_0_40M_0_board.xdc] for cell 'final_block_i/rst_clk_wiz_0_40M/U0'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_rst_clk_wiz_0_40M_0/final_block_rst_clk_wiz_0_40M_0_board.xdc] for cell 'final_block_i/rst_clk_wiz_0_40M/U0'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_rst_clk_wiz_0_40M_0/final_block_rst_clk_wiz_0_40M_0.xdc] for cell 'final_block_i/rst_clk_wiz_0_40M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_rst_clk_wiz_0_40M_0/final_block_rst_clk_wiz_0_40M_0.xdc:50]
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_rst_clk_wiz_0_40M_0/final_block_rst_clk_wiz_0_40M_0.xdc] for cell 'final_block_i/rst_clk_wiz_0_40M/U0'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_1_0/final_block_axi_gpio_1_0_board.xdc] for cell 'final_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_1_0/final_block_axi_gpio_1_0_board.xdc] for cell 'final_block_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_1_0/final_block_axi_gpio_1_0.xdc] for cell 'final_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/onwuxc/Desktop/Work/Final_project/Final_project.gen/sources_1/bd/final_block/ip/final_block_axi_gpio_1_0/final_block_axi_gpio_1_0.xdc] for cell 'final_block_i/axi_gpio_1/U0'
Parsing XDC File [C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.srcs/constrs_1/new/final_constraints.xdc]
Finished Parsing XDC File [C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.srcs/constrs_1/new/final_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1807.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1807.141 ; gain = 1114.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1807.141 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1832.094 ; gain = 24.953

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 1 Initialization | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 189c0c166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ea1b34b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2198.598 ; gain = 0.000
Retarget | Checksum: ea1b34b5
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ea1b34b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 2198.598 ; gain = 0.000
Constant propagation | Checksum: ea1b34b5
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a32f3e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2198.598 ; gain = 0.000
Sweep | Checksum: 1a32f3e1a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a32f3e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.498 . Memory (MB): peak = 2198.598 ; gain = 0.000
BUFG optimization | Checksum: 1a32f3e1a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a32f3e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 2198.598 ; gain = 0.000
Shift Register Optimization | Checksum: 1a32f3e1a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a32f3e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 2198.598 ; gain = 0.000
Post Processing Netlist | Checksum: 1a32f3e1a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 219dd48a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 219dd48a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.663 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 9 Finalization | Checksum: 219dd48a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 2198.598 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              36  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 219dd48a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.669 . Memory (MB): peak = 2198.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 219dd48a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2198.598 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 219dd48a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.598 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.598 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 219dd48a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.598 ; gain = 391.457
INFO: [Vivado 12-24828] Executing command : report_drc -file final_block_wrapper_drc_opted.rpt -pb final_block_wrapper_drc_opted.pb -rpx final_block_wrapper_drc_opted.rpx
Command: report_drc -file final_block_wrapper_drc_opted.rpt -pb final_block_wrapper_drc_opted.pb -rpx final_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.598 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2198.598 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19f82c37f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2198.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a5319ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d93d9ec6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d93d9ec6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d93d9ec6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bfab36fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dc706a0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dc706a0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d13ddcde

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 0 LUT, combined 24 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.598 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2ceffe38a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 252cefeec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 2 Global Placement | Checksum: 252cefeec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1efd846d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3473567bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2d8ccf55a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a7a96471

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 32c125389

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 221a6d886

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23aeadaac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cc52fc71

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 28ebc683c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 28ebc683c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ae86b8b0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-16.867 |
Phase 1 Physical Synthesis Initialization | Checksum: 1885065bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2a0f40781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ae86b8b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.416. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 319a61249

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 319a61249

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 319a61249

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 319a61249

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 319a61249

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.598 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 379404427

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000
Ending Placer Task | Checksum: 27c25c3e7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.598 ; gain = 0.000
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file final_block_wrapper_utilization_placed.rpt -pb final_block_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file final_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file final_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.598 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2198.598 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2198.598 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 2198.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 2205.246 ; gain = 6.648
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.52s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.246 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-11.777 |
Phase 1 Physical Synthesis Initialization | Checksum: 191cfc128

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 2205.262 ; gain = 0.016
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-11.777 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 191cfc128

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2205.262 ; gain = 0.016

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-11.777 |
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/threshold_output_1[3].  Re-placed instance final_block_i/Top_level_0/U0/threshold_output_1_reg[3]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/threshold_output_1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.415 | TNS=-11.750 |
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/threshold_output_4[2].  Re-placed instance final_block_i/Top_level_0/U0/threshold_output_4_reg[2]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/threshold_output_4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.411 | TNS=-11.723 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[1].  Re-placed instance final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-11.653 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-11.628 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/cycle_2/Q[2].  Re-placed instance final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[2]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/cycle_2/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-11.580 |
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/threshold_output_4[7].  Re-placed instance final_block_i/Top_level_0/U0/threshold_output_4_reg[7]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/threshold_output_4[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.402 | TNS=-11.550 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[6].  Re-placed instance final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[6]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-11.516 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net final_block_i/Top_level_0/U0/cycle_4/Q[0].  Re-placed instance final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[0]
INFO: [Physopt 32-735] Processed net final_block_i/Top_level_0/U0/cycle_4/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-11.473 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-11.473 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2205.262 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 191cfc128

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2205.262 ; gain = 0.016

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-11.473 |
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/threshold_output_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net final_block_i/Top_level_0/U0/cycle_1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-11.473 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.262 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 191cfc128

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.262 ; gain = 0.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.262 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.389 | TNS=-11.473 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.027  |          0.304  |            1  |              0  |                     8  |           0  |           2  |  00:00:01  |
|  Total          |          0.027  |          0.304  |            1  |              0  |                     8  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.262 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 183d859be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.262 ; gain = 0.016
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2223.141 ; gain = 0.027
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 2226.074 ; gain = 2.934
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2226.074 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2226.074 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2226.074 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 2226.074 ; gain = 2.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 358fe27b ConstDB: 0 ShapeSum: 16349a55 RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: b5777492 | NumContArr: c3f11c25 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2feba85f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2290.070 ; gain = 53.441

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2feba85f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2290.070 ; gain = 53.441

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2feba85f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2290.070 ; gain = 53.441
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 252febbdf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2337.375 ; gain = 100.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-13.017| WHS=-0.358 | THS=-69.711|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3943
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3943
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cd6905c9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2337.375 ; gain = 100.746

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2cd6905c9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2337.375 ; gain = 100.746

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2ced8de06

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 4143.070 ; gain = 1906.441
Phase 4 Initial Routing | Checksum: 2ced8de06

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 4143.070 ; gain = 1906.441
INFO: [Route 35-580] Design has 32 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================================+===================================+==========================================================+
| Launch Setup Clock                | Launch Hold Clock                 | Pin                                                      |
+===================================+===================================+==========================================================+
| clk_42MHz_final_block_clk_wiz_0_0 | clk_42MHz_final_block_clk_wiz_0_0 | final_block_i/Top_level_0/U0/threshold_output_2_reg[2]/D |
| clk_42MHz_final_block_clk_wiz_0_0 | clk_42MHz_final_block_clk_wiz_0_0 | final_block_i/Top_level_0/U0/threshold_output_1_reg[4]/D |
| clk_42MHz_final_block_clk_wiz_0_0 | clk_42MHz_final_block_clk_wiz_0_0 | final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/D |
| clk_42MHz_final_block_clk_wiz_0_0 | clk_42MHz_final_block_clk_wiz_0_0 | final_block_i/Top_level_0/U0/threshold_output_3_reg[0]/D |
| clk_42MHz_final_block_clk_wiz_0_0 | clk_42MHz_final_block_clk_wiz_0_0 | final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/D |
+-----------------------------------+-----------------------------------+----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.659 | TNS=-47.936| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 374c57ec4

Time (s): cpu = 00:01:41 ; elapsed = 00:01:00 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.659 | TNS=-47.605| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2086f63ec

Time (s): cpu = 00:01:41 ; elapsed = 00:01:00 . Memory (MB): peak = 4199.527 ; gain = 1962.898
Phase 5 Rip-up And Reroute | Checksum: 2086f63ec

Time (s): cpu = 00:01:41 ; elapsed = 00:01:00 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a3d44dc3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.659 | TNS=-47.605| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2a3d44dc3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a3d44dc3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898
Phase 6 Delay and Skew Optimization | Checksum: 2a3d44dc3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.659 | TNS=-47.605| WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27ef67ee1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898
Phase 7 Post Hold Fix | Checksum: 27ef67ee1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.36557 %
  Global Horizontal Routing Utilization  = 1.89177 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 27ef67ee1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27ef67ee1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c6df26c2

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1c6df26c2

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.659 | TNS=-47.605| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1c6df26c2

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898
Total Elapsed time in route_design: 61.02 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 12307b52c

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 12307b52c

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.527 ; gain = 1962.898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 4199.527 ; gain = 1973.453
INFO: [Vivado 12-24828] Executing command : report_drc -file final_block_wrapper_drc_routed.rpt -pb final_block_wrapper_drc_routed.pb -rpx final_block_wrapper_drc_routed.rpx
Command: report_drc -file final_block_wrapper_drc_routed.rpt -pb final_block_wrapper_drc_routed.pb -rpx final_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file final_block_wrapper_methodology_drc_routed.rpt -pb final_block_wrapper_methodology_drc_routed.pb -rpx final_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file final_block_wrapper_methodology_drc_routed.rpt -pb final_block_wrapper_methodology_drc_routed.pb -rpx final_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file final_block_wrapper_timing_summary_routed.rpt -pb final_block_wrapper_timing_summary_routed.pb -rpx final_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file final_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file final_block_wrapper_route_status.rpt -pb final_block_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file final_block_wrapper_power_routed.rpt -pb final_block_wrapper_power_summary_routed.pb -rpx final_block_wrapper_power_routed.rpx
Command: report_power -file final_block_wrapper_power_routed.rpt -pb final_block_wrapper_power_summary_routed.pb -rpx final_block_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
174 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file final_block_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file final_block_wrapper_bus_skew_routed.rpt -pb final_block_wrapper_bus_skew_routed.pb -rpx final_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4199.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4199.527 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 4199.527 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4199.527 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4199.527 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4199.527 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4199.527 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.508 . Memory (MB): peak = 4199.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/onwuxc/Desktop/Work/Final_project/Final_project.runs/impl_1/final_block_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force final_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./final_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4199.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 11:43:31 2024...
