<p align="center"><img src="docs/source/images/rvsteel-logo.svg" width="80"/></p>
<p align="center"><strong>Free and open RISC-V IP!</strong></p>

---

**RISC-V Steel** is a free and open collection of RISC-V IP that is simple, robust and easy to use. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

- [Get Started!](https://riscv-steel.github.io/riscv-steel/getting-started/)
- [Documentation](https://riscv-steel.github.io/riscv-steel/)


## Available RISC-V IP

#### System-on-Chip IP

A system-on-chip design with RISC-V Steel Processor Core, memory and UART module.

- [Reference](https://riscv-steel.github.io/riscv-steel/soc/)
- [Software Guide](https://riscv-steel.github.io/riscv-steel/software-guide/)

#### Processor Core IP

A 32-bit processor core design implementing the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.

- [Reference](https://riscv-steel.github.io/riscv-steel/core/)

## Getting Started

The [Getting Started Guide](https://riscv-steel.github.io/riscv-steel/getting-started/) shows you how to synthesize the SoC IP [Hello World](https://github.com/riscv-steel/riscv-steel/tree/main/hello-world) demo for some popular FPGA boards. The demo is an instance of the SoC IP loaded with a program that sends a Hello World message to a host computer via UART protocol.

## License

RISC-V Steel is distributed under the [MIT License](LICENSE.md).

## Need help?

Please open a [new issue](https://github.com/riscv-steel/riscv-steel/issues).
