top_dir = ../..

src_module = counter_tb
src_files = *.v

# command-line arguments for Verilog simulator
OPTIONS =	

include ../template.mk
