
CDS_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fa0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  080080b0  080080b0  000090b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800864c  0800864c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800864c  0800864c  0000964c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008654  08008654  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008654  08008654  00009654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008658  08008658  00009658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800865c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001d4  08008830  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08008830  0000a3bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e12  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2d  00000000  00000000  0001300f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  00014b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000674  00000000  00000000  000153c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018473  00000000  00000000  00015a34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a7aa  00000000  00000000  0002dea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088fe9  00000000  00000000  00038651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c163a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000380c  00000000  00000000  000c1680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000c4e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008098 	.word	0x08008098

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008098 	.word	0x08008098

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_d2lz>:
 8001110:	b538      	push	{r3, r4, r5, lr}
 8001112:	2200      	movs	r2, #0
 8001114:	2300      	movs	r3, #0
 8001116:	4604      	mov	r4, r0
 8001118:	460d      	mov	r5, r1
 800111a:	f7ff fc4f 	bl	80009bc <__aeabi_dcmplt>
 800111e:	b928      	cbnz	r0, 800112c <__aeabi_d2lz+0x1c>
 8001120:	4620      	mov	r0, r4
 8001122:	4629      	mov	r1, r5
 8001124:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001128:	f000 b80a 	b.w	8001140 <__aeabi_d2ulz>
 800112c:	4620      	mov	r0, r4
 800112e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001132:	f000 f805 	bl	8001140 <__aeabi_d2ulz>
 8001136:	4240      	negs	r0, r0
 8001138:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800113c:	bd38      	pop	{r3, r4, r5, pc}
 800113e:	bf00      	nop

08001140 <__aeabi_d2ulz>:
 8001140:	b5d0      	push	{r4, r6, r7, lr}
 8001142:	2200      	movs	r2, #0
 8001144:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <__aeabi_d2ulz+0x34>)
 8001146:	4606      	mov	r6, r0
 8001148:	460f      	mov	r7, r1
 800114a:	f7ff f9c5 	bl	80004d8 <__aeabi_dmul>
 800114e:	f7ff fc9b 	bl	8000a88 <__aeabi_d2uiz>
 8001152:	4604      	mov	r4, r0
 8001154:	f7ff f946 	bl	80003e4 <__aeabi_ui2d>
 8001158:	2200      	movs	r2, #0
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <__aeabi_d2ulz+0x38>)
 800115c:	f7ff f9bc 	bl	80004d8 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4630      	mov	r0, r6
 8001166:	4639      	mov	r1, r7
 8001168:	f7fe fffe 	bl	8000168 <__aeabi_dsub>
 800116c:	f7ff fc8c 	bl	8000a88 <__aeabi_d2uiz>
 8001170:	4621      	mov	r1, r4
 8001172:	bdd0      	pop	{r4, r6, r7, pc}
 8001174:	3df00000 	.word	0x3df00000
 8001178:	41f00000 	.word	0x41f00000

0800117c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  if (ch == '\n')
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2b0a      	cmp	r3, #10
 8001188:	d106      	bne.n	8001198 <__io_putchar+0x1c>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, 0xFFFF);
 800118a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800118e:	2201      	movs	r2, #1
 8001190:	4907      	ldr	r1, [pc, #28]	@ (80011b0 <__io_putchar+0x34>)
 8001192:	4808      	ldr	r0, [pc, #32]	@ (80011b4 <__io_putchar+0x38>)
 8001194:	f002 f9e0 	bl	8003558 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8001198:	1d39      	adds	r1, r7, #4
 800119a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800119e:	2201      	movs	r2, #1
 80011a0:	4804      	ldr	r0, [pc, #16]	@ (80011b4 <__io_putchar+0x38>)
 80011a2:	f002 f9d9 	bl	8003558 <HAL_UART_Transmit>

  return ch;
 80011a6:	687b      	ldr	r3, [r7, #4]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	080080b0 	.word	0x080080b0
 80011b4:	20000220 	.word	0x20000220

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b590      	push	{r4, r7, lr}
 80011ba:	b087      	sub	sp, #28
 80011bc:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	uint32_t adc_value = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	60bb      	str	r3, [r7, #8]
	float voltage = 0.0f;
 80011c2:	f04f 0300 	mov.w	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
	uint32_t counter = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011cc:	f000 fba0 	bl	8001910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d0:	f000 f89c 	bl	800130c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d4:	f000 f95a 	bl	800148c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011d8:	f000 f92e 	bl	8001438 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80011dc:	f000 f8ee 	bl	80013bc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  printf("STM32F103 CDS Sensor Reading Example\r\n");
 80011e0:	483b      	ldr	r0, [pc, #236]	@ (80012d0 <main+0x118>)
 80011e2:	f003 fb1b 	bl	800481c <puts>
  printf("System Clock: 64MHz\r\n");
 80011e6:	483b      	ldr	r0, [pc, #236]	@ (80012d4 <main+0x11c>)
 80011e8:	f003 fb18 	bl	800481c <puts>
  printf("ADC Channel: PC0\r\n");
 80011ec:	483a      	ldr	r0, [pc, #232]	@ (80012d8 <main+0x120>)
 80011ee:	f003 fb15 	bl	800481c <puts>
  printf("Starting measurements...\r\n\r\n");
 80011f2:	483a      	ldr	r0, [pc, #232]	@ (80012dc <main+0x124>)
 80011f4:	f003 fb12 	bl	800481c <puts>

  /* Calibrate ADC */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80011f8:	4839      	ldr	r0, [pc, #228]	@ (80012e0 <main+0x128>)
 80011fa:	f001 f867 	bl	80022cc <HAL_ADCEx_Calibration_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    /* Start ADC conversion */
	    HAL_ADC_Start(&hadc1);
 80011fe:	4838      	ldr	r0, [pc, #224]	@ (80012e0 <main+0x128>)
 8001200:	f000 fce4 	bl	8001bcc <HAL_ADC_Start>

	    /* Wait for conversion to complete */
	    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8001204:	2164      	movs	r1, #100	@ 0x64
 8001206:	4836      	ldr	r0, [pc, #216]	@ (80012e0 <main+0x128>)
 8001208:	f000 fdba 	bl	8001d80 <HAL_ADC_PollForConversion>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d156      	bne.n	80012c0 <main+0x108>
	    {
	      /* Get ADC value */
	      adc_value = HAL_ADC_GetValue(&hadc1);
 8001212:	4833      	ldr	r0, [pc, #204]	@ (80012e0 <main+0x128>)
 8001214:	f000 feba 	bl	8001f8c <HAL_ADC_GetValue>
 8001218:	60b8      	str	r0, [r7, #8]

	      /* Convert ADC value to voltage (3.3V reference, 12-bit ADC) */
	      voltage = (adc_value * 3.3f) / 4095.0f;
 800121a:	68b8      	ldr	r0, [r7, #8]
 800121c:	f7ff fd5a 	bl	8000cd4 <__aeabi_ui2f>
 8001220:	4603      	mov	r3, r0
 8001222:	4930      	ldr	r1, [pc, #192]	@ (80012e4 <main+0x12c>)
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff fdad 	bl	8000d84 <__aeabi_fmul>
 800122a:	4603      	mov	r3, r0
 800122c:	492e      	ldr	r1, [pc, #184]	@ (80012e8 <main+0x130>)
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fe5c 	bl	8000eec <__aeabi_fdiv>
 8001234:	4603      	mov	r3, r0
 8001236:	607b      	str	r3, [r7, #4]

	      /* Print results */
	      printf("[%lu] CDS ADC Value: %lu, Voltage: %.3fV\r\n", counter++, adc_value, voltage);
 8001238:	68fc      	ldr	r4, [r7, #12]
 800123a:	1c63      	adds	r3, r4, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f7ff f8f2 	bl	8000428 <__aeabi_f2d>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	e9cd 2300 	strd	r2, r3, [sp]
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	4621      	mov	r1, r4
 8001250:	4826      	ldr	r0, [pc, #152]	@ (80012ec <main+0x134>)
 8001252:	f003 fa7b 	bl	800474c <iprintf>

	      /* CDS       */
	      if (voltage < 0.5f)
 8001256:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff30 	bl	80010c0 <__aeabi_fcmplt>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d003      	beq.n	800126e <main+0xb6>
	      {
	        printf("       Light Level: Very Dark\r\n");
 8001266:	4822      	ldr	r0, [pc, #136]	@ (80012f0 <main+0x138>)
 8001268:	f003 fad8 	bl	800481c <puts>
 800126c:	e025      	b.n	80012ba <main+0x102>
	      }
	      else if (voltage < 1.0f)
 800126e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff ff24 	bl	80010c0 <__aeabi_fcmplt>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <main+0xce>
	      {
	        printf("       Light Level: Dark\r\n");
 800127e:	481d      	ldr	r0, [pc, #116]	@ (80012f4 <main+0x13c>)
 8001280:	f003 facc 	bl	800481c <puts>
 8001284:	e019      	b.n	80012ba <main+0x102>
	      }
	      else if (voltage < 2.0f)
 8001286:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ff18 	bl	80010c0 <__aeabi_fcmplt>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d003      	beq.n	800129e <main+0xe6>
	      {
	        printf("       Light Level: Medium\r\n");
 8001296:	4818      	ldr	r0, [pc, #96]	@ (80012f8 <main+0x140>)
 8001298:	f003 fac0 	bl	800481c <puts>
 800129c:	e00d      	b.n	80012ba <main+0x102>
	      }
	      else if (voltage < 2.5f)
 800129e:	4917      	ldr	r1, [pc, #92]	@ (80012fc <main+0x144>)
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff0d 	bl	80010c0 <__aeabi_fcmplt>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d003      	beq.n	80012b4 <main+0xfc>
	      {
	        printf("       Light Level: Bright\r\n");
 80012ac:	4814      	ldr	r0, [pc, #80]	@ (8001300 <main+0x148>)
 80012ae:	f003 fab5 	bl	800481c <puts>
 80012b2:	e002      	b.n	80012ba <main+0x102>
	      }
	      else
	      {
	        printf("       Light Level: Very Bright\r\n");
 80012b4:	4813      	ldr	r0, [pc, #76]	@ (8001304 <main+0x14c>)
 80012b6:	f003 fab1 	bl	800481c <puts>
	      }
	      printf("\r\n");
 80012ba:	4813      	ldr	r0, [pc, #76]	@ (8001308 <main+0x150>)
 80012bc:	f003 faae 	bl	800481c <puts>
	    }

	    /* Stop ADC */
	    HAL_ADC_Stop(&hadc1);
 80012c0:	4807      	ldr	r0, [pc, #28]	@ (80012e0 <main+0x128>)
 80012c2:	f000 fd31 	bl	8001d28 <HAL_ADC_Stop>

	    /* Wait 1s before next reading */
	    HAL_Delay(1000);
 80012c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ca:	f000 fb83 	bl	80019d4 <HAL_Delay>
	    HAL_ADC_Start(&hadc1);
 80012ce:	e796      	b.n	80011fe <main+0x46>
 80012d0:	080080b4 	.word	0x080080b4
 80012d4:	080080dc 	.word	0x080080dc
 80012d8:	080080f4 	.word	0x080080f4
 80012dc:	08008108 	.word	0x08008108
 80012e0:	200001f0 	.word	0x200001f0
 80012e4:	40533333 	.word	0x40533333
 80012e8:	457ff000 	.word	0x457ff000
 80012ec:	08008124 	.word	0x08008124
 80012f0:	08008150 	.word	0x08008150
 80012f4:	08008170 	.word	0x08008170
 80012f8:	0800818c 	.word	0x0800818c
 80012fc:	40200000 	.word	0x40200000
 8001300:	080081a8 	.word	0x080081a8
 8001304:	080081c4 	.word	0x080081c4
 8001308:	080080b0 	.word	0x080080b0

0800130c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b094      	sub	sp, #80	@ 0x50
 8001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001312:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001316:	2228      	movs	r2, #40	@ 0x28
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f003 fb80 	bl	8004a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133c:	2302      	movs	r3, #2
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001344:	2310      	movs	r3, #16
 8001346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001348:	2302      	movs	r3, #2
 800134a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800134c:	2300      	movs	r3, #0
 800134e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001350:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001354:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001356:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800135a:	4618      	mov	r0, r3
 800135c:	f001 fb30 	bl	80029c0 <HAL_RCC_OscConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001366:	f000 f8ff 	bl	8001568 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136a:	230f      	movs	r3, #15
 800136c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800136e:	2302      	movs	r3, #2
 8001370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001376:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800137a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	2102      	movs	r1, #2
 8001386:	4618      	mov	r0, r3
 8001388:	f001 fd9c 	bl	8002ec4 <HAL_RCC_ClockConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001392:	f000 f8e9 	bl	8001568 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001396:	2302      	movs	r3, #2
 8001398:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800139a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800139e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4618      	mov	r0, r3
 80013a4:	f001 ff1c 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80013ae:	f000 f8db 	bl	8001568 <Error_Handler>
  }
}
 80013b2:	bf00      	nop
 80013b4:	3750      	adds	r7, #80	@ 0x50
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013cc:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013ce:	4a19      	ldr	r2, [pc, #100]	@ (8001434 <MX_ADC1_Init+0x78>)
 80013d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013d2:	4b17      	ldr	r3, [pc, #92]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013d8:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013de:	4b14      	ldr	r3, [pc, #80]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013e4:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013e6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80013ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ec:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80013f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f8:	480d      	ldr	r0, [pc, #52]	@ (8001430 <MX_ADC1_Init+0x74>)
 80013fa:	f000 fb0f 	bl	8001a1c <HAL_ADC_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001404:	f000 f8b0 	bl	8001568 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001408:	230a      	movs	r3, #10
 800140a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800140c:	2301      	movs	r3, #1
 800140e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4619      	mov	r1, r3
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <MX_ADC1_Init+0x74>)
 800141a:	f000 fdc3 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001424:	f000 f8a0 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200001f0 	.word	0x200001f0
 8001434:	40012400 	.word	0x40012400

08001438 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <MX_USART2_UART_Init+0x50>)
 8001440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001444:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001470:	f002 f822 	bl	80034b8 <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800147a:	f000 f875 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000220 	.word	0x20000220
 8001488:	40004400 	.word	0x40004400

0800148c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b088      	sub	sp, #32
 8001490:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001492:	f107 0310 	add.w	r3, r7, #16
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	4a2c      	ldr	r2, [pc, #176]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014a6:	f043 0310 	orr.w	r3, r3, #16
 80014aa:	6193      	str	r3, [r2, #24]
 80014ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	f003 0310 	and.w	r3, r3, #16
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b8:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	4a26      	ldr	r2, [pc, #152]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014be:	f043 0320 	orr.w	r3, r3, #32
 80014c2:	6193      	str	r3, [r2, #24]
 80014c4:	4b24      	ldr	r3, [pc, #144]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	f003 0320 	and.w	r3, r3, #32
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d0:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a20      	ldr	r2, [pc, #128]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a1a      	ldr	r2, [pc, #104]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014ee:	f043 0308 	orr.w	r3, r3, #8
 80014f2:	6193      	str	r3, [r2, #24]
 80014f4:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <MX_GPIO_Init+0xcc>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f003 0308 	and.w	r3, r3, #8
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	2120      	movs	r1, #32
 8001504:	4815      	ldr	r0, [pc, #84]	@ (800155c <MX_GPIO_Init+0xd0>)
 8001506:	f001 fa21 	bl	800294c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800150a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <MX_GPIO_Init+0xd4>)
 8001512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4619      	mov	r1, r3
 800151e:	4811      	ldr	r0, [pc, #68]	@ (8001564 <MX_GPIO_Init+0xd8>)
 8001520:	f001 f890 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001524:	2320      	movs	r3, #32
 8001526:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001528:	2301      	movs	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2302      	movs	r3, #2
 8001532:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001534:	f107 0310 	add.w	r3, r7, #16
 8001538:	4619      	mov	r1, r3
 800153a:	4808      	ldr	r0, [pc, #32]	@ (800155c <MX_GPIO_Init+0xd0>)
 800153c:	f001 f882 	bl	8002644 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2100      	movs	r1, #0
 8001544:	2028      	movs	r0, #40	@ 0x28
 8001546:	f001 f846 	bl	80025d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800154a:	2028      	movs	r0, #40	@ 0x28
 800154c:	f001 f85f 	bl	800260e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001550:	bf00      	nop
 8001552:	3720      	adds	r7, #32
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40021000 	.word	0x40021000
 800155c:	40010800 	.word	0x40010800
 8001560:	10110000 	.word	0x10110000
 8001564:	40011000 	.word	0x40011000

08001568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156c:	b672      	cpsid	i
}
 800156e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <Error_Handler+0x8>

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800157a:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <HAL_MspInit+0x5c>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	4a14      	ldr	r2, [pc, #80]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6193      	str	r3, [r2, #24]
 8001586:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	60bb      	str	r3, [r7, #8]
 8001590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	4a0e      	ldr	r2, [pc, #56]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800159c:	61d3      	str	r3, [r2, #28]
 800159e:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <HAL_MspInit+0x5c>)
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015aa:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <HAL_MspInit+0x60>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	4a04      	ldr	r2, [pc, #16]	@ (80015d4 <HAL_MspInit+0x60>)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c6:	bf00      	nop
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40010000 	.word	0x40010000

080015d8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a14      	ldr	r2, [pc, #80]	@ (8001644 <HAL_ADC_MspInit+0x6c>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d121      	bne.n	800163c <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <HAL_ADC_MspInit+0x70>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <HAL_ADC_MspInit+0x70>)
 80015fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001602:	6193      	str	r3, [r2, #24]
 8001604:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <HAL_ADC_MspInit+0x70>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001610:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <HAL_ADC_MspInit+0x70>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	4a0c      	ldr	r2, [pc, #48]	@ (8001648 <HAL_ADC_MspInit+0x70>)
 8001616:	f043 0310 	orr.w	r3, r3, #16
 800161a:	6193      	str	r3, [r2, #24]
 800161c:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <HAL_ADC_MspInit+0x70>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	f003 0310 	and.w	r3, r3, #16
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001628:	2301      	movs	r3, #1
 800162a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800162c:	2303      	movs	r3, #3
 800162e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	4619      	mov	r1, r3
 8001636:	4805      	ldr	r0, [pc, #20]	@ (800164c <HAL_ADC_MspInit+0x74>)
 8001638:	f001 f804 	bl	8002644 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40012400 	.word	0x40012400
 8001648:	40021000 	.word	0x40021000
 800164c:	40011000 	.word	0x40011000

08001650 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a15      	ldr	r2, [pc, #84]	@ (80016c0 <HAL_UART_MspInit+0x70>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d123      	bne.n	80016b8 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001670:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <HAL_UART_MspInit+0x74>)
 8001672:	69db      	ldr	r3, [r3, #28]
 8001674:	4a13      	ldr	r2, [pc, #76]	@ (80016c4 <HAL_UART_MspInit+0x74>)
 8001676:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167a:	61d3      	str	r3, [r2, #28]
 800167c:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <HAL_UART_MspInit+0x74>)
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001688:	4b0e      	ldr	r3, [pc, #56]	@ (80016c4 <HAL_UART_MspInit+0x74>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a0d      	ldr	r2, [pc, #52]	@ (80016c4 <HAL_UART_MspInit+0x74>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <HAL_UART_MspInit+0x74>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016a0:	230c      	movs	r3, #12
 80016a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a8:	2302      	movs	r3, #2
 80016aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ac:	f107 0310 	add.w	r3, r7, #16
 80016b0:	4619      	mov	r1, r3
 80016b2:	4805      	ldr	r0, [pc, #20]	@ (80016c8 <HAL_UART_MspInit+0x78>)
 80016b4:	f000 ffc6 	bl	8002644 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016b8:	bf00      	nop
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40004400 	.word	0x40004400
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010800 	.word	0x40010800

080016cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <NMI_Handler+0x4>

080016d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <HardFault_Handler+0x4>

080016dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <MemManage_Handler+0x4>

080016e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171c:	f000 f93e 	bl	800199c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001728:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800172c:	f001 f926 	bl	800297c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return 1;
 8001738:	2301      	movs	r3, #1
}
 800173a:	4618      	mov	r0, r3
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr

08001742 <_kill>:

int _kill(int pid, int sig)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
 800174a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800174c:	f003 f9ba 	bl	8004ac4 <__errno>
 8001750:	4603      	mov	r3, r0
 8001752:	2216      	movs	r2, #22
 8001754:	601a      	str	r2, [r3, #0]
  return -1;
 8001756:	f04f 33ff 	mov.w	r3, #4294967295
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <_exit>:

void _exit (int status)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800176a:	f04f 31ff 	mov.w	r1, #4294967295
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff ffe7 	bl	8001742 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <_exit+0x12>

08001778 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	e00a      	b.n	80017a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800178a:	f3af 8000 	nop.w
 800178e:	4601      	mov	r1, r0
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	1c5a      	adds	r2, r3, #1
 8001794:	60ba      	str	r2, [r7, #8]
 8001796:	b2ca      	uxtb	r2, r1
 8001798:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	3301      	adds	r3, #1
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	697a      	ldr	r2, [r7, #20]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	dbf0      	blt.n	800178a <_read+0x12>
  }

  return len;
 80017a8:	687b      	ldr	r3, [r7, #4]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b086      	sub	sp, #24
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	60f8      	str	r0, [r7, #12]
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017be:	2300      	movs	r3, #0
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	e009      	b.n	80017d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	60ba      	str	r2, [r7, #8]
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fcd5 	bl	800117c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	3301      	adds	r3, #1
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	697a      	ldr	r2, [r7, #20]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	429a      	cmp	r2, r3
 80017de:	dbf1      	blt.n	80017c4 <_write+0x12>
  }
  return len;
 80017e0:	687b      	ldr	r3, [r7, #4]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <_close>:

int _close(int file)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001810:	605a      	str	r2, [r3, #4]
  return 0;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr

0800181e <_isatty>:

int _isatty(int file)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001826:	2301      	movs	r3, #1
}
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr

08001832 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001832:	b480      	push	{r7}
 8001834:	b085      	sub	sp, #20
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr
	...

0800184c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001854:	4a14      	ldr	r2, [pc, #80]	@ (80018a8 <_sbrk+0x5c>)
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <_sbrk+0x60>)
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <_sbrk+0x64>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <_sbrk+0x68>)
 800186c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	429a      	cmp	r2, r3
 800187a:	d207      	bcs.n	800188c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800187c:	f003 f922 	bl	8004ac4 <__errno>
 8001880:	4603      	mov	r3, r0
 8001882:	220c      	movs	r2, #12
 8001884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e009      	b.n	80018a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001892:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <_sbrk+0x64>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <_sbrk+0x64>)
 800189c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20005000 	.word	0x20005000
 80018ac:	00000400 	.word	0x00000400
 80018b0:	20000268 	.word	0x20000268
 80018b4:	200003c0 	.word	0x200003c0

080018b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	bc80      	pop	{r7}
 80018c2:	4770      	bx	lr

080018c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c4:	f7ff fff8 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c8:	480b      	ldr	r0, [pc, #44]	@ (80018f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ca:	490c      	ldr	r1, [pc, #48]	@ (80018fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001900 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d0:	e002      	b.n	80018d8 <LoopCopyDataInit>

080018d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d6:	3304      	adds	r3, #4

080018d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018dc:	d3f9      	bcc.n	80018d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018de:	4a09      	ldr	r2, [pc, #36]	@ (8001904 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018e0:	4c09      	ldr	r4, [pc, #36]	@ (8001908 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e4:	e001      	b.n	80018ea <LoopFillZerobss>

080018e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e8:	3204      	adds	r2, #4

080018ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ec:	d3fb      	bcc.n	80018e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ee:	f003 f8ef 	bl	8004ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018f2:	f7ff fc61 	bl	80011b8 <main>
  bx lr
 80018f6:	4770      	bx	lr
  ldr r0, =_sdata
 80018f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018fc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001900:	0800865c 	.word	0x0800865c
  ldr r2, =_sbss
 8001904:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001908:	200003bc 	.word	0x200003bc

0800190c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800190c:	e7fe      	b.n	800190c <ADC1_2_IRQHandler>
	...

08001910 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001914:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <HAL_Init+0x28>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a07      	ldr	r2, [pc, #28]	@ (8001938 <HAL_Init+0x28>)
 800191a:	f043 0310 	orr.w	r3, r3, #16
 800191e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001920:	2003      	movs	r0, #3
 8001922:	f000 fe4d 	bl	80025c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001926:	2000      	movs	r0, #0
 8001928:	f000 f808 	bl	800193c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800192c:	f7ff fe22 	bl	8001574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40022000 	.word	0x40022000

0800193c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001944:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_InitTick+0x54>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_InitTick+0x58>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001952:	fbb3 f3f1 	udiv	r3, r3, r1
 8001956:	fbb2 f3f3 	udiv	r3, r2, r3
 800195a:	4618      	mov	r0, r3
 800195c:	f000 fe65 	bl	800262a <HAL_SYSTICK_Config>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e00e      	b.n	8001988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b0f      	cmp	r3, #15
 800196e:	d80a      	bhi.n	8001986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001970:	2200      	movs	r2, #0
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	f04f 30ff 	mov.w	r0, #4294967295
 8001978:	f000 fe2d 	bl	80025d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800197c:	4a06      	ldr	r2, [pc, #24]	@ (8001998 <HAL_InitTick+0x5c>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001982:	2300      	movs	r3, #0
 8001984:	e000      	b.n	8001988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
}
 8001988:	4618      	mov	r0, r3
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000000 	.word	0x20000000
 8001994:	20000008 	.word	0x20000008
 8001998:	20000004 	.word	0x20000004

0800199c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a0:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <HAL_IncTick+0x1c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <HAL_IncTick+0x20>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4413      	add	r3, r2
 80019ac:	4a03      	ldr	r2, [pc, #12]	@ (80019bc <HAL_IncTick+0x20>)
 80019ae:	6013      	str	r3, [r2, #0]
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	20000008 	.word	0x20000008
 80019bc:	2000026c 	.word	0x2000026c

080019c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  return uwTick;
 80019c4:	4b02      	ldr	r3, [pc, #8]	@ (80019d0 <HAL_GetTick+0x10>)
 80019c6:	681b      	ldr	r3, [r3, #0]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr
 80019d0:	2000026c 	.word	0x2000026c

080019d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019dc:	f7ff fff0 	bl	80019c0 <HAL_GetTick>
 80019e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ec:	d005      	beq.n	80019fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001a18 <HAL_Delay+0x44>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	461a      	mov	r2, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4413      	add	r3, r2
 80019f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019fa:	bf00      	nop
 80019fc:	f7ff ffe0 	bl	80019c0 <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d8f7      	bhi.n	80019fc <HAL_Delay+0x28>
  {
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000008 	.word	0x20000008

08001a1c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a24:	2300      	movs	r3, #0
 8001a26:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e0be      	b.n	8001bbc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d109      	bne.n	8001a60 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff fdbc 	bl	80015d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f000 fbf1 	bl	8002248 <ADC_ConversionStop_Disable>
 8001a66:	4603      	mov	r3, r0
 8001a68:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6e:	f003 0310 	and.w	r3, r3, #16
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f040 8099 	bne.w	8001baa <HAL_ADC_Init+0x18e>
 8001a78:	7dfb      	ldrb	r3, [r7, #23]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f040 8095 	bne.w	8001baa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a84:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a88:	f023 0302 	bic.w	r3, r3, #2
 8001a8c:	f043 0202 	orr.w	r2, r3, #2
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a9c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	7b1b      	ldrb	r3, [r3, #12]
 8001aa2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001aa4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ab4:	d003      	beq.n	8001abe <HAL_ADC_Init+0xa2>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d102      	bne.n	8001ac4 <HAL_ADC_Init+0xa8>
 8001abe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ac2:	e000      	b.n	8001ac6 <HAL_ADC_Init+0xaa>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	7d1b      	ldrb	r3, [r3, #20]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d119      	bne.n	8001b08 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7b1b      	ldrb	r3, [r3, #12]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d109      	bne.n	8001af0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	035a      	lsls	r2, r3, #13
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	e00b      	b.n	8001b08 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af4:	f043 0220 	orr.w	r2, r3, #32
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b00:	f043 0201 	orr.w	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	4b28      	ldr	r3, [pc, #160]	@ (8001bc4 <HAL_ADC_Init+0x1a8>)
 8001b24:	4013      	ands	r3, r2
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	68b9      	ldr	r1, [r7, #8]
 8001b2c:	430b      	orrs	r3, r1
 8001b2e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b38:	d003      	beq.n	8001b42 <HAL_ADC_Init+0x126>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d104      	bne.n	8001b4c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	051b      	lsls	r3, r3, #20
 8001b4a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b52:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	4b18      	ldr	r3, [pc, #96]	@ (8001bc8 <HAL_ADC_Init+0x1ac>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d10b      	bne.n	8001b88 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b7a:	f023 0303 	bic.w	r3, r3, #3
 8001b7e:	f043 0201 	orr.w	r2, r3, #1
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b86:	e018      	b.n	8001bba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8c:	f023 0312 	bic.w	r3, r3, #18
 8001b90:	f043 0210 	orr.w	r2, r3, #16
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9c:	f043 0201 	orr.w	r2, r3, #1
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ba8:	e007      	b.n	8001bba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bae:	f043 0210 	orr.w	r2, r3, #16
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	ffe1f7fd 	.word	0xffe1f7fd
 8001bc8:	ff1f0efe 	.word	0xff1f0efe

08001bcc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d101      	bne.n	8001be6 <HAL_ADC_Start+0x1a>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e098      	b.n	8001d18 <HAL_ADC_Start+0x14c>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 fad0 	bl	8002194 <ADC_Enable>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001bf8:	7bfb      	ldrb	r3, [r7, #15]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f040 8087 	bne.w	8001d0e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c08:	f023 0301 	bic.w	r3, r3, #1
 8001c0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a41      	ldr	r2, [pc, #260]	@ (8001d20 <HAL_ADC_Start+0x154>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d105      	bne.n	8001c2a <HAL_ADC_Start+0x5e>
 8001c1e:	4b41      	ldr	r3, [pc, #260]	@ (8001d24 <HAL_ADC_Start+0x158>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d115      	bne.n	8001c56 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d026      	beq.n	8001c92 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c4c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c54:	e01d      	b.n	8001c92 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a2f      	ldr	r2, [pc, #188]	@ (8001d24 <HAL_ADC_Start+0x158>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d004      	beq.n	8001c76 <HAL_ADC_Start+0xaa>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a2b      	ldr	r2, [pc, #172]	@ (8001d20 <HAL_ADC_Start+0x154>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d10d      	bne.n	8001c92 <HAL_ADC_Start+0xc6>
 8001c76:	4b2b      	ldr	r3, [pc, #172]	@ (8001d24 <HAL_ADC_Start+0x158>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c8a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d006      	beq.n	8001cac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca2:	f023 0206 	bic.w	r2, r3, #6
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001caa:	e002      	b.n	8001cb2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f06f 0202 	mvn.w	r2, #2
 8001cc2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001cce:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001cd2:	d113      	bne.n	8001cfc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001cd8:	4a11      	ldr	r2, [pc, #68]	@ (8001d20 <HAL_ADC_Start+0x154>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d105      	bne.n	8001cea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001cde:	4b11      	ldr	r3, [pc, #68]	@ (8001d24 <HAL_ADC_Start+0x158>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d108      	bne.n	8001cfc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	e00c      	b.n	8001d16 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	e003      	b.n	8001d16 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40012800 	.word	0x40012800
 8001d24:	40012400 	.word	0x40012400

08001d28 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d101      	bne.n	8001d42 <HAL_ADC_Stop+0x1a>
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e01a      	b.n	8001d78 <HAL_ADC_Stop+0x50>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 fa7c 	bl	8002248 <ADC_ConversionStop_Disable>
 8001d50:	4603      	mov	r3, r0
 8001d52:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d109      	bne.n	8001d6e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d62:	f023 0301 	bic.w	r3, r3, #1
 8001d66:	f043 0201 	orr.w	r2, r3, #1
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3710      	adds	r7, #16
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001d92:	2300      	movs	r3, #0
 8001d94:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001d96:	f7ff fe13 	bl	80019c0 <HAL_GetTick>
 8001d9a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00b      	beq.n	8001dc2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dae:	f043 0220 	orr.w	r2, r3, #32
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e0d3      	b.n	8001f6a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d131      	bne.n	8001e34 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d12a      	bne.n	8001e34 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001dde:	e021      	b.n	8001e24 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de6:	d01d      	beq.n	8001e24 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_ADC_PollForConversion+0x7e>
 8001dee:	f7ff fde7 	bl	80019c0 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d212      	bcs.n	8001e24 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d10b      	bne.n	8001e24 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e10:	f043 0204 	orr.w	r2, r3, #4
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e0a2      	b.n	8001f6a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0d6      	beq.n	8001de0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001e32:	e070      	b.n	8001f16 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001e34:	4b4f      	ldr	r3, [pc, #316]	@ (8001f74 <HAL_ADC_PollForConversion+0x1f4>)
 8001e36:	681c      	ldr	r4, [r3, #0]
 8001e38:	2002      	movs	r0, #2
 8001e3a:	f001 fa87 	bl	800334c <HAL_RCCEx_GetPeriphCLKFreq>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6919      	ldr	r1, [r3, #16]
 8001e4a:	4b4b      	ldr	r3, [pc, #300]	@ (8001f78 <HAL_ADC_PollForConversion+0x1f8>)
 8001e4c:	400b      	ands	r3, r1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d118      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x104>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68d9      	ldr	r1, [r3, #12]
 8001e58:	4b48      	ldr	r3, [pc, #288]	@ (8001f7c <HAL_ADC_PollForConversion+0x1fc>)
 8001e5a:	400b      	ands	r3, r1
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d111      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x104>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6919      	ldr	r1, [r3, #16]
 8001e66:	4b46      	ldr	r3, [pc, #280]	@ (8001f80 <HAL_ADC_PollForConversion+0x200>)
 8001e68:	400b      	ands	r3, r1
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d108      	bne.n	8001e80 <HAL_ADC_PollForConversion+0x100>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68d9      	ldr	r1, [r3, #12]
 8001e74:	4b43      	ldr	r3, [pc, #268]	@ (8001f84 <HAL_ADC_PollForConversion+0x204>)
 8001e76:	400b      	ands	r3, r1
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d101      	bne.n	8001e80 <HAL_ADC_PollForConversion+0x100>
 8001e7c:	2314      	movs	r3, #20
 8001e7e:	e020      	b.n	8001ec2 <HAL_ADC_PollForConversion+0x142>
 8001e80:	2329      	movs	r3, #41	@ 0x29
 8001e82:	e01e      	b.n	8001ec2 <HAL_ADC_PollForConversion+0x142>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6919      	ldr	r1, [r3, #16]
 8001e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f80 <HAL_ADC_PollForConversion+0x200>)
 8001e8c:	400b      	ands	r3, r1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d106      	bne.n	8001ea0 <HAL_ADC_PollForConversion+0x120>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68d9      	ldr	r1, [r3, #12]
 8001e98:	4b3a      	ldr	r3, [pc, #232]	@ (8001f84 <HAL_ADC_PollForConversion+0x204>)
 8001e9a:	400b      	ands	r3, r1
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d00d      	beq.n	8001ebc <HAL_ADC_PollForConversion+0x13c>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6919      	ldr	r1, [r3, #16]
 8001ea6:	4b38      	ldr	r3, [pc, #224]	@ (8001f88 <HAL_ADC_PollForConversion+0x208>)
 8001ea8:	400b      	ands	r3, r1
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d108      	bne.n	8001ec0 <HAL_ADC_PollForConversion+0x140>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68d9      	ldr	r1, [r3, #12]
 8001eb4:	4b34      	ldr	r3, [pc, #208]	@ (8001f88 <HAL_ADC_PollForConversion+0x208>)
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_ADC_PollForConversion+0x140>
 8001ebc:	2354      	movs	r3, #84	@ 0x54
 8001ebe:	e000      	b.n	8001ec2 <HAL_ADC_PollForConversion+0x142>
 8001ec0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ec8:	e021      	b.n	8001f0e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed0:	d01a      	beq.n	8001f08 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d007      	beq.n	8001ee8 <HAL_ADC_PollForConversion+0x168>
 8001ed8:	f7ff fd72 	bl	80019c0 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d20f      	bcs.n	8001f08 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d90b      	bls.n	8001f08 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef4:	f043 0204 	orr.w	r2, r3, #4
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e030      	b.n	8001f6a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d8d9      	bhi.n	8001eca <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f06f 0212 	mvn.w	r2, #18
 8001f1e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f36:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f3a:	d115      	bne.n	8001f68 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d111      	bne.n	8001f68 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d105      	bne.n	8001f68 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f60:	f043 0201 	orr.w	r2, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	371c      	adds	r7, #28
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd90      	pop	{r4, r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20000000 	.word	0x20000000
 8001f78:	24924924 	.word	0x24924924
 8001f7c:	00924924 	.word	0x00924924
 8001f80:	12492492 	.word	0x12492492
 8001f84:	00492492 	.word	0x00492492
 8001f88:	00249249 	.word	0x00249249

08001f8c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d101      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x20>
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	e0dc      	b.n	800217e <HAL_ADC_ConfigChannel+0x1da>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	2b06      	cmp	r3, #6
 8001fd2:	d81c      	bhi.n	800200e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685a      	ldr	r2, [r3, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	3b05      	subs	r3, #5
 8001fe6:	221f      	movs	r2, #31
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	4019      	ands	r1, r3
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	6818      	ldr	r0, [r3, #0]
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b05      	subs	r3, #5
 8002000:	fa00 f203 	lsl.w	r2, r0, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	635a      	str	r2, [r3, #52]	@ 0x34
 800200c:	e03c      	b.n	8002088 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b0c      	cmp	r3, #12
 8002014:	d81c      	bhi.n	8002050 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	3b23      	subs	r3, #35	@ 0x23
 8002028:	221f      	movs	r2, #31
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	43db      	mvns	r3, r3
 8002030:	4019      	ands	r1, r3
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	6818      	ldr	r0, [r3, #0]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	4613      	mov	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	3b23      	subs	r3, #35	@ 0x23
 8002042:	fa00 f203 	lsl.w	r2, r0, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	631a      	str	r2, [r3, #48]	@ 0x30
 800204e:	e01b      	b.n	8002088 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	3b41      	subs	r3, #65	@ 0x41
 8002062:	221f      	movs	r2, #31
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	4019      	ands	r1, r3
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	6818      	ldr	r0, [r3, #0]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	3b41      	subs	r3, #65	@ 0x41
 800207c:	fa00 f203 	lsl.w	r2, r0, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b09      	cmp	r3, #9
 800208e:	d91c      	bls.n	80020ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68d9      	ldr	r1, [r3, #12]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4613      	mov	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	4413      	add	r3, r2
 80020a0:	3b1e      	subs	r3, #30
 80020a2:	2207      	movs	r2, #7
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	4019      	ands	r1, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	6898      	ldr	r0, [r3, #8]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	3b1e      	subs	r3, #30
 80020bc:	fa00 f203 	lsl.w	r2, r0, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	60da      	str	r2, [r3, #12]
 80020c8:	e019      	b.n	80020fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6919      	ldr	r1, [r3, #16]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4613      	mov	r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4413      	add	r3, r2
 80020da:	2207      	movs	r2, #7
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	4019      	ands	r1, r3
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	6898      	ldr	r0, [r3, #8]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4613      	mov	r3, r2
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	fa00 f203 	lsl.w	r2, r0, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b10      	cmp	r3, #16
 8002104:	d003      	beq.n	800210e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800210a:	2b11      	cmp	r3, #17
 800210c:	d132      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_ADC_ConfigChannel+0x1e4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d125      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d126      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002134:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b10      	cmp	r3, #16
 800213c:	d11a      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800213e:	4b13      	ldr	r3, [pc, #76]	@ (800218c <HAL_ADC_ConfigChannel+0x1e8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a13      	ldr	r2, [pc, #76]	@ (8002190 <HAL_ADC_ConfigChannel+0x1ec>)
 8002144:	fba2 2303 	umull	r2, r3, r2, r3
 8002148:	0c9a      	lsrs	r2, r3, #18
 800214a:	4613      	mov	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002154:	e002      	b.n	800215c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	3b01      	subs	r3, #1
 800215a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f9      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x1b2>
 8002162:	e007      	b.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002168:	f043 0220 	orr.w	r2, r3, #32
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800217c:	7bfb      	ldrb	r3, [r7, #15]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr
 8002188:	40012400 	.word	0x40012400
 800218c:	20000000 	.word	0x20000000
 8002190:	431bde83 	.word	0x431bde83

08002194 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d040      	beq.n	8002234 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f042 0201 	orr.w	r2, r2, #1
 80021c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002240 <ADC_Enable+0xac>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002244 <ADC_Enable+0xb0>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	0c9b      	lsrs	r3, r3, #18
 80021ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021d0:	e002      	b.n	80021d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	3b01      	subs	r3, #1
 80021d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f9      	bne.n	80021d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021de:	f7ff fbef 	bl	80019c0 <HAL_GetTick>
 80021e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021e4:	e01f      	b.n	8002226 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021e6:	f7ff fbeb 	bl	80019c0 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d918      	bls.n	8002226 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d011      	beq.n	8002226 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002206:	f043 0210 	orr.w	r2, r3, #16
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e007      	b.n	8002236 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b01      	cmp	r3, #1
 8002232:	d1d8      	bne.n	80021e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000000 	.word	0x20000000
 8002244:	431bde83 	.word	0x431bde83

08002248 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b01      	cmp	r3, #1
 8002260:	d12e      	bne.n	80022c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0201 	bic.w	r2, r2, #1
 8002270:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002272:	f7ff fba5 	bl	80019c0 <HAL_GetTick>
 8002276:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002278:	e01b      	b.n	80022b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800227a:	f7ff fba1 	bl	80019c0 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d914      	bls.n	80022b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b01      	cmp	r3, #1
 8002294:	d10d      	bne.n	80022b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229a:	f043 0210 	orr.w	r2, r3, #16
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a6:	f043 0201 	orr.w	r2, r3, #1
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e007      	b.n	80022c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d0dc      	beq.n	800227a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
	...

080022cc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80022cc:	b590      	push	{r4, r7, lr}
 80022ce:	b087      	sub	sp, #28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022d4:	2300      	movs	r3, #0
 80022d6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d101      	bne.n	80022ea <HAL_ADCEx_Calibration_Start+0x1e>
 80022e6:	2302      	movs	r3, #2
 80022e8:	e097      	b.n	800241a <HAL_ADCEx_Calibration_Start+0x14e>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff ffa8 	bl	8002248 <ADC_ConversionStop_Disable>
 80022f8:	4603      	mov	r3, r0
 80022fa:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff ff49 	bl	8002194 <ADC_Enable>
 8002302:	4603      	mov	r3, r0
 8002304:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002306:	7dfb      	ldrb	r3, [r7, #23]
 8002308:	2b00      	cmp	r3, #0
 800230a:	f040 8081 	bne.w	8002410 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002312:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002316:	f023 0302 	bic.w	r3, r3, #2
 800231a:	f043 0202 	orr.w	r2, r3, #2
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002322:	4b40      	ldr	r3, [pc, #256]	@ (8002424 <HAL_ADCEx_Calibration_Start+0x158>)
 8002324:	681c      	ldr	r4, [r3, #0]
 8002326:	2002      	movs	r0, #2
 8002328:	f001 f810 	bl	800334c <HAL_RCCEx_GetPeriphCLKFreq>
 800232c:	4603      	mov	r3, r0
 800232e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002332:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002334:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002336:	e002      	b.n	800233e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	3b01      	subs	r3, #1
 800233c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1f9      	bne.n	8002338 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0208 	orr.w	r2, r2, #8
 8002352:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002354:	f7ff fb34 	bl	80019c0 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800235a:	e01b      	b.n	8002394 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800235c:	f7ff fb30 	bl	80019c0 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b0a      	cmp	r3, #10
 8002368:	d914      	bls.n	8002394 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 0308 	and.w	r3, r3, #8
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00d      	beq.n	8002394 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237c:	f023 0312 	bic.w	r3, r3, #18
 8002380:	f043 0210 	orr.w	r2, r3, #16
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e042      	b.n	800241a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 0308 	and.w	r3, r3, #8
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1dc      	bne.n	800235c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f042 0204 	orr.w	r2, r2, #4
 80023b0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80023b2:	f7ff fb05 	bl	80019c0 <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023b8:	e01b      	b.n	80023f2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80023ba:	f7ff fb01 	bl	80019c0 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b0a      	cmp	r3, #10
 80023c6:	d914      	bls.n	80023f2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00d      	beq.n	80023f2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023da:	f023 0312 	bic.w	r3, r3, #18
 80023de:	f043 0210 	orr.w	r2, r3, #16
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e013      	b.n	800241a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1dc      	bne.n	80023ba <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	f023 0303 	bic.w	r3, r3, #3
 8002408:	f043 0201 	orr.w	r2, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002418:	7dfb      	ldrb	r3, [r7, #23]
}
 800241a:	4618      	mov	r0, r3
 800241c:	371c      	adds	r7, #28
 800241e:	46bd      	mov	sp, r7
 8002420:	bd90      	pop	{r4, r7, pc}
 8002422:	bf00      	nop
 8002424:	20000000 	.word	0x20000000

08002428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002444:	4013      	ands	r3, r2
 8002446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002450:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800245a:	4a04      	ldr	r2, [pc, #16]	@ (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	60d3      	str	r3, [r2, #12]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002474:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <__NVIC_GetPriorityGrouping+0x18>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	0a1b      	lsrs	r3, r3, #8
 800247a:	f003 0307 	and.w	r3, r3, #7
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	db0b      	blt.n	80024b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	4906      	ldr	r1, [pc, #24]	@ (80024c0 <__NVIC_EnableIRQ+0x34>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	2001      	movs	r0, #1
 80024ae:	fa00 f202 	lsl.w	r2, r0, r2
 80024b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100

080024c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	6039      	str	r1, [r7, #0]
 80024ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	db0a      	blt.n	80024ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	b2da      	uxtb	r2, r3
 80024dc:	490c      	ldr	r1, [pc, #48]	@ (8002510 <__NVIC_SetPriority+0x4c>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	0112      	lsls	r2, r2, #4
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	440b      	add	r3, r1
 80024e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024ec:	e00a      	b.n	8002504 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	4908      	ldr	r1, [pc, #32]	@ (8002514 <__NVIC_SetPriority+0x50>)
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	3b04      	subs	r3, #4
 80024fc:	0112      	lsls	r2, r2, #4
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	440b      	add	r3, r1
 8002502:	761a      	strb	r2, [r3, #24]
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000e100 	.word	0xe000e100
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002518:	b480      	push	{r7}
 800251a:	b089      	sub	sp, #36	@ 0x24
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	f1c3 0307 	rsb	r3, r3, #7
 8002532:	2b04      	cmp	r3, #4
 8002534:	bf28      	it	cs
 8002536:	2304      	movcs	r3, #4
 8002538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	3304      	adds	r3, #4
 800253e:	2b06      	cmp	r3, #6
 8002540:	d902      	bls.n	8002548 <NVIC_EncodePriority+0x30>
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3b03      	subs	r3, #3
 8002546:	e000      	b.n	800254a <NVIC_EncodePriority+0x32>
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800254c:	f04f 32ff 	mov.w	r2, #4294967295
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43da      	mvns	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	401a      	ands	r2, r3
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002560:	f04f 31ff 	mov.w	r1, #4294967295
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	fa01 f303 	lsl.w	r3, r1, r3
 800256a:	43d9      	mvns	r1, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002570:	4313      	orrs	r3, r2
         );
}
 8002572:	4618      	mov	r0, r3
 8002574:	3724      	adds	r7, #36	@ 0x24
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800258c:	d301      	bcc.n	8002592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800258e:	2301      	movs	r3, #1
 8002590:	e00f      	b.n	80025b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002592:	4a0a      	ldr	r2, [pc, #40]	@ (80025bc <SysTick_Config+0x40>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3b01      	subs	r3, #1
 8002598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800259a:	210f      	movs	r1, #15
 800259c:	f04f 30ff 	mov.w	r0, #4294967295
 80025a0:	f7ff ff90 	bl	80024c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025a4:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <SysTick_Config+0x40>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025aa:	4b04      	ldr	r3, [pc, #16]	@ (80025bc <SysTick_Config+0x40>)
 80025ac:	2207      	movs	r2, #7
 80025ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	e000e010 	.word	0xe000e010

080025c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f7ff ff2d 	bl	8002428 <__NVIC_SetPriorityGrouping>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025e8:	f7ff ff42 	bl	8002470 <__NVIC_GetPriorityGrouping>
 80025ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	68b9      	ldr	r1, [r7, #8]
 80025f2:	6978      	ldr	r0, [r7, #20]
 80025f4:	f7ff ff90 	bl	8002518 <NVIC_EncodePriority>
 80025f8:	4602      	mov	r2, r0
 80025fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff ff5f 	bl	80024c4 <__NVIC_SetPriority>
}
 8002606:	bf00      	nop
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b082      	sub	sp, #8
 8002612:	af00      	add	r7, sp, #0
 8002614:	4603      	mov	r3, r0
 8002616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff35 	bl	800248c <__NVIC_EnableIRQ>
}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ffa2 	bl	800257c <SysTick_Config>
 8002638:	4603      	mov	r3, r0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002644:	b480      	push	{r7}
 8002646:	b08b      	sub	sp, #44	@ 0x2c
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800264e:	2300      	movs	r3, #0
 8002650:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002652:	2300      	movs	r3, #0
 8002654:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002656:	e169      	b.n	800292c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002658:	2201      	movs	r2, #1
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	69fa      	ldr	r2, [r7, #28]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	429a      	cmp	r2, r3
 8002672:	f040 8158 	bne.w	8002926 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	4a9a      	ldr	r2, [pc, #616]	@ (80028e4 <HAL_GPIO_Init+0x2a0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d05e      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 8002680:	4a98      	ldr	r2, [pc, #608]	@ (80028e4 <HAL_GPIO_Init+0x2a0>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d875      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 8002686:	4a98      	ldr	r2, [pc, #608]	@ (80028e8 <HAL_GPIO_Init+0x2a4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d058      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 800268c:	4a96      	ldr	r2, [pc, #600]	@ (80028e8 <HAL_GPIO_Init+0x2a4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d86f      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 8002692:	4a96      	ldr	r2, [pc, #600]	@ (80028ec <HAL_GPIO_Init+0x2a8>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d052      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 8002698:	4a94      	ldr	r2, [pc, #592]	@ (80028ec <HAL_GPIO_Init+0x2a8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d869      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 800269e:	4a94      	ldr	r2, [pc, #592]	@ (80028f0 <HAL_GPIO_Init+0x2ac>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d04c      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 80026a4:	4a92      	ldr	r2, [pc, #584]	@ (80028f0 <HAL_GPIO_Init+0x2ac>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d863      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 80026aa:	4a92      	ldr	r2, [pc, #584]	@ (80028f4 <HAL_GPIO_Init+0x2b0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d046      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 80026b0:	4a90      	ldr	r2, [pc, #576]	@ (80028f4 <HAL_GPIO_Init+0x2b0>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d85d      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 80026b6:	2b12      	cmp	r3, #18
 80026b8:	d82a      	bhi.n	8002710 <HAL_GPIO_Init+0xcc>
 80026ba:	2b12      	cmp	r3, #18
 80026bc:	d859      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 80026be:	a201      	add	r2, pc, #4	@ (adr r2, 80026c4 <HAL_GPIO_Init+0x80>)
 80026c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c4:	0800273f 	.word	0x0800273f
 80026c8:	08002719 	.word	0x08002719
 80026cc:	0800272b 	.word	0x0800272b
 80026d0:	0800276d 	.word	0x0800276d
 80026d4:	08002773 	.word	0x08002773
 80026d8:	08002773 	.word	0x08002773
 80026dc:	08002773 	.word	0x08002773
 80026e0:	08002773 	.word	0x08002773
 80026e4:	08002773 	.word	0x08002773
 80026e8:	08002773 	.word	0x08002773
 80026ec:	08002773 	.word	0x08002773
 80026f0:	08002773 	.word	0x08002773
 80026f4:	08002773 	.word	0x08002773
 80026f8:	08002773 	.word	0x08002773
 80026fc:	08002773 	.word	0x08002773
 8002700:	08002773 	.word	0x08002773
 8002704:	08002773 	.word	0x08002773
 8002708:	08002721 	.word	0x08002721
 800270c:	08002735 	.word	0x08002735
 8002710:	4a79      	ldr	r2, [pc, #484]	@ (80028f8 <HAL_GPIO_Init+0x2b4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d013      	beq.n	800273e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002716:	e02c      	b.n	8002772 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	623b      	str	r3, [r7, #32]
          break;
 800271e:	e029      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	3304      	adds	r3, #4
 8002726:	623b      	str	r3, [r7, #32]
          break;
 8002728:	e024      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	3308      	adds	r3, #8
 8002730:	623b      	str	r3, [r7, #32]
          break;
 8002732:	e01f      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	330c      	adds	r3, #12
 800273a:	623b      	str	r3, [r7, #32]
          break;
 800273c:	e01a      	b.n	8002774 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d102      	bne.n	800274c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002746:	2304      	movs	r3, #4
 8002748:	623b      	str	r3, [r7, #32]
          break;
 800274a:	e013      	b.n	8002774 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d105      	bne.n	8002760 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002754:	2308      	movs	r3, #8
 8002756:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	611a      	str	r2, [r3, #16]
          break;
 800275e:	e009      	b.n	8002774 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002760:	2308      	movs	r3, #8
 8002762:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69fa      	ldr	r2, [r7, #28]
 8002768:	615a      	str	r2, [r3, #20]
          break;
 800276a:	e003      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800276c:	2300      	movs	r3, #0
 800276e:	623b      	str	r3, [r7, #32]
          break;
 8002770:	e000      	b.n	8002774 <HAL_GPIO_Init+0x130>
          break;
 8002772:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2bff      	cmp	r3, #255	@ 0xff
 8002778:	d801      	bhi.n	800277e <HAL_GPIO_Init+0x13a>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	e001      	b.n	8002782 <HAL_GPIO_Init+0x13e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3304      	adds	r3, #4
 8002782:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2bff      	cmp	r3, #255	@ 0xff
 8002788:	d802      	bhi.n	8002790 <HAL_GPIO_Init+0x14c>
 800278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	e002      	b.n	8002796 <HAL_GPIO_Init+0x152>
 8002790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002792:	3b08      	subs	r3, #8
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	210f      	movs	r1, #15
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	fa01 f303 	lsl.w	r3, r1, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	401a      	ands	r2, r3
 80027a8:	6a39      	ldr	r1, [r7, #32]
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	fa01 f303 	lsl.w	r3, r1, r3
 80027b0:	431a      	orrs	r2, r3
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 80b1 	beq.w	8002926 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027c4:	4b4d      	ldr	r3, [pc, #308]	@ (80028fc <HAL_GPIO_Init+0x2b8>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	4a4c      	ldr	r2, [pc, #304]	@ (80028fc <HAL_GPIO_Init+0x2b8>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6193      	str	r3, [r2, #24]
 80027d0:	4b4a      	ldr	r3, [pc, #296]	@ (80028fc <HAL_GPIO_Init+0x2b8>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027dc:	4a48      	ldr	r2, [pc, #288]	@ (8002900 <HAL_GPIO_Init+0x2bc>)
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	089b      	lsrs	r3, r3, #2
 80027e2:	3302      	adds	r3, #2
 80027e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	220f      	movs	r2, #15
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a40      	ldr	r2, [pc, #256]	@ (8002904 <HAL_GPIO_Init+0x2c0>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d013      	beq.n	8002830 <HAL_GPIO_Init+0x1ec>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a3f      	ldr	r2, [pc, #252]	@ (8002908 <HAL_GPIO_Init+0x2c4>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00d      	beq.n	800282c <HAL_GPIO_Init+0x1e8>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a3e      	ldr	r2, [pc, #248]	@ (800290c <HAL_GPIO_Init+0x2c8>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d007      	beq.n	8002828 <HAL_GPIO_Init+0x1e4>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a3d      	ldr	r2, [pc, #244]	@ (8002910 <HAL_GPIO_Init+0x2cc>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d101      	bne.n	8002824 <HAL_GPIO_Init+0x1e0>
 8002820:	2303      	movs	r3, #3
 8002822:	e006      	b.n	8002832 <HAL_GPIO_Init+0x1ee>
 8002824:	2304      	movs	r3, #4
 8002826:	e004      	b.n	8002832 <HAL_GPIO_Init+0x1ee>
 8002828:	2302      	movs	r3, #2
 800282a:	e002      	b.n	8002832 <HAL_GPIO_Init+0x1ee>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <HAL_GPIO_Init+0x1ee>
 8002830:	2300      	movs	r3, #0
 8002832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002834:	f002 0203 	and.w	r2, r2, #3
 8002838:	0092      	lsls	r2, r2, #2
 800283a:	4093      	lsls	r3, r2
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	4313      	orrs	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002842:	492f      	ldr	r1, [pc, #188]	@ (8002900 <HAL_GPIO_Init+0x2bc>)
 8002844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002846:	089b      	lsrs	r3, r3, #2
 8002848:	3302      	adds	r3, #2
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d006      	beq.n	800286a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800285c:	4b2d      	ldr	r3, [pc, #180]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	492c      	ldr	r1, [pc, #176]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800286a:	4b2a      	ldr	r3, [pc, #168]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	43db      	mvns	r3, r3
 8002872:	4928      	ldr	r1, [pc, #160]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 8002874:	4013      	ands	r3, r2
 8002876:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d006      	beq.n	8002892 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002884:	4b23      	ldr	r3, [pc, #140]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	4922      	ldr	r1, [pc, #136]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	4313      	orrs	r3, r2
 800288e:	60cb      	str	r3, [r1, #12]
 8002890:	e006      	b.n	80028a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002892:	4b20      	ldr	r3, [pc, #128]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	43db      	mvns	r3, r3
 800289a:	491e      	ldr	r1, [pc, #120]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 800289c:	4013      	ands	r3, r2
 800289e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d006      	beq.n	80028ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028ac:	4b19      	ldr	r3, [pc, #100]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	4918      	ldr	r1, [pc, #96]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	604b      	str	r3, [r1, #4]
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028ba:	4b16      	ldr	r3, [pc, #88]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	4914      	ldr	r1, [pc, #80]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d021      	beq.n	8002918 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	490e      	ldr	r1, [pc, #56]	@ (8002914 <HAL_GPIO_Init+0x2d0>)
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]
 80028e0:	e021      	b.n	8002926 <HAL_GPIO_Init+0x2e2>
 80028e2:	bf00      	nop
 80028e4:	10320000 	.word	0x10320000
 80028e8:	10310000 	.word	0x10310000
 80028ec:	10220000 	.word	0x10220000
 80028f0:	10210000 	.word	0x10210000
 80028f4:	10120000 	.word	0x10120000
 80028f8:	10110000 	.word	0x10110000
 80028fc:	40021000 	.word	0x40021000
 8002900:	40010000 	.word	0x40010000
 8002904:	40010800 	.word	0x40010800
 8002908:	40010c00 	.word	0x40010c00
 800290c:	40011000 	.word	0x40011000
 8002910:	40011400 	.word	0x40011400
 8002914:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002918:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <HAL_GPIO_Init+0x304>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	43db      	mvns	r3, r3
 8002920:	4909      	ldr	r1, [pc, #36]	@ (8002948 <HAL_GPIO_Init+0x304>)
 8002922:	4013      	ands	r3, r2
 8002924:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002928:	3301      	adds	r3, #1
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002932:	fa22 f303 	lsr.w	r3, r2, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	f47f ae8e 	bne.w	8002658 <HAL_GPIO_Init+0x14>
  }
}
 800293c:	bf00      	nop
 800293e:	bf00      	nop
 8002940:	372c      	adds	r7, #44	@ 0x2c
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr
 8002948:	40010400 	.word	0x40010400

0800294c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	460b      	mov	r3, r1
 8002956:	807b      	strh	r3, [r7, #2]
 8002958:	4613      	mov	r3, r2
 800295a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800295c:	787b      	ldrb	r3, [r7, #1]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002962:	887a      	ldrh	r2, [r7, #2]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002968:	e003      	b.n	8002972 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800296a:	887b      	ldrh	r3, [r7, #2]
 800296c:	041a      	lsls	r2, r3, #16
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	611a      	str	r2, [r3, #16]
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002986:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002988:	695a      	ldr	r2, [r3, #20]
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	4013      	ands	r3, r2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d006      	beq.n	80029a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002992:	4a05      	ldr	r2, [pc, #20]	@ (80029a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002994:	88fb      	ldrh	r3, [r7, #6]
 8002996:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002998:	88fb      	ldrh	r3, [r7, #6]
 800299a:	4618      	mov	r0, r3
 800299c:	f000 f806 	bl	80029ac <HAL_GPIO_EXTI_Callback>
  }
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40010400 	.word	0x40010400

080029ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e272      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 8087 	beq.w	8002aee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029e0:	4b92      	ldr	r3, [pc, #584]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 030c 	and.w	r3, r3, #12
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d00c      	beq.n	8002a06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029ec:	4b8f      	ldr	r3, [pc, #572]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 030c 	and.w	r3, r3, #12
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d112      	bne.n	8002a1e <HAL_RCC_OscConfig+0x5e>
 80029f8:	4b8c      	ldr	r3, [pc, #560]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a04:	d10b      	bne.n	8002a1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a06:	4b89      	ldr	r3, [pc, #548]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d06c      	beq.n	8002aec <HAL_RCC_OscConfig+0x12c>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d168      	bne.n	8002aec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e24c      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a26:	d106      	bne.n	8002a36 <HAL_RCC_OscConfig+0x76>
 8002a28:	4b80      	ldr	r3, [pc, #512]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a7f      	ldr	r2, [pc, #508]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a32:	6013      	str	r3, [r2, #0]
 8002a34:	e02e      	b.n	8002a94 <HAL_RCC_OscConfig+0xd4>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCC_OscConfig+0x98>
 8002a3e:	4b7b      	ldr	r3, [pc, #492]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a7a      	ldr	r2, [pc, #488]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	4b78      	ldr	r3, [pc, #480]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a77      	ldr	r2, [pc, #476]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e01d      	b.n	8002a94 <HAL_RCC_OscConfig+0xd4>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a60:	d10c      	bne.n	8002a7c <HAL_RCC_OscConfig+0xbc>
 8002a62:	4b72      	ldr	r3, [pc, #456]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a71      	ldr	r2, [pc, #452]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	4b6f      	ldr	r3, [pc, #444]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a6e      	ldr	r2, [pc, #440]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	e00b      	b.n	8002a94 <HAL_RCC_OscConfig+0xd4>
 8002a7c:	4b6b      	ldr	r3, [pc, #428]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a6a      	ldr	r2, [pc, #424]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	4b68      	ldr	r3, [pc, #416]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a67      	ldr	r2, [pc, #412]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d013      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7fe ff90 	bl	80019c0 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa4:	f7fe ff8c 	bl	80019c0 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	@ 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e200      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	4b5d      	ldr	r3, [pc, #372]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCC_OscConfig+0xe4>
 8002ac2:	e014      	b.n	8002aee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7fe ff7c 	bl	80019c0 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002acc:	f7fe ff78 	bl	80019c0 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	@ 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e1ec      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ade:	4b53      	ldr	r3, [pc, #332]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x10c>
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d063      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002afa:	4b4c      	ldr	r3, [pc, #304]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00b      	beq.n	8002b1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b06:	4b49      	ldr	r3, [pc, #292]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b08      	cmp	r3, #8
 8002b10:	d11c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x18c>
 8002b12:	4b46      	ldr	r3, [pc, #280]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d116      	bne.n	8002b4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1e:	4b43      	ldr	r3, [pc, #268]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <HAL_RCC_OscConfig+0x176>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d001      	beq.n	8002b36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e1c0      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b36:	4b3d      	ldr	r3, [pc, #244]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4939      	ldr	r1, [pc, #228]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4a:	e03a      	b.n	8002bc2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b54:	4b36      	ldr	r3, [pc, #216]	@ (8002c30 <HAL_RCC_OscConfig+0x270>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b5a:	f7fe ff31 	bl	80019c0 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b62:	f7fe ff2d 	bl	80019c0 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e1a1      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b74:	4b2d      	ldr	r3, [pc, #180]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b80:	4b2a      	ldr	r3, [pc, #168]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	695b      	ldr	r3, [r3, #20]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4927      	ldr	r1, [pc, #156]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	600b      	str	r3, [r1, #0]
 8002b94:	e015      	b.n	8002bc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b96:	4b26      	ldr	r3, [pc, #152]	@ (8002c30 <HAL_RCC_OscConfig+0x270>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7fe ff10 	bl	80019c0 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba4:	f7fe ff0c 	bl	80019c0 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e180      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d03a      	beq.n	8002c44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d019      	beq.n	8002c0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd6:	4b17      	ldr	r3, [pc, #92]	@ (8002c34 <HAL_RCC_OscConfig+0x274>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bdc:	f7fe fef0 	bl	80019c0 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be4:	f7fe feec 	bl	80019c0 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e160      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c02:	2001      	movs	r0, #1
 8002c04:	f000 face 	bl	80031a4 <RCC_Delay>
 8002c08:	e01c      	b.n	8002c44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <HAL_RCC_OscConfig+0x274>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c10:	f7fe fed6 	bl	80019c0 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c16:	e00f      	b.n	8002c38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c18:	f7fe fed2 	bl	80019c0 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d908      	bls.n	8002c38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e146      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
 8002c2a:	bf00      	nop
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	42420000 	.word	0x42420000
 8002c34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c38:	4b92      	ldr	r3, [pc, #584]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1e9      	bne.n	8002c18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f000 80a6 	beq.w	8002d9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c52:	2300      	movs	r3, #0
 8002c54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c56:	4b8b      	ldr	r3, [pc, #556]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10d      	bne.n	8002c7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	4b88      	ldr	r3, [pc, #544]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	4a87      	ldr	r2, [pc, #540]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c6c:	61d3      	str	r3, [r2, #28]
 8002c6e:	4b85      	ldr	r3, [pc, #532]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c76:	60bb      	str	r3, [r7, #8]
 8002c78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c7e:	4b82      	ldr	r3, [pc, #520]	@ (8002e88 <HAL_RCC_OscConfig+0x4c8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d118      	bne.n	8002cbc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e88 <HAL_RCC_OscConfig+0x4c8>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e88 <HAL_RCC_OscConfig+0x4c8>)
 8002c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c96:	f7fe fe93 	bl	80019c0 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c9c:	e008      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c9e:	f7fe fe8f 	bl	80019c0 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b64      	cmp	r3, #100	@ 0x64
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e103      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb0:	4b75      	ldr	r3, [pc, #468]	@ (8002e88 <HAL_RCC_OscConfig+0x4c8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f0      	beq.n	8002c9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d106      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x312>
 8002cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4a6e      	ldr	r2, [pc, #440]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6213      	str	r3, [r2, #32]
 8002cd0:	e02d      	b.n	8002d2e <HAL_RCC_OscConfig+0x36e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10c      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x334>
 8002cda:	4b6a      	ldr	r3, [pc, #424]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	4a69      	ldr	r2, [pc, #420]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002ce0:	f023 0301 	bic.w	r3, r3, #1
 8002ce4:	6213      	str	r3, [r2, #32]
 8002ce6:	4b67      	ldr	r3, [pc, #412]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	4a66      	ldr	r2, [pc, #408]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002cec:	f023 0304 	bic.w	r3, r3, #4
 8002cf0:	6213      	str	r3, [r2, #32]
 8002cf2:	e01c      	b.n	8002d2e <HAL_RCC_OscConfig+0x36e>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	2b05      	cmp	r3, #5
 8002cfa:	d10c      	bne.n	8002d16 <HAL_RCC_OscConfig+0x356>
 8002cfc:	4b61      	ldr	r3, [pc, #388]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	4a60      	ldr	r2, [pc, #384]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d02:	f043 0304 	orr.w	r3, r3, #4
 8002d06:	6213      	str	r3, [r2, #32]
 8002d08:	4b5e      	ldr	r3, [pc, #376]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	4a5d      	ldr	r2, [pc, #372]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	6213      	str	r3, [r2, #32]
 8002d14:	e00b      	b.n	8002d2e <HAL_RCC_OscConfig+0x36e>
 8002d16:	4b5b      	ldr	r3, [pc, #364]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	4a5a      	ldr	r2, [pc, #360]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d1c:	f023 0301 	bic.w	r3, r3, #1
 8002d20:	6213      	str	r3, [r2, #32]
 8002d22:	4b58      	ldr	r3, [pc, #352]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	4a57      	ldr	r2, [pc, #348]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d28:	f023 0304 	bic.w	r3, r3, #4
 8002d2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d015      	beq.n	8002d62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d36:	f7fe fe43 	bl	80019c0 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d3c:	e00a      	b.n	8002d54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3e:	f7fe fe3f 	bl	80019c0 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e0b1      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d54:	4b4b      	ldr	r3, [pc, #300]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0ee      	beq.n	8002d3e <HAL_RCC_OscConfig+0x37e>
 8002d60:	e014      	b.n	8002d8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d62:	f7fe fe2d 	bl	80019c0 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d68:	e00a      	b.n	8002d80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d6a:	f7fe fe29 	bl	80019c0 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e09b      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d80:	4b40      	ldr	r3, [pc, #256]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1ee      	bne.n	8002d6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d8c:	7dfb      	ldrb	r3, [r7, #23]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d105      	bne.n	8002d9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d92:	4b3c      	ldr	r3, [pc, #240]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	4a3b      	ldr	r2, [pc, #236]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002d98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f000 8087 	beq.w	8002eb6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002da8:	4b36      	ldr	r3, [pc, #216]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f003 030c 	and.w	r3, r3, #12
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d061      	beq.n	8002e78 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d146      	bne.n	8002e4a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbc:	4b33      	ldr	r3, [pc, #204]	@ (8002e8c <HAL_RCC_OscConfig+0x4cc>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc2:	f7fe fdfd 	bl	80019c0 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dca:	f7fe fdf9 	bl	80019c0 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e06d      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ddc:	4b29      	ldr	r3, [pc, #164]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f0      	bne.n	8002dca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002df0:	d108      	bne.n	8002e04 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002df2:	4b24      	ldr	r3, [pc, #144]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	4921      	ldr	r1, [pc, #132]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e04:	4b1f      	ldr	r3, [pc, #124]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a19      	ldr	r1, [r3, #32]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e14:	430b      	orrs	r3, r1
 8002e16:	491b      	ldr	r1, [pc, #108]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e8c <HAL_RCC_OscConfig+0x4cc>)
 8002e1e:	2201      	movs	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e22:	f7fe fdcd 	bl	80019c0 <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2a:	f7fe fdc9 	bl	80019c0 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e03d      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e3c:	4b11      	ldr	r3, [pc, #68]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0f0      	beq.n	8002e2a <HAL_RCC_OscConfig+0x46a>
 8002e48:	e035      	b.n	8002eb6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4a:	4b10      	ldr	r3, [pc, #64]	@ (8002e8c <HAL_RCC_OscConfig+0x4cc>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e50:	f7fe fdb6 	bl	80019c0 <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e58:	f7fe fdb2 	bl	80019c0 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e026      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e6a:	4b06      	ldr	r3, [pc, #24]	@ (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1f0      	bne.n	8002e58 <HAL_RCC_OscConfig+0x498>
 8002e76:	e01e      	b.n	8002eb6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d107      	bne.n	8002e90 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e019      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
 8002e84:	40021000 	.word	0x40021000
 8002e88:	40007000 	.word	0x40007000
 8002e8c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e90:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec0 <HAL_RCC_OscConfig+0x500>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d106      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d001      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40021000 	.word	0x40021000

08002ec4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e0d0      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ed8:	4b6a      	ldr	r3, [pc, #424]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d910      	bls.n	8002f08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ee6:	4b67      	ldr	r3, [pc, #412]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f023 0207 	bic.w	r2, r3, #7
 8002eee:	4965      	ldr	r1, [pc, #404]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef6:	4b63      	ldr	r3, [pc, #396]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d001      	beq.n	8002f08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0b8      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d020      	beq.n	8002f56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d005      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f20:	4b59      	ldr	r3, [pc, #356]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	4a58      	ldr	r2, [pc, #352]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0308 	and.w	r3, r3, #8
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d005      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f38:	4b53      	ldr	r3, [pc, #332]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	4a52      	ldr	r2, [pc, #328]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002f42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f44:	4b50      	ldr	r3, [pc, #320]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	494d      	ldr	r1, [pc, #308]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d040      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d107      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6a:	4b47      	ldr	r3, [pc, #284]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d115      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e07f      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d107      	bne.n	8002f92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f82:	4b41      	ldr	r3, [pc, #260]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d109      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e073      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f92:	4b3d      	ldr	r3, [pc, #244]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e06b      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fa2:	4b39      	ldr	r3, [pc, #228]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f023 0203 	bic.w	r2, r3, #3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4936      	ldr	r1, [pc, #216]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fb4:	f7fe fd04 	bl	80019c0 <HAL_GetTick>
 8002fb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fba:	e00a      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fbc:	f7fe fd00 	bl	80019c0 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e053      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 020c 	and.w	r2, r3, #12
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d1eb      	bne.n	8002fbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe4:	4b27      	ldr	r3, [pc, #156]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d210      	bcs.n	8003014 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff2:	4b24      	ldr	r3, [pc, #144]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f023 0207 	bic.w	r2, r3, #7
 8002ffa:	4922      	ldr	r1, [pc, #136]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003002:	4b20      	ldr	r3, [pc, #128]	@ (8003084 <HAL_RCC_ClockConfig+0x1c0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	429a      	cmp	r2, r3
 800300e:	d001      	beq.n	8003014 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e032      	b.n	800307a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003020:	4b19      	ldr	r3, [pc, #100]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	4916      	ldr	r1, [pc, #88]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 800302e:	4313      	orrs	r3, r2
 8003030:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0308 	and.w	r3, r3, #8
 800303a:	2b00      	cmp	r3, #0
 800303c:	d009      	beq.n	8003052 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800303e:	4b12      	ldr	r3, [pc, #72]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	490e      	ldr	r1, [pc, #56]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 800304e:	4313      	orrs	r3, r2
 8003050:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003052:	f000 f821 	bl	8003098 <HAL_RCC_GetSysClockFreq>
 8003056:	4602      	mov	r2, r0
 8003058:	4b0b      	ldr	r3, [pc, #44]	@ (8003088 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	091b      	lsrs	r3, r3, #4
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	490a      	ldr	r1, [pc, #40]	@ (800308c <HAL_RCC_ClockConfig+0x1c8>)
 8003064:	5ccb      	ldrb	r3, [r1, r3]
 8003066:	fa22 f303 	lsr.w	r3, r2, r3
 800306a:	4a09      	ldr	r2, [pc, #36]	@ (8003090 <HAL_RCC_ClockConfig+0x1cc>)
 800306c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800306e:	4b09      	ldr	r3, [pc, #36]	@ (8003094 <HAL_RCC_ClockConfig+0x1d0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f7fe fc62 	bl	800193c <HAL_InitTick>

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40022000 	.word	0x40022000
 8003088:	40021000 	.word	0x40021000
 800308c:	080081e8 	.word	0x080081e8
 8003090:	20000000 	.word	0x20000000
 8003094:	20000004 	.word	0x20000004

08003098 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003098:	b480      	push	{r7}
 800309a:	b087      	sub	sp, #28
 800309c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030b2:	4b1e      	ldr	r3, [pc, #120]	@ (800312c <HAL_RCC_GetSysClockFreq+0x94>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f003 030c 	and.w	r3, r3, #12
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d002      	beq.n	80030c8 <HAL_RCC_GetSysClockFreq+0x30>
 80030c2:	2b08      	cmp	r3, #8
 80030c4:	d003      	beq.n	80030ce <HAL_RCC_GetSysClockFreq+0x36>
 80030c6:	e027      	b.n	8003118 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030c8:	4b19      	ldr	r3, [pc, #100]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ca:	613b      	str	r3, [r7, #16]
      break;
 80030cc:	e027      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	0c9b      	lsrs	r3, r3, #18
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	4a17      	ldr	r2, [pc, #92]	@ (8003134 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030d8:	5cd3      	ldrb	r3, [r2, r3]
 80030da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d010      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030e6:	4b11      	ldr	r3, [pc, #68]	@ (800312c <HAL_RCC_GetSysClockFreq+0x94>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	0c5b      	lsrs	r3, r3, #17
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	4a11      	ldr	r2, [pc, #68]	@ (8003138 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
 80030f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x98>)
 80030fa:	fb03 f202 	mul.w	r2, r3, r2
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	fbb2 f3f3 	udiv	r3, r2, r3
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	e004      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a0c      	ldr	r2, [pc, #48]	@ (800313c <HAL_RCC_GetSysClockFreq+0xa4>)
 800310c:	fb02 f303 	mul.w	r3, r2, r3
 8003110:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	613b      	str	r3, [r7, #16]
      break;
 8003116:	e002      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003118:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x98>)
 800311a:	613b      	str	r3, [r7, #16]
      break;
 800311c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800311e:	693b      	ldr	r3, [r7, #16]
}
 8003120:	4618      	mov	r0, r3
 8003122:	371c      	adds	r7, #28
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	40021000 	.word	0x40021000
 8003130:	007a1200 	.word	0x007a1200
 8003134:	08008200 	.word	0x08008200
 8003138:	08008210 	.word	0x08008210
 800313c:	003d0900 	.word	0x003d0900

08003140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003144:	4b02      	ldr	r3, [pc, #8]	@ (8003150 <HAL_RCC_GetHCLKFreq+0x10>)
 8003146:	681b      	ldr	r3, [r3, #0]
}
 8003148:	4618      	mov	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr
 8003150:	20000000 	.word	0x20000000

08003154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003158:	f7ff fff2 	bl	8003140 <HAL_RCC_GetHCLKFreq>
 800315c:	4602      	mov	r2, r0
 800315e:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	0a1b      	lsrs	r3, r3, #8
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	4903      	ldr	r1, [pc, #12]	@ (8003178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800316a:	5ccb      	ldrb	r3, [r1, r3]
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003170:	4618      	mov	r0, r3
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40021000 	.word	0x40021000
 8003178:	080081f8 	.word	0x080081f8

0800317c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003180:	f7ff ffde 	bl	8003140 <HAL_RCC_GetHCLKFreq>
 8003184:	4602      	mov	r2, r0
 8003186:	4b05      	ldr	r3, [pc, #20]	@ (800319c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	0adb      	lsrs	r3, r3, #11
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	4903      	ldr	r1, [pc, #12]	@ (80031a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003192:	5ccb      	ldrb	r3, [r1, r3]
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003198:	4618      	mov	r0, r3
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40021000 	.word	0x40021000
 80031a0:	080081f8 	.word	0x080081f8

080031a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031ac:	4b0a      	ldr	r3, [pc, #40]	@ (80031d8 <RCC_Delay+0x34>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a0a      	ldr	r2, [pc, #40]	@ (80031dc <RCC_Delay+0x38>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	0a5b      	lsrs	r3, r3, #9
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	fb02 f303 	mul.w	r3, r2, r3
 80031be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031c0:	bf00      	nop
  }
  while (Delay --);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	1e5a      	subs	r2, r3, #1
 80031c6:	60fa      	str	r2, [r7, #12]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1f9      	bne.n	80031c0 <RCC_Delay+0x1c>
}
 80031cc:	bf00      	nop
 80031ce:	bf00      	nop
 80031d0:	3714      	adds	r7, #20
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr
 80031d8:	20000000 	.word	0x20000000
 80031dc:	10624dd3 	.word	0x10624dd3

080031e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	2300      	movs	r3, #0
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d07d      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80031fc:	2300      	movs	r3, #0
 80031fe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003200:	4b4f      	ldr	r3, [pc, #316]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10d      	bne.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320c:	4b4c      	ldr	r3, [pc, #304]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	4a4b      	ldr	r2, [pc, #300]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003216:	61d3      	str	r3, [r2, #28]
 8003218:	4b49      	ldr	r3, [pc, #292]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800321a:	69db      	ldr	r3, [r3, #28]
 800321c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003224:	2301      	movs	r3, #1
 8003226:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003228:	4b46      	ldr	r3, [pc, #280]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003230:	2b00      	cmp	r3, #0
 8003232:	d118      	bne.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003234:	4b43      	ldr	r3, [pc, #268]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a42      	ldr	r2, [pc, #264]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800323a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800323e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003240:	f7fe fbbe 	bl	80019c0 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003246:	e008      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003248:	f7fe fbba 	bl	80019c0 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	@ 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e06d      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325a:	4b3a      	ldr	r3, [pc, #232]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0f0      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003266:	4b36      	ldr	r3, [pc, #216]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800326e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d02e      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	429a      	cmp	r2, r3
 8003282:	d027      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003284:	4b2e      	ldr	r3, [pc, #184]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800328c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800328e:	4b2e      	ldr	r3, [pc, #184]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003290:	2201      	movs	r2, #1
 8003292:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003294:	4b2c      	ldr	r3, [pc, #176]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800329a:	4a29      	ldr	r2, [pc, #164]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d014      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032aa:	f7fe fb89 	bl	80019c0 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b0:	e00a      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b2:	f7fe fb85 	bl	80019c0 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e036      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0ee      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	4917      	ldr	r1, [pc, #92]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032e6:	7dfb      	ldrb	r3, [r7, #23]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d105      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ec:	4b14      	ldr	r3, [pc, #80]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	4a13      	ldr	r2, [pc, #76]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032f6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d008      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003304:	4b0e      	ldr	r3, [pc, #56]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	490b      	ldr	r1, [pc, #44]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003312:	4313      	orrs	r3, r2
 8003314:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0310 	and.w	r3, r3, #16
 800331e:	2b00      	cmp	r3, #0
 8003320:	d008      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003322:	4b07      	ldr	r3, [pc, #28]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	4904      	ldr	r1, [pc, #16]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003330:	4313      	orrs	r3, r2
 8003332:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40021000 	.word	0x40021000
 8003344:	40007000 	.word	0x40007000
 8003348:	42420440 	.word	0x42420440

0800334c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	2300      	movs	r3, #0
 800335a:	61fb      	str	r3, [r7, #28]
 800335c:	2300      	movs	r3, #0
 800335e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	2300      	movs	r3, #0
 8003366:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b10      	cmp	r3, #16
 800336c:	d00a      	beq.n	8003384 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b10      	cmp	r3, #16
 8003372:	f200 808a 	bhi.w	800348a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d045      	beq.n	8003408 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d075      	beq.n	800346e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003382:	e082      	b.n	800348a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003384:	4b46      	ldr	r3, [pc, #280]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800338a:	4b45      	ldr	r3, [pc, #276]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d07b      	beq.n	800348e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	0c9b      	lsrs	r3, r3, #18
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	4a41      	ldr	r2, [pc, #260]	@ (80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80033a0:	5cd3      	ldrb	r3, [r2, r3]
 80033a2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d015      	beq.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ae:	4b3c      	ldr	r3, [pc, #240]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	0c5b      	lsrs	r3, r3, #17
 80033b4:	f003 0301 	and.w	r3, r3, #1
 80033b8:	4a3b      	ldr	r2, [pc, #236]	@ (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80033ba:	5cd3      	ldrb	r3, [r2, r3]
 80033bc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00d      	beq.n	80033e4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80033c8:	4a38      	ldr	r2, [pc, #224]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	fb02 f303 	mul.w	r3, r2, r3
 80033d6:	61fb      	str	r3, [r7, #28]
 80033d8:	e004      	b.n	80033e4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4a34      	ldr	r2, [pc, #208]	@ (80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80033e4:	4b2e      	ldr	r3, [pc, #184]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033f0:	d102      	bne.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	61bb      	str	r3, [r7, #24]
      break;
 80033f6:	e04a      	b.n	800348e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4a2d      	ldr	r2, [pc, #180]	@ (80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	085b      	lsrs	r3, r3, #1
 8003404:	61bb      	str	r3, [r7, #24]
      break;
 8003406:	e042      	b.n	800348e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003408:	4b25      	ldr	r3, [pc, #148]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003414:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003418:	d108      	bne.n	800342c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003424:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003428:	61bb      	str	r3, [r7, #24]
 800342a:	e01f      	b.n	800346c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003432:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003436:	d109      	bne.n	800344c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003438:	4b19      	ldr	r3, [pc, #100]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003444:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003448:	61bb      	str	r3, [r7, #24]
 800344a:	e00f      	b.n	800346c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003452:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003456:	d11c      	bne.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003458:	4b11      	ldr	r3, [pc, #68]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d016      	beq.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003464:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003468:	61bb      	str	r3, [r7, #24]
      break;
 800346a:	e012      	b.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800346c:	e011      	b.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800346e:	f7ff fe85 	bl	800317c <HAL_RCC_GetPCLK2Freq>
 8003472:	4602      	mov	r2, r0
 8003474:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	0b9b      	lsrs	r3, r3, #14
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	3301      	adds	r3, #1
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	fbb2 f3f3 	udiv	r3, r2, r3
 8003486:	61bb      	str	r3, [r7, #24]
      break;
 8003488:	e004      	b.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800348a:	bf00      	nop
 800348c:	e002      	b.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800348e:	bf00      	nop
 8003490:	e000      	b.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003492:	bf00      	nop
    }
  }
  return (frequency);
 8003494:	69bb      	ldr	r3, [r7, #24]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3720      	adds	r7, #32
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	40021000 	.word	0x40021000
 80034a4:	08008214 	.word	0x08008214
 80034a8:	08008224 	.word	0x08008224
 80034ac:	007a1200 	.word	0x007a1200
 80034b0:	003d0900 	.word	0x003d0900
 80034b4:	aaaaaaab 	.word	0xaaaaaaab

080034b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e042      	b.n	8003550 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d106      	bne.n	80034e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7fe f8b6 	bl	8001650 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2224      	movs	r2, #36	@ 0x24
 80034e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 f971 	bl	80037e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	691a      	ldr	r2, [r3, #16]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003510:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695a      	ldr	r2, [r3, #20]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003520:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003530:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2220      	movs	r2, #32
 800353c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2220      	movs	r2, #32
 8003544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b08a      	sub	sp, #40	@ 0x28
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	603b      	str	r3, [r7, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b20      	cmp	r3, #32
 8003576:	d175      	bne.n	8003664 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d002      	beq.n	8003584 <HAL_UART_Transmit+0x2c>
 800357e:	88fb      	ldrh	r3, [r7, #6]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e06e      	b.n	8003666 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2221      	movs	r2, #33	@ 0x21
 8003592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003596:	f7fe fa13 	bl	80019c0 <HAL_GetTick>
 800359a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	88fa      	ldrh	r2, [r7, #6]
 80035a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	88fa      	ldrh	r2, [r7, #6]
 80035a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035b0:	d108      	bne.n	80035c4 <HAL_UART_Transmit+0x6c>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d104      	bne.n	80035c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	e003      	b.n	80035cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035cc:	e02e      	b.n	800362c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2200      	movs	r2, #0
 80035d6:	2180      	movs	r1, #128	@ 0x80
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 f848 	bl	800366e <UART_WaitOnFlagUntilTimeout>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d005      	beq.n	80035f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2220      	movs	r2, #32
 80035e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e03a      	b.n	8003666 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10b      	bne.n	800360e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003604:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	3302      	adds	r3, #2
 800360a:	61bb      	str	r3, [r7, #24]
 800360c:	e007      	b.n	800361e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	781a      	ldrb	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	3301      	adds	r3, #1
 800361c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003622:	b29b      	uxth	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003630:	b29b      	uxth	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1cb      	bne.n	80035ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2200      	movs	r2, #0
 800363e:	2140      	movs	r1, #64	@ 0x40
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 f814 	bl	800366e <UART_WaitOnFlagUntilTimeout>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d005      	beq.n	8003658 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2220      	movs	r2, #32
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e006      	b.n	8003666 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003660:	2300      	movs	r3, #0
 8003662:	e000      	b.n	8003666 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003664:	2302      	movs	r3, #2
  }
}
 8003666:	4618      	mov	r0, r3
 8003668:	3720      	adds	r7, #32
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b086      	sub	sp, #24
 8003672:	af00      	add	r7, sp, #0
 8003674:	60f8      	str	r0, [r7, #12]
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	603b      	str	r3, [r7, #0]
 800367a:	4613      	mov	r3, r2
 800367c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800367e:	e03b      	b.n	80036f8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003686:	d037      	beq.n	80036f8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003688:	f7fe f99a 	bl	80019c0 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	6a3a      	ldr	r2, [r7, #32]
 8003694:	429a      	cmp	r2, r3
 8003696:	d302      	bcc.n	800369e <UART_WaitOnFlagUntilTimeout+0x30>
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e03a      	b.n	8003718 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d023      	beq.n	80036f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b80      	cmp	r3, #128	@ 0x80
 80036b4:	d020      	beq.n	80036f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b40      	cmp	r3, #64	@ 0x40
 80036ba:	d01d      	beq.n	80036f8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d116      	bne.n	80036f8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80036ca:	2300      	movs	r3, #0
 80036cc:	617b      	str	r3, [r7, #20]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	617b      	str	r3, [r7, #20]
 80036de:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 f81d 	bl	8003720 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2208      	movs	r2, #8
 80036ea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e00f      	b.n	8003718 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	4013      	ands	r3, r2
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	429a      	cmp	r2, r3
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	461a      	mov	r2, r3
 8003710:	79fb      	ldrb	r3, [r7, #7]
 8003712:	429a      	cmp	r2, r3
 8003714:	d0b4      	beq.n	8003680 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3718      	adds	r7, #24
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003720:	b480      	push	{r7}
 8003722:	b095      	sub	sp, #84	@ 0x54
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	330c      	adds	r3, #12
 800372e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003732:	e853 3f00 	ldrex	r3, [r3]
 8003736:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800373e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	330c      	adds	r3, #12
 8003746:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003748:	643a      	str	r2, [r7, #64]	@ 0x40
 800374a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800374e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003750:	e841 2300 	strex	r3, r2, [r1]
 8003754:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1e5      	bne.n	8003728 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3314      	adds	r3, #20
 8003762:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003764:	6a3b      	ldr	r3, [r7, #32]
 8003766:	e853 3f00 	ldrex	r3, [r3]
 800376a:	61fb      	str	r3, [r7, #28]
   return(result);
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	f023 0301 	bic.w	r3, r3, #1
 8003772:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3314      	adds	r3, #20
 800377a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800377c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800377e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003780:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003784:	e841 2300 	strex	r3, r2, [r1]
 8003788:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800378a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1e5      	bne.n	800375c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003794:	2b01      	cmp	r3, #1
 8003796:	d119      	bne.n	80037cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	330c      	adds	r3, #12
 800379e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	e853 3f00 	ldrex	r3, [r3]
 80037a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	f023 0310 	bic.w	r3, r3, #16
 80037ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	330c      	adds	r3, #12
 80037b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037b8:	61ba      	str	r2, [r7, #24]
 80037ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037bc:	6979      	ldr	r1, [r7, #20]
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	e841 2300 	strex	r3, r2, [r1]
 80037c4:	613b      	str	r3, [r7, #16]
   return(result);
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1e5      	bne.n	8003798 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037da:	bf00      	nop
 80037dc:	3754      	adds	r7, #84	@ 0x54
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	4313      	orrs	r3, r2
 8003812:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800381e:	f023 030c 	bic.w	r3, r3, #12
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6812      	ldr	r2, [r2, #0]
 8003826:	68b9      	ldr	r1, [r7, #8]
 8003828:	430b      	orrs	r3, r1
 800382a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699a      	ldr	r2, [r3, #24]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a2c      	ldr	r2, [pc, #176]	@ (80038f8 <UART_SetConfig+0x114>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d103      	bne.n	8003854 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800384c:	f7ff fc96 	bl	800317c <HAL_RCC_GetPCLK2Freq>
 8003850:	60f8      	str	r0, [r7, #12]
 8003852:	e002      	b.n	800385a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003854:	f7ff fc7e 	bl	8003154 <HAL_RCC_GetPCLK1Freq>
 8003858:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	4613      	mov	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4413      	add	r3, r2
 8003862:	009a      	lsls	r2, r3, #2
 8003864:	441a      	add	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003870:	4a22      	ldr	r2, [pc, #136]	@ (80038fc <UART_SetConfig+0x118>)
 8003872:	fba2 2303 	umull	r2, r3, r2, r3
 8003876:	095b      	lsrs	r3, r3, #5
 8003878:	0119      	lsls	r1, r3, #4
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4613      	mov	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	009a      	lsls	r2, r3, #2
 8003884:	441a      	add	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003890:	4b1a      	ldr	r3, [pc, #104]	@ (80038fc <UART_SetConfig+0x118>)
 8003892:	fba3 0302 	umull	r0, r3, r3, r2
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2064      	movs	r0, #100	@ 0x64
 800389a:	fb00 f303 	mul.w	r3, r0, r3
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	3332      	adds	r3, #50	@ 0x32
 80038a4:	4a15      	ldr	r2, [pc, #84]	@ (80038fc <UART_SetConfig+0x118>)
 80038a6:	fba2 2303 	umull	r2, r3, r2, r3
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038b0:	4419      	add	r1, r3
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	009a      	lsls	r2, r3, #2
 80038bc:	441a      	add	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038c8:	4b0c      	ldr	r3, [pc, #48]	@ (80038fc <UART_SetConfig+0x118>)
 80038ca:	fba3 0302 	umull	r0, r3, r3, r2
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	2064      	movs	r0, #100	@ 0x64
 80038d2:	fb00 f303 	mul.w	r3, r0, r3
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	011b      	lsls	r3, r3, #4
 80038da:	3332      	adds	r3, #50	@ 0x32
 80038dc:	4a07      	ldr	r2, [pc, #28]	@ (80038fc <UART_SetConfig+0x118>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	f003 020f 	and.w	r2, r3, #15
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	440a      	add	r2, r1
 80038ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038f0:	bf00      	nop
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40013800 	.word	0x40013800
 80038fc:	51eb851f 	.word	0x51eb851f

08003900 <__cvt>:
 8003900:	2b00      	cmp	r3, #0
 8003902:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003906:	461d      	mov	r5, r3
 8003908:	bfbb      	ittet	lt
 800390a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800390e:	461d      	movlt	r5, r3
 8003910:	2300      	movge	r3, #0
 8003912:	232d      	movlt	r3, #45	@ 0x2d
 8003914:	b088      	sub	sp, #32
 8003916:	4614      	mov	r4, r2
 8003918:	bfb8      	it	lt
 800391a:	4614      	movlt	r4, r2
 800391c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800391e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003920:	7013      	strb	r3, [r2, #0]
 8003922:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003924:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003928:	f023 0820 	bic.w	r8, r3, #32
 800392c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003930:	d005      	beq.n	800393e <__cvt+0x3e>
 8003932:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003936:	d100      	bne.n	800393a <__cvt+0x3a>
 8003938:	3601      	adds	r6, #1
 800393a:	2302      	movs	r3, #2
 800393c:	e000      	b.n	8003940 <__cvt+0x40>
 800393e:	2303      	movs	r3, #3
 8003940:	aa07      	add	r2, sp, #28
 8003942:	9204      	str	r2, [sp, #16]
 8003944:	aa06      	add	r2, sp, #24
 8003946:	e9cd a202 	strd	sl, r2, [sp, #8]
 800394a:	e9cd 3600 	strd	r3, r6, [sp]
 800394e:	4622      	mov	r2, r4
 8003950:	462b      	mov	r3, r5
 8003952:	f001 f981 	bl	8004c58 <_dtoa_r>
 8003956:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800395a:	4607      	mov	r7, r0
 800395c:	d119      	bne.n	8003992 <__cvt+0x92>
 800395e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003960:	07db      	lsls	r3, r3, #31
 8003962:	d50e      	bpl.n	8003982 <__cvt+0x82>
 8003964:	eb00 0906 	add.w	r9, r0, r6
 8003968:	2200      	movs	r2, #0
 800396a:	2300      	movs	r3, #0
 800396c:	4620      	mov	r0, r4
 800396e:	4629      	mov	r1, r5
 8003970:	f7fd f81a 	bl	80009a8 <__aeabi_dcmpeq>
 8003974:	b108      	cbz	r0, 800397a <__cvt+0x7a>
 8003976:	f8cd 901c 	str.w	r9, [sp, #28]
 800397a:	2230      	movs	r2, #48	@ 0x30
 800397c:	9b07      	ldr	r3, [sp, #28]
 800397e:	454b      	cmp	r3, r9
 8003980:	d31e      	bcc.n	80039c0 <__cvt+0xc0>
 8003982:	4638      	mov	r0, r7
 8003984:	9b07      	ldr	r3, [sp, #28]
 8003986:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003988:	1bdb      	subs	r3, r3, r7
 800398a:	6013      	str	r3, [r2, #0]
 800398c:	b008      	add	sp, #32
 800398e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003992:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003996:	eb00 0906 	add.w	r9, r0, r6
 800399a:	d1e5      	bne.n	8003968 <__cvt+0x68>
 800399c:	7803      	ldrb	r3, [r0, #0]
 800399e:	2b30      	cmp	r3, #48	@ 0x30
 80039a0:	d10a      	bne.n	80039b8 <__cvt+0xb8>
 80039a2:	2200      	movs	r2, #0
 80039a4:	2300      	movs	r3, #0
 80039a6:	4620      	mov	r0, r4
 80039a8:	4629      	mov	r1, r5
 80039aa:	f7fc fffd 	bl	80009a8 <__aeabi_dcmpeq>
 80039ae:	b918      	cbnz	r0, 80039b8 <__cvt+0xb8>
 80039b0:	f1c6 0601 	rsb	r6, r6, #1
 80039b4:	f8ca 6000 	str.w	r6, [sl]
 80039b8:	f8da 3000 	ldr.w	r3, [sl]
 80039bc:	4499      	add	r9, r3
 80039be:	e7d3      	b.n	8003968 <__cvt+0x68>
 80039c0:	1c59      	adds	r1, r3, #1
 80039c2:	9107      	str	r1, [sp, #28]
 80039c4:	701a      	strb	r2, [r3, #0]
 80039c6:	e7d9      	b.n	800397c <__cvt+0x7c>

080039c8 <__exponent>:
 80039c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039ca:	2900      	cmp	r1, #0
 80039cc:	bfb6      	itet	lt
 80039ce:	232d      	movlt	r3, #45	@ 0x2d
 80039d0:	232b      	movge	r3, #43	@ 0x2b
 80039d2:	4249      	neglt	r1, r1
 80039d4:	2909      	cmp	r1, #9
 80039d6:	7002      	strb	r2, [r0, #0]
 80039d8:	7043      	strb	r3, [r0, #1]
 80039da:	dd29      	ble.n	8003a30 <__exponent+0x68>
 80039dc:	f10d 0307 	add.w	r3, sp, #7
 80039e0:	461d      	mov	r5, r3
 80039e2:	270a      	movs	r7, #10
 80039e4:	fbb1 f6f7 	udiv	r6, r1, r7
 80039e8:	461a      	mov	r2, r3
 80039ea:	fb07 1416 	mls	r4, r7, r6, r1
 80039ee:	3430      	adds	r4, #48	@ 0x30
 80039f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80039f4:	460c      	mov	r4, r1
 80039f6:	2c63      	cmp	r4, #99	@ 0x63
 80039f8:	4631      	mov	r1, r6
 80039fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80039fe:	dcf1      	bgt.n	80039e4 <__exponent+0x1c>
 8003a00:	3130      	adds	r1, #48	@ 0x30
 8003a02:	1e94      	subs	r4, r2, #2
 8003a04:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003a08:	4623      	mov	r3, r4
 8003a0a:	1c41      	adds	r1, r0, #1
 8003a0c:	42ab      	cmp	r3, r5
 8003a0e:	d30a      	bcc.n	8003a26 <__exponent+0x5e>
 8003a10:	f10d 0309 	add.w	r3, sp, #9
 8003a14:	1a9b      	subs	r3, r3, r2
 8003a16:	42ac      	cmp	r4, r5
 8003a18:	bf88      	it	hi
 8003a1a:	2300      	movhi	r3, #0
 8003a1c:	3302      	adds	r3, #2
 8003a1e:	4403      	add	r3, r0
 8003a20:	1a18      	subs	r0, r3, r0
 8003a22:	b003      	add	sp, #12
 8003a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a26:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003a2a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003a2e:	e7ed      	b.n	8003a0c <__exponent+0x44>
 8003a30:	2330      	movs	r3, #48	@ 0x30
 8003a32:	3130      	adds	r1, #48	@ 0x30
 8003a34:	7083      	strb	r3, [r0, #2]
 8003a36:	70c1      	strb	r1, [r0, #3]
 8003a38:	1d03      	adds	r3, r0, #4
 8003a3a:	e7f1      	b.n	8003a20 <__exponent+0x58>

08003a3c <_printf_float>:
 8003a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a40:	b091      	sub	sp, #68	@ 0x44
 8003a42:	460c      	mov	r4, r1
 8003a44:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003a48:	4616      	mov	r6, r2
 8003a4a:	461f      	mov	r7, r3
 8003a4c:	4605      	mov	r5, r0
 8003a4e:	f000 ffef 	bl	8004a30 <_localeconv_r>
 8003a52:	6803      	ldr	r3, [r0, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	9308      	str	r3, [sp, #32]
 8003a58:	f7fc fb7a 	bl	8000150 <strlen>
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003a60:	f8d8 3000 	ldr.w	r3, [r8]
 8003a64:	9009      	str	r0, [sp, #36]	@ 0x24
 8003a66:	3307      	adds	r3, #7
 8003a68:	f023 0307 	bic.w	r3, r3, #7
 8003a6c:	f103 0208 	add.w	r2, r3, #8
 8003a70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003a74:	f8d4 b000 	ldr.w	fp, [r4]
 8003a78:	f8c8 2000 	str.w	r2, [r8]
 8003a7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003a84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a86:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003a96:	4b9c      	ldr	r3, [pc, #624]	@ (8003d08 <_printf_float+0x2cc>)
 8003a98:	f7fc ffb8 	bl	8000a0c <__aeabi_dcmpun>
 8003a9c:	bb70      	cbnz	r0, 8003afc <_printf_float+0xc0>
 8003a9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa6:	4b98      	ldr	r3, [pc, #608]	@ (8003d08 <_printf_float+0x2cc>)
 8003aa8:	f7fc ff92 	bl	80009d0 <__aeabi_dcmple>
 8003aac:	bb30      	cbnz	r0, 8003afc <_printf_float+0xc0>
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	4640      	mov	r0, r8
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	f7fc ff81 	bl	80009bc <__aeabi_dcmplt>
 8003aba:	b110      	cbz	r0, 8003ac2 <_printf_float+0x86>
 8003abc:	232d      	movs	r3, #45	@ 0x2d
 8003abe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ac2:	4a92      	ldr	r2, [pc, #584]	@ (8003d0c <_printf_float+0x2d0>)
 8003ac4:	4b92      	ldr	r3, [pc, #584]	@ (8003d10 <_printf_float+0x2d4>)
 8003ac6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003aca:	bf8c      	ite	hi
 8003acc:	4690      	movhi	r8, r2
 8003ace:	4698      	movls	r8, r3
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	f04f 0900 	mov.w	r9, #0
 8003ad6:	6123      	str	r3, [r4, #16]
 8003ad8:	f02b 0304 	bic.w	r3, fp, #4
 8003adc:	6023      	str	r3, [r4, #0]
 8003ade:	4633      	mov	r3, r6
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	9700      	str	r7, [sp, #0]
 8003ae6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003ae8:	f000 f9d4 	bl	8003e94 <_printf_common>
 8003aec:	3001      	adds	r0, #1
 8003aee:	f040 8090 	bne.w	8003c12 <_printf_float+0x1d6>
 8003af2:	f04f 30ff 	mov.w	r0, #4294967295
 8003af6:	b011      	add	sp, #68	@ 0x44
 8003af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003afc:	4642      	mov	r2, r8
 8003afe:	464b      	mov	r3, r9
 8003b00:	4640      	mov	r0, r8
 8003b02:	4649      	mov	r1, r9
 8003b04:	f7fc ff82 	bl	8000a0c <__aeabi_dcmpun>
 8003b08:	b148      	cbz	r0, 8003b1e <_printf_float+0xe2>
 8003b0a:	464b      	mov	r3, r9
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	bfb8      	it	lt
 8003b10:	232d      	movlt	r3, #45	@ 0x2d
 8003b12:	4a80      	ldr	r2, [pc, #512]	@ (8003d14 <_printf_float+0x2d8>)
 8003b14:	bfb8      	it	lt
 8003b16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d18 <_printf_float+0x2dc>)
 8003b1c:	e7d3      	b.n	8003ac6 <_printf_float+0x8a>
 8003b1e:	6863      	ldr	r3, [r4, #4]
 8003b20:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	d13f      	bne.n	8003ba8 <_printf_float+0x16c>
 8003b28:	2306      	movs	r3, #6
 8003b2a:	6063      	str	r3, [r4, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003b32:	6023      	str	r3, [r4, #0]
 8003b34:	9206      	str	r2, [sp, #24]
 8003b36:	aa0e      	add	r2, sp, #56	@ 0x38
 8003b38:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003b3c:	aa0d      	add	r2, sp, #52	@ 0x34
 8003b3e:	9203      	str	r2, [sp, #12]
 8003b40:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003b44:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003b48:	6863      	ldr	r3, [r4, #4]
 8003b4a:	4642      	mov	r2, r8
 8003b4c:	9300      	str	r3, [sp, #0]
 8003b4e:	4628      	mov	r0, r5
 8003b50:	464b      	mov	r3, r9
 8003b52:	910a      	str	r1, [sp, #40]	@ 0x28
 8003b54:	f7ff fed4 	bl	8003900 <__cvt>
 8003b58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003b5a:	4680      	mov	r8, r0
 8003b5c:	2947      	cmp	r1, #71	@ 0x47
 8003b5e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003b60:	d128      	bne.n	8003bb4 <_printf_float+0x178>
 8003b62:	1cc8      	adds	r0, r1, #3
 8003b64:	db02      	blt.n	8003b6c <_printf_float+0x130>
 8003b66:	6863      	ldr	r3, [r4, #4]
 8003b68:	4299      	cmp	r1, r3
 8003b6a:	dd40      	ble.n	8003bee <_printf_float+0x1b2>
 8003b6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003b70:	fa5f fa8a 	uxtb.w	sl, sl
 8003b74:	4652      	mov	r2, sl
 8003b76:	3901      	subs	r1, #1
 8003b78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003b7c:	910d      	str	r1, [sp, #52]	@ 0x34
 8003b7e:	f7ff ff23 	bl	80039c8 <__exponent>
 8003b82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003b84:	4681      	mov	r9, r0
 8003b86:	1813      	adds	r3, r2, r0
 8003b88:	2a01      	cmp	r2, #1
 8003b8a:	6123      	str	r3, [r4, #16]
 8003b8c:	dc02      	bgt.n	8003b94 <_printf_float+0x158>
 8003b8e:	6822      	ldr	r2, [r4, #0]
 8003b90:	07d2      	lsls	r2, r2, #31
 8003b92:	d501      	bpl.n	8003b98 <_printf_float+0x15c>
 8003b94:	3301      	adds	r3, #1
 8003b96:	6123      	str	r3, [r4, #16]
 8003b98:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d09e      	beq.n	8003ade <_printf_float+0xa2>
 8003ba0:	232d      	movs	r3, #45	@ 0x2d
 8003ba2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ba6:	e79a      	b.n	8003ade <_printf_float+0xa2>
 8003ba8:	2947      	cmp	r1, #71	@ 0x47
 8003baa:	d1bf      	bne.n	8003b2c <_printf_float+0xf0>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1bd      	bne.n	8003b2c <_printf_float+0xf0>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e7ba      	b.n	8003b2a <_printf_float+0xee>
 8003bb4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003bb8:	d9dc      	bls.n	8003b74 <_printf_float+0x138>
 8003bba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003bbe:	d118      	bne.n	8003bf2 <_printf_float+0x1b6>
 8003bc0:	2900      	cmp	r1, #0
 8003bc2:	6863      	ldr	r3, [r4, #4]
 8003bc4:	dd0b      	ble.n	8003bde <_printf_float+0x1a2>
 8003bc6:	6121      	str	r1, [r4, #16]
 8003bc8:	b913      	cbnz	r3, 8003bd0 <_printf_float+0x194>
 8003bca:	6822      	ldr	r2, [r4, #0]
 8003bcc:	07d0      	lsls	r0, r2, #31
 8003bce:	d502      	bpl.n	8003bd6 <_printf_float+0x19a>
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	440b      	add	r3, r1
 8003bd4:	6123      	str	r3, [r4, #16]
 8003bd6:	f04f 0900 	mov.w	r9, #0
 8003bda:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003bdc:	e7dc      	b.n	8003b98 <_printf_float+0x15c>
 8003bde:	b913      	cbnz	r3, 8003be6 <_printf_float+0x1aa>
 8003be0:	6822      	ldr	r2, [r4, #0]
 8003be2:	07d2      	lsls	r2, r2, #31
 8003be4:	d501      	bpl.n	8003bea <_printf_float+0x1ae>
 8003be6:	3302      	adds	r3, #2
 8003be8:	e7f4      	b.n	8003bd4 <_printf_float+0x198>
 8003bea:	2301      	movs	r3, #1
 8003bec:	e7f2      	b.n	8003bd4 <_printf_float+0x198>
 8003bee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003bf4:	4299      	cmp	r1, r3
 8003bf6:	db05      	blt.n	8003c04 <_printf_float+0x1c8>
 8003bf8:	6823      	ldr	r3, [r4, #0]
 8003bfa:	6121      	str	r1, [r4, #16]
 8003bfc:	07d8      	lsls	r0, r3, #31
 8003bfe:	d5ea      	bpl.n	8003bd6 <_printf_float+0x19a>
 8003c00:	1c4b      	adds	r3, r1, #1
 8003c02:	e7e7      	b.n	8003bd4 <_printf_float+0x198>
 8003c04:	2900      	cmp	r1, #0
 8003c06:	bfcc      	ite	gt
 8003c08:	2201      	movgt	r2, #1
 8003c0a:	f1c1 0202 	rsble	r2, r1, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	e7e0      	b.n	8003bd4 <_printf_float+0x198>
 8003c12:	6823      	ldr	r3, [r4, #0]
 8003c14:	055a      	lsls	r2, r3, #21
 8003c16:	d407      	bmi.n	8003c28 <_printf_float+0x1ec>
 8003c18:	6923      	ldr	r3, [r4, #16]
 8003c1a:	4642      	mov	r2, r8
 8003c1c:	4631      	mov	r1, r6
 8003c1e:	4628      	mov	r0, r5
 8003c20:	47b8      	blx	r7
 8003c22:	3001      	adds	r0, #1
 8003c24:	d12b      	bne.n	8003c7e <_printf_float+0x242>
 8003c26:	e764      	b.n	8003af2 <_printf_float+0xb6>
 8003c28:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c2c:	f240 80dc 	bls.w	8003de8 <_printf_float+0x3ac>
 8003c30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003c34:	2200      	movs	r2, #0
 8003c36:	2300      	movs	r3, #0
 8003c38:	f7fc feb6 	bl	80009a8 <__aeabi_dcmpeq>
 8003c3c:	2800      	cmp	r0, #0
 8003c3e:	d033      	beq.n	8003ca8 <_printf_float+0x26c>
 8003c40:	2301      	movs	r3, #1
 8003c42:	4631      	mov	r1, r6
 8003c44:	4628      	mov	r0, r5
 8003c46:	4a35      	ldr	r2, [pc, #212]	@ (8003d1c <_printf_float+0x2e0>)
 8003c48:	47b8      	blx	r7
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	f43f af51 	beq.w	8003af2 <_printf_float+0xb6>
 8003c50:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003c54:	4543      	cmp	r3, r8
 8003c56:	db02      	blt.n	8003c5e <_printf_float+0x222>
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	07d8      	lsls	r0, r3, #31
 8003c5c:	d50f      	bpl.n	8003c7e <_printf_float+0x242>
 8003c5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c62:	4631      	mov	r1, r6
 8003c64:	4628      	mov	r0, r5
 8003c66:	47b8      	blx	r7
 8003c68:	3001      	adds	r0, #1
 8003c6a:	f43f af42 	beq.w	8003af2 <_printf_float+0xb6>
 8003c6e:	f04f 0900 	mov.w	r9, #0
 8003c72:	f108 38ff 	add.w	r8, r8, #4294967295
 8003c76:	f104 0a1a 	add.w	sl, r4, #26
 8003c7a:	45c8      	cmp	r8, r9
 8003c7c:	dc09      	bgt.n	8003c92 <_printf_float+0x256>
 8003c7e:	6823      	ldr	r3, [r4, #0]
 8003c80:	079b      	lsls	r3, r3, #30
 8003c82:	f100 8102 	bmi.w	8003e8a <_printf_float+0x44e>
 8003c86:	68e0      	ldr	r0, [r4, #12]
 8003c88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003c8a:	4298      	cmp	r0, r3
 8003c8c:	bfb8      	it	lt
 8003c8e:	4618      	movlt	r0, r3
 8003c90:	e731      	b.n	8003af6 <_printf_float+0xba>
 8003c92:	2301      	movs	r3, #1
 8003c94:	4652      	mov	r2, sl
 8003c96:	4631      	mov	r1, r6
 8003c98:	4628      	mov	r0, r5
 8003c9a:	47b8      	blx	r7
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	f43f af28 	beq.w	8003af2 <_printf_float+0xb6>
 8003ca2:	f109 0901 	add.w	r9, r9, #1
 8003ca6:	e7e8      	b.n	8003c7a <_printf_float+0x23e>
 8003ca8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	dc38      	bgt.n	8003d20 <_printf_float+0x2e4>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	4631      	mov	r1, r6
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	4a19      	ldr	r2, [pc, #100]	@ (8003d1c <_printf_float+0x2e0>)
 8003cb6:	47b8      	blx	r7
 8003cb8:	3001      	adds	r0, #1
 8003cba:	f43f af1a 	beq.w	8003af2 <_printf_float+0xb6>
 8003cbe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003cc2:	ea59 0303 	orrs.w	r3, r9, r3
 8003cc6:	d102      	bne.n	8003cce <_printf_float+0x292>
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	07d9      	lsls	r1, r3, #31
 8003ccc:	d5d7      	bpl.n	8003c7e <_printf_float+0x242>
 8003cce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003cd2:	4631      	mov	r1, r6
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	47b8      	blx	r7
 8003cd8:	3001      	adds	r0, #1
 8003cda:	f43f af0a 	beq.w	8003af2 <_printf_float+0xb6>
 8003cde:	f04f 0a00 	mov.w	sl, #0
 8003ce2:	f104 0b1a 	add.w	fp, r4, #26
 8003ce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ce8:	425b      	negs	r3, r3
 8003cea:	4553      	cmp	r3, sl
 8003cec:	dc01      	bgt.n	8003cf2 <_printf_float+0x2b6>
 8003cee:	464b      	mov	r3, r9
 8003cf0:	e793      	b.n	8003c1a <_printf_float+0x1de>
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	465a      	mov	r2, fp
 8003cf6:	4631      	mov	r1, r6
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	47b8      	blx	r7
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	f43f aef8 	beq.w	8003af2 <_printf_float+0xb6>
 8003d02:	f10a 0a01 	add.w	sl, sl, #1
 8003d06:	e7ee      	b.n	8003ce6 <_printf_float+0x2aa>
 8003d08:	7fefffff 	.word	0x7fefffff
 8003d0c:	0800822a 	.word	0x0800822a
 8003d10:	08008226 	.word	0x08008226
 8003d14:	08008232 	.word	0x08008232
 8003d18:	0800822e 	.word	0x0800822e
 8003d1c:	08008236 	.word	0x08008236
 8003d20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d22:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003d26:	4553      	cmp	r3, sl
 8003d28:	bfa8      	it	ge
 8003d2a:	4653      	movge	r3, sl
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	4699      	mov	r9, r3
 8003d30:	dc36      	bgt.n	8003da0 <_printf_float+0x364>
 8003d32:	f04f 0b00 	mov.w	fp, #0
 8003d36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d3a:	f104 021a 	add.w	r2, r4, #26
 8003d3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d40:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d42:	eba3 0309 	sub.w	r3, r3, r9
 8003d46:	455b      	cmp	r3, fp
 8003d48:	dc31      	bgt.n	8003dae <_printf_float+0x372>
 8003d4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d4c:	459a      	cmp	sl, r3
 8003d4e:	dc3a      	bgt.n	8003dc6 <_printf_float+0x38a>
 8003d50:	6823      	ldr	r3, [r4, #0]
 8003d52:	07da      	lsls	r2, r3, #31
 8003d54:	d437      	bmi.n	8003dc6 <_printf_float+0x38a>
 8003d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d58:	ebaa 0903 	sub.w	r9, sl, r3
 8003d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d5e:	ebaa 0303 	sub.w	r3, sl, r3
 8003d62:	4599      	cmp	r9, r3
 8003d64:	bfa8      	it	ge
 8003d66:	4699      	movge	r9, r3
 8003d68:	f1b9 0f00 	cmp.w	r9, #0
 8003d6c:	dc33      	bgt.n	8003dd6 <_printf_float+0x39a>
 8003d6e:	f04f 0800 	mov.w	r8, #0
 8003d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d76:	f104 0b1a 	add.w	fp, r4, #26
 8003d7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d7c:	ebaa 0303 	sub.w	r3, sl, r3
 8003d80:	eba3 0309 	sub.w	r3, r3, r9
 8003d84:	4543      	cmp	r3, r8
 8003d86:	f77f af7a 	ble.w	8003c7e <_printf_float+0x242>
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	465a      	mov	r2, fp
 8003d8e:	4631      	mov	r1, r6
 8003d90:	4628      	mov	r0, r5
 8003d92:	47b8      	blx	r7
 8003d94:	3001      	adds	r0, #1
 8003d96:	f43f aeac 	beq.w	8003af2 <_printf_float+0xb6>
 8003d9a:	f108 0801 	add.w	r8, r8, #1
 8003d9e:	e7ec      	b.n	8003d7a <_printf_float+0x33e>
 8003da0:	4642      	mov	r2, r8
 8003da2:	4631      	mov	r1, r6
 8003da4:	4628      	mov	r0, r5
 8003da6:	47b8      	blx	r7
 8003da8:	3001      	adds	r0, #1
 8003daa:	d1c2      	bne.n	8003d32 <_printf_float+0x2f6>
 8003dac:	e6a1      	b.n	8003af2 <_printf_float+0xb6>
 8003dae:	2301      	movs	r3, #1
 8003db0:	4631      	mov	r1, r6
 8003db2:	4628      	mov	r0, r5
 8003db4:	920a      	str	r2, [sp, #40]	@ 0x28
 8003db6:	47b8      	blx	r7
 8003db8:	3001      	adds	r0, #1
 8003dba:	f43f ae9a 	beq.w	8003af2 <_printf_float+0xb6>
 8003dbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003dc0:	f10b 0b01 	add.w	fp, fp, #1
 8003dc4:	e7bb      	b.n	8003d3e <_printf_float+0x302>
 8003dc6:	4631      	mov	r1, r6
 8003dc8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003dcc:	4628      	mov	r0, r5
 8003dce:	47b8      	blx	r7
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d1c0      	bne.n	8003d56 <_printf_float+0x31a>
 8003dd4:	e68d      	b.n	8003af2 <_printf_float+0xb6>
 8003dd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003dd8:	464b      	mov	r3, r9
 8003dda:	4631      	mov	r1, r6
 8003ddc:	4628      	mov	r0, r5
 8003dde:	4442      	add	r2, r8
 8003de0:	47b8      	blx	r7
 8003de2:	3001      	adds	r0, #1
 8003de4:	d1c3      	bne.n	8003d6e <_printf_float+0x332>
 8003de6:	e684      	b.n	8003af2 <_printf_float+0xb6>
 8003de8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003dec:	f1ba 0f01 	cmp.w	sl, #1
 8003df0:	dc01      	bgt.n	8003df6 <_printf_float+0x3ba>
 8003df2:	07db      	lsls	r3, r3, #31
 8003df4:	d536      	bpl.n	8003e64 <_printf_float+0x428>
 8003df6:	2301      	movs	r3, #1
 8003df8:	4642      	mov	r2, r8
 8003dfa:	4631      	mov	r1, r6
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	47b8      	blx	r7
 8003e00:	3001      	adds	r0, #1
 8003e02:	f43f ae76 	beq.w	8003af2 <_printf_float+0xb6>
 8003e06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003e0a:	4631      	mov	r1, r6
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	47b8      	blx	r7
 8003e10:	3001      	adds	r0, #1
 8003e12:	f43f ae6e 	beq.w	8003af2 <_printf_float+0xb6>
 8003e16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e22:	f7fc fdc1 	bl	80009a8 <__aeabi_dcmpeq>
 8003e26:	b9c0      	cbnz	r0, 8003e5a <_printf_float+0x41e>
 8003e28:	4653      	mov	r3, sl
 8003e2a:	f108 0201 	add.w	r2, r8, #1
 8003e2e:	4631      	mov	r1, r6
 8003e30:	4628      	mov	r0, r5
 8003e32:	47b8      	blx	r7
 8003e34:	3001      	adds	r0, #1
 8003e36:	d10c      	bne.n	8003e52 <_printf_float+0x416>
 8003e38:	e65b      	b.n	8003af2 <_printf_float+0xb6>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	465a      	mov	r2, fp
 8003e3e:	4631      	mov	r1, r6
 8003e40:	4628      	mov	r0, r5
 8003e42:	47b8      	blx	r7
 8003e44:	3001      	adds	r0, #1
 8003e46:	f43f ae54 	beq.w	8003af2 <_printf_float+0xb6>
 8003e4a:	f108 0801 	add.w	r8, r8, #1
 8003e4e:	45d0      	cmp	r8, sl
 8003e50:	dbf3      	blt.n	8003e3a <_printf_float+0x3fe>
 8003e52:	464b      	mov	r3, r9
 8003e54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003e58:	e6e0      	b.n	8003c1c <_printf_float+0x1e0>
 8003e5a:	f04f 0800 	mov.w	r8, #0
 8003e5e:	f104 0b1a 	add.w	fp, r4, #26
 8003e62:	e7f4      	b.n	8003e4e <_printf_float+0x412>
 8003e64:	2301      	movs	r3, #1
 8003e66:	4642      	mov	r2, r8
 8003e68:	e7e1      	b.n	8003e2e <_printf_float+0x3f2>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	464a      	mov	r2, r9
 8003e6e:	4631      	mov	r1, r6
 8003e70:	4628      	mov	r0, r5
 8003e72:	47b8      	blx	r7
 8003e74:	3001      	adds	r0, #1
 8003e76:	f43f ae3c 	beq.w	8003af2 <_printf_float+0xb6>
 8003e7a:	f108 0801 	add.w	r8, r8, #1
 8003e7e:	68e3      	ldr	r3, [r4, #12]
 8003e80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003e82:	1a5b      	subs	r3, r3, r1
 8003e84:	4543      	cmp	r3, r8
 8003e86:	dcf0      	bgt.n	8003e6a <_printf_float+0x42e>
 8003e88:	e6fd      	b.n	8003c86 <_printf_float+0x24a>
 8003e8a:	f04f 0800 	mov.w	r8, #0
 8003e8e:	f104 0919 	add.w	r9, r4, #25
 8003e92:	e7f4      	b.n	8003e7e <_printf_float+0x442>

08003e94 <_printf_common>:
 8003e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e98:	4616      	mov	r6, r2
 8003e9a:	4698      	mov	r8, r3
 8003e9c:	688a      	ldr	r2, [r1, #8]
 8003e9e:	690b      	ldr	r3, [r1, #16]
 8003ea0:	4607      	mov	r7, r0
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	bfb8      	it	lt
 8003ea6:	4613      	movlt	r3, r2
 8003ea8:	6033      	str	r3, [r6, #0]
 8003eaa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003eae:	460c      	mov	r4, r1
 8003eb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003eb4:	b10a      	cbz	r2, 8003eba <_printf_common+0x26>
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	6033      	str	r3, [r6, #0]
 8003eba:	6823      	ldr	r3, [r4, #0]
 8003ebc:	0699      	lsls	r1, r3, #26
 8003ebe:	bf42      	ittt	mi
 8003ec0:	6833      	ldrmi	r3, [r6, #0]
 8003ec2:	3302      	addmi	r3, #2
 8003ec4:	6033      	strmi	r3, [r6, #0]
 8003ec6:	6825      	ldr	r5, [r4, #0]
 8003ec8:	f015 0506 	ands.w	r5, r5, #6
 8003ecc:	d106      	bne.n	8003edc <_printf_common+0x48>
 8003ece:	f104 0a19 	add.w	sl, r4, #25
 8003ed2:	68e3      	ldr	r3, [r4, #12]
 8003ed4:	6832      	ldr	r2, [r6, #0]
 8003ed6:	1a9b      	subs	r3, r3, r2
 8003ed8:	42ab      	cmp	r3, r5
 8003eda:	dc2b      	bgt.n	8003f34 <_printf_common+0xa0>
 8003edc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ee0:	6822      	ldr	r2, [r4, #0]
 8003ee2:	3b00      	subs	r3, #0
 8003ee4:	bf18      	it	ne
 8003ee6:	2301      	movne	r3, #1
 8003ee8:	0692      	lsls	r2, r2, #26
 8003eea:	d430      	bmi.n	8003f4e <_printf_common+0xba>
 8003eec:	4641      	mov	r1, r8
 8003eee:	4638      	mov	r0, r7
 8003ef0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ef4:	47c8      	blx	r9
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	d023      	beq.n	8003f42 <_printf_common+0xae>
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	6922      	ldr	r2, [r4, #16]
 8003efe:	f003 0306 	and.w	r3, r3, #6
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	bf14      	ite	ne
 8003f06:	2500      	movne	r5, #0
 8003f08:	6833      	ldreq	r3, [r6, #0]
 8003f0a:	f04f 0600 	mov.w	r6, #0
 8003f0e:	bf08      	it	eq
 8003f10:	68e5      	ldreq	r5, [r4, #12]
 8003f12:	f104 041a 	add.w	r4, r4, #26
 8003f16:	bf08      	it	eq
 8003f18:	1aed      	subeq	r5, r5, r3
 8003f1a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003f1e:	bf08      	it	eq
 8003f20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f24:	4293      	cmp	r3, r2
 8003f26:	bfc4      	itt	gt
 8003f28:	1a9b      	subgt	r3, r3, r2
 8003f2a:	18ed      	addgt	r5, r5, r3
 8003f2c:	42b5      	cmp	r5, r6
 8003f2e:	d11a      	bne.n	8003f66 <_printf_common+0xd2>
 8003f30:	2000      	movs	r0, #0
 8003f32:	e008      	b.n	8003f46 <_printf_common+0xb2>
 8003f34:	2301      	movs	r3, #1
 8003f36:	4652      	mov	r2, sl
 8003f38:	4641      	mov	r1, r8
 8003f3a:	4638      	mov	r0, r7
 8003f3c:	47c8      	blx	r9
 8003f3e:	3001      	adds	r0, #1
 8003f40:	d103      	bne.n	8003f4a <_printf_common+0xb6>
 8003f42:	f04f 30ff 	mov.w	r0, #4294967295
 8003f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f4a:	3501      	adds	r5, #1
 8003f4c:	e7c1      	b.n	8003ed2 <_printf_common+0x3e>
 8003f4e:	2030      	movs	r0, #48	@ 0x30
 8003f50:	18e1      	adds	r1, r4, r3
 8003f52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f56:	1c5a      	adds	r2, r3, #1
 8003f58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f5c:	4422      	add	r2, r4
 8003f5e:	3302      	adds	r3, #2
 8003f60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f64:	e7c2      	b.n	8003eec <_printf_common+0x58>
 8003f66:	2301      	movs	r3, #1
 8003f68:	4622      	mov	r2, r4
 8003f6a:	4641      	mov	r1, r8
 8003f6c:	4638      	mov	r0, r7
 8003f6e:	47c8      	blx	r9
 8003f70:	3001      	adds	r0, #1
 8003f72:	d0e6      	beq.n	8003f42 <_printf_common+0xae>
 8003f74:	3601      	adds	r6, #1
 8003f76:	e7d9      	b.n	8003f2c <_printf_common+0x98>

08003f78 <_printf_i>:
 8003f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f7c:	7e0f      	ldrb	r7, [r1, #24]
 8003f7e:	4691      	mov	r9, r2
 8003f80:	2f78      	cmp	r7, #120	@ 0x78
 8003f82:	4680      	mov	r8, r0
 8003f84:	460c      	mov	r4, r1
 8003f86:	469a      	mov	sl, r3
 8003f88:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f8e:	d807      	bhi.n	8003fa0 <_printf_i+0x28>
 8003f90:	2f62      	cmp	r7, #98	@ 0x62
 8003f92:	d80a      	bhi.n	8003faa <_printf_i+0x32>
 8003f94:	2f00      	cmp	r7, #0
 8003f96:	f000 80d1 	beq.w	800413c <_printf_i+0x1c4>
 8003f9a:	2f58      	cmp	r7, #88	@ 0x58
 8003f9c:	f000 80b8 	beq.w	8004110 <_printf_i+0x198>
 8003fa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fa4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fa8:	e03a      	b.n	8004020 <_printf_i+0xa8>
 8003faa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003fae:	2b15      	cmp	r3, #21
 8003fb0:	d8f6      	bhi.n	8003fa0 <_printf_i+0x28>
 8003fb2:	a101      	add	r1, pc, #4	@ (adr r1, 8003fb8 <_printf_i+0x40>)
 8003fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fb8:	08004011 	.word	0x08004011
 8003fbc:	08004025 	.word	0x08004025
 8003fc0:	08003fa1 	.word	0x08003fa1
 8003fc4:	08003fa1 	.word	0x08003fa1
 8003fc8:	08003fa1 	.word	0x08003fa1
 8003fcc:	08003fa1 	.word	0x08003fa1
 8003fd0:	08004025 	.word	0x08004025
 8003fd4:	08003fa1 	.word	0x08003fa1
 8003fd8:	08003fa1 	.word	0x08003fa1
 8003fdc:	08003fa1 	.word	0x08003fa1
 8003fe0:	08003fa1 	.word	0x08003fa1
 8003fe4:	08004123 	.word	0x08004123
 8003fe8:	0800404f 	.word	0x0800404f
 8003fec:	080040dd 	.word	0x080040dd
 8003ff0:	08003fa1 	.word	0x08003fa1
 8003ff4:	08003fa1 	.word	0x08003fa1
 8003ff8:	08004145 	.word	0x08004145
 8003ffc:	08003fa1 	.word	0x08003fa1
 8004000:	0800404f 	.word	0x0800404f
 8004004:	08003fa1 	.word	0x08003fa1
 8004008:	08003fa1 	.word	0x08003fa1
 800400c:	080040e5 	.word	0x080040e5
 8004010:	6833      	ldr	r3, [r6, #0]
 8004012:	1d1a      	adds	r2, r3, #4
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6032      	str	r2, [r6, #0]
 8004018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800401c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004020:	2301      	movs	r3, #1
 8004022:	e09c      	b.n	800415e <_printf_i+0x1e6>
 8004024:	6833      	ldr	r3, [r6, #0]
 8004026:	6820      	ldr	r0, [r4, #0]
 8004028:	1d19      	adds	r1, r3, #4
 800402a:	6031      	str	r1, [r6, #0]
 800402c:	0606      	lsls	r6, r0, #24
 800402e:	d501      	bpl.n	8004034 <_printf_i+0xbc>
 8004030:	681d      	ldr	r5, [r3, #0]
 8004032:	e003      	b.n	800403c <_printf_i+0xc4>
 8004034:	0645      	lsls	r5, r0, #25
 8004036:	d5fb      	bpl.n	8004030 <_printf_i+0xb8>
 8004038:	f9b3 5000 	ldrsh.w	r5, [r3]
 800403c:	2d00      	cmp	r5, #0
 800403e:	da03      	bge.n	8004048 <_printf_i+0xd0>
 8004040:	232d      	movs	r3, #45	@ 0x2d
 8004042:	426d      	negs	r5, r5
 8004044:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004048:	230a      	movs	r3, #10
 800404a:	4858      	ldr	r0, [pc, #352]	@ (80041ac <_printf_i+0x234>)
 800404c:	e011      	b.n	8004072 <_printf_i+0xfa>
 800404e:	6821      	ldr	r1, [r4, #0]
 8004050:	6833      	ldr	r3, [r6, #0]
 8004052:	0608      	lsls	r0, r1, #24
 8004054:	f853 5b04 	ldr.w	r5, [r3], #4
 8004058:	d402      	bmi.n	8004060 <_printf_i+0xe8>
 800405a:	0649      	lsls	r1, r1, #25
 800405c:	bf48      	it	mi
 800405e:	b2ad      	uxthmi	r5, r5
 8004060:	2f6f      	cmp	r7, #111	@ 0x6f
 8004062:	6033      	str	r3, [r6, #0]
 8004064:	bf14      	ite	ne
 8004066:	230a      	movne	r3, #10
 8004068:	2308      	moveq	r3, #8
 800406a:	4850      	ldr	r0, [pc, #320]	@ (80041ac <_printf_i+0x234>)
 800406c:	2100      	movs	r1, #0
 800406e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004072:	6866      	ldr	r6, [r4, #4]
 8004074:	2e00      	cmp	r6, #0
 8004076:	60a6      	str	r6, [r4, #8]
 8004078:	db05      	blt.n	8004086 <_printf_i+0x10e>
 800407a:	6821      	ldr	r1, [r4, #0]
 800407c:	432e      	orrs	r6, r5
 800407e:	f021 0104 	bic.w	r1, r1, #4
 8004082:	6021      	str	r1, [r4, #0]
 8004084:	d04b      	beq.n	800411e <_printf_i+0x1a6>
 8004086:	4616      	mov	r6, r2
 8004088:	fbb5 f1f3 	udiv	r1, r5, r3
 800408c:	fb03 5711 	mls	r7, r3, r1, r5
 8004090:	5dc7      	ldrb	r7, [r0, r7]
 8004092:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004096:	462f      	mov	r7, r5
 8004098:	42bb      	cmp	r3, r7
 800409a:	460d      	mov	r5, r1
 800409c:	d9f4      	bls.n	8004088 <_printf_i+0x110>
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d10b      	bne.n	80040ba <_printf_i+0x142>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	07df      	lsls	r7, r3, #31
 80040a6:	d508      	bpl.n	80040ba <_printf_i+0x142>
 80040a8:	6923      	ldr	r3, [r4, #16]
 80040aa:	6861      	ldr	r1, [r4, #4]
 80040ac:	4299      	cmp	r1, r3
 80040ae:	bfde      	ittt	le
 80040b0:	2330      	movle	r3, #48	@ 0x30
 80040b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040ba:	1b92      	subs	r2, r2, r6
 80040bc:	6122      	str	r2, [r4, #16]
 80040be:	464b      	mov	r3, r9
 80040c0:	4621      	mov	r1, r4
 80040c2:	4640      	mov	r0, r8
 80040c4:	f8cd a000 	str.w	sl, [sp]
 80040c8:	aa03      	add	r2, sp, #12
 80040ca:	f7ff fee3 	bl	8003e94 <_printf_common>
 80040ce:	3001      	adds	r0, #1
 80040d0:	d14a      	bne.n	8004168 <_printf_i+0x1f0>
 80040d2:	f04f 30ff 	mov.w	r0, #4294967295
 80040d6:	b004      	add	sp, #16
 80040d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f043 0320 	orr.w	r3, r3, #32
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	2778      	movs	r7, #120	@ 0x78
 80040e6:	4832      	ldr	r0, [pc, #200]	@ (80041b0 <_printf_i+0x238>)
 80040e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040ec:	6823      	ldr	r3, [r4, #0]
 80040ee:	6831      	ldr	r1, [r6, #0]
 80040f0:	061f      	lsls	r7, r3, #24
 80040f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80040f6:	d402      	bmi.n	80040fe <_printf_i+0x186>
 80040f8:	065f      	lsls	r7, r3, #25
 80040fa:	bf48      	it	mi
 80040fc:	b2ad      	uxthmi	r5, r5
 80040fe:	6031      	str	r1, [r6, #0]
 8004100:	07d9      	lsls	r1, r3, #31
 8004102:	bf44      	itt	mi
 8004104:	f043 0320 	orrmi.w	r3, r3, #32
 8004108:	6023      	strmi	r3, [r4, #0]
 800410a:	b11d      	cbz	r5, 8004114 <_printf_i+0x19c>
 800410c:	2310      	movs	r3, #16
 800410e:	e7ad      	b.n	800406c <_printf_i+0xf4>
 8004110:	4826      	ldr	r0, [pc, #152]	@ (80041ac <_printf_i+0x234>)
 8004112:	e7e9      	b.n	80040e8 <_printf_i+0x170>
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	f023 0320 	bic.w	r3, r3, #32
 800411a:	6023      	str	r3, [r4, #0]
 800411c:	e7f6      	b.n	800410c <_printf_i+0x194>
 800411e:	4616      	mov	r6, r2
 8004120:	e7bd      	b.n	800409e <_printf_i+0x126>
 8004122:	6833      	ldr	r3, [r6, #0]
 8004124:	6825      	ldr	r5, [r4, #0]
 8004126:	1d18      	adds	r0, r3, #4
 8004128:	6961      	ldr	r1, [r4, #20]
 800412a:	6030      	str	r0, [r6, #0]
 800412c:	062e      	lsls	r6, r5, #24
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	d501      	bpl.n	8004136 <_printf_i+0x1be>
 8004132:	6019      	str	r1, [r3, #0]
 8004134:	e002      	b.n	800413c <_printf_i+0x1c4>
 8004136:	0668      	lsls	r0, r5, #25
 8004138:	d5fb      	bpl.n	8004132 <_printf_i+0x1ba>
 800413a:	8019      	strh	r1, [r3, #0]
 800413c:	2300      	movs	r3, #0
 800413e:	4616      	mov	r6, r2
 8004140:	6123      	str	r3, [r4, #16]
 8004142:	e7bc      	b.n	80040be <_printf_i+0x146>
 8004144:	6833      	ldr	r3, [r6, #0]
 8004146:	2100      	movs	r1, #0
 8004148:	1d1a      	adds	r2, r3, #4
 800414a:	6032      	str	r2, [r6, #0]
 800414c:	681e      	ldr	r6, [r3, #0]
 800414e:	6862      	ldr	r2, [r4, #4]
 8004150:	4630      	mov	r0, r6
 8004152:	f000 fce4 	bl	8004b1e <memchr>
 8004156:	b108      	cbz	r0, 800415c <_printf_i+0x1e4>
 8004158:	1b80      	subs	r0, r0, r6
 800415a:	6060      	str	r0, [r4, #4]
 800415c:	6863      	ldr	r3, [r4, #4]
 800415e:	6123      	str	r3, [r4, #16]
 8004160:	2300      	movs	r3, #0
 8004162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004166:	e7aa      	b.n	80040be <_printf_i+0x146>
 8004168:	4632      	mov	r2, r6
 800416a:	4649      	mov	r1, r9
 800416c:	4640      	mov	r0, r8
 800416e:	6923      	ldr	r3, [r4, #16]
 8004170:	47d0      	blx	sl
 8004172:	3001      	adds	r0, #1
 8004174:	d0ad      	beq.n	80040d2 <_printf_i+0x15a>
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	079b      	lsls	r3, r3, #30
 800417a:	d413      	bmi.n	80041a4 <_printf_i+0x22c>
 800417c:	68e0      	ldr	r0, [r4, #12]
 800417e:	9b03      	ldr	r3, [sp, #12]
 8004180:	4298      	cmp	r0, r3
 8004182:	bfb8      	it	lt
 8004184:	4618      	movlt	r0, r3
 8004186:	e7a6      	b.n	80040d6 <_printf_i+0x15e>
 8004188:	2301      	movs	r3, #1
 800418a:	4632      	mov	r2, r6
 800418c:	4649      	mov	r1, r9
 800418e:	4640      	mov	r0, r8
 8004190:	47d0      	blx	sl
 8004192:	3001      	adds	r0, #1
 8004194:	d09d      	beq.n	80040d2 <_printf_i+0x15a>
 8004196:	3501      	adds	r5, #1
 8004198:	68e3      	ldr	r3, [r4, #12]
 800419a:	9903      	ldr	r1, [sp, #12]
 800419c:	1a5b      	subs	r3, r3, r1
 800419e:	42ab      	cmp	r3, r5
 80041a0:	dcf2      	bgt.n	8004188 <_printf_i+0x210>
 80041a2:	e7eb      	b.n	800417c <_printf_i+0x204>
 80041a4:	2500      	movs	r5, #0
 80041a6:	f104 0619 	add.w	r6, r4, #25
 80041aa:	e7f5      	b.n	8004198 <_printf_i+0x220>
 80041ac:	08008238 	.word	0x08008238
 80041b0:	08008249 	.word	0x08008249

080041b4 <_scanf_float>:
 80041b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041b8:	b087      	sub	sp, #28
 80041ba:	9303      	str	r3, [sp, #12]
 80041bc:	688b      	ldr	r3, [r1, #8]
 80041be:	4691      	mov	r9, r2
 80041c0:	1e5a      	subs	r2, r3, #1
 80041c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80041c6:	bf82      	ittt	hi
 80041c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80041cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80041d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80041d4:	460a      	mov	r2, r1
 80041d6:	f04f 0500 	mov.w	r5, #0
 80041da:	bf88      	it	hi
 80041dc:	608b      	strhi	r3, [r1, #8]
 80041de:	680b      	ldr	r3, [r1, #0]
 80041e0:	4680      	mov	r8, r0
 80041e2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80041e6:	f842 3b1c 	str.w	r3, [r2], #28
 80041ea:	460c      	mov	r4, r1
 80041ec:	bf98      	it	ls
 80041ee:	f04f 0b00 	movls.w	fp, #0
 80041f2:	4616      	mov	r6, r2
 80041f4:	46aa      	mov	sl, r5
 80041f6:	462f      	mov	r7, r5
 80041f8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80041fc:	9201      	str	r2, [sp, #4]
 80041fe:	9502      	str	r5, [sp, #8]
 8004200:	68a2      	ldr	r2, [r4, #8]
 8004202:	b15a      	cbz	r2, 800421c <_scanf_float+0x68>
 8004204:	f8d9 3000 	ldr.w	r3, [r9]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	2b4e      	cmp	r3, #78	@ 0x4e
 800420c:	d862      	bhi.n	80042d4 <_scanf_float+0x120>
 800420e:	2b40      	cmp	r3, #64	@ 0x40
 8004210:	d83a      	bhi.n	8004288 <_scanf_float+0xd4>
 8004212:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004216:	b2c8      	uxtb	r0, r1
 8004218:	280e      	cmp	r0, #14
 800421a:	d938      	bls.n	800428e <_scanf_float+0xda>
 800421c:	b11f      	cbz	r7, 8004226 <_scanf_float+0x72>
 800421e:	6823      	ldr	r3, [r4, #0]
 8004220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004224:	6023      	str	r3, [r4, #0]
 8004226:	f10a 3aff 	add.w	sl, sl, #4294967295
 800422a:	f1ba 0f01 	cmp.w	sl, #1
 800422e:	f200 8114 	bhi.w	800445a <_scanf_float+0x2a6>
 8004232:	9b01      	ldr	r3, [sp, #4]
 8004234:	429e      	cmp	r6, r3
 8004236:	f200 8105 	bhi.w	8004444 <_scanf_float+0x290>
 800423a:	2001      	movs	r0, #1
 800423c:	b007      	add	sp, #28
 800423e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004242:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004246:	2a0d      	cmp	r2, #13
 8004248:	d8e8      	bhi.n	800421c <_scanf_float+0x68>
 800424a:	a101      	add	r1, pc, #4	@ (adr r1, 8004250 <_scanf_float+0x9c>)
 800424c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004250:	08004399 	.word	0x08004399
 8004254:	0800421d 	.word	0x0800421d
 8004258:	0800421d 	.word	0x0800421d
 800425c:	0800421d 	.word	0x0800421d
 8004260:	080043f5 	.word	0x080043f5
 8004264:	080043cf 	.word	0x080043cf
 8004268:	0800421d 	.word	0x0800421d
 800426c:	0800421d 	.word	0x0800421d
 8004270:	080043a7 	.word	0x080043a7
 8004274:	0800421d 	.word	0x0800421d
 8004278:	0800421d 	.word	0x0800421d
 800427c:	0800421d 	.word	0x0800421d
 8004280:	0800421d 	.word	0x0800421d
 8004284:	08004363 	.word	0x08004363
 8004288:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800428c:	e7db      	b.n	8004246 <_scanf_float+0x92>
 800428e:	290e      	cmp	r1, #14
 8004290:	d8c4      	bhi.n	800421c <_scanf_float+0x68>
 8004292:	a001      	add	r0, pc, #4	@ (adr r0, 8004298 <_scanf_float+0xe4>)
 8004294:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004298:	08004353 	.word	0x08004353
 800429c:	0800421d 	.word	0x0800421d
 80042a0:	08004353 	.word	0x08004353
 80042a4:	080043e3 	.word	0x080043e3
 80042a8:	0800421d 	.word	0x0800421d
 80042ac:	080042f5 	.word	0x080042f5
 80042b0:	08004339 	.word	0x08004339
 80042b4:	08004339 	.word	0x08004339
 80042b8:	08004339 	.word	0x08004339
 80042bc:	08004339 	.word	0x08004339
 80042c0:	08004339 	.word	0x08004339
 80042c4:	08004339 	.word	0x08004339
 80042c8:	08004339 	.word	0x08004339
 80042cc:	08004339 	.word	0x08004339
 80042d0:	08004339 	.word	0x08004339
 80042d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80042d6:	d809      	bhi.n	80042ec <_scanf_float+0x138>
 80042d8:	2b60      	cmp	r3, #96	@ 0x60
 80042da:	d8b2      	bhi.n	8004242 <_scanf_float+0x8e>
 80042dc:	2b54      	cmp	r3, #84	@ 0x54
 80042de:	d07b      	beq.n	80043d8 <_scanf_float+0x224>
 80042e0:	2b59      	cmp	r3, #89	@ 0x59
 80042e2:	d19b      	bne.n	800421c <_scanf_float+0x68>
 80042e4:	2d07      	cmp	r5, #7
 80042e6:	d199      	bne.n	800421c <_scanf_float+0x68>
 80042e8:	2508      	movs	r5, #8
 80042ea:	e02f      	b.n	800434c <_scanf_float+0x198>
 80042ec:	2b74      	cmp	r3, #116	@ 0x74
 80042ee:	d073      	beq.n	80043d8 <_scanf_float+0x224>
 80042f0:	2b79      	cmp	r3, #121	@ 0x79
 80042f2:	e7f6      	b.n	80042e2 <_scanf_float+0x12e>
 80042f4:	6821      	ldr	r1, [r4, #0]
 80042f6:	05c8      	lsls	r0, r1, #23
 80042f8:	d51e      	bpl.n	8004338 <_scanf_float+0x184>
 80042fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80042fe:	6021      	str	r1, [r4, #0]
 8004300:	3701      	adds	r7, #1
 8004302:	f1bb 0f00 	cmp.w	fp, #0
 8004306:	d003      	beq.n	8004310 <_scanf_float+0x15c>
 8004308:	3201      	adds	r2, #1
 800430a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800430e:	60a2      	str	r2, [r4, #8]
 8004310:	68a3      	ldr	r3, [r4, #8]
 8004312:	3b01      	subs	r3, #1
 8004314:	60a3      	str	r3, [r4, #8]
 8004316:	6923      	ldr	r3, [r4, #16]
 8004318:	3301      	adds	r3, #1
 800431a:	6123      	str	r3, [r4, #16]
 800431c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004320:	3b01      	subs	r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	f8c9 3004 	str.w	r3, [r9, #4]
 8004328:	f340 8083 	ble.w	8004432 <_scanf_float+0x27e>
 800432c:	f8d9 3000 	ldr.w	r3, [r9]
 8004330:	3301      	adds	r3, #1
 8004332:	f8c9 3000 	str.w	r3, [r9]
 8004336:	e763      	b.n	8004200 <_scanf_float+0x4c>
 8004338:	eb1a 0105 	adds.w	r1, sl, r5
 800433c:	f47f af6e 	bne.w	800421c <_scanf_float+0x68>
 8004340:	460d      	mov	r5, r1
 8004342:	468a      	mov	sl, r1
 8004344:	6822      	ldr	r2, [r4, #0]
 8004346:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800434a:	6022      	str	r2, [r4, #0]
 800434c:	f806 3b01 	strb.w	r3, [r6], #1
 8004350:	e7de      	b.n	8004310 <_scanf_float+0x15c>
 8004352:	6822      	ldr	r2, [r4, #0]
 8004354:	0610      	lsls	r0, r2, #24
 8004356:	f57f af61 	bpl.w	800421c <_scanf_float+0x68>
 800435a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800435e:	6022      	str	r2, [r4, #0]
 8004360:	e7f4      	b.n	800434c <_scanf_float+0x198>
 8004362:	f1ba 0f00 	cmp.w	sl, #0
 8004366:	d10c      	bne.n	8004382 <_scanf_float+0x1ce>
 8004368:	b977      	cbnz	r7, 8004388 <_scanf_float+0x1d4>
 800436a:	6822      	ldr	r2, [r4, #0]
 800436c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004370:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004374:	d108      	bne.n	8004388 <_scanf_float+0x1d4>
 8004376:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800437a:	f04f 0a01 	mov.w	sl, #1
 800437e:	6022      	str	r2, [r4, #0]
 8004380:	e7e4      	b.n	800434c <_scanf_float+0x198>
 8004382:	f1ba 0f02 	cmp.w	sl, #2
 8004386:	d051      	beq.n	800442c <_scanf_float+0x278>
 8004388:	2d01      	cmp	r5, #1
 800438a:	d002      	beq.n	8004392 <_scanf_float+0x1de>
 800438c:	2d04      	cmp	r5, #4
 800438e:	f47f af45 	bne.w	800421c <_scanf_float+0x68>
 8004392:	3501      	adds	r5, #1
 8004394:	b2ed      	uxtb	r5, r5
 8004396:	e7d9      	b.n	800434c <_scanf_float+0x198>
 8004398:	f1ba 0f01 	cmp.w	sl, #1
 800439c:	f47f af3e 	bne.w	800421c <_scanf_float+0x68>
 80043a0:	f04f 0a02 	mov.w	sl, #2
 80043a4:	e7d2      	b.n	800434c <_scanf_float+0x198>
 80043a6:	b975      	cbnz	r5, 80043c6 <_scanf_float+0x212>
 80043a8:	2f00      	cmp	r7, #0
 80043aa:	f47f af38 	bne.w	800421e <_scanf_float+0x6a>
 80043ae:	6822      	ldr	r2, [r4, #0]
 80043b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80043b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80043b8:	f040 80ff 	bne.w	80045ba <_scanf_float+0x406>
 80043bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80043c0:	2501      	movs	r5, #1
 80043c2:	6022      	str	r2, [r4, #0]
 80043c4:	e7c2      	b.n	800434c <_scanf_float+0x198>
 80043c6:	2d03      	cmp	r5, #3
 80043c8:	d0e3      	beq.n	8004392 <_scanf_float+0x1de>
 80043ca:	2d05      	cmp	r5, #5
 80043cc:	e7df      	b.n	800438e <_scanf_float+0x1da>
 80043ce:	2d02      	cmp	r5, #2
 80043d0:	f47f af24 	bne.w	800421c <_scanf_float+0x68>
 80043d4:	2503      	movs	r5, #3
 80043d6:	e7b9      	b.n	800434c <_scanf_float+0x198>
 80043d8:	2d06      	cmp	r5, #6
 80043da:	f47f af1f 	bne.w	800421c <_scanf_float+0x68>
 80043de:	2507      	movs	r5, #7
 80043e0:	e7b4      	b.n	800434c <_scanf_float+0x198>
 80043e2:	6822      	ldr	r2, [r4, #0]
 80043e4:	0591      	lsls	r1, r2, #22
 80043e6:	f57f af19 	bpl.w	800421c <_scanf_float+0x68>
 80043ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80043ee:	6022      	str	r2, [r4, #0]
 80043f0:	9702      	str	r7, [sp, #8]
 80043f2:	e7ab      	b.n	800434c <_scanf_float+0x198>
 80043f4:	6822      	ldr	r2, [r4, #0]
 80043f6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80043fa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80043fe:	d005      	beq.n	800440c <_scanf_float+0x258>
 8004400:	0550      	lsls	r0, r2, #21
 8004402:	f57f af0b 	bpl.w	800421c <_scanf_float+0x68>
 8004406:	2f00      	cmp	r7, #0
 8004408:	f000 80d7 	beq.w	80045ba <_scanf_float+0x406>
 800440c:	0591      	lsls	r1, r2, #22
 800440e:	bf58      	it	pl
 8004410:	9902      	ldrpl	r1, [sp, #8]
 8004412:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004416:	bf58      	it	pl
 8004418:	1a79      	subpl	r1, r7, r1
 800441a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800441e:	f04f 0700 	mov.w	r7, #0
 8004422:	bf58      	it	pl
 8004424:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004428:	6022      	str	r2, [r4, #0]
 800442a:	e78f      	b.n	800434c <_scanf_float+0x198>
 800442c:	f04f 0a03 	mov.w	sl, #3
 8004430:	e78c      	b.n	800434c <_scanf_float+0x198>
 8004432:	4649      	mov	r1, r9
 8004434:	4640      	mov	r0, r8
 8004436:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800443a:	4798      	blx	r3
 800443c:	2800      	cmp	r0, #0
 800443e:	f43f aedf 	beq.w	8004200 <_scanf_float+0x4c>
 8004442:	e6eb      	b.n	800421c <_scanf_float+0x68>
 8004444:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004448:	464a      	mov	r2, r9
 800444a:	4640      	mov	r0, r8
 800444c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004450:	4798      	blx	r3
 8004452:	6923      	ldr	r3, [r4, #16]
 8004454:	3b01      	subs	r3, #1
 8004456:	6123      	str	r3, [r4, #16]
 8004458:	e6eb      	b.n	8004232 <_scanf_float+0x7e>
 800445a:	1e6b      	subs	r3, r5, #1
 800445c:	2b06      	cmp	r3, #6
 800445e:	d824      	bhi.n	80044aa <_scanf_float+0x2f6>
 8004460:	2d02      	cmp	r5, #2
 8004462:	d836      	bhi.n	80044d2 <_scanf_float+0x31e>
 8004464:	9b01      	ldr	r3, [sp, #4]
 8004466:	429e      	cmp	r6, r3
 8004468:	f67f aee7 	bls.w	800423a <_scanf_float+0x86>
 800446c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004470:	464a      	mov	r2, r9
 8004472:	4640      	mov	r0, r8
 8004474:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004478:	4798      	blx	r3
 800447a:	6923      	ldr	r3, [r4, #16]
 800447c:	3b01      	subs	r3, #1
 800447e:	6123      	str	r3, [r4, #16]
 8004480:	e7f0      	b.n	8004464 <_scanf_float+0x2b0>
 8004482:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004486:	464a      	mov	r2, r9
 8004488:	4640      	mov	r0, r8
 800448a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800448e:	4798      	blx	r3
 8004490:	6923      	ldr	r3, [r4, #16]
 8004492:	3b01      	subs	r3, #1
 8004494:	6123      	str	r3, [r4, #16]
 8004496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800449a:	fa5f fa8a 	uxtb.w	sl, sl
 800449e:	f1ba 0f02 	cmp.w	sl, #2
 80044a2:	d1ee      	bne.n	8004482 <_scanf_float+0x2ce>
 80044a4:	3d03      	subs	r5, #3
 80044a6:	b2ed      	uxtb	r5, r5
 80044a8:	1b76      	subs	r6, r6, r5
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	05da      	lsls	r2, r3, #23
 80044ae:	d530      	bpl.n	8004512 <_scanf_float+0x35e>
 80044b0:	055b      	lsls	r3, r3, #21
 80044b2:	d511      	bpl.n	80044d8 <_scanf_float+0x324>
 80044b4:	9b01      	ldr	r3, [sp, #4]
 80044b6:	429e      	cmp	r6, r3
 80044b8:	f67f aebf 	bls.w	800423a <_scanf_float+0x86>
 80044bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80044c0:	464a      	mov	r2, r9
 80044c2:	4640      	mov	r0, r8
 80044c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80044c8:	4798      	blx	r3
 80044ca:	6923      	ldr	r3, [r4, #16]
 80044cc:	3b01      	subs	r3, #1
 80044ce:	6123      	str	r3, [r4, #16]
 80044d0:	e7f0      	b.n	80044b4 <_scanf_float+0x300>
 80044d2:	46aa      	mov	sl, r5
 80044d4:	46b3      	mov	fp, r6
 80044d6:	e7de      	b.n	8004496 <_scanf_float+0x2e2>
 80044d8:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80044dc:	6923      	ldr	r3, [r4, #16]
 80044de:	2965      	cmp	r1, #101	@ 0x65
 80044e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80044e4:	f106 35ff 	add.w	r5, r6, #4294967295
 80044e8:	6123      	str	r3, [r4, #16]
 80044ea:	d00c      	beq.n	8004506 <_scanf_float+0x352>
 80044ec:	2945      	cmp	r1, #69	@ 0x45
 80044ee:	d00a      	beq.n	8004506 <_scanf_float+0x352>
 80044f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80044f4:	464a      	mov	r2, r9
 80044f6:	4640      	mov	r0, r8
 80044f8:	4798      	blx	r3
 80044fa:	6923      	ldr	r3, [r4, #16]
 80044fc:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004500:	3b01      	subs	r3, #1
 8004502:	1eb5      	subs	r5, r6, #2
 8004504:	6123      	str	r3, [r4, #16]
 8004506:	464a      	mov	r2, r9
 8004508:	4640      	mov	r0, r8
 800450a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800450e:	4798      	blx	r3
 8004510:	462e      	mov	r6, r5
 8004512:	6822      	ldr	r2, [r4, #0]
 8004514:	f012 0210 	ands.w	r2, r2, #16
 8004518:	d001      	beq.n	800451e <_scanf_float+0x36a>
 800451a:	2000      	movs	r0, #0
 800451c:	e68e      	b.n	800423c <_scanf_float+0x88>
 800451e:	7032      	strb	r2, [r6, #0]
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800452a:	d125      	bne.n	8004578 <_scanf_float+0x3c4>
 800452c:	9b02      	ldr	r3, [sp, #8]
 800452e:	429f      	cmp	r7, r3
 8004530:	d00a      	beq.n	8004548 <_scanf_float+0x394>
 8004532:	1bda      	subs	r2, r3, r7
 8004534:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004538:	429e      	cmp	r6, r3
 800453a:	bf28      	it	cs
 800453c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004540:	4630      	mov	r0, r6
 8004542:	491f      	ldr	r1, [pc, #124]	@ (80045c0 <_scanf_float+0x40c>)
 8004544:	f000 f972 	bl	800482c <siprintf>
 8004548:	2200      	movs	r2, #0
 800454a:	4640      	mov	r0, r8
 800454c:	9901      	ldr	r1, [sp, #4]
 800454e:	f002 fcef 	bl	8006f30 <_strtod_r>
 8004552:	9b03      	ldr	r3, [sp, #12]
 8004554:	6825      	ldr	r5, [r4, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f015 0f02 	tst.w	r5, #2
 800455c:	4606      	mov	r6, r0
 800455e:	460f      	mov	r7, r1
 8004560:	f103 0204 	add.w	r2, r3, #4
 8004564:	d015      	beq.n	8004592 <_scanf_float+0x3de>
 8004566:	9903      	ldr	r1, [sp, #12]
 8004568:	600a      	str	r2, [r1, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	e9c3 6700 	strd	r6, r7, [r3]
 8004570:	68e3      	ldr	r3, [r4, #12]
 8004572:	3301      	adds	r3, #1
 8004574:	60e3      	str	r3, [r4, #12]
 8004576:	e7d0      	b.n	800451a <_scanf_float+0x366>
 8004578:	9b04      	ldr	r3, [sp, #16]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0e4      	beq.n	8004548 <_scanf_float+0x394>
 800457e:	9905      	ldr	r1, [sp, #20]
 8004580:	230a      	movs	r3, #10
 8004582:	4640      	mov	r0, r8
 8004584:	3101      	adds	r1, #1
 8004586:	f002 fd53 	bl	8007030 <_strtol_r>
 800458a:	9b04      	ldr	r3, [sp, #16]
 800458c:	9e05      	ldr	r6, [sp, #20]
 800458e:	1ac2      	subs	r2, r0, r3
 8004590:	e7d0      	b.n	8004534 <_scanf_float+0x380>
 8004592:	076d      	lsls	r5, r5, #29
 8004594:	d4e7      	bmi.n	8004566 <_scanf_float+0x3b2>
 8004596:	9d03      	ldr	r5, [sp, #12]
 8004598:	602a      	str	r2, [r5, #0]
 800459a:	681d      	ldr	r5, [r3, #0]
 800459c:	4602      	mov	r2, r0
 800459e:	460b      	mov	r3, r1
 80045a0:	f7fc fa34 	bl	8000a0c <__aeabi_dcmpun>
 80045a4:	b120      	cbz	r0, 80045b0 <_scanf_float+0x3fc>
 80045a6:	4807      	ldr	r0, [pc, #28]	@ (80045c4 <_scanf_float+0x410>)
 80045a8:	f000 fac8 	bl	8004b3c <nanf>
 80045ac:	6028      	str	r0, [r5, #0]
 80045ae:	e7df      	b.n	8004570 <_scanf_float+0x3bc>
 80045b0:	4630      	mov	r0, r6
 80045b2:	4639      	mov	r1, r7
 80045b4:	f7fc fa88 	bl	8000ac8 <__aeabi_d2f>
 80045b8:	e7f8      	b.n	80045ac <_scanf_float+0x3f8>
 80045ba:	2700      	movs	r7, #0
 80045bc:	e633      	b.n	8004226 <_scanf_float+0x72>
 80045be:	bf00      	nop
 80045c0:	0800825a 	.word	0x0800825a
 80045c4:	0800839b 	.word	0x0800839b

080045c8 <std>:
 80045c8:	2300      	movs	r3, #0
 80045ca:	b510      	push	{r4, lr}
 80045cc:	4604      	mov	r4, r0
 80045ce:	e9c0 3300 	strd	r3, r3, [r0]
 80045d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045d6:	6083      	str	r3, [r0, #8]
 80045d8:	8181      	strh	r1, [r0, #12]
 80045da:	6643      	str	r3, [r0, #100]	@ 0x64
 80045dc:	81c2      	strh	r2, [r0, #14]
 80045de:	6183      	str	r3, [r0, #24]
 80045e0:	4619      	mov	r1, r3
 80045e2:	2208      	movs	r2, #8
 80045e4:	305c      	adds	r0, #92	@ 0x5c
 80045e6:	f000 fa1b 	bl	8004a20 <memset>
 80045ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004620 <std+0x58>)
 80045ec:	6224      	str	r4, [r4, #32]
 80045ee:	6263      	str	r3, [r4, #36]	@ 0x24
 80045f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004624 <std+0x5c>)
 80045f2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80045f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004628 <std+0x60>)
 80045f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80045f8:	4b0c      	ldr	r3, [pc, #48]	@ (800462c <std+0x64>)
 80045fa:	6323      	str	r3, [r4, #48]	@ 0x30
 80045fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004630 <std+0x68>)
 80045fe:	429c      	cmp	r4, r3
 8004600:	d006      	beq.n	8004610 <std+0x48>
 8004602:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004606:	4294      	cmp	r4, r2
 8004608:	d002      	beq.n	8004610 <std+0x48>
 800460a:	33d0      	adds	r3, #208	@ 0xd0
 800460c:	429c      	cmp	r4, r3
 800460e:	d105      	bne.n	800461c <std+0x54>
 8004610:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004618:	f000 ba7e 	b.w	8004b18 <__retarget_lock_init_recursive>
 800461c:	bd10      	pop	{r4, pc}
 800461e:	bf00      	nop
 8004620:	08004871 	.word	0x08004871
 8004624:	08004893 	.word	0x08004893
 8004628:	080048cb 	.word	0x080048cb
 800462c:	080048ef 	.word	0x080048ef
 8004630:	20000270 	.word	0x20000270

08004634 <stdio_exit_handler>:
 8004634:	4a02      	ldr	r2, [pc, #8]	@ (8004640 <stdio_exit_handler+0xc>)
 8004636:	4903      	ldr	r1, [pc, #12]	@ (8004644 <stdio_exit_handler+0x10>)
 8004638:	4803      	ldr	r0, [pc, #12]	@ (8004648 <stdio_exit_handler+0x14>)
 800463a:	f000 b869 	b.w	8004710 <_fwalk_sglue>
 800463e:	bf00      	nop
 8004640:	2000000c 	.word	0x2000000c
 8004644:	08007665 	.word	0x08007665
 8004648:	2000001c 	.word	0x2000001c

0800464c <cleanup_stdio>:
 800464c:	6841      	ldr	r1, [r0, #4]
 800464e:	4b0c      	ldr	r3, [pc, #48]	@ (8004680 <cleanup_stdio+0x34>)
 8004650:	b510      	push	{r4, lr}
 8004652:	4299      	cmp	r1, r3
 8004654:	4604      	mov	r4, r0
 8004656:	d001      	beq.n	800465c <cleanup_stdio+0x10>
 8004658:	f003 f804 	bl	8007664 <_fflush_r>
 800465c:	68a1      	ldr	r1, [r4, #8]
 800465e:	4b09      	ldr	r3, [pc, #36]	@ (8004684 <cleanup_stdio+0x38>)
 8004660:	4299      	cmp	r1, r3
 8004662:	d002      	beq.n	800466a <cleanup_stdio+0x1e>
 8004664:	4620      	mov	r0, r4
 8004666:	f002 fffd 	bl	8007664 <_fflush_r>
 800466a:	68e1      	ldr	r1, [r4, #12]
 800466c:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <cleanup_stdio+0x3c>)
 800466e:	4299      	cmp	r1, r3
 8004670:	d004      	beq.n	800467c <cleanup_stdio+0x30>
 8004672:	4620      	mov	r0, r4
 8004674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004678:	f002 bff4 	b.w	8007664 <_fflush_r>
 800467c:	bd10      	pop	{r4, pc}
 800467e:	bf00      	nop
 8004680:	20000270 	.word	0x20000270
 8004684:	200002d8 	.word	0x200002d8
 8004688:	20000340 	.word	0x20000340

0800468c <global_stdio_init.part.0>:
 800468c:	b510      	push	{r4, lr}
 800468e:	4b0b      	ldr	r3, [pc, #44]	@ (80046bc <global_stdio_init.part.0+0x30>)
 8004690:	4c0b      	ldr	r4, [pc, #44]	@ (80046c0 <global_stdio_init.part.0+0x34>)
 8004692:	4a0c      	ldr	r2, [pc, #48]	@ (80046c4 <global_stdio_init.part.0+0x38>)
 8004694:	4620      	mov	r0, r4
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	2104      	movs	r1, #4
 800469a:	2200      	movs	r2, #0
 800469c:	f7ff ff94 	bl	80045c8 <std>
 80046a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80046a4:	2201      	movs	r2, #1
 80046a6:	2109      	movs	r1, #9
 80046a8:	f7ff ff8e 	bl	80045c8 <std>
 80046ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80046b0:	2202      	movs	r2, #2
 80046b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046b6:	2112      	movs	r1, #18
 80046b8:	f7ff bf86 	b.w	80045c8 <std>
 80046bc:	200003a8 	.word	0x200003a8
 80046c0:	20000270 	.word	0x20000270
 80046c4:	08004635 	.word	0x08004635

080046c8 <__sfp_lock_acquire>:
 80046c8:	4801      	ldr	r0, [pc, #4]	@ (80046d0 <__sfp_lock_acquire+0x8>)
 80046ca:	f000 ba26 	b.w	8004b1a <__retarget_lock_acquire_recursive>
 80046ce:	bf00      	nop
 80046d0:	200003b1 	.word	0x200003b1

080046d4 <__sfp_lock_release>:
 80046d4:	4801      	ldr	r0, [pc, #4]	@ (80046dc <__sfp_lock_release+0x8>)
 80046d6:	f000 ba21 	b.w	8004b1c <__retarget_lock_release_recursive>
 80046da:	bf00      	nop
 80046dc:	200003b1 	.word	0x200003b1

080046e0 <__sinit>:
 80046e0:	b510      	push	{r4, lr}
 80046e2:	4604      	mov	r4, r0
 80046e4:	f7ff fff0 	bl	80046c8 <__sfp_lock_acquire>
 80046e8:	6a23      	ldr	r3, [r4, #32]
 80046ea:	b11b      	cbz	r3, 80046f4 <__sinit+0x14>
 80046ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046f0:	f7ff bff0 	b.w	80046d4 <__sfp_lock_release>
 80046f4:	4b04      	ldr	r3, [pc, #16]	@ (8004708 <__sinit+0x28>)
 80046f6:	6223      	str	r3, [r4, #32]
 80046f8:	4b04      	ldr	r3, [pc, #16]	@ (800470c <__sinit+0x2c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1f5      	bne.n	80046ec <__sinit+0xc>
 8004700:	f7ff ffc4 	bl	800468c <global_stdio_init.part.0>
 8004704:	e7f2      	b.n	80046ec <__sinit+0xc>
 8004706:	bf00      	nop
 8004708:	0800464d 	.word	0x0800464d
 800470c:	200003a8 	.word	0x200003a8

08004710 <_fwalk_sglue>:
 8004710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004714:	4607      	mov	r7, r0
 8004716:	4688      	mov	r8, r1
 8004718:	4614      	mov	r4, r2
 800471a:	2600      	movs	r6, #0
 800471c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004720:	f1b9 0901 	subs.w	r9, r9, #1
 8004724:	d505      	bpl.n	8004732 <_fwalk_sglue+0x22>
 8004726:	6824      	ldr	r4, [r4, #0]
 8004728:	2c00      	cmp	r4, #0
 800472a:	d1f7      	bne.n	800471c <_fwalk_sglue+0xc>
 800472c:	4630      	mov	r0, r6
 800472e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004732:	89ab      	ldrh	r3, [r5, #12]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d907      	bls.n	8004748 <_fwalk_sglue+0x38>
 8004738:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800473c:	3301      	adds	r3, #1
 800473e:	d003      	beq.n	8004748 <_fwalk_sglue+0x38>
 8004740:	4629      	mov	r1, r5
 8004742:	4638      	mov	r0, r7
 8004744:	47c0      	blx	r8
 8004746:	4306      	orrs	r6, r0
 8004748:	3568      	adds	r5, #104	@ 0x68
 800474a:	e7e9      	b.n	8004720 <_fwalk_sglue+0x10>

0800474c <iprintf>:
 800474c:	b40f      	push	{r0, r1, r2, r3}
 800474e:	b507      	push	{r0, r1, r2, lr}
 8004750:	4906      	ldr	r1, [pc, #24]	@ (800476c <iprintf+0x20>)
 8004752:	ab04      	add	r3, sp, #16
 8004754:	6808      	ldr	r0, [r1, #0]
 8004756:	f853 2b04 	ldr.w	r2, [r3], #4
 800475a:	6881      	ldr	r1, [r0, #8]
 800475c:	9301      	str	r3, [sp, #4]
 800475e:	f002 fde9 	bl	8007334 <_vfiprintf_r>
 8004762:	b003      	add	sp, #12
 8004764:	f85d eb04 	ldr.w	lr, [sp], #4
 8004768:	b004      	add	sp, #16
 800476a:	4770      	bx	lr
 800476c:	20000018 	.word	0x20000018

08004770 <_puts_r>:
 8004770:	6a03      	ldr	r3, [r0, #32]
 8004772:	b570      	push	{r4, r5, r6, lr}
 8004774:	4605      	mov	r5, r0
 8004776:	460e      	mov	r6, r1
 8004778:	6884      	ldr	r4, [r0, #8]
 800477a:	b90b      	cbnz	r3, 8004780 <_puts_r+0x10>
 800477c:	f7ff ffb0 	bl	80046e0 <__sinit>
 8004780:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004782:	07db      	lsls	r3, r3, #31
 8004784:	d405      	bmi.n	8004792 <_puts_r+0x22>
 8004786:	89a3      	ldrh	r3, [r4, #12]
 8004788:	0598      	lsls	r0, r3, #22
 800478a:	d402      	bmi.n	8004792 <_puts_r+0x22>
 800478c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800478e:	f000 f9c4 	bl	8004b1a <__retarget_lock_acquire_recursive>
 8004792:	89a3      	ldrh	r3, [r4, #12]
 8004794:	0719      	lsls	r1, r3, #28
 8004796:	d502      	bpl.n	800479e <_puts_r+0x2e>
 8004798:	6923      	ldr	r3, [r4, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d135      	bne.n	800480a <_puts_r+0x9a>
 800479e:	4621      	mov	r1, r4
 80047a0:	4628      	mov	r0, r5
 80047a2:	f000 f8e7 	bl	8004974 <__swsetup_r>
 80047a6:	b380      	cbz	r0, 800480a <_puts_r+0x9a>
 80047a8:	f04f 35ff 	mov.w	r5, #4294967295
 80047ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ae:	07da      	lsls	r2, r3, #31
 80047b0:	d405      	bmi.n	80047be <_puts_r+0x4e>
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	059b      	lsls	r3, r3, #22
 80047b6:	d402      	bmi.n	80047be <_puts_r+0x4e>
 80047b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047ba:	f000 f9af 	bl	8004b1c <__retarget_lock_release_recursive>
 80047be:	4628      	mov	r0, r5
 80047c0:	bd70      	pop	{r4, r5, r6, pc}
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	da04      	bge.n	80047d0 <_puts_r+0x60>
 80047c6:	69a2      	ldr	r2, [r4, #24]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	dc17      	bgt.n	80047fc <_puts_r+0x8c>
 80047cc:	290a      	cmp	r1, #10
 80047ce:	d015      	beq.n	80047fc <_puts_r+0x8c>
 80047d0:	6823      	ldr	r3, [r4, #0]
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	6022      	str	r2, [r4, #0]
 80047d6:	7019      	strb	r1, [r3, #0]
 80047d8:	68a3      	ldr	r3, [r4, #8]
 80047da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80047de:	3b01      	subs	r3, #1
 80047e0:	60a3      	str	r3, [r4, #8]
 80047e2:	2900      	cmp	r1, #0
 80047e4:	d1ed      	bne.n	80047c2 <_puts_r+0x52>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	da11      	bge.n	800480e <_puts_r+0x9e>
 80047ea:	4622      	mov	r2, r4
 80047ec:	210a      	movs	r1, #10
 80047ee:	4628      	mov	r0, r5
 80047f0:	f000 f881 	bl	80048f6 <__swbuf_r>
 80047f4:	3001      	adds	r0, #1
 80047f6:	d0d7      	beq.n	80047a8 <_puts_r+0x38>
 80047f8:	250a      	movs	r5, #10
 80047fa:	e7d7      	b.n	80047ac <_puts_r+0x3c>
 80047fc:	4622      	mov	r2, r4
 80047fe:	4628      	mov	r0, r5
 8004800:	f000 f879 	bl	80048f6 <__swbuf_r>
 8004804:	3001      	adds	r0, #1
 8004806:	d1e7      	bne.n	80047d8 <_puts_r+0x68>
 8004808:	e7ce      	b.n	80047a8 <_puts_r+0x38>
 800480a:	3e01      	subs	r6, #1
 800480c:	e7e4      	b.n	80047d8 <_puts_r+0x68>
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	6022      	str	r2, [r4, #0]
 8004814:	220a      	movs	r2, #10
 8004816:	701a      	strb	r2, [r3, #0]
 8004818:	e7ee      	b.n	80047f8 <_puts_r+0x88>
	...

0800481c <puts>:
 800481c:	4b02      	ldr	r3, [pc, #8]	@ (8004828 <puts+0xc>)
 800481e:	4601      	mov	r1, r0
 8004820:	6818      	ldr	r0, [r3, #0]
 8004822:	f7ff bfa5 	b.w	8004770 <_puts_r>
 8004826:	bf00      	nop
 8004828:	20000018 	.word	0x20000018

0800482c <siprintf>:
 800482c:	b40e      	push	{r1, r2, r3}
 800482e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004832:	b510      	push	{r4, lr}
 8004834:	2400      	movs	r4, #0
 8004836:	b09d      	sub	sp, #116	@ 0x74
 8004838:	ab1f      	add	r3, sp, #124	@ 0x7c
 800483a:	9002      	str	r0, [sp, #8]
 800483c:	9006      	str	r0, [sp, #24]
 800483e:	9107      	str	r1, [sp, #28]
 8004840:	9104      	str	r1, [sp, #16]
 8004842:	4809      	ldr	r0, [pc, #36]	@ (8004868 <siprintf+0x3c>)
 8004844:	4909      	ldr	r1, [pc, #36]	@ (800486c <siprintf+0x40>)
 8004846:	f853 2b04 	ldr.w	r2, [r3], #4
 800484a:	9105      	str	r1, [sp, #20]
 800484c:	6800      	ldr	r0, [r0, #0]
 800484e:	a902      	add	r1, sp, #8
 8004850:	9301      	str	r3, [sp, #4]
 8004852:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004854:	f002 fc4a 	bl	80070ec <_svfiprintf_r>
 8004858:	9b02      	ldr	r3, [sp, #8]
 800485a:	701c      	strb	r4, [r3, #0]
 800485c:	b01d      	add	sp, #116	@ 0x74
 800485e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004862:	b003      	add	sp, #12
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	20000018 	.word	0x20000018
 800486c:	ffff0208 	.word	0xffff0208

08004870 <__sread>:
 8004870:	b510      	push	{r4, lr}
 8004872:	460c      	mov	r4, r1
 8004874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004878:	f000 f900 	bl	8004a7c <_read_r>
 800487c:	2800      	cmp	r0, #0
 800487e:	bfab      	itete	ge
 8004880:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004882:	89a3      	ldrhlt	r3, [r4, #12]
 8004884:	181b      	addge	r3, r3, r0
 8004886:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800488a:	bfac      	ite	ge
 800488c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800488e:	81a3      	strhlt	r3, [r4, #12]
 8004890:	bd10      	pop	{r4, pc}

08004892 <__swrite>:
 8004892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004896:	461f      	mov	r7, r3
 8004898:	898b      	ldrh	r3, [r1, #12]
 800489a:	4605      	mov	r5, r0
 800489c:	05db      	lsls	r3, r3, #23
 800489e:	460c      	mov	r4, r1
 80048a0:	4616      	mov	r6, r2
 80048a2:	d505      	bpl.n	80048b0 <__swrite+0x1e>
 80048a4:	2302      	movs	r3, #2
 80048a6:	2200      	movs	r2, #0
 80048a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ac:	f000 f8d4 	bl	8004a58 <_lseek_r>
 80048b0:	89a3      	ldrh	r3, [r4, #12]
 80048b2:	4632      	mov	r2, r6
 80048b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048b8:	81a3      	strh	r3, [r4, #12]
 80048ba:	4628      	mov	r0, r5
 80048bc:	463b      	mov	r3, r7
 80048be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048c6:	f000 b8eb 	b.w	8004aa0 <_write_r>

080048ca <__sseek>:
 80048ca:	b510      	push	{r4, lr}
 80048cc:	460c      	mov	r4, r1
 80048ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048d2:	f000 f8c1 	bl	8004a58 <_lseek_r>
 80048d6:	1c43      	adds	r3, r0, #1
 80048d8:	89a3      	ldrh	r3, [r4, #12]
 80048da:	bf15      	itete	ne
 80048dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048e6:	81a3      	strheq	r3, [r4, #12]
 80048e8:	bf18      	it	ne
 80048ea:	81a3      	strhne	r3, [r4, #12]
 80048ec:	bd10      	pop	{r4, pc}

080048ee <__sclose>:
 80048ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f2:	f000 b8a1 	b.w	8004a38 <_close_r>

080048f6 <__swbuf_r>:
 80048f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f8:	460e      	mov	r6, r1
 80048fa:	4614      	mov	r4, r2
 80048fc:	4605      	mov	r5, r0
 80048fe:	b118      	cbz	r0, 8004908 <__swbuf_r+0x12>
 8004900:	6a03      	ldr	r3, [r0, #32]
 8004902:	b90b      	cbnz	r3, 8004908 <__swbuf_r+0x12>
 8004904:	f7ff feec 	bl	80046e0 <__sinit>
 8004908:	69a3      	ldr	r3, [r4, #24]
 800490a:	60a3      	str	r3, [r4, #8]
 800490c:	89a3      	ldrh	r3, [r4, #12]
 800490e:	071a      	lsls	r2, r3, #28
 8004910:	d501      	bpl.n	8004916 <__swbuf_r+0x20>
 8004912:	6923      	ldr	r3, [r4, #16]
 8004914:	b943      	cbnz	r3, 8004928 <__swbuf_r+0x32>
 8004916:	4621      	mov	r1, r4
 8004918:	4628      	mov	r0, r5
 800491a:	f000 f82b 	bl	8004974 <__swsetup_r>
 800491e:	b118      	cbz	r0, 8004928 <__swbuf_r+0x32>
 8004920:	f04f 37ff 	mov.w	r7, #4294967295
 8004924:	4638      	mov	r0, r7
 8004926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	6922      	ldr	r2, [r4, #16]
 800492c:	b2f6      	uxtb	r6, r6
 800492e:	1a98      	subs	r0, r3, r2
 8004930:	6963      	ldr	r3, [r4, #20]
 8004932:	4637      	mov	r7, r6
 8004934:	4283      	cmp	r3, r0
 8004936:	dc05      	bgt.n	8004944 <__swbuf_r+0x4e>
 8004938:	4621      	mov	r1, r4
 800493a:	4628      	mov	r0, r5
 800493c:	f002 fe92 	bl	8007664 <_fflush_r>
 8004940:	2800      	cmp	r0, #0
 8004942:	d1ed      	bne.n	8004920 <__swbuf_r+0x2a>
 8004944:	68a3      	ldr	r3, [r4, #8]
 8004946:	3b01      	subs	r3, #1
 8004948:	60a3      	str	r3, [r4, #8]
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	6022      	str	r2, [r4, #0]
 8004950:	701e      	strb	r6, [r3, #0]
 8004952:	6962      	ldr	r2, [r4, #20]
 8004954:	1c43      	adds	r3, r0, #1
 8004956:	429a      	cmp	r2, r3
 8004958:	d004      	beq.n	8004964 <__swbuf_r+0x6e>
 800495a:	89a3      	ldrh	r3, [r4, #12]
 800495c:	07db      	lsls	r3, r3, #31
 800495e:	d5e1      	bpl.n	8004924 <__swbuf_r+0x2e>
 8004960:	2e0a      	cmp	r6, #10
 8004962:	d1df      	bne.n	8004924 <__swbuf_r+0x2e>
 8004964:	4621      	mov	r1, r4
 8004966:	4628      	mov	r0, r5
 8004968:	f002 fe7c 	bl	8007664 <_fflush_r>
 800496c:	2800      	cmp	r0, #0
 800496e:	d0d9      	beq.n	8004924 <__swbuf_r+0x2e>
 8004970:	e7d6      	b.n	8004920 <__swbuf_r+0x2a>
	...

08004974 <__swsetup_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4b29      	ldr	r3, [pc, #164]	@ (8004a1c <__swsetup_r+0xa8>)
 8004978:	4605      	mov	r5, r0
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	460c      	mov	r4, r1
 800497e:	b118      	cbz	r0, 8004988 <__swsetup_r+0x14>
 8004980:	6a03      	ldr	r3, [r0, #32]
 8004982:	b90b      	cbnz	r3, 8004988 <__swsetup_r+0x14>
 8004984:	f7ff feac 	bl	80046e0 <__sinit>
 8004988:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800498c:	0719      	lsls	r1, r3, #28
 800498e:	d422      	bmi.n	80049d6 <__swsetup_r+0x62>
 8004990:	06da      	lsls	r2, r3, #27
 8004992:	d407      	bmi.n	80049a4 <__swsetup_r+0x30>
 8004994:	2209      	movs	r2, #9
 8004996:	602a      	str	r2, [r5, #0]
 8004998:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800499c:	f04f 30ff 	mov.w	r0, #4294967295
 80049a0:	81a3      	strh	r3, [r4, #12]
 80049a2:	e033      	b.n	8004a0c <__swsetup_r+0x98>
 80049a4:	0758      	lsls	r0, r3, #29
 80049a6:	d512      	bpl.n	80049ce <__swsetup_r+0x5a>
 80049a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049aa:	b141      	cbz	r1, 80049be <__swsetup_r+0x4a>
 80049ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049b0:	4299      	cmp	r1, r3
 80049b2:	d002      	beq.n	80049ba <__swsetup_r+0x46>
 80049b4:	4628      	mov	r0, r5
 80049b6:	f000 ff23 	bl	8005800 <_free_r>
 80049ba:	2300      	movs	r3, #0
 80049bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80049be:	89a3      	ldrh	r3, [r4, #12]
 80049c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80049c4:	81a3      	strh	r3, [r4, #12]
 80049c6:	2300      	movs	r3, #0
 80049c8:	6063      	str	r3, [r4, #4]
 80049ca:	6923      	ldr	r3, [r4, #16]
 80049cc:	6023      	str	r3, [r4, #0]
 80049ce:	89a3      	ldrh	r3, [r4, #12]
 80049d0:	f043 0308 	orr.w	r3, r3, #8
 80049d4:	81a3      	strh	r3, [r4, #12]
 80049d6:	6923      	ldr	r3, [r4, #16]
 80049d8:	b94b      	cbnz	r3, 80049ee <__swsetup_r+0x7a>
 80049da:	89a3      	ldrh	r3, [r4, #12]
 80049dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049e4:	d003      	beq.n	80049ee <__swsetup_r+0x7a>
 80049e6:	4621      	mov	r1, r4
 80049e8:	4628      	mov	r0, r5
 80049ea:	f002 fe88 	bl	80076fe <__smakebuf_r>
 80049ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049f2:	f013 0201 	ands.w	r2, r3, #1
 80049f6:	d00a      	beq.n	8004a0e <__swsetup_r+0x9a>
 80049f8:	2200      	movs	r2, #0
 80049fa:	60a2      	str	r2, [r4, #8]
 80049fc:	6962      	ldr	r2, [r4, #20]
 80049fe:	4252      	negs	r2, r2
 8004a00:	61a2      	str	r2, [r4, #24]
 8004a02:	6922      	ldr	r2, [r4, #16]
 8004a04:	b942      	cbnz	r2, 8004a18 <__swsetup_r+0xa4>
 8004a06:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004a0a:	d1c5      	bne.n	8004998 <__swsetup_r+0x24>
 8004a0c:	bd38      	pop	{r3, r4, r5, pc}
 8004a0e:	0799      	lsls	r1, r3, #30
 8004a10:	bf58      	it	pl
 8004a12:	6962      	ldrpl	r2, [r4, #20]
 8004a14:	60a2      	str	r2, [r4, #8]
 8004a16:	e7f4      	b.n	8004a02 <__swsetup_r+0x8e>
 8004a18:	2000      	movs	r0, #0
 8004a1a:	e7f7      	b.n	8004a0c <__swsetup_r+0x98>
 8004a1c:	20000018 	.word	0x20000018

08004a20 <memset>:
 8004a20:	4603      	mov	r3, r0
 8004a22:	4402      	add	r2, r0
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d100      	bne.n	8004a2a <memset+0xa>
 8004a28:	4770      	bx	lr
 8004a2a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a2e:	e7f9      	b.n	8004a24 <memset+0x4>

08004a30 <_localeconv_r>:
 8004a30:	4800      	ldr	r0, [pc, #0]	@ (8004a34 <_localeconv_r+0x4>)
 8004a32:	4770      	bx	lr
 8004a34:	20000158 	.word	0x20000158

08004a38 <_close_r>:
 8004a38:	b538      	push	{r3, r4, r5, lr}
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	4d05      	ldr	r5, [pc, #20]	@ (8004a54 <_close_r+0x1c>)
 8004a3e:	4604      	mov	r4, r0
 8004a40:	4608      	mov	r0, r1
 8004a42:	602b      	str	r3, [r5, #0]
 8004a44:	f7fc fed1 	bl	80017ea <_close>
 8004a48:	1c43      	adds	r3, r0, #1
 8004a4a:	d102      	bne.n	8004a52 <_close_r+0x1a>
 8004a4c:	682b      	ldr	r3, [r5, #0]
 8004a4e:	b103      	cbz	r3, 8004a52 <_close_r+0x1a>
 8004a50:	6023      	str	r3, [r4, #0]
 8004a52:	bd38      	pop	{r3, r4, r5, pc}
 8004a54:	200003ac 	.word	0x200003ac

08004a58 <_lseek_r>:
 8004a58:	b538      	push	{r3, r4, r5, lr}
 8004a5a:	4604      	mov	r4, r0
 8004a5c:	4608      	mov	r0, r1
 8004a5e:	4611      	mov	r1, r2
 8004a60:	2200      	movs	r2, #0
 8004a62:	4d05      	ldr	r5, [pc, #20]	@ (8004a78 <_lseek_r+0x20>)
 8004a64:	602a      	str	r2, [r5, #0]
 8004a66:	461a      	mov	r2, r3
 8004a68:	f7fc fee3 	bl	8001832 <_lseek>
 8004a6c:	1c43      	adds	r3, r0, #1
 8004a6e:	d102      	bne.n	8004a76 <_lseek_r+0x1e>
 8004a70:	682b      	ldr	r3, [r5, #0]
 8004a72:	b103      	cbz	r3, 8004a76 <_lseek_r+0x1e>
 8004a74:	6023      	str	r3, [r4, #0]
 8004a76:	bd38      	pop	{r3, r4, r5, pc}
 8004a78:	200003ac 	.word	0x200003ac

08004a7c <_read_r>:
 8004a7c:	b538      	push	{r3, r4, r5, lr}
 8004a7e:	4604      	mov	r4, r0
 8004a80:	4608      	mov	r0, r1
 8004a82:	4611      	mov	r1, r2
 8004a84:	2200      	movs	r2, #0
 8004a86:	4d05      	ldr	r5, [pc, #20]	@ (8004a9c <_read_r+0x20>)
 8004a88:	602a      	str	r2, [r5, #0]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f7fc fe74 	bl	8001778 <_read>
 8004a90:	1c43      	adds	r3, r0, #1
 8004a92:	d102      	bne.n	8004a9a <_read_r+0x1e>
 8004a94:	682b      	ldr	r3, [r5, #0]
 8004a96:	b103      	cbz	r3, 8004a9a <_read_r+0x1e>
 8004a98:	6023      	str	r3, [r4, #0]
 8004a9a:	bd38      	pop	{r3, r4, r5, pc}
 8004a9c:	200003ac 	.word	0x200003ac

08004aa0 <_write_r>:
 8004aa0:	b538      	push	{r3, r4, r5, lr}
 8004aa2:	4604      	mov	r4, r0
 8004aa4:	4608      	mov	r0, r1
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	4d05      	ldr	r5, [pc, #20]	@ (8004ac0 <_write_r+0x20>)
 8004aac:	602a      	str	r2, [r5, #0]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f7fc fe7f 	bl	80017b2 <_write>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d102      	bne.n	8004abe <_write_r+0x1e>
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	b103      	cbz	r3, 8004abe <_write_r+0x1e>
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	bd38      	pop	{r3, r4, r5, pc}
 8004ac0:	200003ac 	.word	0x200003ac

08004ac4 <__errno>:
 8004ac4:	4b01      	ldr	r3, [pc, #4]	@ (8004acc <__errno+0x8>)
 8004ac6:	6818      	ldr	r0, [r3, #0]
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	20000018 	.word	0x20000018

08004ad0 <__libc_init_array>:
 8004ad0:	b570      	push	{r4, r5, r6, lr}
 8004ad2:	2600      	movs	r6, #0
 8004ad4:	4d0c      	ldr	r5, [pc, #48]	@ (8004b08 <__libc_init_array+0x38>)
 8004ad6:	4c0d      	ldr	r4, [pc, #52]	@ (8004b0c <__libc_init_array+0x3c>)
 8004ad8:	1b64      	subs	r4, r4, r5
 8004ada:	10a4      	asrs	r4, r4, #2
 8004adc:	42a6      	cmp	r6, r4
 8004ade:	d109      	bne.n	8004af4 <__libc_init_array+0x24>
 8004ae0:	f003 fada 	bl	8008098 <_init>
 8004ae4:	2600      	movs	r6, #0
 8004ae6:	4d0a      	ldr	r5, [pc, #40]	@ (8004b10 <__libc_init_array+0x40>)
 8004ae8:	4c0a      	ldr	r4, [pc, #40]	@ (8004b14 <__libc_init_array+0x44>)
 8004aea:	1b64      	subs	r4, r4, r5
 8004aec:	10a4      	asrs	r4, r4, #2
 8004aee:	42a6      	cmp	r6, r4
 8004af0:	d105      	bne.n	8004afe <__libc_init_array+0x2e>
 8004af2:	bd70      	pop	{r4, r5, r6, pc}
 8004af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004af8:	4798      	blx	r3
 8004afa:	3601      	adds	r6, #1
 8004afc:	e7ee      	b.n	8004adc <__libc_init_array+0xc>
 8004afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b02:	4798      	blx	r3
 8004b04:	3601      	adds	r6, #1
 8004b06:	e7f2      	b.n	8004aee <__libc_init_array+0x1e>
 8004b08:	08008654 	.word	0x08008654
 8004b0c:	08008654 	.word	0x08008654
 8004b10:	08008654 	.word	0x08008654
 8004b14:	08008658 	.word	0x08008658

08004b18 <__retarget_lock_init_recursive>:
 8004b18:	4770      	bx	lr

08004b1a <__retarget_lock_acquire_recursive>:
 8004b1a:	4770      	bx	lr

08004b1c <__retarget_lock_release_recursive>:
 8004b1c:	4770      	bx	lr

08004b1e <memchr>:
 8004b1e:	4603      	mov	r3, r0
 8004b20:	b510      	push	{r4, lr}
 8004b22:	b2c9      	uxtb	r1, r1
 8004b24:	4402      	add	r2, r0
 8004b26:	4293      	cmp	r3, r2
 8004b28:	4618      	mov	r0, r3
 8004b2a:	d101      	bne.n	8004b30 <memchr+0x12>
 8004b2c:	2000      	movs	r0, #0
 8004b2e:	e003      	b.n	8004b38 <memchr+0x1a>
 8004b30:	7804      	ldrb	r4, [r0, #0]
 8004b32:	3301      	adds	r3, #1
 8004b34:	428c      	cmp	r4, r1
 8004b36:	d1f6      	bne.n	8004b26 <memchr+0x8>
 8004b38:	bd10      	pop	{r4, pc}
	...

08004b3c <nanf>:
 8004b3c:	4800      	ldr	r0, [pc, #0]	@ (8004b40 <nanf+0x4>)
 8004b3e:	4770      	bx	lr
 8004b40:	7fc00000 	.word	0x7fc00000

08004b44 <quorem>:
 8004b44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b48:	6903      	ldr	r3, [r0, #16]
 8004b4a:	690c      	ldr	r4, [r1, #16]
 8004b4c:	4607      	mov	r7, r0
 8004b4e:	42a3      	cmp	r3, r4
 8004b50:	db7e      	blt.n	8004c50 <quorem+0x10c>
 8004b52:	3c01      	subs	r4, #1
 8004b54:	00a3      	lsls	r3, r4, #2
 8004b56:	f100 0514 	add.w	r5, r0, #20
 8004b5a:	f101 0814 	add.w	r8, r1, #20
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	429a      	cmp	r2, r3
 8004b72:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b76:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b7a:	d32e      	bcc.n	8004bda <quorem+0x96>
 8004b7c:	f04f 0a00 	mov.w	sl, #0
 8004b80:	46c4      	mov	ip, r8
 8004b82:	46ae      	mov	lr, r5
 8004b84:	46d3      	mov	fp, sl
 8004b86:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004b8a:	b298      	uxth	r0, r3
 8004b8c:	fb06 a000 	mla	r0, r6, r0, sl
 8004b90:	0c1b      	lsrs	r3, r3, #16
 8004b92:	0c02      	lsrs	r2, r0, #16
 8004b94:	fb06 2303 	mla	r3, r6, r3, r2
 8004b98:	f8de 2000 	ldr.w	r2, [lr]
 8004b9c:	b280      	uxth	r0, r0
 8004b9e:	b292      	uxth	r2, r2
 8004ba0:	1a12      	subs	r2, r2, r0
 8004ba2:	445a      	add	r2, fp
 8004ba4:	f8de 0000 	ldr.w	r0, [lr]
 8004ba8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004bb2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004bb6:	b292      	uxth	r2, r2
 8004bb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004bbc:	45e1      	cmp	r9, ip
 8004bbe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004bc2:	f84e 2b04 	str.w	r2, [lr], #4
 8004bc6:	d2de      	bcs.n	8004b86 <quorem+0x42>
 8004bc8:	9b00      	ldr	r3, [sp, #0]
 8004bca:	58eb      	ldr	r3, [r5, r3]
 8004bcc:	b92b      	cbnz	r3, 8004bda <quorem+0x96>
 8004bce:	9b01      	ldr	r3, [sp, #4]
 8004bd0:	3b04      	subs	r3, #4
 8004bd2:	429d      	cmp	r5, r3
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	d32f      	bcc.n	8004c38 <quorem+0xf4>
 8004bd8:	613c      	str	r4, [r7, #16]
 8004bda:	4638      	mov	r0, r7
 8004bdc:	f001 f9ca 	bl	8005f74 <__mcmp>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	db25      	blt.n	8004c30 <quorem+0xec>
 8004be4:	4629      	mov	r1, r5
 8004be6:	2000      	movs	r0, #0
 8004be8:	f858 2b04 	ldr.w	r2, [r8], #4
 8004bec:	f8d1 c000 	ldr.w	ip, [r1]
 8004bf0:	fa1f fe82 	uxth.w	lr, r2
 8004bf4:	fa1f f38c 	uxth.w	r3, ip
 8004bf8:	eba3 030e 	sub.w	r3, r3, lr
 8004bfc:	4403      	add	r3, r0
 8004bfe:	0c12      	lsrs	r2, r2, #16
 8004c00:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004c04:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c0e:	45c1      	cmp	r9, r8
 8004c10:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004c14:	f841 3b04 	str.w	r3, [r1], #4
 8004c18:	d2e6      	bcs.n	8004be8 <quorem+0xa4>
 8004c1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c22:	b922      	cbnz	r2, 8004c2e <quorem+0xea>
 8004c24:	3b04      	subs	r3, #4
 8004c26:	429d      	cmp	r5, r3
 8004c28:	461a      	mov	r2, r3
 8004c2a:	d30b      	bcc.n	8004c44 <quorem+0x100>
 8004c2c:	613c      	str	r4, [r7, #16]
 8004c2e:	3601      	adds	r6, #1
 8004c30:	4630      	mov	r0, r6
 8004c32:	b003      	add	sp, #12
 8004c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	3b04      	subs	r3, #4
 8004c3c:	2a00      	cmp	r2, #0
 8004c3e:	d1cb      	bne.n	8004bd8 <quorem+0x94>
 8004c40:	3c01      	subs	r4, #1
 8004c42:	e7c6      	b.n	8004bd2 <quorem+0x8e>
 8004c44:	6812      	ldr	r2, [r2, #0]
 8004c46:	3b04      	subs	r3, #4
 8004c48:	2a00      	cmp	r2, #0
 8004c4a:	d1ef      	bne.n	8004c2c <quorem+0xe8>
 8004c4c:	3c01      	subs	r4, #1
 8004c4e:	e7ea      	b.n	8004c26 <quorem+0xe2>
 8004c50:	2000      	movs	r0, #0
 8004c52:	e7ee      	b.n	8004c32 <quorem+0xee>
 8004c54:	0000      	movs	r0, r0
	...

08004c58 <_dtoa_r>:
 8004c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c5c:	4614      	mov	r4, r2
 8004c5e:	461d      	mov	r5, r3
 8004c60:	69c7      	ldr	r7, [r0, #28]
 8004c62:	b097      	sub	sp, #92	@ 0x5c
 8004c64:	4681      	mov	r9, r0
 8004c66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004c6a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004c6c:	b97f      	cbnz	r7, 8004c8e <_dtoa_r+0x36>
 8004c6e:	2010      	movs	r0, #16
 8004c70:	f000 fe0e 	bl	8005890 <malloc>
 8004c74:	4602      	mov	r2, r0
 8004c76:	f8c9 001c 	str.w	r0, [r9, #28]
 8004c7a:	b920      	cbnz	r0, 8004c86 <_dtoa_r+0x2e>
 8004c7c:	21ef      	movs	r1, #239	@ 0xef
 8004c7e:	4bac      	ldr	r3, [pc, #688]	@ (8004f30 <_dtoa_r+0x2d8>)
 8004c80:	48ac      	ldr	r0, [pc, #688]	@ (8004f34 <_dtoa_r+0x2dc>)
 8004c82:	f002 fdeb 	bl	800785c <__assert_func>
 8004c86:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004c8a:	6007      	str	r7, [r0, #0]
 8004c8c:	60c7      	str	r7, [r0, #12]
 8004c8e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004c92:	6819      	ldr	r1, [r3, #0]
 8004c94:	b159      	cbz	r1, 8004cae <_dtoa_r+0x56>
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	2301      	movs	r3, #1
 8004c9a:	4093      	lsls	r3, r2
 8004c9c:	604a      	str	r2, [r1, #4]
 8004c9e:	608b      	str	r3, [r1, #8]
 8004ca0:	4648      	mov	r0, r9
 8004ca2:	f000 feeb 	bl	8005a7c <_Bfree>
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004cac:	601a      	str	r2, [r3, #0]
 8004cae:	1e2b      	subs	r3, r5, #0
 8004cb0:	bfaf      	iteee	ge
 8004cb2:	2300      	movge	r3, #0
 8004cb4:	2201      	movlt	r2, #1
 8004cb6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004cba:	9307      	strlt	r3, [sp, #28]
 8004cbc:	bfa8      	it	ge
 8004cbe:	6033      	strge	r3, [r6, #0]
 8004cc0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004cc4:	4b9c      	ldr	r3, [pc, #624]	@ (8004f38 <_dtoa_r+0x2e0>)
 8004cc6:	bfb8      	it	lt
 8004cc8:	6032      	strlt	r2, [r6, #0]
 8004cca:	ea33 0308 	bics.w	r3, r3, r8
 8004cce:	d112      	bne.n	8004cf6 <_dtoa_r+0x9e>
 8004cd0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004cd4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004cd6:	6013      	str	r3, [r2, #0]
 8004cd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004cdc:	4323      	orrs	r3, r4
 8004cde:	f000 855e 	beq.w	800579e <_dtoa_r+0xb46>
 8004ce2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ce4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004f3c <_dtoa_r+0x2e4>
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8560 	beq.w	80057ae <_dtoa_r+0xb56>
 8004cee:	f10a 0303 	add.w	r3, sl, #3
 8004cf2:	f000 bd5a 	b.w	80057aa <_dtoa_r+0xb52>
 8004cf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cfa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004cfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d02:	2200      	movs	r2, #0
 8004d04:	2300      	movs	r3, #0
 8004d06:	f7fb fe4f 	bl	80009a8 <__aeabi_dcmpeq>
 8004d0a:	4607      	mov	r7, r0
 8004d0c:	b158      	cbz	r0, 8004d26 <_dtoa_r+0xce>
 8004d0e:	2301      	movs	r3, #1
 8004d10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004d12:	6013      	str	r3, [r2, #0]
 8004d14:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004d16:	b113      	cbz	r3, 8004d1e <_dtoa_r+0xc6>
 8004d18:	4b89      	ldr	r3, [pc, #548]	@ (8004f40 <_dtoa_r+0x2e8>)
 8004d1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8004f44 <_dtoa_r+0x2ec>
 8004d22:	f000 bd44 	b.w	80057ae <_dtoa_r+0xb56>
 8004d26:	ab14      	add	r3, sp, #80	@ 0x50
 8004d28:	9301      	str	r3, [sp, #4]
 8004d2a:	ab15      	add	r3, sp, #84	@ 0x54
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	4648      	mov	r0, r9
 8004d30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004d34:	f001 fa36 	bl	80061a4 <__d2b>
 8004d38:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004d3c:	9003      	str	r0, [sp, #12]
 8004d3e:	2e00      	cmp	r6, #0
 8004d40:	d078      	beq.n	8004e34 <_dtoa_r+0x1dc>
 8004d42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d48:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d50:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004d54:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004d58:	9712      	str	r7, [sp, #72]	@ 0x48
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	4b7a      	ldr	r3, [pc, #488]	@ (8004f48 <_dtoa_r+0x2f0>)
 8004d60:	f7fb fa02 	bl	8000168 <__aeabi_dsub>
 8004d64:	a36c      	add	r3, pc, #432	@ (adr r3, 8004f18 <_dtoa_r+0x2c0>)
 8004d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6a:	f7fb fbb5 	bl	80004d8 <__aeabi_dmul>
 8004d6e:	a36c      	add	r3, pc, #432	@ (adr r3, 8004f20 <_dtoa_r+0x2c8>)
 8004d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d74:	f7fb f9fa 	bl	800016c <__adddf3>
 8004d78:	4604      	mov	r4, r0
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	460d      	mov	r5, r1
 8004d7e:	f7fb fb41 	bl	8000404 <__aeabi_i2d>
 8004d82:	a369      	add	r3, pc, #420	@ (adr r3, 8004f28 <_dtoa_r+0x2d0>)
 8004d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d88:	f7fb fba6 	bl	80004d8 <__aeabi_dmul>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4620      	mov	r0, r4
 8004d92:	4629      	mov	r1, r5
 8004d94:	f7fb f9ea 	bl	800016c <__adddf3>
 8004d98:	4604      	mov	r4, r0
 8004d9a:	460d      	mov	r5, r1
 8004d9c:	f7fb fe4c 	bl	8000a38 <__aeabi_d2iz>
 8004da0:	2200      	movs	r2, #0
 8004da2:	4607      	mov	r7, r0
 8004da4:	2300      	movs	r3, #0
 8004da6:	4620      	mov	r0, r4
 8004da8:	4629      	mov	r1, r5
 8004daa:	f7fb fe07 	bl	80009bc <__aeabi_dcmplt>
 8004dae:	b140      	cbz	r0, 8004dc2 <_dtoa_r+0x16a>
 8004db0:	4638      	mov	r0, r7
 8004db2:	f7fb fb27 	bl	8000404 <__aeabi_i2d>
 8004db6:	4622      	mov	r2, r4
 8004db8:	462b      	mov	r3, r5
 8004dba:	f7fb fdf5 	bl	80009a8 <__aeabi_dcmpeq>
 8004dbe:	b900      	cbnz	r0, 8004dc2 <_dtoa_r+0x16a>
 8004dc0:	3f01      	subs	r7, #1
 8004dc2:	2f16      	cmp	r7, #22
 8004dc4:	d854      	bhi.n	8004e70 <_dtoa_r+0x218>
 8004dc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004dca:	4b60      	ldr	r3, [pc, #384]	@ (8004f4c <_dtoa_r+0x2f4>)
 8004dcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd4:	f7fb fdf2 	bl	80009bc <__aeabi_dcmplt>
 8004dd8:	2800      	cmp	r0, #0
 8004dda:	d04b      	beq.n	8004e74 <_dtoa_r+0x21c>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	3f01      	subs	r7, #1
 8004de0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004de2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004de4:	1b9b      	subs	r3, r3, r6
 8004de6:	1e5a      	subs	r2, r3, #1
 8004de8:	bf49      	itett	mi
 8004dea:	f1c3 0301 	rsbmi	r3, r3, #1
 8004dee:	2300      	movpl	r3, #0
 8004df0:	9304      	strmi	r3, [sp, #16]
 8004df2:	2300      	movmi	r3, #0
 8004df4:	9209      	str	r2, [sp, #36]	@ 0x24
 8004df6:	bf54      	ite	pl
 8004df8:	9304      	strpl	r3, [sp, #16]
 8004dfa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004dfc:	2f00      	cmp	r7, #0
 8004dfe:	db3b      	blt.n	8004e78 <_dtoa_r+0x220>
 8004e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e02:	970e      	str	r7, [sp, #56]	@ 0x38
 8004e04:	443b      	add	r3, r7
 8004e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e08:	2300      	movs	r3, #0
 8004e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e0e:	2b09      	cmp	r3, #9
 8004e10:	d865      	bhi.n	8004ede <_dtoa_r+0x286>
 8004e12:	2b05      	cmp	r3, #5
 8004e14:	bfc4      	itt	gt
 8004e16:	3b04      	subgt	r3, #4
 8004e18:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004e1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e1c:	bfc8      	it	gt
 8004e1e:	2400      	movgt	r4, #0
 8004e20:	f1a3 0302 	sub.w	r3, r3, #2
 8004e24:	bfd8      	it	le
 8004e26:	2401      	movle	r4, #1
 8004e28:	2b03      	cmp	r3, #3
 8004e2a:	d864      	bhi.n	8004ef6 <_dtoa_r+0x29e>
 8004e2c:	e8df f003 	tbb	[pc, r3]
 8004e30:	2c385553 	.word	0x2c385553
 8004e34:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004e38:	441e      	add	r6, r3
 8004e3a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004e3e:	2b20      	cmp	r3, #32
 8004e40:	bfc1      	itttt	gt
 8004e42:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004e46:	fa08 f803 	lslgt.w	r8, r8, r3
 8004e4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004e4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004e52:	bfd6      	itet	le
 8004e54:	f1c3 0320 	rsble	r3, r3, #32
 8004e58:	ea48 0003 	orrgt.w	r0, r8, r3
 8004e5c:	fa04 f003 	lslle.w	r0, r4, r3
 8004e60:	f7fb fac0 	bl	80003e4 <__aeabi_ui2d>
 8004e64:	2201      	movs	r2, #1
 8004e66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004e6a:	3e01      	subs	r6, #1
 8004e6c:	9212      	str	r2, [sp, #72]	@ 0x48
 8004e6e:	e774      	b.n	8004d5a <_dtoa_r+0x102>
 8004e70:	2301      	movs	r3, #1
 8004e72:	e7b5      	b.n	8004de0 <_dtoa_r+0x188>
 8004e74:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004e76:	e7b4      	b.n	8004de2 <_dtoa_r+0x18a>
 8004e78:	9b04      	ldr	r3, [sp, #16]
 8004e7a:	1bdb      	subs	r3, r3, r7
 8004e7c:	9304      	str	r3, [sp, #16]
 8004e7e:	427b      	negs	r3, r7
 8004e80:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e82:	2300      	movs	r3, #0
 8004e84:	930e      	str	r3, [sp, #56]	@ 0x38
 8004e86:	e7c1      	b.n	8004e0c <_dtoa_r+0x1b4>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e8e:	eb07 0b03 	add.w	fp, r7, r3
 8004e92:	f10b 0301 	add.w	r3, fp, #1
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	9308      	str	r3, [sp, #32]
 8004e9a:	bfb8      	it	lt
 8004e9c:	2301      	movlt	r3, #1
 8004e9e:	e006      	b.n	8004eae <_dtoa_r+0x256>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ea4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	dd28      	ble.n	8004efc <_dtoa_r+0x2a4>
 8004eaa:	469b      	mov	fp, r3
 8004eac:	9308      	str	r3, [sp, #32]
 8004eae:	2100      	movs	r1, #0
 8004eb0:	2204      	movs	r2, #4
 8004eb2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004eb6:	f102 0514 	add.w	r5, r2, #20
 8004eba:	429d      	cmp	r5, r3
 8004ebc:	d926      	bls.n	8004f0c <_dtoa_r+0x2b4>
 8004ebe:	6041      	str	r1, [r0, #4]
 8004ec0:	4648      	mov	r0, r9
 8004ec2:	f000 fd9b 	bl	80059fc <_Balloc>
 8004ec6:	4682      	mov	sl, r0
 8004ec8:	2800      	cmp	r0, #0
 8004eca:	d143      	bne.n	8004f54 <_dtoa_r+0x2fc>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	f240 11af 	movw	r1, #431	@ 0x1af
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f50 <_dtoa_r+0x2f8>)
 8004ed4:	e6d4      	b.n	8004c80 <_dtoa_r+0x28>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	e7e3      	b.n	8004ea2 <_dtoa_r+0x24a>
 8004eda:	2300      	movs	r3, #0
 8004edc:	e7d5      	b.n	8004e8a <_dtoa_r+0x232>
 8004ede:	2401      	movs	r4, #1
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ee4:	9320      	str	r3, [sp, #128]	@ 0x80
 8004ee6:	f04f 3bff 	mov.w	fp, #4294967295
 8004eea:	2200      	movs	r2, #0
 8004eec:	2312      	movs	r3, #18
 8004eee:	f8cd b020 	str.w	fp, [sp, #32]
 8004ef2:	9221      	str	r2, [sp, #132]	@ 0x84
 8004ef4:	e7db      	b.n	8004eae <_dtoa_r+0x256>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004efa:	e7f4      	b.n	8004ee6 <_dtoa_r+0x28e>
 8004efc:	f04f 0b01 	mov.w	fp, #1
 8004f00:	465b      	mov	r3, fp
 8004f02:	f8cd b020 	str.w	fp, [sp, #32]
 8004f06:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8004f0a:	e7d0      	b.n	8004eae <_dtoa_r+0x256>
 8004f0c:	3101      	adds	r1, #1
 8004f0e:	0052      	lsls	r2, r2, #1
 8004f10:	e7d1      	b.n	8004eb6 <_dtoa_r+0x25e>
 8004f12:	bf00      	nop
 8004f14:	f3af 8000 	nop.w
 8004f18:	636f4361 	.word	0x636f4361
 8004f1c:	3fd287a7 	.word	0x3fd287a7
 8004f20:	8b60c8b3 	.word	0x8b60c8b3
 8004f24:	3fc68a28 	.word	0x3fc68a28
 8004f28:	509f79fb 	.word	0x509f79fb
 8004f2c:	3fd34413 	.word	0x3fd34413
 8004f30:	0800826c 	.word	0x0800826c
 8004f34:	08008283 	.word	0x08008283
 8004f38:	7ff00000 	.word	0x7ff00000
 8004f3c:	08008268 	.word	0x08008268
 8004f40:	08008237 	.word	0x08008237
 8004f44:	08008236 	.word	0x08008236
 8004f48:	3ff80000 	.word	0x3ff80000
 8004f4c:	08008430 	.word	0x08008430
 8004f50:	080082db 	.word	0x080082db
 8004f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004f58:	6018      	str	r0, [r3, #0]
 8004f5a:	9b08      	ldr	r3, [sp, #32]
 8004f5c:	2b0e      	cmp	r3, #14
 8004f5e:	f200 80a1 	bhi.w	80050a4 <_dtoa_r+0x44c>
 8004f62:	2c00      	cmp	r4, #0
 8004f64:	f000 809e 	beq.w	80050a4 <_dtoa_r+0x44c>
 8004f68:	2f00      	cmp	r7, #0
 8004f6a:	dd33      	ble.n	8004fd4 <_dtoa_r+0x37c>
 8004f6c:	4b9c      	ldr	r3, [pc, #624]	@ (80051e0 <_dtoa_r+0x588>)
 8004f6e:	f007 020f 	and.w	r2, r7, #15
 8004f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f76:	05f8      	lsls	r0, r7, #23
 8004f78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004f7c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004f80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004f84:	d516      	bpl.n	8004fb4 <_dtoa_r+0x35c>
 8004f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f8a:	4b96      	ldr	r3, [pc, #600]	@ (80051e4 <_dtoa_r+0x58c>)
 8004f8c:	2603      	movs	r6, #3
 8004f8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f92:	f7fb fbcb 	bl	800072c <__aeabi_ddiv>
 8004f96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004f9a:	f004 040f 	and.w	r4, r4, #15
 8004f9e:	4d91      	ldr	r5, [pc, #580]	@ (80051e4 <_dtoa_r+0x58c>)
 8004fa0:	b954      	cbnz	r4, 8004fb8 <_dtoa_r+0x360>
 8004fa2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004fa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004faa:	f7fb fbbf 	bl	800072c <__aeabi_ddiv>
 8004fae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004fb2:	e028      	b.n	8005006 <_dtoa_r+0x3ae>
 8004fb4:	2602      	movs	r6, #2
 8004fb6:	e7f2      	b.n	8004f9e <_dtoa_r+0x346>
 8004fb8:	07e1      	lsls	r1, r4, #31
 8004fba:	d508      	bpl.n	8004fce <_dtoa_r+0x376>
 8004fbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004fc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004fc4:	f7fb fa88 	bl	80004d8 <__aeabi_dmul>
 8004fc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004fcc:	3601      	adds	r6, #1
 8004fce:	1064      	asrs	r4, r4, #1
 8004fd0:	3508      	adds	r5, #8
 8004fd2:	e7e5      	b.n	8004fa0 <_dtoa_r+0x348>
 8004fd4:	f000 80af 	beq.w	8005136 <_dtoa_r+0x4de>
 8004fd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004fdc:	427c      	negs	r4, r7
 8004fde:	4b80      	ldr	r3, [pc, #512]	@ (80051e0 <_dtoa_r+0x588>)
 8004fe0:	f004 020f 	and.w	r2, r4, #15
 8004fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fec:	f7fb fa74 	bl	80004d8 <__aeabi_dmul>
 8004ff0:	2602      	movs	r6, #2
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004ff8:	4d7a      	ldr	r5, [pc, #488]	@ (80051e4 <_dtoa_r+0x58c>)
 8004ffa:	1124      	asrs	r4, r4, #4
 8004ffc:	2c00      	cmp	r4, #0
 8004ffe:	f040 808f 	bne.w	8005120 <_dtoa_r+0x4c8>
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1d3      	bne.n	8004fae <_dtoa_r+0x356>
 8005006:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800500a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800500c:	2b00      	cmp	r3, #0
 800500e:	f000 8094 	beq.w	800513a <_dtoa_r+0x4e2>
 8005012:	2200      	movs	r2, #0
 8005014:	4620      	mov	r0, r4
 8005016:	4629      	mov	r1, r5
 8005018:	4b73      	ldr	r3, [pc, #460]	@ (80051e8 <_dtoa_r+0x590>)
 800501a:	f7fb fccf 	bl	80009bc <__aeabi_dcmplt>
 800501e:	2800      	cmp	r0, #0
 8005020:	f000 808b 	beq.w	800513a <_dtoa_r+0x4e2>
 8005024:	9b08      	ldr	r3, [sp, #32]
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 8087 	beq.w	800513a <_dtoa_r+0x4e2>
 800502c:	f1bb 0f00 	cmp.w	fp, #0
 8005030:	dd34      	ble.n	800509c <_dtoa_r+0x444>
 8005032:	4620      	mov	r0, r4
 8005034:	2200      	movs	r2, #0
 8005036:	4629      	mov	r1, r5
 8005038:	4b6c      	ldr	r3, [pc, #432]	@ (80051ec <_dtoa_r+0x594>)
 800503a:	f7fb fa4d 	bl	80004d8 <__aeabi_dmul>
 800503e:	465c      	mov	r4, fp
 8005040:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005044:	f107 38ff 	add.w	r8, r7, #4294967295
 8005048:	3601      	adds	r6, #1
 800504a:	4630      	mov	r0, r6
 800504c:	f7fb f9da 	bl	8000404 <__aeabi_i2d>
 8005050:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005054:	f7fb fa40 	bl	80004d8 <__aeabi_dmul>
 8005058:	2200      	movs	r2, #0
 800505a:	4b65      	ldr	r3, [pc, #404]	@ (80051f0 <_dtoa_r+0x598>)
 800505c:	f7fb f886 	bl	800016c <__adddf3>
 8005060:	4605      	mov	r5, r0
 8005062:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005066:	2c00      	cmp	r4, #0
 8005068:	d16a      	bne.n	8005140 <_dtoa_r+0x4e8>
 800506a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800506e:	2200      	movs	r2, #0
 8005070:	4b60      	ldr	r3, [pc, #384]	@ (80051f4 <_dtoa_r+0x59c>)
 8005072:	f7fb f879 	bl	8000168 <__aeabi_dsub>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800507e:	462a      	mov	r2, r5
 8005080:	4633      	mov	r3, r6
 8005082:	f7fb fcb9 	bl	80009f8 <__aeabi_dcmpgt>
 8005086:	2800      	cmp	r0, #0
 8005088:	f040 8298 	bne.w	80055bc <_dtoa_r+0x964>
 800508c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005090:	462a      	mov	r2, r5
 8005092:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005096:	f7fb fc91 	bl	80009bc <__aeabi_dcmplt>
 800509a:	bb38      	cbnz	r0, 80050ec <_dtoa_r+0x494>
 800509c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80050a0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80050a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f2c0 8157 	blt.w	800535a <_dtoa_r+0x702>
 80050ac:	2f0e      	cmp	r7, #14
 80050ae:	f300 8154 	bgt.w	800535a <_dtoa_r+0x702>
 80050b2:	4b4b      	ldr	r3, [pc, #300]	@ (80051e0 <_dtoa_r+0x588>)
 80050b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80050bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80050c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f280 80e5 	bge.w	8005292 <_dtoa_r+0x63a>
 80050c8:	9b08      	ldr	r3, [sp, #32]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f300 80e1 	bgt.w	8005292 <_dtoa_r+0x63a>
 80050d0:	d10c      	bne.n	80050ec <_dtoa_r+0x494>
 80050d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050d6:	2200      	movs	r2, #0
 80050d8:	4b46      	ldr	r3, [pc, #280]	@ (80051f4 <_dtoa_r+0x59c>)
 80050da:	f7fb f9fd 	bl	80004d8 <__aeabi_dmul>
 80050de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050e2:	f7fb fc7f 	bl	80009e4 <__aeabi_dcmpge>
 80050e6:	2800      	cmp	r0, #0
 80050e8:	f000 8266 	beq.w	80055b8 <_dtoa_r+0x960>
 80050ec:	2400      	movs	r4, #0
 80050ee:	4625      	mov	r5, r4
 80050f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050f2:	4656      	mov	r6, sl
 80050f4:	ea6f 0803 	mvn.w	r8, r3
 80050f8:	2700      	movs	r7, #0
 80050fa:	4621      	mov	r1, r4
 80050fc:	4648      	mov	r0, r9
 80050fe:	f000 fcbd 	bl	8005a7c <_Bfree>
 8005102:	2d00      	cmp	r5, #0
 8005104:	f000 80bd 	beq.w	8005282 <_dtoa_r+0x62a>
 8005108:	b12f      	cbz	r7, 8005116 <_dtoa_r+0x4be>
 800510a:	42af      	cmp	r7, r5
 800510c:	d003      	beq.n	8005116 <_dtoa_r+0x4be>
 800510e:	4639      	mov	r1, r7
 8005110:	4648      	mov	r0, r9
 8005112:	f000 fcb3 	bl	8005a7c <_Bfree>
 8005116:	4629      	mov	r1, r5
 8005118:	4648      	mov	r0, r9
 800511a:	f000 fcaf 	bl	8005a7c <_Bfree>
 800511e:	e0b0      	b.n	8005282 <_dtoa_r+0x62a>
 8005120:	07e2      	lsls	r2, r4, #31
 8005122:	d505      	bpl.n	8005130 <_dtoa_r+0x4d8>
 8005124:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005128:	f7fb f9d6 	bl	80004d8 <__aeabi_dmul>
 800512c:	2301      	movs	r3, #1
 800512e:	3601      	adds	r6, #1
 8005130:	1064      	asrs	r4, r4, #1
 8005132:	3508      	adds	r5, #8
 8005134:	e762      	b.n	8004ffc <_dtoa_r+0x3a4>
 8005136:	2602      	movs	r6, #2
 8005138:	e765      	b.n	8005006 <_dtoa_r+0x3ae>
 800513a:	46b8      	mov	r8, r7
 800513c:	9c08      	ldr	r4, [sp, #32]
 800513e:	e784      	b.n	800504a <_dtoa_r+0x3f2>
 8005140:	4b27      	ldr	r3, [pc, #156]	@ (80051e0 <_dtoa_r+0x588>)
 8005142:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005144:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005148:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800514c:	4454      	add	r4, sl
 800514e:	2900      	cmp	r1, #0
 8005150:	d054      	beq.n	80051fc <_dtoa_r+0x5a4>
 8005152:	2000      	movs	r0, #0
 8005154:	4928      	ldr	r1, [pc, #160]	@ (80051f8 <_dtoa_r+0x5a0>)
 8005156:	f7fb fae9 	bl	800072c <__aeabi_ddiv>
 800515a:	4633      	mov	r3, r6
 800515c:	462a      	mov	r2, r5
 800515e:	f7fb f803 	bl	8000168 <__aeabi_dsub>
 8005162:	4656      	mov	r6, sl
 8005164:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800516c:	f7fb fc64 	bl	8000a38 <__aeabi_d2iz>
 8005170:	4605      	mov	r5, r0
 8005172:	f7fb f947 	bl	8000404 <__aeabi_i2d>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800517e:	f7fa fff3 	bl	8000168 <__aeabi_dsub>
 8005182:	4602      	mov	r2, r0
 8005184:	460b      	mov	r3, r1
 8005186:	3530      	adds	r5, #48	@ 0x30
 8005188:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800518c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005190:	f806 5b01 	strb.w	r5, [r6], #1
 8005194:	f7fb fc12 	bl	80009bc <__aeabi_dcmplt>
 8005198:	2800      	cmp	r0, #0
 800519a:	d172      	bne.n	8005282 <_dtoa_r+0x62a>
 800519c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80051a0:	2000      	movs	r0, #0
 80051a2:	4911      	ldr	r1, [pc, #68]	@ (80051e8 <_dtoa_r+0x590>)
 80051a4:	f7fa ffe0 	bl	8000168 <__aeabi_dsub>
 80051a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051ac:	f7fb fc06 	bl	80009bc <__aeabi_dcmplt>
 80051b0:	2800      	cmp	r0, #0
 80051b2:	f040 80b4 	bne.w	800531e <_dtoa_r+0x6c6>
 80051b6:	42a6      	cmp	r6, r4
 80051b8:	f43f af70 	beq.w	800509c <_dtoa_r+0x444>
 80051bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80051c0:	2200      	movs	r2, #0
 80051c2:	4b0a      	ldr	r3, [pc, #40]	@ (80051ec <_dtoa_r+0x594>)
 80051c4:	f7fb f988 	bl	80004d8 <__aeabi_dmul>
 80051c8:	2200      	movs	r2, #0
 80051ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80051ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051d2:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <_dtoa_r+0x594>)
 80051d4:	f7fb f980 	bl	80004d8 <__aeabi_dmul>
 80051d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80051dc:	e7c4      	b.n	8005168 <_dtoa_r+0x510>
 80051de:	bf00      	nop
 80051e0:	08008430 	.word	0x08008430
 80051e4:	08008408 	.word	0x08008408
 80051e8:	3ff00000 	.word	0x3ff00000
 80051ec:	40240000 	.word	0x40240000
 80051f0:	401c0000 	.word	0x401c0000
 80051f4:	40140000 	.word	0x40140000
 80051f8:	3fe00000 	.word	0x3fe00000
 80051fc:	4631      	mov	r1, r6
 80051fe:	4628      	mov	r0, r5
 8005200:	f7fb f96a 	bl	80004d8 <__aeabi_dmul>
 8005204:	4656      	mov	r6, sl
 8005206:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800520a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800520c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005210:	f7fb fc12 	bl	8000a38 <__aeabi_d2iz>
 8005214:	4605      	mov	r5, r0
 8005216:	f7fb f8f5 	bl	8000404 <__aeabi_i2d>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005222:	f7fa ffa1 	bl	8000168 <__aeabi_dsub>
 8005226:	4602      	mov	r2, r0
 8005228:	460b      	mov	r3, r1
 800522a:	3530      	adds	r5, #48	@ 0x30
 800522c:	f806 5b01 	strb.w	r5, [r6], #1
 8005230:	42a6      	cmp	r6, r4
 8005232:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005236:	f04f 0200 	mov.w	r2, #0
 800523a:	d124      	bne.n	8005286 <_dtoa_r+0x62e>
 800523c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005240:	4bae      	ldr	r3, [pc, #696]	@ (80054fc <_dtoa_r+0x8a4>)
 8005242:	f7fa ff93 	bl	800016c <__adddf3>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800524e:	f7fb fbd3 	bl	80009f8 <__aeabi_dcmpgt>
 8005252:	2800      	cmp	r0, #0
 8005254:	d163      	bne.n	800531e <_dtoa_r+0x6c6>
 8005256:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800525a:	2000      	movs	r0, #0
 800525c:	49a7      	ldr	r1, [pc, #668]	@ (80054fc <_dtoa_r+0x8a4>)
 800525e:	f7fa ff83 	bl	8000168 <__aeabi_dsub>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800526a:	f7fb fba7 	bl	80009bc <__aeabi_dcmplt>
 800526e:	2800      	cmp	r0, #0
 8005270:	f43f af14 	beq.w	800509c <_dtoa_r+0x444>
 8005274:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005276:	1e73      	subs	r3, r6, #1
 8005278:	9313      	str	r3, [sp, #76]	@ 0x4c
 800527a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800527e:	2b30      	cmp	r3, #48	@ 0x30
 8005280:	d0f8      	beq.n	8005274 <_dtoa_r+0x61c>
 8005282:	4647      	mov	r7, r8
 8005284:	e03b      	b.n	80052fe <_dtoa_r+0x6a6>
 8005286:	4b9e      	ldr	r3, [pc, #632]	@ (8005500 <_dtoa_r+0x8a8>)
 8005288:	f7fb f926 	bl	80004d8 <__aeabi_dmul>
 800528c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005290:	e7bc      	b.n	800520c <_dtoa_r+0x5b4>
 8005292:	4656      	mov	r6, sl
 8005294:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800529c:	4620      	mov	r0, r4
 800529e:	4629      	mov	r1, r5
 80052a0:	f7fb fa44 	bl	800072c <__aeabi_ddiv>
 80052a4:	f7fb fbc8 	bl	8000a38 <__aeabi_d2iz>
 80052a8:	4680      	mov	r8, r0
 80052aa:	f7fb f8ab 	bl	8000404 <__aeabi_i2d>
 80052ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052b2:	f7fb f911 	bl	80004d8 <__aeabi_dmul>
 80052b6:	4602      	mov	r2, r0
 80052b8:	460b      	mov	r3, r1
 80052ba:	4620      	mov	r0, r4
 80052bc:	4629      	mov	r1, r5
 80052be:	f7fa ff53 	bl	8000168 <__aeabi_dsub>
 80052c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80052c6:	9d08      	ldr	r5, [sp, #32]
 80052c8:	f806 4b01 	strb.w	r4, [r6], #1
 80052cc:	eba6 040a 	sub.w	r4, r6, sl
 80052d0:	42a5      	cmp	r5, r4
 80052d2:	4602      	mov	r2, r0
 80052d4:	460b      	mov	r3, r1
 80052d6:	d133      	bne.n	8005340 <_dtoa_r+0x6e8>
 80052d8:	f7fa ff48 	bl	800016c <__adddf3>
 80052dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052e0:	4604      	mov	r4, r0
 80052e2:	460d      	mov	r5, r1
 80052e4:	f7fb fb88 	bl	80009f8 <__aeabi_dcmpgt>
 80052e8:	b9c0      	cbnz	r0, 800531c <_dtoa_r+0x6c4>
 80052ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052ee:	4620      	mov	r0, r4
 80052f0:	4629      	mov	r1, r5
 80052f2:	f7fb fb59 	bl	80009a8 <__aeabi_dcmpeq>
 80052f6:	b110      	cbz	r0, 80052fe <_dtoa_r+0x6a6>
 80052f8:	f018 0f01 	tst.w	r8, #1
 80052fc:	d10e      	bne.n	800531c <_dtoa_r+0x6c4>
 80052fe:	4648      	mov	r0, r9
 8005300:	9903      	ldr	r1, [sp, #12]
 8005302:	f000 fbbb 	bl	8005a7c <_Bfree>
 8005306:	2300      	movs	r3, #0
 8005308:	7033      	strb	r3, [r6, #0]
 800530a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800530c:	3701      	adds	r7, #1
 800530e:	601f      	str	r7, [r3, #0]
 8005310:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 824b 	beq.w	80057ae <_dtoa_r+0xb56>
 8005318:	601e      	str	r6, [r3, #0]
 800531a:	e248      	b.n	80057ae <_dtoa_r+0xb56>
 800531c:	46b8      	mov	r8, r7
 800531e:	4633      	mov	r3, r6
 8005320:	461e      	mov	r6, r3
 8005322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005326:	2a39      	cmp	r2, #57	@ 0x39
 8005328:	d106      	bne.n	8005338 <_dtoa_r+0x6e0>
 800532a:	459a      	cmp	sl, r3
 800532c:	d1f8      	bne.n	8005320 <_dtoa_r+0x6c8>
 800532e:	2230      	movs	r2, #48	@ 0x30
 8005330:	f108 0801 	add.w	r8, r8, #1
 8005334:	f88a 2000 	strb.w	r2, [sl]
 8005338:	781a      	ldrb	r2, [r3, #0]
 800533a:	3201      	adds	r2, #1
 800533c:	701a      	strb	r2, [r3, #0]
 800533e:	e7a0      	b.n	8005282 <_dtoa_r+0x62a>
 8005340:	2200      	movs	r2, #0
 8005342:	4b6f      	ldr	r3, [pc, #444]	@ (8005500 <_dtoa_r+0x8a8>)
 8005344:	f7fb f8c8 	bl	80004d8 <__aeabi_dmul>
 8005348:	2200      	movs	r2, #0
 800534a:	2300      	movs	r3, #0
 800534c:	4604      	mov	r4, r0
 800534e:	460d      	mov	r5, r1
 8005350:	f7fb fb2a 	bl	80009a8 <__aeabi_dcmpeq>
 8005354:	2800      	cmp	r0, #0
 8005356:	d09f      	beq.n	8005298 <_dtoa_r+0x640>
 8005358:	e7d1      	b.n	80052fe <_dtoa_r+0x6a6>
 800535a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800535c:	2a00      	cmp	r2, #0
 800535e:	f000 80ea 	beq.w	8005536 <_dtoa_r+0x8de>
 8005362:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005364:	2a01      	cmp	r2, #1
 8005366:	f300 80cd 	bgt.w	8005504 <_dtoa_r+0x8ac>
 800536a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800536c:	2a00      	cmp	r2, #0
 800536e:	f000 80c1 	beq.w	80054f4 <_dtoa_r+0x89c>
 8005372:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005376:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005378:	9e04      	ldr	r6, [sp, #16]
 800537a:	9a04      	ldr	r2, [sp, #16]
 800537c:	2101      	movs	r1, #1
 800537e:	441a      	add	r2, r3
 8005380:	9204      	str	r2, [sp, #16]
 8005382:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005384:	4648      	mov	r0, r9
 8005386:	441a      	add	r2, r3
 8005388:	9209      	str	r2, [sp, #36]	@ 0x24
 800538a:	f000 fc75 	bl	8005c78 <__i2b>
 800538e:	4605      	mov	r5, r0
 8005390:	b166      	cbz	r6, 80053ac <_dtoa_r+0x754>
 8005392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005394:	2b00      	cmp	r3, #0
 8005396:	dd09      	ble.n	80053ac <_dtoa_r+0x754>
 8005398:	42b3      	cmp	r3, r6
 800539a:	bfa8      	it	ge
 800539c:	4633      	movge	r3, r6
 800539e:	9a04      	ldr	r2, [sp, #16]
 80053a0:	1af6      	subs	r6, r6, r3
 80053a2:	1ad2      	subs	r2, r2, r3
 80053a4:	9204      	str	r2, [sp, #16]
 80053a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80053ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053ae:	b30b      	cbz	r3, 80053f4 <_dtoa_r+0x79c>
 80053b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80c6 	beq.w	8005544 <_dtoa_r+0x8ec>
 80053b8:	2c00      	cmp	r4, #0
 80053ba:	f000 80c0 	beq.w	800553e <_dtoa_r+0x8e6>
 80053be:	4629      	mov	r1, r5
 80053c0:	4622      	mov	r2, r4
 80053c2:	4648      	mov	r0, r9
 80053c4:	f000 fd10 	bl	8005de8 <__pow5mult>
 80053c8:	9a03      	ldr	r2, [sp, #12]
 80053ca:	4601      	mov	r1, r0
 80053cc:	4605      	mov	r5, r0
 80053ce:	4648      	mov	r0, r9
 80053d0:	f000 fc68 	bl	8005ca4 <__multiply>
 80053d4:	9903      	ldr	r1, [sp, #12]
 80053d6:	4680      	mov	r8, r0
 80053d8:	4648      	mov	r0, r9
 80053da:	f000 fb4f 	bl	8005a7c <_Bfree>
 80053de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053e0:	1b1b      	subs	r3, r3, r4
 80053e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80053e4:	f000 80b1 	beq.w	800554a <_dtoa_r+0x8f2>
 80053e8:	4641      	mov	r1, r8
 80053ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053ec:	4648      	mov	r0, r9
 80053ee:	f000 fcfb 	bl	8005de8 <__pow5mult>
 80053f2:	9003      	str	r0, [sp, #12]
 80053f4:	2101      	movs	r1, #1
 80053f6:	4648      	mov	r0, r9
 80053f8:	f000 fc3e 	bl	8005c78 <__i2b>
 80053fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80053fe:	4604      	mov	r4, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 81d8 	beq.w	80057b6 <_dtoa_r+0xb5e>
 8005406:	461a      	mov	r2, r3
 8005408:	4601      	mov	r1, r0
 800540a:	4648      	mov	r0, r9
 800540c:	f000 fcec 	bl	8005de8 <__pow5mult>
 8005410:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005412:	4604      	mov	r4, r0
 8005414:	2b01      	cmp	r3, #1
 8005416:	f300 809f 	bgt.w	8005558 <_dtoa_r+0x900>
 800541a:	9b06      	ldr	r3, [sp, #24]
 800541c:	2b00      	cmp	r3, #0
 800541e:	f040 8097 	bne.w	8005550 <_dtoa_r+0x8f8>
 8005422:	9b07      	ldr	r3, [sp, #28]
 8005424:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005428:	2b00      	cmp	r3, #0
 800542a:	f040 8093 	bne.w	8005554 <_dtoa_r+0x8fc>
 800542e:	9b07      	ldr	r3, [sp, #28]
 8005430:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005434:	0d1b      	lsrs	r3, r3, #20
 8005436:	051b      	lsls	r3, r3, #20
 8005438:	b133      	cbz	r3, 8005448 <_dtoa_r+0x7f0>
 800543a:	9b04      	ldr	r3, [sp, #16]
 800543c:	3301      	adds	r3, #1
 800543e:	9304      	str	r3, [sp, #16]
 8005440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005442:	3301      	adds	r3, #1
 8005444:	9309      	str	r3, [sp, #36]	@ 0x24
 8005446:	2301      	movs	r3, #1
 8005448:	930a      	str	r3, [sp, #40]	@ 0x28
 800544a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 81b8 	beq.w	80057c2 <_dtoa_r+0xb6a>
 8005452:	6923      	ldr	r3, [r4, #16]
 8005454:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005458:	6918      	ldr	r0, [r3, #16]
 800545a:	f000 fbc1 	bl	8005be0 <__hi0bits>
 800545e:	f1c0 0020 	rsb	r0, r0, #32
 8005462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005464:	4418      	add	r0, r3
 8005466:	f010 001f 	ands.w	r0, r0, #31
 800546a:	f000 8082 	beq.w	8005572 <_dtoa_r+0x91a>
 800546e:	f1c0 0320 	rsb	r3, r0, #32
 8005472:	2b04      	cmp	r3, #4
 8005474:	dd73      	ble.n	800555e <_dtoa_r+0x906>
 8005476:	9b04      	ldr	r3, [sp, #16]
 8005478:	f1c0 001c 	rsb	r0, r0, #28
 800547c:	4403      	add	r3, r0
 800547e:	9304      	str	r3, [sp, #16]
 8005480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005482:	4406      	add	r6, r0
 8005484:	4403      	add	r3, r0
 8005486:	9309      	str	r3, [sp, #36]	@ 0x24
 8005488:	9b04      	ldr	r3, [sp, #16]
 800548a:	2b00      	cmp	r3, #0
 800548c:	dd05      	ble.n	800549a <_dtoa_r+0x842>
 800548e:	461a      	mov	r2, r3
 8005490:	4648      	mov	r0, r9
 8005492:	9903      	ldr	r1, [sp, #12]
 8005494:	f000 fd02 	bl	8005e9c <__lshift>
 8005498:	9003      	str	r0, [sp, #12]
 800549a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800549c:	2b00      	cmp	r3, #0
 800549e:	dd05      	ble.n	80054ac <_dtoa_r+0x854>
 80054a0:	4621      	mov	r1, r4
 80054a2:	461a      	mov	r2, r3
 80054a4:	4648      	mov	r0, r9
 80054a6:	f000 fcf9 	bl	8005e9c <__lshift>
 80054aa:	4604      	mov	r4, r0
 80054ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d061      	beq.n	8005576 <_dtoa_r+0x91e>
 80054b2:	4621      	mov	r1, r4
 80054b4:	9803      	ldr	r0, [sp, #12]
 80054b6:	f000 fd5d 	bl	8005f74 <__mcmp>
 80054ba:	2800      	cmp	r0, #0
 80054bc:	da5b      	bge.n	8005576 <_dtoa_r+0x91e>
 80054be:	2300      	movs	r3, #0
 80054c0:	220a      	movs	r2, #10
 80054c2:	4648      	mov	r0, r9
 80054c4:	9903      	ldr	r1, [sp, #12]
 80054c6:	f000 fafb 	bl	8005ac0 <__multadd>
 80054ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054cc:	f107 38ff 	add.w	r8, r7, #4294967295
 80054d0:	9003      	str	r0, [sp, #12]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 8177 	beq.w	80057c6 <_dtoa_r+0xb6e>
 80054d8:	4629      	mov	r1, r5
 80054da:	2300      	movs	r3, #0
 80054dc:	220a      	movs	r2, #10
 80054de:	4648      	mov	r0, r9
 80054e0:	f000 faee 	bl	8005ac0 <__multadd>
 80054e4:	f1bb 0f00 	cmp.w	fp, #0
 80054e8:	4605      	mov	r5, r0
 80054ea:	dc6f      	bgt.n	80055cc <_dtoa_r+0x974>
 80054ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	dc49      	bgt.n	8005586 <_dtoa_r+0x92e>
 80054f2:	e06b      	b.n	80055cc <_dtoa_r+0x974>
 80054f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80054f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80054fa:	e73c      	b.n	8005376 <_dtoa_r+0x71e>
 80054fc:	3fe00000 	.word	0x3fe00000
 8005500:	40240000 	.word	0x40240000
 8005504:	9b08      	ldr	r3, [sp, #32]
 8005506:	1e5c      	subs	r4, r3, #1
 8005508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800550a:	42a3      	cmp	r3, r4
 800550c:	db09      	blt.n	8005522 <_dtoa_r+0x8ca>
 800550e:	1b1c      	subs	r4, r3, r4
 8005510:	9b08      	ldr	r3, [sp, #32]
 8005512:	2b00      	cmp	r3, #0
 8005514:	f6bf af30 	bge.w	8005378 <_dtoa_r+0x720>
 8005518:	9b04      	ldr	r3, [sp, #16]
 800551a:	9a08      	ldr	r2, [sp, #32]
 800551c:	1a9e      	subs	r6, r3, r2
 800551e:	2300      	movs	r3, #0
 8005520:	e72b      	b.n	800537a <_dtoa_r+0x722>
 8005522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005524:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005526:	1ae3      	subs	r3, r4, r3
 8005528:	441a      	add	r2, r3
 800552a:	940a      	str	r4, [sp, #40]	@ 0x28
 800552c:	9e04      	ldr	r6, [sp, #16]
 800552e:	2400      	movs	r4, #0
 8005530:	9b08      	ldr	r3, [sp, #32]
 8005532:	920e      	str	r2, [sp, #56]	@ 0x38
 8005534:	e721      	b.n	800537a <_dtoa_r+0x722>
 8005536:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005538:	9e04      	ldr	r6, [sp, #16]
 800553a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800553c:	e728      	b.n	8005390 <_dtoa_r+0x738>
 800553e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005542:	e751      	b.n	80053e8 <_dtoa_r+0x790>
 8005544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005546:	9903      	ldr	r1, [sp, #12]
 8005548:	e750      	b.n	80053ec <_dtoa_r+0x794>
 800554a:	f8cd 800c 	str.w	r8, [sp, #12]
 800554e:	e751      	b.n	80053f4 <_dtoa_r+0x79c>
 8005550:	2300      	movs	r3, #0
 8005552:	e779      	b.n	8005448 <_dtoa_r+0x7f0>
 8005554:	9b06      	ldr	r3, [sp, #24]
 8005556:	e777      	b.n	8005448 <_dtoa_r+0x7f0>
 8005558:	2300      	movs	r3, #0
 800555a:	930a      	str	r3, [sp, #40]	@ 0x28
 800555c:	e779      	b.n	8005452 <_dtoa_r+0x7fa>
 800555e:	d093      	beq.n	8005488 <_dtoa_r+0x830>
 8005560:	9a04      	ldr	r2, [sp, #16]
 8005562:	331c      	adds	r3, #28
 8005564:	441a      	add	r2, r3
 8005566:	9204      	str	r2, [sp, #16]
 8005568:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800556a:	441e      	add	r6, r3
 800556c:	441a      	add	r2, r3
 800556e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005570:	e78a      	b.n	8005488 <_dtoa_r+0x830>
 8005572:	4603      	mov	r3, r0
 8005574:	e7f4      	b.n	8005560 <_dtoa_r+0x908>
 8005576:	9b08      	ldr	r3, [sp, #32]
 8005578:	46b8      	mov	r8, r7
 800557a:	2b00      	cmp	r3, #0
 800557c:	dc20      	bgt.n	80055c0 <_dtoa_r+0x968>
 800557e:	469b      	mov	fp, r3
 8005580:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005582:	2b02      	cmp	r3, #2
 8005584:	dd1e      	ble.n	80055c4 <_dtoa_r+0x96c>
 8005586:	f1bb 0f00 	cmp.w	fp, #0
 800558a:	f47f adb1 	bne.w	80050f0 <_dtoa_r+0x498>
 800558e:	4621      	mov	r1, r4
 8005590:	465b      	mov	r3, fp
 8005592:	2205      	movs	r2, #5
 8005594:	4648      	mov	r0, r9
 8005596:	f000 fa93 	bl	8005ac0 <__multadd>
 800559a:	4601      	mov	r1, r0
 800559c:	4604      	mov	r4, r0
 800559e:	9803      	ldr	r0, [sp, #12]
 80055a0:	f000 fce8 	bl	8005f74 <__mcmp>
 80055a4:	2800      	cmp	r0, #0
 80055a6:	f77f ada3 	ble.w	80050f0 <_dtoa_r+0x498>
 80055aa:	4656      	mov	r6, sl
 80055ac:	2331      	movs	r3, #49	@ 0x31
 80055ae:	f108 0801 	add.w	r8, r8, #1
 80055b2:	f806 3b01 	strb.w	r3, [r6], #1
 80055b6:	e59f      	b.n	80050f8 <_dtoa_r+0x4a0>
 80055b8:	46b8      	mov	r8, r7
 80055ba:	9c08      	ldr	r4, [sp, #32]
 80055bc:	4625      	mov	r5, r4
 80055be:	e7f4      	b.n	80055aa <_dtoa_r+0x952>
 80055c0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80055c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	f000 8101 	beq.w	80057ce <_dtoa_r+0xb76>
 80055cc:	2e00      	cmp	r6, #0
 80055ce:	dd05      	ble.n	80055dc <_dtoa_r+0x984>
 80055d0:	4629      	mov	r1, r5
 80055d2:	4632      	mov	r2, r6
 80055d4:	4648      	mov	r0, r9
 80055d6:	f000 fc61 	bl	8005e9c <__lshift>
 80055da:	4605      	mov	r5, r0
 80055dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d05c      	beq.n	800569c <_dtoa_r+0xa44>
 80055e2:	4648      	mov	r0, r9
 80055e4:	6869      	ldr	r1, [r5, #4]
 80055e6:	f000 fa09 	bl	80059fc <_Balloc>
 80055ea:	4606      	mov	r6, r0
 80055ec:	b928      	cbnz	r0, 80055fa <_dtoa_r+0x9a2>
 80055ee:	4602      	mov	r2, r0
 80055f0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80055f4:	4b80      	ldr	r3, [pc, #512]	@ (80057f8 <_dtoa_r+0xba0>)
 80055f6:	f7ff bb43 	b.w	8004c80 <_dtoa_r+0x28>
 80055fa:	692a      	ldr	r2, [r5, #16]
 80055fc:	f105 010c 	add.w	r1, r5, #12
 8005600:	3202      	adds	r2, #2
 8005602:	0092      	lsls	r2, r2, #2
 8005604:	300c      	adds	r0, #12
 8005606:	f002 f915 	bl	8007834 <memcpy>
 800560a:	2201      	movs	r2, #1
 800560c:	4631      	mov	r1, r6
 800560e:	4648      	mov	r0, r9
 8005610:	f000 fc44 	bl	8005e9c <__lshift>
 8005614:	462f      	mov	r7, r5
 8005616:	4605      	mov	r5, r0
 8005618:	f10a 0301 	add.w	r3, sl, #1
 800561c:	9304      	str	r3, [sp, #16]
 800561e:	eb0a 030b 	add.w	r3, sl, fp
 8005622:	930a      	str	r3, [sp, #40]	@ 0x28
 8005624:	9b06      	ldr	r3, [sp, #24]
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	9309      	str	r3, [sp, #36]	@ 0x24
 800562c:	9b04      	ldr	r3, [sp, #16]
 800562e:	4621      	mov	r1, r4
 8005630:	9803      	ldr	r0, [sp, #12]
 8005632:	f103 3bff 	add.w	fp, r3, #4294967295
 8005636:	f7ff fa85 	bl	8004b44 <quorem>
 800563a:	4603      	mov	r3, r0
 800563c:	4639      	mov	r1, r7
 800563e:	3330      	adds	r3, #48	@ 0x30
 8005640:	9006      	str	r0, [sp, #24]
 8005642:	9803      	ldr	r0, [sp, #12]
 8005644:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005646:	f000 fc95 	bl	8005f74 <__mcmp>
 800564a:	462a      	mov	r2, r5
 800564c:	9008      	str	r0, [sp, #32]
 800564e:	4621      	mov	r1, r4
 8005650:	4648      	mov	r0, r9
 8005652:	f000 fcab 	bl	8005fac <__mdiff>
 8005656:	68c2      	ldr	r2, [r0, #12]
 8005658:	4606      	mov	r6, r0
 800565a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800565c:	bb02      	cbnz	r2, 80056a0 <_dtoa_r+0xa48>
 800565e:	4601      	mov	r1, r0
 8005660:	9803      	ldr	r0, [sp, #12]
 8005662:	f000 fc87 	bl	8005f74 <__mcmp>
 8005666:	4602      	mov	r2, r0
 8005668:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800566a:	4631      	mov	r1, r6
 800566c:	4648      	mov	r0, r9
 800566e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005672:	f000 fa03 	bl	8005a7c <_Bfree>
 8005676:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005678:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800567a:	9e04      	ldr	r6, [sp, #16]
 800567c:	ea42 0103 	orr.w	r1, r2, r3
 8005680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005682:	4319      	orrs	r1, r3
 8005684:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005686:	d10d      	bne.n	80056a4 <_dtoa_r+0xa4c>
 8005688:	2b39      	cmp	r3, #57	@ 0x39
 800568a:	d027      	beq.n	80056dc <_dtoa_r+0xa84>
 800568c:	9a08      	ldr	r2, [sp, #32]
 800568e:	2a00      	cmp	r2, #0
 8005690:	dd01      	ble.n	8005696 <_dtoa_r+0xa3e>
 8005692:	9b06      	ldr	r3, [sp, #24]
 8005694:	3331      	adds	r3, #49	@ 0x31
 8005696:	f88b 3000 	strb.w	r3, [fp]
 800569a:	e52e      	b.n	80050fa <_dtoa_r+0x4a2>
 800569c:	4628      	mov	r0, r5
 800569e:	e7b9      	b.n	8005614 <_dtoa_r+0x9bc>
 80056a0:	2201      	movs	r2, #1
 80056a2:	e7e2      	b.n	800566a <_dtoa_r+0xa12>
 80056a4:	9908      	ldr	r1, [sp, #32]
 80056a6:	2900      	cmp	r1, #0
 80056a8:	db04      	blt.n	80056b4 <_dtoa_r+0xa5c>
 80056aa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80056ac:	4301      	orrs	r1, r0
 80056ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056b0:	4301      	orrs	r1, r0
 80056b2:	d120      	bne.n	80056f6 <_dtoa_r+0xa9e>
 80056b4:	2a00      	cmp	r2, #0
 80056b6:	ddee      	ble.n	8005696 <_dtoa_r+0xa3e>
 80056b8:	2201      	movs	r2, #1
 80056ba:	9903      	ldr	r1, [sp, #12]
 80056bc:	4648      	mov	r0, r9
 80056be:	9304      	str	r3, [sp, #16]
 80056c0:	f000 fbec 	bl	8005e9c <__lshift>
 80056c4:	4621      	mov	r1, r4
 80056c6:	9003      	str	r0, [sp, #12]
 80056c8:	f000 fc54 	bl	8005f74 <__mcmp>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	9b04      	ldr	r3, [sp, #16]
 80056d0:	dc02      	bgt.n	80056d8 <_dtoa_r+0xa80>
 80056d2:	d1e0      	bne.n	8005696 <_dtoa_r+0xa3e>
 80056d4:	07da      	lsls	r2, r3, #31
 80056d6:	d5de      	bpl.n	8005696 <_dtoa_r+0xa3e>
 80056d8:	2b39      	cmp	r3, #57	@ 0x39
 80056da:	d1da      	bne.n	8005692 <_dtoa_r+0xa3a>
 80056dc:	2339      	movs	r3, #57	@ 0x39
 80056de:	f88b 3000 	strb.w	r3, [fp]
 80056e2:	4633      	mov	r3, r6
 80056e4:	461e      	mov	r6, r3
 80056e6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	2a39      	cmp	r2, #57	@ 0x39
 80056ee:	d04e      	beq.n	800578e <_dtoa_r+0xb36>
 80056f0:	3201      	adds	r2, #1
 80056f2:	701a      	strb	r2, [r3, #0]
 80056f4:	e501      	b.n	80050fa <_dtoa_r+0x4a2>
 80056f6:	2a00      	cmp	r2, #0
 80056f8:	dd03      	ble.n	8005702 <_dtoa_r+0xaaa>
 80056fa:	2b39      	cmp	r3, #57	@ 0x39
 80056fc:	d0ee      	beq.n	80056dc <_dtoa_r+0xa84>
 80056fe:	3301      	adds	r3, #1
 8005700:	e7c9      	b.n	8005696 <_dtoa_r+0xa3e>
 8005702:	9a04      	ldr	r2, [sp, #16]
 8005704:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005706:	f802 3c01 	strb.w	r3, [r2, #-1]
 800570a:	428a      	cmp	r2, r1
 800570c:	d028      	beq.n	8005760 <_dtoa_r+0xb08>
 800570e:	2300      	movs	r3, #0
 8005710:	220a      	movs	r2, #10
 8005712:	9903      	ldr	r1, [sp, #12]
 8005714:	4648      	mov	r0, r9
 8005716:	f000 f9d3 	bl	8005ac0 <__multadd>
 800571a:	42af      	cmp	r7, r5
 800571c:	9003      	str	r0, [sp, #12]
 800571e:	f04f 0300 	mov.w	r3, #0
 8005722:	f04f 020a 	mov.w	r2, #10
 8005726:	4639      	mov	r1, r7
 8005728:	4648      	mov	r0, r9
 800572a:	d107      	bne.n	800573c <_dtoa_r+0xae4>
 800572c:	f000 f9c8 	bl	8005ac0 <__multadd>
 8005730:	4607      	mov	r7, r0
 8005732:	4605      	mov	r5, r0
 8005734:	9b04      	ldr	r3, [sp, #16]
 8005736:	3301      	adds	r3, #1
 8005738:	9304      	str	r3, [sp, #16]
 800573a:	e777      	b.n	800562c <_dtoa_r+0x9d4>
 800573c:	f000 f9c0 	bl	8005ac0 <__multadd>
 8005740:	4629      	mov	r1, r5
 8005742:	4607      	mov	r7, r0
 8005744:	2300      	movs	r3, #0
 8005746:	220a      	movs	r2, #10
 8005748:	4648      	mov	r0, r9
 800574a:	f000 f9b9 	bl	8005ac0 <__multadd>
 800574e:	4605      	mov	r5, r0
 8005750:	e7f0      	b.n	8005734 <_dtoa_r+0xadc>
 8005752:	f1bb 0f00 	cmp.w	fp, #0
 8005756:	bfcc      	ite	gt
 8005758:	465e      	movgt	r6, fp
 800575a:	2601      	movle	r6, #1
 800575c:	2700      	movs	r7, #0
 800575e:	4456      	add	r6, sl
 8005760:	2201      	movs	r2, #1
 8005762:	9903      	ldr	r1, [sp, #12]
 8005764:	4648      	mov	r0, r9
 8005766:	9304      	str	r3, [sp, #16]
 8005768:	f000 fb98 	bl	8005e9c <__lshift>
 800576c:	4621      	mov	r1, r4
 800576e:	9003      	str	r0, [sp, #12]
 8005770:	f000 fc00 	bl	8005f74 <__mcmp>
 8005774:	2800      	cmp	r0, #0
 8005776:	dcb4      	bgt.n	80056e2 <_dtoa_r+0xa8a>
 8005778:	d102      	bne.n	8005780 <_dtoa_r+0xb28>
 800577a:	9b04      	ldr	r3, [sp, #16]
 800577c:	07db      	lsls	r3, r3, #31
 800577e:	d4b0      	bmi.n	80056e2 <_dtoa_r+0xa8a>
 8005780:	4633      	mov	r3, r6
 8005782:	461e      	mov	r6, r3
 8005784:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005788:	2a30      	cmp	r2, #48	@ 0x30
 800578a:	d0fa      	beq.n	8005782 <_dtoa_r+0xb2a>
 800578c:	e4b5      	b.n	80050fa <_dtoa_r+0x4a2>
 800578e:	459a      	cmp	sl, r3
 8005790:	d1a8      	bne.n	80056e4 <_dtoa_r+0xa8c>
 8005792:	2331      	movs	r3, #49	@ 0x31
 8005794:	f108 0801 	add.w	r8, r8, #1
 8005798:	f88a 3000 	strb.w	r3, [sl]
 800579c:	e4ad      	b.n	80050fa <_dtoa_r+0x4a2>
 800579e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80057fc <_dtoa_r+0xba4>
 80057a4:	b11b      	cbz	r3, 80057ae <_dtoa_r+0xb56>
 80057a6:	f10a 0308 	add.w	r3, sl, #8
 80057aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80057ac:	6013      	str	r3, [r2, #0]
 80057ae:	4650      	mov	r0, sl
 80057b0:	b017      	add	sp, #92	@ 0x5c
 80057b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	f77f ae2e 	ble.w	800541a <_dtoa_r+0x7c2>
 80057be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80057c2:	2001      	movs	r0, #1
 80057c4:	e64d      	b.n	8005462 <_dtoa_r+0x80a>
 80057c6:	f1bb 0f00 	cmp.w	fp, #0
 80057ca:	f77f aed9 	ble.w	8005580 <_dtoa_r+0x928>
 80057ce:	4656      	mov	r6, sl
 80057d0:	4621      	mov	r1, r4
 80057d2:	9803      	ldr	r0, [sp, #12]
 80057d4:	f7ff f9b6 	bl	8004b44 <quorem>
 80057d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80057dc:	f806 3b01 	strb.w	r3, [r6], #1
 80057e0:	eba6 020a 	sub.w	r2, r6, sl
 80057e4:	4593      	cmp	fp, r2
 80057e6:	ddb4      	ble.n	8005752 <_dtoa_r+0xafa>
 80057e8:	2300      	movs	r3, #0
 80057ea:	220a      	movs	r2, #10
 80057ec:	4648      	mov	r0, r9
 80057ee:	9903      	ldr	r1, [sp, #12]
 80057f0:	f000 f966 	bl	8005ac0 <__multadd>
 80057f4:	9003      	str	r0, [sp, #12]
 80057f6:	e7eb      	b.n	80057d0 <_dtoa_r+0xb78>
 80057f8:	080082db 	.word	0x080082db
 80057fc:	0800825f 	.word	0x0800825f

08005800 <_free_r>:
 8005800:	b538      	push	{r3, r4, r5, lr}
 8005802:	4605      	mov	r5, r0
 8005804:	2900      	cmp	r1, #0
 8005806:	d040      	beq.n	800588a <_free_r+0x8a>
 8005808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800580c:	1f0c      	subs	r4, r1, #4
 800580e:	2b00      	cmp	r3, #0
 8005810:	bfb8      	it	lt
 8005812:	18e4      	addlt	r4, r4, r3
 8005814:	f000 f8e6 	bl	80059e4 <__malloc_lock>
 8005818:	4a1c      	ldr	r2, [pc, #112]	@ (800588c <_free_r+0x8c>)
 800581a:	6813      	ldr	r3, [r2, #0]
 800581c:	b933      	cbnz	r3, 800582c <_free_r+0x2c>
 800581e:	6063      	str	r3, [r4, #4]
 8005820:	6014      	str	r4, [r2, #0]
 8005822:	4628      	mov	r0, r5
 8005824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005828:	f000 b8e2 	b.w	80059f0 <__malloc_unlock>
 800582c:	42a3      	cmp	r3, r4
 800582e:	d908      	bls.n	8005842 <_free_r+0x42>
 8005830:	6820      	ldr	r0, [r4, #0]
 8005832:	1821      	adds	r1, r4, r0
 8005834:	428b      	cmp	r3, r1
 8005836:	bf01      	itttt	eq
 8005838:	6819      	ldreq	r1, [r3, #0]
 800583a:	685b      	ldreq	r3, [r3, #4]
 800583c:	1809      	addeq	r1, r1, r0
 800583e:	6021      	streq	r1, [r4, #0]
 8005840:	e7ed      	b.n	800581e <_free_r+0x1e>
 8005842:	461a      	mov	r2, r3
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	b10b      	cbz	r3, 800584c <_free_r+0x4c>
 8005848:	42a3      	cmp	r3, r4
 800584a:	d9fa      	bls.n	8005842 <_free_r+0x42>
 800584c:	6811      	ldr	r1, [r2, #0]
 800584e:	1850      	adds	r0, r2, r1
 8005850:	42a0      	cmp	r0, r4
 8005852:	d10b      	bne.n	800586c <_free_r+0x6c>
 8005854:	6820      	ldr	r0, [r4, #0]
 8005856:	4401      	add	r1, r0
 8005858:	1850      	adds	r0, r2, r1
 800585a:	4283      	cmp	r3, r0
 800585c:	6011      	str	r1, [r2, #0]
 800585e:	d1e0      	bne.n	8005822 <_free_r+0x22>
 8005860:	6818      	ldr	r0, [r3, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4408      	add	r0, r1
 8005866:	6010      	str	r0, [r2, #0]
 8005868:	6053      	str	r3, [r2, #4]
 800586a:	e7da      	b.n	8005822 <_free_r+0x22>
 800586c:	d902      	bls.n	8005874 <_free_r+0x74>
 800586e:	230c      	movs	r3, #12
 8005870:	602b      	str	r3, [r5, #0]
 8005872:	e7d6      	b.n	8005822 <_free_r+0x22>
 8005874:	6820      	ldr	r0, [r4, #0]
 8005876:	1821      	adds	r1, r4, r0
 8005878:	428b      	cmp	r3, r1
 800587a:	bf01      	itttt	eq
 800587c:	6819      	ldreq	r1, [r3, #0]
 800587e:	685b      	ldreq	r3, [r3, #4]
 8005880:	1809      	addeq	r1, r1, r0
 8005882:	6021      	streq	r1, [r4, #0]
 8005884:	6063      	str	r3, [r4, #4]
 8005886:	6054      	str	r4, [r2, #4]
 8005888:	e7cb      	b.n	8005822 <_free_r+0x22>
 800588a:	bd38      	pop	{r3, r4, r5, pc}
 800588c:	200003b8 	.word	0x200003b8

08005890 <malloc>:
 8005890:	4b02      	ldr	r3, [pc, #8]	@ (800589c <malloc+0xc>)
 8005892:	4601      	mov	r1, r0
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	f000 b825 	b.w	80058e4 <_malloc_r>
 800589a:	bf00      	nop
 800589c:	20000018 	.word	0x20000018

080058a0 <sbrk_aligned>:
 80058a0:	b570      	push	{r4, r5, r6, lr}
 80058a2:	4e0f      	ldr	r6, [pc, #60]	@ (80058e0 <sbrk_aligned+0x40>)
 80058a4:	460c      	mov	r4, r1
 80058a6:	6831      	ldr	r1, [r6, #0]
 80058a8:	4605      	mov	r5, r0
 80058aa:	b911      	cbnz	r1, 80058b2 <sbrk_aligned+0x12>
 80058ac:	f001 ffb2 	bl	8007814 <_sbrk_r>
 80058b0:	6030      	str	r0, [r6, #0]
 80058b2:	4621      	mov	r1, r4
 80058b4:	4628      	mov	r0, r5
 80058b6:	f001 ffad 	bl	8007814 <_sbrk_r>
 80058ba:	1c43      	adds	r3, r0, #1
 80058bc:	d103      	bne.n	80058c6 <sbrk_aligned+0x26>
 80058be:	f04f 34ff 	mov.w	r4, #4294967295
 80058c2:	4620      	mov	r0, r4
 80058c4:	bd70      	pop	{r4, r5, r6, pc}
 80058c6:	1cc4      	adds	r4, r0, #3
 80058c8:	f024 0403 	bic.w	r4, r4, #3
 80058cc:	42a0      	cmp	r0, r4
 80058ce:	d0f8      	beq.n	80058c2 <sbrk_aligned+0x22>
 80058d0:	1a21      	subs	r1, r4, r0
 80058d2:	4628      	mov	r0, r5
 80058d4:	f001 ff9e 	bl	8007814 <_sbrk_r>
 80058d8:	3001      	adds	r0, #1
 80058da:	d1f2      	bne.n	80058c2 <sbrk_aligned+0x22>
 80058dc:	e7ef      	b.n	80058be <sbrk_aligned+0x1e>
 80058de:	bf00      	nop
 80058e0:	200003b4 	.word	0x200003b4

080058e4 <_malloc_r>:
 80058e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e8:	1ccd      	adds	r5, r1, #3
 80058ea:	f025 0503 	bic.w	r5, r5, #3
 80058ee:	3508      	adds	r5, #8
 80058f0:	2d0c      	cmp	r5, #12
 80058f2:	bf38      	it	cc
 80058f4:	250c      	movcc	r5, #12
 80058f6:	2d00      	cmp	r5, #0
 80058f8:	4606      	mov	r6, r0
 80058fa:	db01      	blt.n	8005900 <_malloc_r+0x1c>
 80058fc:	42a9      	cmp	r1, r5
 80058fe:	d904      	bls.n	800590a <_malloc_r+0x26>
 8005900:	230c      	movs	r3, #12
 8005902:	6033      	str	r3, [r6, #0]
 8005904:	2000      	movs	r0, #0
 8005906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800590a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059e0 <_malloc_r+0xfc>
 800590e:	f000 f869 	bl	80059e4 <__malloc_lock>
 8005912:	f8d8 3000 	ldr.w	r3, [r8]
 8005916:	461c      	mov	r4, r3
 8005918:	bb44      	cbnz	r4, 800596c <_malloc_r+0x88>
 800591a:	4629      	mov	r1, r5
 800591c:	4630      	mov	r0, r6
 800591e:	f7ff ffbf 	bl	80058a0 <sbrk_aligned>
 8005922:	1c43      	adds	r3, r0, #1
 8005924:	4604      	mov	r4, r0
 8005926:	d158      	bne.n	80059da <_malloc_r+0xf6>
 8005928:	f8d8 4000 	ldr.w	r4, [r8]
 800592c:	4627      	mov	r7, r4
 800592e:	2f00      	cmp	r7, #0
 8005930:	d143      	bne.n	80059ba <_malloc_r+0xd6>
 8005932:	2c00      	cmp	r4, #0
 8005934:	d04b      	beq.n	80059ce <_malloc_r+0xea>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	4639      	mov	r1, r7
 800593a:	4630      	mov	r0, r6
 800593c:	eb04 0903 	add.w	r9, r4, r3
 8005940:	f001 ff68 	bl	8007814 <_sbrk_r>
 8005944:	4581      	cmp	r9, r0
 8005946:	d142      	bne.n	80059ce <_malloc_r+0xea>
 8005948:	6821      	ldr	r1, [r4, #0]
 800594a:	4630      	mov	r0, r6
 800594c:	1a6d      	subs	r5, r5, r1
 800594e:	4629      	mov	r1, r5
 8005950:	f7ff ffa6 	bl	80058a0 <sbrk_aligned>
 8005954:	3001      	adds	r0, #1
 8005956:	d03a      	beq.n	80059ce <_malloc_r+0xea>
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	442b      	add	r3, r5
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	f8d8 3000 	ldr.w	r3, [r8]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	bb62      	cbnz	r2, 80059c0 <_malloc_r+0xdc>
 8005966:	f8c8 7000 	str.w	r7, [r8]
 800596a:	e00f      	b.n	800598c <_malloc_r+0xa8>
 800596c:	6822      	ldr	r2, [r4, #0]
 800596e:	1b52      	subs	r2, r2, r5
 8005970:	d420      	bmi.n	80059b4 <_malloc_r+0xd0>
 8005972:	2a0b      	cmp	r2, #11
 8005974:	d917      	bls.n	80059a6 <_malloc_r+0xc2>
 8005976:	1961      	adds	r1, r4, r5
 8005978:	42a3      	cmp	r3, r4
 800597a:	6025      	str	r5, [r4, #0]
 800597c:	bf18      	it	ne
 800597e:	6059      	strne	r1, [r3, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	bf08      	it	eq
 8005984:	f8c8 1000 	streq.w	r1, [r8]
 8005988:	5162      	str	r2, [r4, r5]
 800598a:	604b      	str	r3, [r1, #4]
 800598c:	4630      	mov	r0, r6
 800598e:	f000 f82f 	bl	80059f0 <__malloc_unlock>
 8005992:	f104 000b 	add.w	r0, r4, #11
 8005996:	1d23      	adds	r3, r4, #4
 8005998:	f020 0007 	bic.w	r0, r0, #7
 800599c:	1ac2      	subs	r2, r0, r3
 800599e:	bf1c      	itt	ne
 80059a0:	1a1b      	subne	r3, r3, r0
 80059a2:	50a3      	strne	r3, [r4, r2]
 80059a4:	e7af      	b.n	8005906 <_malloc_r+0x22>
 80059a6:	6862      	ldr	r2, [r4, #4]
 80059a8:	42a3      	cmp	r3, r4
 80059aa:	bf0c      	ite	eq
 80059ac:	f8c8 2000 	streq.w	r2, [r8]
 80059b0:	605a      	strne	r2, [r3, #4]
 80059b2:	e7eb      	b.n	800598c <_malloc_r+0xa8>
 80059b4:	4623      	mov	r3, r4
 80059b6:	6864      	ldr	r4, [r4, #4]
 80059b8:	e7ae      	b.n	8005918 <_malloc_r+0x34>
 80059ba:	463c      	mov	r4, r7
 80059bc:	687f      	ldr	r7, [r7, #4]
 80059be:	e7b6      	b.n	800592e <_malloc_r+0x4a>
 80059c0:	461a      	mov	r2, r3
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	42a3      	cmp	r3, r4
 80059c6:	d1fb      	bne.n	80059c0 <_malloc_r+0xdc>
 80059c8:	2300      	movs	r3, #0
 80059ca:	6053      	str	r3, [r2, #4]
 80059cc:	e7de      	b.n	800598c <_malloc_r+0xa8>
 80059ce:	230c      	movs	r3, #12
 80059d0:	4630      	mov	r0, r6
 80059d2:	6033      	str	r3, [r6, #0]
 80059d4:	f000 f80c 	bl	80059f0 <__malloc_unlock>
 80059d8:	e794      	b.n	8005904 <_malloc_r+0x20>
 80059da:	6005      	str	r5, [r0, #0]
 80059dc:	e7d6      	b.n	800598c <_malloc_r+0xa8>
 80059de:	bf00      	nop
 80059e0:	200003b8 	.word	0x200003b8

080059e4 <__malloc_lock>:
 80059e4:	4801      	ldr	r0, [pc, #4]	@ (80059ec <__malloc_lock+0x8>)
 80059e6:	f7ff b898 	b.w	8004b1a <__retarget_lock_acquire_recursive>
 80059ea:	bf00      	nop
 80059ec:	200003b0 	.word	0x200003b0

080059f0 <__malloc_unlock>:
 80059f0:	4801      	ldr	r0, [pc, #4]	@ (80059f8 <__malloc_unlock+0x8>)
 80059f2:	f7ff b893 	b.w	8004b1c <__retarget_lock_release_recursive>
 80059f6:	bf00      	nop
 80059f8:	200003b0 	.word	0x200003b0

080059fc <_Balloc>:
 80059fc:	b570      	push	{r4, r5, r6, lr}
 80059fe:	69c6      	ldr	r6, [r0, #28]
 8005a00:	4604      	mov	r4, r0
 8005a02:	460d      	mov	r5, r1
 8005a04:	b976      	cbnz	r6, 8005a24 <_Balloc+0x28>
 8005a06:	2010      	movs	r0, #16
 8005a08:	f7ff ff42 	bl	8005890 <malloc>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	61e0      	str	r0, [r4, #28]
 8005a10:	b920      	cbnz	r0, 8005a1c <_Balloc+0x20>
 8005a12:	216b      	movs	r1, #107	@ 0x6b
 8005a14:	4b17      	ldr	r3, [pc, #92]	@ (8005a74 <_Balloc+0x78>)
 8005a16:	4818      	ldr	r0, [pc, #96]	@ (8005a78 <_Balloc+0x7c>)
 8005a18:	f001 ff20 	bl	800785c <__assert_func>
 8005a1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a20:	6006      	str	r6, [r0, #0]
 8005a22:	60c6      	str	r6, [r0, #12]
 8005a24:	69e6      	ldr	r6, [r4, #28]
 8005a26:	68f3      	ldr	r3, [r6, #12]
 8005a28:	b183      	cbz	r3, 8005a4c <_Balloc+0x50>
 8005a2a:	69e3      	ldr	r3, [r4, #28]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005a32:	b9b8      	cbnz	r0, 8005a64 <_Balloc+0x68>
 8005a34:	2101      	movs	r1, #1
 8005a36:	fa01 f605 	lsl.w	r6, r1, r5
 8005a3a:	1d72      	adds	r2, r6, #5
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	0092      	lsls	r2, r2, #2
 8005a40:	f001 ff2a 	bl	8007898 <_calloc_r>
 8005a44:	b160      	cbz	r0, 8005a60 <_Balloc+0x64>
 8005a46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005a4a:	e00e      	b.n	8005a6a <_Balloc+0x6e>
 8005a4c:	2221      	movs	r2, #33	@ 0x21
 8005a4e:	2104      	movs	r1, #4
 8005a50:	4620      	mov	r0, r4
 8005a52:	f001 ff21 	bl	8007898 <_calloc_r>
 8005a56:	69e3      	ldr	r3, [r4, #28]
 8005a58:	60f0      	str	r0, [r6, #12]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1e4      	bne.n	8005a2a <_Balloc+0x2e>
 8005a60:	2000      	movs	r0, #0
 8005a62:	bd70      	pop	{r4, r5, r6, pc}
 8005a64:	6802      	ldr	r2, [r0, #0]
 8005a66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005a70:	e7f7      	b.n	8005a62 <_Balloc+0x66>
 8005a72:	bf00      	nop
 8005a74:	0800826c 	.word	0x0800826c
 8005a78:	080082ec 	.word	0x080082ec

08005a7c <_Bfree>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	69c6      	ldr	r6, [r0, #28]
 8005a80:	4605      	mov	r5, r0
 8005a82:	460c      	mov	r4, r1
 8005a84:	b976      	cbnz	r6, 8005aa4 <_Bfree+0x28>
 8005a86:	2010      	movs	r0, #16
 8005a88:	f7ff ff02 	bl	8005890 <malloc>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	61e8      	str	r0, [r5, #28]
 8005a90:	b920      	cbnz	r0, 8005a9c <_Bfree+0x20>
 8005a92:	218f      	movs	r1, #143	@ 0x8f
 8005a94:	4b08      	ldr	r3, [pc, #32]	@ (8005ab8 <_Bfree+0x3c>)
 8005a96:	4809      	ldr	r0, [pc, #36]	@ (8005abc <_Bfree+0x40>)
 8005a98:	f001 fee0 	bl	800785c <__assert_func>
 8005a9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005aa0:	6006      	str	r6, [r0, #0]
 8005aa2:	60c6      	str	r6, [r0, #12]
 8005aa4:	b13c      	cbz	r4, 8005ab6 <_Bfree+0x3a>
 8005aa6:	69eb      	ldr	r3, [r5, #28]
 8005aa8:	6862      	ldr	r2, [r4, #4]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ab0:	6021      	str	r1, [r4, #0]
 8005ab2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	0800826c 	.word	0x0800826c
 8005abc:	080082ec 	.word	0x080082ec

08005ac0 <__multadd>:
 8005ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac4:	4607      	mov	r7, r0
 8005ac6:	460c      	mov	r4, r1
 8005ac8:	461e      	mov	r6, r3
 8005aca:	2000      	movs	r0, #0
 8005acc:	690d      	ldr	r5, [r1, #16]
 8005ace:	f101 0c14 	add.w	ip, r1, #20
 8005ad2:	f8dc 3000 	ldr.w	r3, [ip]
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	b299      	uxth	r1, r3
 8005ada:	fb02 6101 	mla	r1, r2, r1, r6
 8005ade:	0c1e      	lsrs	r6, r3, #16
 8005ae0:	0c0b      	lsrs	r3, r1, #16
 8005ae2:	fb02 3306 	mla	r3, r2, r6, r3
 8005ae6:	b289      	uxth	r1, r1
 8005ae8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005aec:	4285      	cmp	r5, r0
 8005aee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005af2:	f84c 1b04 	str.w	r1, [ip], #4
 8005af6:	dcec      	bgt.n	8005ad2 <__multadd+0x12>
 8005af8:	b30e      	cbz	r6, 8005b3e <__multadd+0x7e>
 8005afa:	68a3      	ldr	r3, [r4, #8]
 8005afc:	42ab      	cmp	r3, r5
 8005afe:	dc19      	bgt.n	8005b34 <__multadd+0x74>
 8005b00:	6861      	ldr	r1, [r4, #4]
 8005b02:	4638      	mov	r0, r7
 8005b04:	3101      	adds	r1, #1
 8005b06:	f7ff ff79 	bl	80059fc <_Balloc>
 8005b0a:	4680      	mov	r8, r0
 8005b0c:	b928      	cbnz	r0, 8005b1a <__multadd+0x5a>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	21ba      	movs	r1, #186	@ 0xba
 8005b12:	4b0c      	ldr	r3, [pc, #48]	@ (8005b44 <__multadd+0x84>)
 8005b14:	480c      	ldr	r0, [pc, #48]	@ (8005b48 <__multadd+0x88>)
 8005b16:	f001 fea1 	bl	800785c <__assert_func>
 8005b1a:	6922      	ldr	r2, [r4, #16]
 8005b1c:	f104 010c 	add.w	r1, r4, #12
 8005b20:	3202      	adds	r2, #2
 8005b22:	0092      	lsls	r2, r2, #2
 8005b24:	300c      	adds	r0, #12
 8005b26:	f001 fe85 	bl	8007834 <memcpy>
 8005b2a:	4621      	mov	r1, r4
 8005b2c:	4638      	mov	r0, r7
 8005b2e:	f7ff ffa5 	bl	8005a7c <_Bfree>
 8005b32:	4644      	mov	r4, r8
 8005b34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005b38:	3501      	adds	r5, #1
 8005b3a:	615e      	str	r6, [r3, #20]
 8005b3c:	6125      	str	r5, [r4, #16]
 8005b3e:	4620      	mov	r0, r4
 8005b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b44:	080082db 	.word	0x080082db
 8005b48:	080082ec 	.word	0x080082ec

08005b4c <__s2b>:
 8005b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b50:	4615      	mov	r5, r2
 8005b52:	2209      	movs	r2, #9
 8005b54:	461f      	mov	r7, r3
 8005b56:	3308      	adds	r3, #8
 8005b58:	460c      	mov	r4, r1
 8005b5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b5e:	4606      	mov	r6, r0
 8005b60:	2201      	movs	r2, #1
 8005b62:	2100      	movs	r1, #0
 8005b64:	429a      	cmp	r2, r3
 8005b66:	db09      	blt.n	8005b7c <__s2b+0x30>
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f7ff ff47 	bl	80059fc <_Balloc>
 8005b6e:	b940      	cbnz	r0, 8005b82 <__s2b+0x36>
 8005b70:	4602      	mov	r2, r0
 8005b72:	21d3      	movs	r1, #211	@ 0xd3
 8005b74:	4b18      	ldr	r3, [pc, #96]	@ (8005bd8 <__s2b+0x8c>)
 8005b76:	4819      	ldr	r0, [pc, #100]	@ (8005bdc <__s2b+0x90>)
 8005b78:	f001 fe70 	bl	800785c <__assert_func>
 8005b7c:	0052      	lsls	r2, r2, #1
 8005b7e:	3101      	adds	r1, #1
 8005b80:	e7f0      	b.n	8005b64 <__s2b+0x18>
 8005b82:	9b08      	ldr	r3, [sp, #32]
 8005b84:	2d09      	cmp	r5, #9
 8005b86:	6143      	str	r3, [r0, #20]
 8005b88:	f04f 0301 	mov.w	r3, #1
 8005b8c:	6103      	str	r3, [r0, #16]
 8005b8e:	dd16      	ble.n	8005bbe <__s2b+0x72>
 8005b90:	f104 0909 	add.w	r9, r4, #9
 8005b94:	46c8      	mov	r8, r9
 8005b96:	442c      	add	r4, r5
 8005b98:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005b9c:	4601      	mov	r1, r0
 8005b9e:	220a      	movs	r2, #10
 8005ba0:	4630      	mov	r0, r6
 8005ba2:	3b30      	subs	r3, #48	@ 0x30
 8005ba4:	f7ff ff8c 	bl	8005ac0 <__multadd>
 8005ba8:	45a0      	cmp	r8, r4
 8005baa:	d1f5      	bne.n	8005b98 <__s2b+0x4c>
 8005bac:	f1a5 0408 	sub.w	r4, r5, #8
 8005bb0:	444c      	add	r4, r9
 8005bb2:	1b2d      	subs	r5, r5, r4
 8005bb4:	1963      	adds	r3, r4, r5
 8005bb6:	42bb      	cmp	r3, r7
 8005bb8:	db04      	blt.n	8005bc4 <__s2b+0x78>
 8005bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bbe:	2509      	movs	r5, #9
 8005bc0:	340a      	adds	r4, #10
 8005bc2:	e7f6      	b.n	8005bb2 <__s2b+0x66>
 8005bc4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005bc8:	4601      	mov	r1, r0
 8005bca:	220a      	movs	r2, #10
 8005bcc:	4630      	mov	r0, r6
 8005bce:	3b30      	subs	r3, #48	@ 0x30
 8005bd0:	f7ff ff76 	bl	8005ac0 <__multadd>
 8005bd4:	e7ee      	b.n	8005bb4 <__s2b+0x68>
 8005bd6:	bf00      	nop
 8005bd8:	080082db 	.word	0x080082db
 8005bdc:	080082ec 	.word	0x080082ec

08005be0 <__hi0bits>:
 8005be0:	4603      	mov	r3, r0
 8005be2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005be6:	bf3a      	itte	cc
 8005be8:	0403      	lslcc	r3, r0, #16
 8005bea:	2010      	movcc	r0, #16
 8005bec:	2000      	movcs	r0, #0
 8005bee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bf2:	bf3c      	itt	cc
 8005bf4:	021b      	lslcc	r3, r3, #8
 8005bf6:	3008      	addcc	r0, #8
 8005bf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bfc:	bf3c      	itt	cc
 8005bfe:	011b      	lslcc	r3, r3, #4
 8005c00:	3004      	addcc	r0, #4
 8005c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c06:	bf3c      	itt	cc
 8005c08:	009b      	lslcc	r3, r3, #2
 8005c0a:	3002      	addcc	r0, #2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	db05      	blt.n	8005c1c <__hi0bits+0x3c>
 8005c10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005c14:	f100 0001 	add.w	r0, r0, #1
 8005c18:	bf08      	it	eq
 8005c1a:	2020      	moveq	r0, #32
 8005c1c:	4770      	bx	lr

08005c1e <__lo0bits>:
 8005c1e:	6803      	ldr	r3, [r0, #0]
 8005c20:	4602      	mov	r2, r0
 8005c22:	f013 0007 	ands.w	r0, r3, #7
 8005c26:	d00b      	beq.n	8005c40 <__lo0bits+0x22>
 8005c28:	07d9      	lsls	r1, r3, #31
 8005c2a:	d421      	bmi.n	8005c70 <__lo0bits+0x52>
 8005c2c:	0798      	lsls	r0, r3, #30
 8005c2e:	bf49      	itett	mi
 8005c30:	085b      	lsrmi	r3, r3, #1
 8005c32:	089b      	lsrpl	r3, r3, #2
 8005c34:	2001      	movmi	r0, #1
 8005c36:	6013      	strmi	r3, [r2, #0]
 8005c38:	bf5c      	itt	pl
 8005c3a:	2002      	movpl	r0, #2
 8005c3c:	6013      	strpl	r3, [r2, #0]
 8005c3e:	4770      	bx	lr
 8005c40:	b299      	uxth	r1, r3
 8005c42:	b909      	cbnz	r1, 8005c48 <__lo0bits+0x2a>
 8005c44:	2010      	movs	r0, #16
 8005c46:	0c1b      	lsrs	r3, r3, #16
 8005c48:	b2d9      	uxtb	r1, r3
 8005c4a:	b909      	cbnz	r1, 8005c50 <__lo0bits+0x32>
 8005c4c:	3008      	adds	r0, #8
 8005c4e:	0a1b      	lsrs	r3, r3, #8
 8005c50:	0719      	lsls	r1, r3, #28
 8005c52:	bf04      	itt	eq
 8005c54:	091b      	lsreq	r3, r3, #4
 8005c56:	3004      	addeq	r0, #4
 8005c58:	0799      	lsls	r1, r3, #30
 8005c5a:	bf04      	itt	eq
 8005c5c:	089b      	lsreq	r3, r3, #2
 8005c5e:	3002      	addeq	r0, #2
 8005c60:	07d9      	lsls	r1, r3, #31
 8005c62:	d403      	bmi.n	8005c6c <__lo0bits+0x4e>
 8005c64:	085b      	lsrs	r3, r3, #1
 8005c66:	f100 0001 	add.w	r0, r0, #1
 8005c6a:	d003      	beq.n	8005c74 <__lo0bits+0x56>
 8005c6c:	6013      	str	r3, [r2, #0]
 8005c6e:	4770      	bx	lr
 8005c70:	2000      	movs	r0, #0
 8005c72:	4770      	bx	lr
 8005c74:	2020      	movs	r0, #32
 8005c76:	4770      	bx	lr

08005c78 <__i2b>:
 8005c78:	b510      	push	{r4, lr}
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	f7ff febd 	bl	80059fc <_Balloc>
 8005c82:	4602      	mov	r2, r0
 8005c84:	b928      	cbnz	r0, 8005c92 <__i2b+0x1a>
 8005c86:	f240 1145 	movw	r1, #325	@ 0x145
 8005c8a:	4b04      	ldr	r3, [pc, #16]	@ (8005c9c <__i2b+0x24>)
 8005c8c:	4804      	ldr	r0, [pc, #16]	@ (8005ca0 <__i2b+0x28>)
 8005c8e:	f001 fde5 	bl	800785c <__assert_func>
 8005c92:	2301      	movs	r3, #1
 8005c94:	6144      	str	r4, [r0, #20]
 8005c96:	6103      	str	r3, [r0, #16]
 8005c98:	bd10      	pop	{r4, pc}
 8005c9a:	bf00      	nop
 8005c9c:	080082db 	.word	0x080082db
 8005ca0:	080082ec 	.word	0x080082ec

08005ca4 <__multiply>:
 8005ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca8:	4617      	mov	r7, r2
 8005caa:	690a      	ldr	r2, [r1, #16]
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	4689      	mov	r9, r1
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	bfa2      	ittt	ge
 8005cb4:	463b      	movge	r3, r7
 8005cb6:	460f      	movge	r7, r1
 8005cb8:	4699      	movge	r9, r3
 8005cba:	693d      	ldr	r5, [r7, #16]
 8005cbc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	6879      	ldr	r1, [r7, #4]
 8005cc4:	eb05 060a 	add.w	r6, r5, sl
 8005cc8:	42b3      	cmp	r3, r6
 8005cca:	b085      	sub	sp, #20
 8005ccc:	bfb8      	it	lt
 8005cce:	3101      	addlt	r1, #1
 8005cd0:	f7ff fe94 	bl	80059fc <_Balloc>
 8005cd4:	b930      	cbnz	r0, 8005ce4 <__multiply+0x40>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005cdc:	4b40      	ldr	r3, [pc, #256]	@ (8005de0 <__multiply+0x13c>)
 8005cde:	4841      	ldr	r0, [pc, #260]	@ (8005de4 <__multiply+0x140>)
 8005ce0:	f001 fdbc 	bl	800785c <__assert_func>
 8005ce4:	f100 0414 	add.w	r4, r0, #20
 8005ce8:	4623      	mov	r3, r4
 8005cea:	2200      	movs	r2, #0
 8005cec:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005cf0:	4573      	cmp	r3, lr
 8005cf2:	d320      	bcc.n	8005d36 <__multiply+0x92>
 8005cf4:	f107 0814 	add.w	r8, r7, #20
 8005cf8:	f109 0114 	add.w	r1, r9, #20
 8005cfc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005d00:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005d04:	9302      	str	r3, [sp, #8]
 8005d06:	1beb      	subs	r3, r5, r7
 8005d08:	3b15      	subs	r3, #21
 8005d0a:	f023 0303 	bic.w	r3, r3, #3
 8005d0e:	3304      	adds	r3, #4
 8005d10:	3715      	adds	r7, #21
 8005d12:	42bd      	cmp	r5, r7
 8005d14:	bf38      	it	cc
 8005d16:	2304      	movcc	r3, #4
 8005d18:	9301      	str	r3, [sp, #4]
 8005d1a:	9b02      	ldr	r3, [sp, #8]
 8005d1c:	9103      	str	r1, [sp, #12]
 8005d1e:	428b      	cmp	r3, r1
 8005d20:	d80c      	bhi.n	8005d3c <__multiply+0x98>
 8005d22:	2e00      	cmp	r6, #0
 8005d24:	dd03      	ble.n	8005d2e <__multiply+0x8a>
 8005d26:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d055      	beq.n	8005dda <__multiply+0x136>
 8005d2e:	6106      	str	r6, [r0, #16]
 8005d30:	b005      	add	sp, #20
 8005d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d36:	f843 2b04 	str.w	r2, [r3], #4
 8005d3a:	e7d9      	b.n	8005cf0 <__multiply+0x4c>
 8005d3c:	f8b1 a000 	ldrh.w	sl, [r1]
 8005d40:	f1ba 0f00 	cmp.w	sl, #0
 8005d44:	d01f      	beq.n	8005d86 <__multiply+0xe2>
 8005d46:	46c4      	mov	ip, r8
 8005d48:	46a1      	mov	r9, r4
 8005d4a:	2700      	movs	r7, #0
 8005d4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005d50:	f8d9 3000 	ldr.w	r3, [r9]
 8005d54:	fa1f fb82 	uxth.w	fp, r2
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	fb0a 330b 	mla	r3, sl, fp, r3
 8005d5e:	443b      	add	r3, r7
 8005d60:	f8d9 7000 	ldr.w	r7, [r9]
 8005d64:	0c12      	lsrs	r2, r2, #16
 8005d66:	0c3f      	lsrs	r7, r7, #16
 8005d68:	fb0a 7202 	mla	r2, sl, r2, r7
 8005d6c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d76:	4565      	cmp	r5, ip
 8005d78:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005d7c:	f849 3b04 	str.w	r3, [r9], #4
 8005d80:	d8e4      	bhi.n	8005d4c <__multiply+0xa8>
 8005d82:	9b01      	ldr	r3, [sp, #4]
 8005d84:	50e7      	str	r7, [r4, r3]
 8005d86:	9b03      	ldr	r3, [sp, #12]
 8005d88:	3104      	adds	r1, #4
 8005d8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005d8e:	f1b9 0f00 	cmp.w	r9, #0
 8005d92:	d020      	beq.n	8005dd6 <__multiply+0x132>
 8005d94:	4647      	mov	r7, r8
 8005d96:	46a4      	mov	ip, r4
 8005d98:	f04f 0a00 	mov.w	sl, #0
 8005d9c:	6823      	ldr	r3, [r4, #0]
 8005d9e:	f8b7 b000 	ldrh.w	fp, [r7]
 8005da2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	fb09 220b 	mla	r2, r9, fp, r2
 8005dac:	4452      	add	r2, sl
 8005dae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005db2:	f84c 3b04 	str.w	r3, [ip], #4
 8005db6:	f857 3b04 	ldr.w	r3, [r7], #4
 8005dba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005dbe:	f8bc 3000 	ldrh.w	r3, [ip]
 8005dc2:	42bd      	cmp	r5, r7
 8005dc4:	fb09 330a 	mla	r3, r9, sl, r3
 8005dc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005dcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005dd0:	d8e5      	bhi.n	8005d9e <__multiply+0xfa>
 8005dd2:	9a01      	ldr	r2, [sp, #4]
 8005dd4:	50a3      	str	r3, [r4, r2]
 8005dd6:	3404      	adds	r4, #4
 8005dd8:	e79f      	b.n	8005d1a <__multiply+0x76>
 8005dda:	3e01      	subs	r6, #1
 8005ddc:	e7a1      	b.n	8005d22 <__multiply+0x7e>
 8005dde:	bf00      	nop
 8005de0:	080082db 	.word	0x080082db
 8005de4:	080082ec 	.word	0x080082ec

08005de8 <__pow5mult>:
 8005de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dec:	4615      	mov	r5, r2
 8005dee:	f012 0203 	ands.w	r2, r2, #3
 8005df2:	4607      	mov	r7, r0
 8005df4:	460e      	mov	r6, r1
 8005df6:	d007      	beq.n	8005e08 <__pow5mult+0x20>
 8005df8:	4c25      	ldr	r4, [pc, #148]	@ (8005e90 <__pow5mult+0xa8>)
 8005dfa:	3a01      	subs	r2, #1
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e02:	f7ff fe5d 	bl	8005ac0 <__multadd>
 8005e06:	4606      	mov	r6, r0
 8005e08:	10ad      	asrs	r5, r5, #2
 8005e0a:	d03d      	beq.n	8005e88 <__pow5mult+0xa0>
 8005e0c:	69fc      	ldr	r4, [r7, #28]
 8005e0e:	b97c      	cbnz	r4, 8005e30 <__pow5mult+0x48>
 8005e10:	2010      	movs	r0, #16
 8005e12:	f7ff fd3d 	bl	8005890 <malloc>
 8005e16:	4602      	mov	r2, r0
 8005e18:	61f8      	str	r0, [r7, #28]
 8005e1a:	b928      	cbnz	r0, 8005e28 <__pow5mult+0x40>
 8005e1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005e20:	4b1c      	ldr	r3, [pc, #112]	@ (8005e94 <__pow5mult+0xac>)
 8005e22:	481d      	ldr	r0, [pc, #116]	@ (8005e98 <__pow5mult+0xb0>)
 8005e24:	f001 fd1a 	bl	800785c <__assert_func>
 8005e28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e2c:	6004      	str	r4, [r0, #0]
 8005e2e:	60c4      	str	r4, [r0, #12]
 8005e30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005e34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005e38:	b94c      	cbnz	r4, 8005e4e <__pow5mult+0x66>
 8005e3a:	f240 2171 	movw	r1, #625	@ 0x271
 8005e3e:	4638      	mov	r0, r7
 8005e40:	f7ff ff1a 	bl	8005c78 <__i2b>
 8005e44:	2300      	movs	r3, #0
 8005e46:	4604      	mov	r4, r0
 8005e48:	f8c8 0008 	str.w	r0, [r8, #8]
 8005e4c:	6003      	str	r3, [r0, #0]
 8005e4e:	f04f 0900 	mov.w	r9, #0
 8005e52:	07eb      	lsls	r3, r5, #31
 8005e54:	d50a      	bpl.n	8005e6c <__pow5mult+0x84>
 8005e56:	4631      	mov	r1, r6
 8005e58:	4622      	mov	r2, r4
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	f7ff ff22 	bl	8005ca4 <__multiply>
 8005e60:	4680      	mov	r8, r0
 8005e62:	4631      	mov	r1, r6
 8005e64:	4638      	mov	r0, r7
 8005e66:	f7ff fe09 	bl	8005a7c <_Bfree>
 8005e6a:	4646      	mov	r6, r8
 8005e6c:	106d      	asrs	r5, r5, #1
 8005e6e:	d00b      	beq.n	8005e88 <__pow5mult+0xa0>
 8005e70:	6820      	ldr	r0, [r4, #0]
 8005e72:	b938      	cbnz	r0, 8005e84 <__pow5mult+0x9c>
 8005e74:	4622      	mov	r2, r4
 8005e76:	4621      	mov	r1, r4
 8005e78:	4638      	mov	r0, r7
 8005e7a:	f7ff ff13 	bl	8005ca4 <__multiply>
 8005e7e:	6020      	str	r0, [r4, #0]
 8005e80:	f8c0 9000 	str.w	r9, [r0]
 8005e84:	4604      	mov	r4, r0
 8005e86:	e7e4      	b.n	8005e52 <__pow5mult+0x6a>
 8005e88:	4630      	mov	r0, r6
 8005e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e8e:	bf00      	nop
 8005e90:	080083fc 	.word	0x080083fc
 8005e94:	0800826c 	.word	0x0800826c
 8005e98:	080082ec 	.word	0x080082ec

08005e9c <__lshift>:
 8005e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea0:	460c      	mov	r4, r1
 8005ea2:	4607      	mov	r7, r0
 8005ea4:	4691      	mov	r9, r2
 8005ea6:	6923      	ldr	r3, [r4, #16]
 8005ea8:	6849      	ldr	r1, [r1, #4]
 8005eaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005eae:	68a3      	ldr	r3, [r4, #8]
 8005eb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005eb4:	f108 0601 	add.w	r6, r8, #1
 8005eb8:	42b3      	cmp	r3, r6
 8005eba:	db0b      	blt.n	8005ed4 <__lshift+0x38>
 8005ebc:	4638      	mov	r0, r7
 8005ebe:	f7ff fd9d 	bl	80059fc <_Balloc>
 8005ec2:	4605      	mov	r5, r0
 8005ec4:	b948      	cbnz	r0, 8005eda <__lshift+0x3e>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005ecc:	4b27      	ldr	r3, [pc, #156]	@ (8005f6c <__lshift+0xd0>)
 8005ece:	4828      	ldr	r0, [pc, #160]	@ (8005f70 <__lshift+0xd4>)
 8005ed0:	f001 fcc4 	bl	800785c <__assert_func>
 8005ed4:	3101      	adds	r1, #1
 8005ed6:	005b      	lsls	r3, r3, #1
 8005ed8:	e7ee      	b.n	8005eb8 <__lshift+0x1c>
 8005eda:	2300      	movs	r3, #0
 8005edc:	f100 0114 	add.w	r1, r0, #20
 8005ee0:	f100 0210 	add.w	r2, r0, #16
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	4553      	cmp	r3, sl
 8005ee8:	db33      	blt.n	8005f52 <__lshift+0xb6>
 8005eea:	6920      	ldr	r0, [r4, #16]
 8005eec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ef0:	f104 0314 	add.w	r3, r4, #20
 8005ef4:	f019 091f 	ands.w	r9, r9, #31
 8005ef8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005efc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f00:	d02b      	beq.n	8005f5a <__lshift+0xbe>
 8005f02:	468a      	mov	sl, r1
 8005f04:	2200      	movs	r2, #0
 8005f06:	f1c9 0e20 	rsb	lr, r9, #32
 8005f0a:	6818      	ldr	r0, [r3, #0]
 8005f0c:	fa00 f009 	lsl.w	r0, r0, r9
 8005f10:	4310      	orrs	r0, r2
 8005f12:	f84a 0b04 	str.w	r0, [sl], #4
 8005f16:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f1a:	459c      	cmp	ip, r3
 8005f1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f20:	d8f3      	bhi.n	8005f0a <__lshift+0x6e>
 8005f22:	ebac 0304 	sub.w	r3, ip, r4
 8005f26:	3b15      	subs	r3, #21
 8005f28:	f023 0303 	bic.w	r3, r3, #3
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	f104 0015 	add.w	r0, r4, #21
 8005f32:	4560      	cmp	r0, ip
 8005f34:	bf88      	it	hi
 8005f36:	2304      	movhi	r3, #4
 8005f38:	50ca      	str	r2, [r1, r3]
 8005f3a:	b10a      	cbz	r2, 8005f40 <__lshift+0xa4>
 8005f3c:	f108 0602 	add.w	r6, r8, #2
 8005f40:	3e01      	subs	r6, #1
 8005f42:	4638      	mov	r0, r7
 8005f44:	4621      	mov	r1, r4
 8005f46:	612e      	str	r6, [r5, #16]
 8005f48:	f7ff fd98 	bl	8005a7c <_Bfree>
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f52:	f842 0f04 	str.w	r0, [r2, #4]!
 8005f56:	3301      	adds	r3, #1
 8005f58:	e7c5      	b.n	8005ee6 <__lshift+0x4a>
 8005f5a:	3904      	subs	r1, #4
 8005f5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f60:	459c      	cmp	ip, r3
 8005f62:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f66:	d8f9      	bhi.n	8005f5c <__lshift+0xc0>
 8005f68:	e7ea      	b.n	8005f40 <__lshift+0xa4>
 8005f6a:	bf00      	nop
 8005f6c:	080082db 	.word	0x080082db
 8005f70:	080082ec 	.word	0x080082ec

08005f74 <__mcmp>:
 8005f74:	4603      	mov	r3, r0
 8005f76:	690a      	ldr	r2, [r1, #16]
 8005f78:	6900      	ldr	r0, [r0, #16]
 8005f7a:	b530      	push	{r4, r5, lr}
 8005f7c:	1a80      	subs	r0, r0, r2
 8005f7e:	d10e      	bne.n	8005f9e <__mcmp+0x2a>
 8005f80:	3314      	adds	r3, #20
 8005f82:	3114      	adds	r1, #20
 8005f84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005f88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005f8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f94:	4295      	cmp	r5, r2
 8005f96:	d003      	beq.n	8005fa0 <__mcmp+0x2c>
 8005f98:	d205      	bcs.n	8005fa6 <__mcmp+0x32>
 8005f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f9e:	bd30      	pop	{r4, r5, pc}
 8005fa0:	42a3      	cmp	r3, r4
 8005fa2:	d3f3      	bcc.n	8005f8c <__mcmp+0x18>
 8005fa4:	e7fb      	b.n	8005f9e <__mcmp+0x2a>
 8005fa6:	2001      	movs	r0, #1
 8005fa8:	e7f9      	b.n	8005f9e <__mcmp+0x2a>
	...

08005fac <__mdiff>:
 8005fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb0:	4689      	mov	r9, r1
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	4611      	mov	r1, r2
 8005fb6:	4648      	mov	r0, r9
 8005fb8:	4614      	mov	r4, r2
 8005fba:	f7ff ffdb 	bl	8005f74 <__mcmp>
 8005fbe:	1e05      	subs	r5, r0, #0
 8005fc0:	d112      	bne.n	8005fe8 <__mdiff+0x3c>
 8005fc2:	4629      	mov	r1, r5
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	f7ff fd19 	bl	80059fc <_Balloc>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	b928      	cbnz	r0, 8005fda <__mdiff+0x2e>
 8005fce:	f240 2137 	movw	r1, #567	@ 0x237
 8005fd2:	4b3e      	ldr	r3, [pc, #248]	@ (80060cc <__mdiff+0x120>)
 8005fd4:	483e      	ldr	r0, [pc, #248]	@ (80060d0 <__mdiff+0x124>)
 8005fd6:	f001 fc41 	bl	800785c <__assert_func>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005fe0:	4610      	mov	r0, r2
 8005fe2:	b003      	add	sp, #12
 8005fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe8:	bfbc      	itt	lt
 8005fea:	464b      	movlt	r3, r9
 8005fec:	46a1      	movlt	r9, r4
 8005fee:	4630      	mov	r0, r6
 8005ff0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005ff4:	bfba      	itte	lt
 8005ff6:	461c      	movlt	r4, r3
 8005ff8:	2501      	movlt	r5, #1
 8005ffa:	2500      	movge	r5, #0
 8005ffc:	f7ff fcfe 	bl	80059fc <_Balloc>
 8006000:	4602      	mov	r2, r0
 8006002:	b918      	cbnz	r0, 800600c <__mdiff+0x60>
 8006004:	f240 2145 	movw	r1, #581	@ 0x245
 8006008:	4b30      	ldr	r3, [pc, #192]	@ (80060cc <__mdiff+0x120>)
 800600a:	e7e3      	b.n	8005fd4 <__mdiff+0x28>
 800600c:	f100 0b14 	add.w	fp, r0, #20
 8006010:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006014:	f109 0310 	add.w	r3, r9, #16
 8006018:	60c5      	str	r5, [r0, #12]
 800601a:	f04f 0c00 	mov.w	ip, #0
 800601e:	f109 0514 	add.w	r5, r9, #20
 8006022:	46d9      	mov	r9, fp
 8006024:	6926      	ldr	r6, [r4, #16]
 8006026:	f104 0e14 	add.w	lr, r4, #20
 800602a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800602e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006032:	9301      	str	r3, [sp, #4]
 8006034:	9b01      	ldr	r3, [sp, #4]
 8006036:	f85e 0b04 	ldr.w	r0, [lr], #4
 800603a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800603e:	b281      	uxth	r1, r0
 8006040:	9301      	str	r3, [sp, #4]
 8006042:	fa1f f38a 	uxth.w	r3, sl
 8006046:	1a5b      	subs	r3, r3, r1
 8006048:	0c00      	lsrs	r0, r0, #16
 800604a:	4463      	add	r3, ip
 800604c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006050:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006054:	b29b      	uxth	r3, r3
 8006056:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800605a:	4576      	cmp	r6, lr
 800605c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006060:	f849 3b04 	str.w	r3, [r9], #4
 8006064:	d8e6      	bhi.n	8006034 <__mdiff+0x88>
 8006066:	1b33      	subs	r3, r6, r4
 8006068:	3b15      	subs	r3, #21
 800606a:	f023 0303 	bic.w	r3, r3, #3
 800606e:	3415      	adds	r4, #21
 8006070:	3304      	adds	r3, #4
 8006072:	42a6      	cmp	r6, r4
 8006074:	bf38      	it	cc
 8006076:	2304      	movcc	r3, #4
 8006078:	441d      	add	r5, r3
 800607a:	445b      	add	r3, fp
 800607c:	461e      	mov	r6, r3
 800607e:	462c      	mov	r4, r5
 8006080:	4544      	cmp	r4, r8
 8006082:	d30e      	bcc.n	80060a2 <__mdiff+0xf6>
 8006084:	f108 0103 	add.w	r1, r8, #3
 8006088:	1b49      	subs	r1, r1, r5
 800608a:	f021 0103 	bic.w	r1, r1, #3
 800608e:	3d03      	subs	r5, #3
 8006090:	45a8      	cmp	r8, r5
 8006092:	bf38      	it	cc
 8006094:	2100      	movcc	r1, #0
 8006096:	440b      	add	r3, r1
 8006098:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800609c:	b199      	cbz	r1, 80060c6 <__mdiff+0x11a>
 800609e:	6117      	str	r7, [r2, #16]
 80060a0:	e79e      	b.n	8005fe0 <__mdiff+0x34>
 80060a2:	46e6      	mov	lr, ip
 80060a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80060a8:	fa1f fc81 	uxth.w	ip, r1
 80060ac:	44f4      	add	ip, lr
 80060ae:	0c08      	lsrs	r0, r1, #16
 80060b0:	4471      	add	r1, lr
 80060b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80060b6:	b289      	uxth	r1, r1
 80060b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80060bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80060c0:	f846 1b04 	str.w	r1, [r6], #4
 80060c4:	e7dc      	b.n	8006080 <__mdiff+0xd4>
 80060c6:	3f01      	subs	r7, #1
 80060c8:	e7e6      	b.n	8006098 <__mdiff+0xec>
 80060ca:	bf00      	nop
 80060cc:	080082db 	.word	0x080082db
 80060d0:	080082ec 	.word	0x080082ec

080060d4 <__ulp>:
 80060d4:	4b0e      	ldr	r3, [pc, #56]	@ (8006110 <__ulp+0x3c>)
 80060d6:	400b      	ands	r3, r1
 80060d8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	dc08      	bgt.n	80060f2 <__ulp+0x1e>
 80060e0:	425b      	negs	r3, r3
 80060e2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80060e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80060ea:	da04      	bge.n	80060f6 <__ulp+0x22>
 80060ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80060f0:	4113      	asrs	r3, r2
 80060f2:	2200      	movs	r2, #0
 80060f4:	e008      	b.n	8006108 <__ulp+0x34>
 80060f6:	f1a2 0314 	sub.w	r3, r2, #20
 80060fa:	2b1e      	cmp	r3, #30
 80060fc:	bfd6      	itet	le
 80060fe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006102:	2201      	movgt	r2, #1
 8006104:	40da      	lsrle	r2, r3
 8006106:	2300      	movs	r3, #0
 8006108:	4619      	mov	r1, r3
 800610a:	4610      	mov	r0, r2
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	7ff00000 	.word	0x7ff00000

08006114 <__b2d>:
 8006114:	6902      	ldr	r2, [r0, #16]
 8006116:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006118:	f100 0614 	add.w	r6, r0, #20
 800611c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006120:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006124:	4f1e      	ldr	r7, [pc, #120]	@ (80061a0 <__b2d+0x8c>)
 8006126:	4620      	mov	r0, r4
 8006128:	f7ff fd5a 	bl	8005be0 <__hi0bits>
 800612c:	4603      	mov	r3, r0
 800612e:	f1c0 0020 	rsb	r0, r0, #32
 8006132:	2b0a      	cmp	r3, #10
 8006134:	f1a2 0504 	sub.w	r5, r2, #4
 8006138:	6008      	str	r0, [r1, #0]
 800613a:	dc12      	bgt.n	8006162 <__b2d+0x4e>
 800613c:	42ae      	cmp	r6, r5
 800613e:	bf2c      	ite	cs
 8006140:	2200      	movcs	r2, #0
 8006142:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006146:	f1c3 0c0b 	rsb	ip, r3, #11
 800614a:	3315      	adds	r3, #21
 800614c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006150:	fa04 f303 	lsl.w	r3, r4, r3
 8006154:	fa22 f20c 	lsr.w	r2, r2, ip
 8006158:	ea4e 0107 	orr.w	r1, lr, r7
 800615c:	431a      	orrs	r2, r3
 800615e:	4610      	mov	r0, r2
 8006160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006162:	42ae      	cmp	r6, r5
 8006164:	bf36      	itet	cc
 8006166:	f1a2 0508 	subcc.w	r5, r2, #8
 800616a:	2200      	movcs	r2, #0
 800616c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006170:	3b0b      	subs	r3, #11
 8006172:	d012      	beq.n	800619a <__b2d+0x86>
 8006174:	f1c3 0720 	rsb	r7, r3, #32
 8006178:	fa22 f107 	lsr.w	r1, r2, r7
 800617c:	409c      	lsls	r4, r3
 800617e:	430c      	orrs	r4, r1
 8006180:	42b5      	cmp	r5, r6
 8006182:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006186:	bf94      	ite	ls
 8006188:	2400      	movls	r4, #0
 800618a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800618e:	409a      	lsls	r2, r3
 8006190:	40fc      	lsrs	r4, r7
 8006192:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006196:	4322      	orrs	r2, r4
 8006198:	e7e1      	b.n	800615e <__b2d+0x4a>
 800619a:	ea44 0107 	orr.w	r1, r4, r7
 800619e:	e7de      	b.n	800615e <__b2d+0x4a>
 80061a0:	3ff00000 	.word	0x3ff00000

080061a4 <__d2b>:
 80061a4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80061a8:	2101      	movs	r1, #1
 80061aa:	4690      	mov	r8, r2
 80061ac:	4699      	mov	r9, r3
 80061ae:	9e08      	ldr	r6, [sp, #32]
 80061b0:	f7ff fc24 	bl	80059fc <_Balloc>
 80061b4:	4604      	mov	r4, r0
 80061b6:	b930      	cbnz	r0, 80061c6 <__d2b+0x22>
 80061b8:	4602      	mov	r2, r0
 80061ba:	f240 310f 	movw	r1, #783	@ 0x30f
 80061be:	4b23      	ldr	r3, [pc, #140]	@ (800624c <__d2b+0xa8>)
 80061c0:	4823      	ldr	r0, [pc, #140]	@ (8006250 <__d2b+0xac>)
 80061c2:	f001 fb4b 	bl	800785c <__assert_func>
 80061c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80061ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80061ce:	b10d      	cbz	r5, 80061d4 <__d2b+0x30>
 80061d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	f1b8 0300 	subs.w	r3, r8, #0
 80061da:	d024      	beq.n	8006226 <__d2b+0x82>
 80061dc:	4668      	mov	r0, sp
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	f7ff fd1d 	bl	8005c1e <__lo0bits>
 80061e4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80061e8:	b1d8      	cbz	r0, 8006222 <__d2b+0x7e>
 80061ea:	f1c0 0320 	rsb	r3, r0, #32
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	430b      	orrs	r3, r1
 80061f4:	40c2      	lsrs	r2, r0
 80061f6:	6163      	str	r3, [r4, #20]
 80061f8:	9201      	str	r2, [sp, #4]
 80061fa:	9b01      	ldr	r3, [sp, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	bf0c      	ite	eq
 8006200:	2201      	moveq	r2, #1
 8006202:	2202      	movne	r2, #2
 8006204:	61a3      	str	r3, [r4, #24]
 8006206:	6122      	str	r2, [r4, #16]
 8006208:	b1ad      	cbz	r5, 8006236 <__d2b+0x92>
 800620a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800620e:	4405      	add	r5, r0
 8006210:	6035      	str	r5, [r6, #0]
 8006212:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006218:	6018      	str	r0, [r3, #0]
 800621a:	4620      	mov	r0, r4
 800621c:	b002      	add	sp, #8
 800621e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006222:	6161      	str	r1, [r4, #20]
 8006224:	e7e9      	b.n	80061fa <__d2b+0x56>
 8006226:	a801      	add	r0, sp, #4
 8006228:	f7ff fcf9 	bl	8005c1e <__lo0bits>
 800622c:	9b01      	ldr	r3, [sp, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	6163      	str	r3, [r4, #20]
 8006232:	3020      	adds	r0, #32
 8006234:	e7e7      	b.n	8006206 <__d2b+0x62>
 8006236:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800623a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800623e:	6030      	str	r0, [r6, #0]
 8006240:	6918      	ldr	r0, [r3, #16]
 8006242:	f7ff fccd 	bl	8005be0 <__hi0bits>
 8006246:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800624a:	e7e4      	b.n	8006216 <__d2b+0x72>
 800624c:	080082db 	.word	0x080082db
 8006250:	080082ec 	.word	0x080082ec

08006254 <__ratio>:
 8006254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006258:	b085      	sub	sp, #20
 800625a:	e9cd 1000 	strd	r1, r0, [sp]
 800625e:	a902      	add	r1, sp, #8
 8006260:	f7ff ff58 	bl	8006114 <__b2d>
 8006264:	468b      	mov	fp, r1
 8006266:	4606      	mov	r6, r0
 8006268:	460f      	mov	r7, r1
 800626a:	9800      	ldr	r0, [sp, #0]
 800626c:	a903      	add	r1, sp, #12
 800626e:	f7ff ff51 	bl	8006114 <__b2d>
 8006272:	460d      	mov	r5, r1
 8006274:	9b01      	ldr	r3, [sp, #4]
 8006276:	4689      	mov	r9, r1
 8006278:	6919      	ldr	r1, [r3, #16]
 800627a:	9b00      	ldr	r3, [sp, #0]
 800627c:	4604      	mov	r4, r0
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	4630      	mov	r0, r6
 8006282:	1ac9      	subs	r1, r1, r3
 8006284:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006288:	1a9b      	subs	r3, r3, r2
 800628a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800628e:	2b00      	cmp	r3, #0
 8006290:	bfcd      	iteet	gt
 8006292:	463a      	movgt	r2, r7
 8006294:	462a      	movle	r2, r5
 8006296:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800629a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800629e:	bfd8      	it	le
 80062a0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80062a4:	464b      	mov	r3, r9
 80062a6:	4622      	mov	r2, r4
 80062a8:	4659      	mov	r1, fp
 80062aa:	f7fa fa3f 	bl	800072c <__aeabi_ddiv>
 80062ae:	b005      	add	sp, #20
 80062b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080062b4 <__copybits>:
 80062b4:	3901      	subs	r1, #1
 80062b6:	b570      	push	{r4, r5, r6, lr}
 80062b8:	1149      	asrs	r1, r1, #5
 80062ba:	6914      	ldr	r4, [r2, #16]
 80062bc:	3101      	adds	r1, #1
 80062be:	f102 0314 	add.w	r3, r2, #20
 80062c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80062c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80062ca:	1f05      	subs	r5, r0, #4
 80062cc:	42a3      	cmp	r3, r4
 80062ce:	d30c      	bcc.n	80062ea <__copybits+0x36>
 80062d0:	1aa3      	subs	r3, r4, r2
 80062d2:	3b11      	subs	r3, #17
 80062d4:	f023 0303 	bic.w	r3, r3, #3
 80062d8:	3211      	adds	r2, #17
 80062da:	42a2      	cmp	r2, r4
 80062dc:	bf88      	it	hi
 80062de:	2300      	movhi	r3, #0
 80062e0:	4418      	add	r0, r3
 80062e2:	2300      	movs	r3, #0
 80062e4:	4288      	cmp	r0, r1
 80062e6:	d305      	bcc.n	80062f4 <__copybits+0x40>
 80062e8:	bd70      	pop	{r4, r5, r6, pc}
 80062ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80062ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80062f2:	e7eb      	b.n	80062cc <__copybits+0x18>
 80062f4:	f840 3b04 	str.w	r3, [r0], #4
 80062f8:	e7f4      	b.n	80062e4 <__copybits+0x30>

080062fa <__any_on>:
 80062fa:	f100 0214 	add.w	r2, r0, #20
 80062fe:	6900      	ldr	r0, [r0, #16]
 8006300:	114b      	asrs	r3, r1, #5
 8006302:	4298      	cmp	r0, r3
 8006304:	b510      	push	{r4, lr}
 8006306:	db11      	blt.n	800632c <__any_on+0x32>
 8006308:	dd0a      	ble.n	8006320 <__any_on+0x26>
 800630a:	f011 011f 	ands.w	r1, r1, #31
 800630e:	d007      	beq.n	8006320 <__any_on+0x26>
 8006310:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006314:	fa24 f001 	lsr.w	r0, r4, r1
 8006318:	fa00 f101 	lsl.w	r1, r0, r1
 800631c:	428c      	cmp	r4, r1
 800631e:	d10b      	bne.n	8006338 <__any_on+0x3e>
 8006320:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006324:	4293      	cmp	r3, r2
 8006326:	d803      	bhi.n	8006330 <__any_on+0x36>
 8006328:	2000      	movs	r0, #0
 800632a:	bd10      	pop	{r4, pc}
 800632c:	4603      	mov	r3, r0
 800632e:	e7f7      	b.n	8006320 <__any_on+0x26>
 8006330:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006334:	2900      	cmp	r1, #0
 8006336:	d0f5      	beq.n	8006324 <__any_on+0x2a>
 8006338:	2001      	movs	r0, #1
 800633a:	e7f6      	b.n	800632a <__any_on+0x30>

0800633c <sulp>:
 800633c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006340:	460f      	mov	r7, r1
 8006342:	4690      	mov	r8, r2
 8006344:	f7ff fec6 	bl	80060d4 <__ulp>
 8006348:	4604      	mov	r4, r0
 800634a:	460d      	mov	r5, r1
 800634c:	f1b8 0f00 	cmp.w	r8, #0
 8006350:	d011      	beq.n	8006376 <sulp+0x3a>
 8006352:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006356:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800635a:	2b00      	cmp	r3, #0
 800635c:	dd0b      	ble.n	8006376 <sulp+0x3a>
 800635e:	2400      	movs	r4, #0
 8006360:	051b      	lsls	r3, r3, #20
 8006362:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006366:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800636a:	4622      	mov	r2, r4
 800636c:	462b      	mov	r3, r5
 800636e:	f7fa f8b3 	bl	80004d8 <__aeabi_dmul>
 8006372:	4604      	mov	r4, r0
 8006374:	460d      	mov	r5, r1
 8006376:	4620      	mov	r0, r4
 8006378:	4629      	mov	r1, r5
 800637a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006380 <_strtod_l>:
 8006380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006384:	b09f      	sub	sp, #124	@ 0x7c
 8006386:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006388:	2200      	movs	r2, #0
 800638a:	460c      	mov	r4, r1
 800638c:	921a      	str	r2, [sp, #104]	@ 0x68
 800638e:	f04f 0a00 	mov.w	sl, #0
 8006392:	f04f 0b00 	mov.w	fp, #0
 8006396:	460a      	mov	r2, r1
 8006398:	9005      	str	r0, [sp, #20]
 800639a:	9219      	str	r2, [sp, #100]	@ 0x64
 800639c:	7811      	ldrb	r1, [r2, #0]
 800639e:	292b      	cmp	r1, #43	@ 0x2b
 80063a0:	d048      	beq.n	8006434 <_strtod_l+0xb4>
 80063a2:	d836      	bhi.n	8006412 <_strtod_l+0x92>
 80063a4:	290d      	cmp	r1, #13
 80063a6:	d830      	bhi.n	800640a <_strtod_l+0x8a>
 80063a8:	2908      	cmp	r1, #8
 80063aa:	d830      	bhi.n	800640e <_strtod_l+0x8e>
 80063ac:	2900      	cmp	r1, #0
 80063ae:	d039      	beq.n	8006424 <_strtod_l+0xa4>
 80063b0:	2200      	movs	r2, #0
 80063b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80063b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80063b6:	782a      	ldrb	r2, [r5, #0]
 80063b8:	2a30      	cmp	r2, #48	@ 0x30
 80063ba:	f040 80b0 	bne.w	800651e <_strtod_l+0x19e>
 80063be:	786a      	ldrb	r2, [r5, #1]
 80063c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80063c4:	2a58      	cmp	r2, #88	@ 0x58
 80063c6:	d16c      	bne.n	80064a2 <_strtod_l+0x122>
 80063c8:	9302      	str	r3, [sp, #8]
 80063ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063cc:	4a8f      	ldr	r2, [pc, #572]	@ (800660c <_strtod_l+0x28c>)
 80063ce:	9301      	str	r3, [sp, #4]
 80063d0:	ab1a      	add	r3, sp, #104	@ 0x68
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	9805      	ldr	r0, [sp, #20]
 80063d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80063d8:	a919      	add	r1, sp, #100	@ 0x64
 80063da:	f001 fad9 	bl	8007990 <__gethex>
 80063de:	f010 060f 	ands.w	r6, r0, #15
 80063e2:	4604      	mov	r4, r0
 80063e4:	d005      	beq.n	80063f2 <_strtod_l+0x72>
 80063e6:	2e06      	cmp	r6, #6
 80063e8:	d126      	bne.n	8006438 <_strtod_l+0xb8>
 80063ea:	2300      	movs	r3, #0
 80063ec:	3501      	adds	r5, #1
 80063ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80063f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80063f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f040 8582 	bne.w	8006efe <_strtod_l+0xb7e>
 80063fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063fc:	b1bb      	cbz	r3, 800642e <_strtod_l+0xae>
 80063fe:	4650      	mov	r0, sl
 8006400:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006404:	b01f      	add	sp, #124	@ 0x7c
 8006406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800640a:	2920      	cmp	r1, #32
 800640c:	d1d0      	bne.n	80063b0 <_strtod_l+0x30>
 800640e:	3201      	adds	r2, #1
 8006410:	e7c3      	b.n	800639a <_strtod_l+0x1a>
 8006412:	292d      	cmp	r1, #45	@ 0x2d
 8006414:	d1cc      	bne.n	80063b0 <_strtod_l+0x30>
 8006416:	2101      	movs	r1, #1
 8006418:	910e      	str	r1, [sp, #56]	@ 0x38
 800641a:	1c51      	adds	r1, r2, #1
 800641c:	9119      	str	r1, [sp, #100]	@ 0x64
 800641e:	7852      	ldrb	r2, [r2, #1]
 8006420:	2a00      	cmp	r2, #0
 8006422:	d1c7      	bne.n	80063b4 <_strtod_l+0x34>
 8006424:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006426:	9419      	str	r4, [sp, #100]	@ 0x64
 8006428:	2b00      	cmp	r3, #0
 800642a:	f040 8566 	bne.w	8006efa <_strtod_l+0xb7a>
 800642e:	4650      	mov	r0, sl
 8006430:	4659      	mov	r1, fp
 8006432:	e7e7      	b.n	8006404 <_strtod_l+0x84>
 8006434:	2100      	movs	r1, #0
 8006436:	e7ef      	b.n	8006418 <_strtod_l+0x98>
 8006438:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800643a:	b13a      	cbz	r2, 800644c <_strtod_l+0xcc>
 800643c:	2135      	movs	r1, #53	@ 0x35
 800643e:	a81c      	add	r0, sp, #112	@ 0x70
 8006440:	f7ff ff38 	bl	80062b4 <__copybits>
 8006444:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006446:	9805      	ldr	r0, [sp, #20]
 8006448:	f7ff fb18 	bl	8005a7c <_Bfree>
 800644c:	3e01      	subs	r6, #1
 800644e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006450:	2e04      	cmp	r6, #4
 8006452:	d806      	bhi.n	8006462 <_strtod_l+0xe2>
 8006454:	e8df f006 	tbb	[pc, r6]
 8006458:	201d0314 	.word	0x201d0314
 800645c:	14          	.byte	0x14
 800645d:	00          	.byte	0x00
 800645e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006462:	05e1      	lsls	r1, r4, #23
 8006464:	bf48      	it	mi
 8006466:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800646a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800646e:	0d1b      	lsrs	r3, r3, #20
 8006470:	051b      	lsls	r3, r3, #20
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1bd      	bne.n	80063f2 <_strtod_l+0x72>
 8006476:	f7fe fb25 	bl	8004ac4 <__errno>
 800647a:	2322      	movs	r3, #34	@ 0x22
 800647c:	6003      	str	r3, [r0, #0]
 800647e:	e7b8      	b.n	80063f2 <_strtod_l+0x72>
 8006480:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006484:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006488:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800648c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006490:	e7e7      	b.n	8006462 <_strtod_l+0xe2>
 8006492:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006610 <_strtod_l+0x290>
 8006496:	e7e4      	b.n	8006462 <_strtod_l+0xe2>
 8006498:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800649c:	f04f 3aff 	mov.w	sl, #4294967295
 80064a0:	e7df      	b.n	8006462 <_strtod_l+0xe2>
 80064a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	9219      	str	r2, [sp, #100]	@ 0x64
 80064a8:	785b      	ldrb	r3, [r3, #1]
 80064aa:	2b30      	cmp	r3, #48	@ 0x30
 80064ac:	d0f9      	beq.n	80064a2 <_strtod_l+0x122>
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d09f      	beq.n	80063f2 <_strtod_l+0x72>
 80064b2:	2301      	movs	r3, #1
 80064b4:	2700      	movs	r7, #0
 80064b6:	220a      	movs	r2, #10
 80064b8:	46b9      	mov	r9, r7
 80064ba:	9308      	str	r3, [sp, #32]
 80064bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80064be:	970b      	str	r7, [sp, #44]	@ 0x2c
 80064c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80064c2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80064c4:	7805      	ldrb	r5, [r0, #0]
 80064c6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80064ca:	b2d9      	uxtb	r1, r3
 80064cc:	2909      	cmp	r1, #9
 80064ce:	d928      	bls.n	8006522 <_strtod_l+0x1a2>
 80064d0:	2201      	movs	r2, #1
 80064d2:	4950      	ldr	r1, [pc, #320]	@ (8006614 <_strtod_l+0x294>)
 80064d4:	f001 f969 	bl	80077aa <strncmp>
 80064d8:	2800      	cmp	r0, #0
 80064da:	d032      	beq.n	8006542 <_strtod_l+0x1c2>
 80064dc:	2000      	movs	r0, #0
 80064de:	462a      	mov	r2, r5
 80064e0:	4603      	mov	r3, r0
 80064e2:	464d      	mov	r5, r9
 80064e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80064e6:	2a65      	cmp	r2, #101	@ 0x65
 80064e8:	d001      	beq.n	80064ee <_strtod_l+0x16e>
 80064ea:	2a45      	cmp	r2, #69	@ 0x45
 80064ec:	d114      	bne.n	8006518 <_strtod_l+0x198>
 80064ee:	b91d      	cbnz	r5, 80064f8 <_strtod_l+0x178>
 80064f0:	9a08      	ldr	r2, [sp, #32]
 80064f2:	4302      	orrs	r2, r0
 80064f4:	d096      	beq.n	8006424 <_strtod_l+0xa4>
 80064f6:	2500      	movs	r5, #0
 80064f8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80064fa:	1c62      	adds	r2, r4, #1
 80064fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80064fe:	7862      	ldrb	r2, [r4, #1]
 8006500:	2a2b      	cmp	r2, #43	@ 0x2b
 8006502:	d07a      	beq.n	80065fa <_strtod_l+0x27a>
 8006504:	2a2d      	cmp	r2, #45	@ 0x2d
 8006506:	d07e      	beq.n	8006606 <_strtod_l+0x286>
 8006508:	f04f 0c00 	mov.w	ip, #0
 800650c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006510:	2909      	cmp	r1, #9
 8006512:	f240 8085 	bls.w	8006620 <_strtod_l+0x2a0>
 8006516:	9419      	str	r4, [sp, #100]	@ 0x64
 8006518:	f04f 0800 	mov.w	r8, #0
 800651c:	e0a5      	b.n	800666a <_strtod_l+0x2ea>
 800651e:	2300      	movs	r3, #0
 8006520:	e7c8      	b.n	80064b4 <_strtod_l+0x134>
 8006522:	f1b9 0f08 	cmp.w	r9, #8
 8006526:	bfd8      	it	le
 8006528:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800652a:	f100 0001 	add.w	r0, r0, #1
 800652e:	bfd6      	itet	le
 8006530:	fb02 3301 	mlale	r3, r2, r1, r3
 8006534:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006538:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800653a:	f109 0901 	add.w	r9, r9, #1
 800653e:	9019      	str	r0, [sp, #100]	@ 0x64
 8006540:	e7bf      	b.n	80064c2 <_strtod_l+0x142>
 8006542:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	9219      	str	r2, [sp, #100]	@ 0x64
 8006548:	785a      	ldrb	r2, [r3, #1]
 800654a:	f1b9 0f00 	cmp.w	r9, #0
 800654e:	d03b      	beq.n	80065c8 <_strtod_l+0x248>
 8006550:	464d      	mov	r5, r9
 8006552:	900a      	str	r0, [sp, #40]	@ 0x28
 8006554:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006558:	2b09      	cmp	r3, #9
 800655a:	d912      	bls.n	8006582 <_strtod_l+0x202>
 800655c:	2301      	movs	r3, #1
 800655e:	e7c2      	b.n	80064e6 <_strtod_l+0x166>
 8006560:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006562:	3001      	adds	r0, #1
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	9219      	str	r2, [sp, #100]	@ 0x64
 8006568:	785a      	ldrb	r2, [r3, #1]
 800656a:	2a30      	cmp	r2, #48	@ 0x30
 800656c:	d0f8      	beq.n	8006560 <_strtod_l+0x1e0>
 800656e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006572:	2b08      	cmp	r3, #8
 8006574:	f200 84c8 	bhi.w	8006f08 <_strtod_l+0xb88>
 8006578:	900a      	str	r0, [sp, #40]	@ 0x28
 800657a:	2000      	movs	r0, #0
 800657c:	4605      	mov	r5, r0
 800657e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006580:	930c      	str	r3, [sp, #48]	@ 0x30
 8006582:	3a30      	subs	r2, #48	@ 0x30
 8006584:	f100 0301 	add.w	r3, r0, #1
 8006588:	d018      	beq.n	80065bc <_strtod_l+0x23c>
 800658a:	462e      	mov	r6, r5
 800658c:	f04f 0e0a 	mov.w	lr, #10
 8006590:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006592:	4419      	add	r1, r3
 8006594:	910a      	str	r1, [sp, #40]	@ 0x28
 8006596:	1c71      	adds	r1, r6, #1
 8006598:	eba1 0c05 	sub.w	ip, r1, r5
 800659c:	4563      	cmp	r3, ip
 800659e:	dc15      	bgt.n	80065cc <_strtod_l+0x24c>
 80065a0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80065a4:	182b      	adds	r3, r5, r0
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	f105 0501 	add.w	r5, r5, #1
 80065ac:	4405      	add	r5, r0
 80065ae:	dc1a      	bgt.n	80065e6 <_strtod_l+0x266>
 80065b0:	230a      	movs	r3, #10
 80065b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80065b4:	fb03 2301 	mla	r3, r3, r1, r2
 80065b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065ba:	2300      	movs	r3, #0
 80065bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80065be:	4618      	mov	r0, r3
 80065c0:	1c51      	adds	r1, r2, #1
 80065c2:	9119      	str	r1, [sp, #100]	@ 0x64
 80065c4:	7852      	ldrb	r2, [r2, #1]
 80065c6:	e7c5      	b.n	8006554 <_strtod_l+0x1d4>
 80065c8:	4648      	mov	r0, r9
 80065ca:	e7ce      	b.n	800656a <_strtod_l+0x1ea>
 80065cc:	2e08      	cmp	r6, #8
 80065ce:	dc05      	bgt.n	80065dc <_strtod_l+0x25c>
 80065d0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80065d2:	fb0e f606 	mul.w	r6, lr, r6
 80065d6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80065d8:	460e      	mov	r6, r1
 80065da:	e7dc      	b.n	8006596 <_strtod_l+0x216>
 80065dc:	2910      	cmp	r1, #16
 80065de:	bfd8      	it	le
 80065e0:	fb0e f707 	mulle.w	r7, lr, r7
 80065e4:	e7f8      	b.n	80065d8 <_strtod_l+0x258>
 80065e6:	2b0f      	cmp	r3, #15
 80065e8:	bfdc      	itt	le
 80065ea:	230a      	movle	r3, #10
 80065ec:	fb03 2707 	mlale	r7, r3, r7, r2
 80065f0:	e7e3      	b.n	80065ba <_strtod_l+0x23a>
 80065f2:	2300      	movs	r3, #0
 80065f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80065f6:	2301      	movs	r3, #1
 80065f8:	e77a      	b.n	80064f0 <_strtod_l+0x170>
 80065fa:	f04f 0c00 	mov.w	ip, #0
 80065fe:	1ca2      	adds	r2, r4, #2
 8006600:	9219      	str	r2, [sp, #100]	@ 0x64
 8006602:	78a2      	ldrb	r2, [r4, #2]
 8006604:	e782      	b.n	800650c <_strtod_l+0x18c>
 8006606:	f04f 0c01 	mov.w	ip, #1
 800660a:	e7f8      	b.n	80065fe <_strtod_l+0x27e>
 800660c:	0800850c 	.word	0x0800850c
 8006610:	7ff00000 	.word	0x7ff00000
 8006614:	08008345 	.word	0x08008345
 8006618:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800661a:	1c51      	adds	r1, r2, #1
 800661c:	9119      	str	r1, [sp, #100]	@ 0x64
 800661e:	7852      	ldrb	r2, [r2, #1]
 8006620:	2a30      	cmp	r2, #48	@ 0x30
 8006622:	d0f9      	beq.n	8006618 <_strtod_l+0x298>
 8006624:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006628:	2908      	cmp	r1, #8
 800662a:	f63f af75 	bhi.w	8006518 <_strtod_l+0x198>
 800662e:	f04f 080a 	mov.w	r8, #10
 8006632:	3a30      	subs	r2, #48	@ 0x30
 8006634:	9209      	str	r2, [sp, #36]	@ 0x24
 8006636:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006638:	920f      	str	r2, [sp, #60]	@ 0x3c
 800663a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800663c:	1c56      	adds	r6, r2, #1
 800663e:	9619      	str	r6, [sp, #100]	@ 0x64
 8006640:	7852      	ldrb	r2, [r2, #1]
 8006642:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006646:	f1be 0f09 	cmp.w	lr, #9
 800664a:	d939      	bls.n	80066c0 <_strtod_l+0x340>
 800664c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800664e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006652:	1a76      	subs	r6, r6, r1
 8006654:	2e08      	cmp	r6, #8
 8006656:	dc03      	bgt.n	8006660 <_strtod_l+0x2e0>
 8006658:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800665a:	4588      	cmp	r8, r1
 800665c:	bfa8      	it	ge
 800665e:	4688      	movge	r8, r1
 8006660:	f1bc 0f00 	cmp.w	ip, #0
 8006664:	d001      	beq.n	800666a <_strtod_l+0x2ea>
 8006666:	f1c8 0800 	rsb	r8, r8, #0
 800666a:	2d00      	cmp	r5, #0
 800666c:	d14e      	bne.n	800670c <_strtod_l+0x38c>
 800666e:	9908      	ldr	r1, [sp, #32]
 8006670:	4308      	orrs	r0, r1
 8006672:	f47f aebe 	bne.w	80063f2 <_strtod_l+0x72>
 8006676:	2b00      	cmp	r3, #0
 8006678:	f47f aed4 	bne.w	8006424 <_strtod_l+0xa4>
 800667c:	2a69      	cmp	r2, #105	@ 0x69
 800667e:	d028      	beq.n	80066d2 <_strtod_l+0x352>
 8006680:	dc25      	bgt.n	80066ce <_strtod_l+0x34e>
 8006682:	2a49      	cmp	r2, #73	@ 0x49
 8006684:	d025      	beq.n	80066d2 <_strtod_l+0x352>
 8006686:	2a4e      	cmp	r2, #78	@ 0x4e
 8006688:	f47f aecc 	bne.w	8006424 <_strtod_l+0xa4>
 800668c:	4999      	ldr	r1, [pc, #612]	@ (80068f4 <_strtod_l+0x574>)
 800668e:	a819      	add	r0, sp, #100	@ 0x64
 8006690:	f001 fba0 	bl	8007dd4 <__match>
 8006694:	2800      	cmp	r0, #0
 8006696:	f43f aec5 	beq.w	8006424 <_strtod_l+0xa4>
 800669a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	2b28      	cmp	r3, #40	@ 0x28
 80066a0:	d12e      	bne.n	8006700 <_strtod_l+0x380>
 80066a2:	4995      	ldr	r1, [pc, #596]	@ (80068f8 <_strtod_l+0x578>)
 80066a4:	aa1c      	add	r2, sp, #112	@ 0x70
 80066a6:	a819      	add	r0, sp, #100	@ 0x64
 80066a8:	f001 fba8 	bl	8007dfc <__hexnan>
 80066ac:	2805      	cmp	r0, #5
 80066ae:	d127      	bne.n	8006700 <_strtod_l+0x380>
 80066b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80066b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80066b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80066ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80066be:	e698      	b.n	80063f2 <_strtod_l+0x72>
 80066c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066c2:	fb08 2101 	mla	r1, r8, r1, r2
 80066c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80066ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80066cc:	e7b5      	b.n	800663a <_strtod_l+0x2ba>
 80066ce:	2a6e      	cmp	r2, #110	@ 0x6e
 80066d0:	e7da      	b.n	8006688 <_strtod_l+0x308>
 80066d2:	498a      	ldr	r1, [pc, #552]	@ (80068fc <_strtod_l+0x57c>)
 80066d4:	a819      	add	r0, sp, #100	@ 0x64
 80066d6:	f001 fb7d 	bl	8007dd4 <__match>
 80066da:	2800      	cmp	r0, #0
 80066dc:	f43f aea2 	beq.w	8006424 <_strtod_l+0xa4>
 80066e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80066e2:	4987      	ldr	r1, [pc, #540]	@ (8006900 <_strtod_l+0x580>)
 80066e4:	3b01      	subs	r3, #1
 80066e6:	a819      	add	r0, sp, #100	@ 0x64
 80066e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80066ea:	f001 fb73 	bl	8007dd4 <__match>
 80066ee:	b910      	cbnz	r0, 80066f6 <_strtod_l+0x376>
 80066f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80066f2:	3301      	adds	r3, #1
 80066f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80066f6:	f04f 0a00 	mov.w	sl, #0
 80066fa:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8006904 <_strtod_l+0x584>
 80066fe:	e678      	b.n	80063f2 <_strtod_l+0x72>
 8006700:	4881      	ldr	r0, [pc, #516]	@ (8006908 <_strtod_l+0x588>)
 8006702:	f001 f8a5 	bl	8007850 <nan>
 8006706:	4682      	mov	sl, r0
 8006708:	468b      	mov	fp, r1
 800670a:	e672      	b.n	80063f2 <_strtod_l+0x72>
 800670c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800670e:	f1b9 0f00 	cmp.w	r9, #0
 8006712:	bf08      	it	eq
 8006714:	46a9      	moveq	r9, r5
 8006716:	eba8 0303 	sub.w	r3, r8, r3
 800671a:	2d10      	cmp	r5, #16
 800671c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800671e:	462c      	mov	r4, r5
 8006720:	9309      	str	r3, [sp, #36]	@ 0x24
 8006722:	bfa8      	it	ge
 8006724:	2410      	movge	r4, #16
 8006726:	f7f9 fe5d 	bl	80003e4 <__aeabi_ui2d>
 800672a:	2d09      	cmp	r5, #9
 800672c:	4682      	mov	sl, r0
 800672e:	468b      	mov	fp, r1
 8006730:	dc11      	bgt.n	8006756 <_strtod_l+0x3d6>
 8006732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006734:	2b00      	cmp	r3, #0
 8006736:	f43f ae5c 	beq.w	80063f2 <_strtod_l+0x72>
 800673a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800673c:	dd76      	ble.n	800682c <_strtod_l+0x4ac>
 800673e:	2b16      	cmp	r3, #22
 8006740:	dc5d      	bgt.n	80067fe <_strtod_l+0x47e>
 8006742:	4972      	ldr	r1, [pc, #456]	@ (800690c <_strtod_l+0x58c>)
 8006744:	4652      	mov	r2, sl
 8006746:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800674a:	465b      	mov	r3, fp
 800674c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006750:	f7f9 fec2 	bl	80004d8 <__aeabi_dmul>
 8006754:	e7d7      	b.n	8006706 <_strtod_l+0x386>
 8006756:	4b6d      	ldr	r3, [pc, #436]	@ (800690c <_strtod_l+0x58c>)
 8006758:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800675c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006760:	f7f9 feba 	bl	80004d8 <__aeabi_dmul>
 8006764:	4682      	mov	sl, r0
 8006766:	4638      	mov	r0, r7
 8006768:	468b      	mov	fp, r1
 800676a:	f7f9 fe3b 	bl	80003e4 <__aeabi_ui2d>
 800676e:	4602      	mov	r2, r0
 8006770:	460b      	mov	r3, r1
 8006772:	4650      	mov	r0, sl
 8006774:	4659      	mov	r1, fp
 8006776:	f7f9 fcf9 	bl	800016c <__adddf3>
 800677a:	2d0f      	cmp	r5, #15
 800677c:	4682      	mov	sl, r0
 800677e:	468b      	mov	fp, r1
 8006780:	ddd7      	ble.n	8006732 <_strtod_l+0x3b2>
 8006782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006784:	1b2c      	subs	r4, r5, r4
 8006786:	441c      	add	r4, r3
 8006788:	2c00      	cmp	r4, #0
 800678a:	f340 8093 	ble.w	80068b4 <_strtod_l+0x534>
 800678e:	f014 030f 	ands.w	r3, r4, #15
 8006792:	d00a      	beq.n	80067aa <_strtod_l+0x42a>
 8006794:	495d      	ldr	r1, [pc, #372]	@ (800690c <_strtod_l+0x58c>)
 8006796:	4652      	mov	r2, sl
 8006798:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800679c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067a0:	465b      	mov	r3, fp
 80067a2:	f7f9 fe99 	bl	80004d8 <__aeabi_dmul>
 80067a6:	4682      	mov	sl, r0
 80067a8:	468b      	mov	fp, r1
 80067aa:	f034 040f 	bics.w	r4, r4, #15
 80067ae:	d073      	beq.n	8006898 <_strtod_l+0x518>
 80067b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80067b4:	dd49      	ble.n	800684a <_strtod_l+0x4ca>
 80067b6:	2400      	movs	r4, #0
 80067b8:	46a0      	mov	r8, r4
 80067ba:	46a1      	mov	r9, r4
 80067bc:	940b      	str	r4, [sp, #44]	@ 0x2c
 80067be:	2322      	movs	r3, #34	@ 0x22
 80067c0:	f04f 0a00 	mov.w	sl, #0
 80067c4:	9a05      	ldr	r2, [sp, #20]
 80067c6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8006904 <_strtod_l+0x584>
 80067ca:	6013      	str	r3, [r2, #0]
 80067cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f43f ae0f 	beq.w	80063f2 <_strtod_l+0x72>
 80067d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80067d6:	9805      	ldr	r0, [sp, #20]
 80067d8:	f7ff f950 	bl	8005a7c <_Bfree>
 80067dc:	4649      	mov	r1, r9
 80067de:	9805      	ldr	r0, [sp, #20]
 80067e0:	f7ff f94c 	bl	8005a7c <_Bfree>
 80067e4:	4641      	mov	r1, r8
 80067e6:	9805      	ldr	r0, [sp, #20]
 80067e8:	f7ff f948 	bl	8005a7c <_Bfree>
 80067ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067ee:	9805      	ldr	r0, [sp, #20]
 80067f0:	f7ff f944 	bl	8005a7c <_Bfree>
 80067f4:	4621      	mov	r1, r4
 80067f6:	9805      	ldr	r0, [sp, #20]
 80067f8:	f7ff f940 	bl	8005a7c <_Bfree>
 80067fc:	e5f9      	b.n	80063f2 <_strtod_l+0x72>
 80067fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006800:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006804:	4293      	cmp	r3, r2
 8006806:	dbbc      	blt.n	8006782 <_strtod_l+0x402>
 8006808:	4c40      	ldr	r4, [pc, #256]	@ (800690c <_strtod_l+0x58c>)
 800680a:	f1c5 050f 	rsb	r5, r5, #15
 800680e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006812:	4652      	mov	r2, sl
 8006814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006818:	465b      	mov	r3, fp
 800681a:	f7f9 fe5d 	bl	80004d8 <__aeabi_dmul>
 800681e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006820:	1b5d      	subs	r5, r3, r5
 8006822:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006826:	e9d4 2300 	ldrd	r2, r3, [r4]
 800682a:	e791      	b.n	8006750 <_strtod_l+0x3d0>
 800682c:	3316      	adds	r3, #22
 800682e:	dba8      	blt.n	8006782 <_strtod_l+0x402>
 8006830:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006832:	4650      	mov	r0, sl
 8006834:	eba3 0808 	sub.w	r8, r3, r8
 8006838:	4b34      	ldr	r3, [pc, #208]	@ (800690c <_strtod_l+0x58c>)
 800683a:	4659      	mov	r1, fp
 800683c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006840:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006844:	f7f9 ff72 	bl	800072c <__aeabi_ddiv>
 8006848:	e75d      	b.n	8006706 <_strtod_l+0x386>
 800684a:	2300      	movs	r3, #0
 800684c:	4650      	mov	r0, sl
 800684e:	4659      	mov	r1, fp
 8006850:	461e      	mov	r6, r3
 8006852:	4f2f      	ldr	r7, [pc, #188]	@ (8006910 <_strtod_l+0x590>)
 8006854:	1124      	asrs	r4, r4, #4
 8006856:	2c01      	cmp	r4, #1
 8006858:	dc21      	bgt.n	800689e <_strtod_l+0x51e>
 800685a:	b10b      	cbz	r3, 8006860 <_strtod_l+0x4e0>
 800685c:	4682      	mov	sl, r0
 800685e:	468b      	mov	fp, r1
 8006860:	492b      	ldr	r1, [pc, #172]	@ (8006910 <_strtod_l+0x590>)
 8006862:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006866:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800686a:	4652      	mov	r2, sl
 800686c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006870:	465b      	mov	r3, fp
 8006872:	f7f9 fe31 	bl	80004d8 <__aeabi_dmul>
 8006876:	4b23      	ldr	r3, [pc, #140]	@ (8006904 <_strtod_l+0x584>)
 8006878:	460a      	mov	r2, r1
 800687a:	400b      	ands	r3, r1
 800687c:	4925      	ldr	r1, [pc, #148]	@ (8006914 <_strtod_l+0x594>)
 800687e:	4682      	mov	sl, r0
 8006880:	428b      	cmp	r3, r1
 8006882:	d898      	bhi.n	80067b6 <_strtod_l+0x436>
 8006884:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006888:	428b      	cmp	r3, r1
 800688a:	bf86      	itte	hi
 800688c:	f04f 3aff 	movhi.w	sl, #4294967295
 8006890:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8006918 <_strtod_l+0x598>
 8006894:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006898:	2300      	movs	r3, #0
 800689a:	9308      	str	r3, [sp, #32]
 800689c:	e076      	b.n	800698c <_strtod_l+0x60c>
 800689e:	07e2      	lsls	r2, r4, #31
 80068a0:	d504      	bpl.n	80068ac <_strtod_l+0x52c>
 80068a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068a6:	f7f9 fe17 	bl	80004d8 <__aeabi_dmul>
 80068aa:	2301      	movs	r3, #1
 80068ac:	3601      	adds	r6, #1
 80068ae:	1064      	asrs	r4, r4, #1
 80068b0:	3708      	adds	r7, #8
 80068b2:	e7d0      	b.n	8006856 <_strtod_l+0x4d6>
 80068b4:	d0f0      	beq.n	8006898 <_strtod_l+0x518>
 80068b6:	4264      	negs	r4, r4
 80068b8:	f014 020f 	ands.w	r2, r4, #15
 80068bc:	d00a      	beq.n	80068d4 <_strtod_l+0x554>
 80068be:	4b13      	ldr	r3, [pc, #76]	@ (800690c <_strtod_l+0x58c>)
 80068c0:	4650      	mov	r0, sl
 80068c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068c6:	4659      	mov	r1, fp
 80068c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068cc:	f7f9 ff2e 	bl	800072c <__aeabi_ddiv>
 80068d0:	4682      	mov	sl, r0
 80068d2:	468b      	mov	fp, r1
 80068d4:	1124      	asrs	r4, r4, #4
 80068d6:	d0df      	beq.n	8006898 <_strtod_l+0x518>
 80068d8:	2c1f      	cmp	r4, #31
 80068da:	dd1f      	ble.n	800691c <_strtod_l+0x59c>
 80068dc:	2400      	movs	r4, #0
 80068de:	46a0      	mov	r8, r4
 80068e0:	46a1      	mov	r9, r4
 80068e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80068e4:	2322      	movs	r3, #34	@ 0x22
 80068e6:	9a05      	ldr	r2, [sp, #20]
 80068e8:	f04f 0a00 	mov.w	sl, #0
 80068ec:	f04f 0b00 	mov.w	fp, #0
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	e76b      	b.n	80067cc <_strtod_l+0x44c>
 80068f4:	08008233 	.word	0x08008233
 80068f8:	080084f8 	.word	0x080084f8
 80068fc:	0800822b 	.word	0x0800822b
 8006900:	08008262 	.word	0x08008262
 8006904:	7ff00000 	.word	0x7ff00000
 8006908:	0800839b 	.word	0x0800839b
 800690c:	08008430 	.word	0x08008430
 8006910:	08008408 	.word	0x08008408
 8006914:	7ca00000 	.word	0x7ca00000
 8006918:	7fefffff 	.word	0x7fefffff
 800691c:	f014 0310 	ands.w	r3, r4, #16
 8006920:	bf18      	it	ne
 8006922:	236a      	movne	r3, #106	@ 0x6a
 8006924:	4650      	mov	r0, sl
 8006926:	9308      	str	r3, [sp, #32]
 8006928:	4659      	mov	r1, fp
 800692a:	2300      	movs	r3, #0
 800692c:	4e77      	ldr	r6, [pc, #476]	@ (8006b0c <_strtod_l+0x78c>)
 800692e:	07e7      	lsls	r7, r4, #31
 8006930:	d504      	bpl.n	800693c <_strtod_l+0x5bc>
 8006932:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006936:	f7f9 fdcf 	bl	80004d8 <__aeabi_dmul>
 800693a:	2301      	movs	r3, #1
 800693c:	1064      	asrs	r4, r4, #1
 800693e:	f106 0608 	add.w	r6, r6, #8
 8006942:	d1f4      	bne.n	800692e <_strtod_l+0x5ae>
 8006944:	b10b      	cbz	r3, 800694a <_strtod_l+0x5ca>
 8006946:	4682      	mov	sl, r0
 8006948:	468b      	mov	fp, r1
 800694a:	9b08      	ldr	r3, [sp, #32]
 800694c:	b1b3      	cbz	r3, 800697c <_strtod_l+0x5fc>
 800694e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006952:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006956:	2b00      	cmp	r3, #0
 8006958:	4659      	mov	r1, fp
 800695a:	dd0f      	ble.n	800697c <_strtod_l+0x5fc>
 800695c:	2b1f      	cmp	r3, #31
 800695e:	dd58      	ble.n	8006a12 <_strtod_l+0x692>
 8006960:	2b34      	cmp	r3, #52	@ 0x34
 8006962:	bfd8      	it	le
 8006964:	f04f 33ff 	movle.w	r3, #4294967295
 8006968:	f04f 0a00 	mov.w	sl, #0
 800696c:	bfcf      	iteee	gt
 800696e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006972:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006976:	4093      	lslle	r3, r2
 8006978:	ea03 0b01 	andle.w	fp, r3, r1
 800697c:	2200      	movs	r2, #0
 800697e:	2300      	movs	r3, #0
 8006980:	4650      	mov	r0, sl
 8006982:	4659      	mov	r1, fp
 8006984:	f7fa f810 	bl	80009a8 <__aeabi_dcmpeq>
 8006988:	2800      	cmp	r0, #0
 800698a:	d1a7      	bne.n	80068dc <_strtod_l+0x55c>
 800698c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800698e:	464a      	mov	r2, r9
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006994:	462b      	mov	r3, r5
 8006996:	9805      	ldr	r0, [sp, #20]
 8006998:	f7ff f8d8 	bl	8005b4c <__s2b>
 800699c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800699e:	2800      	cmp	r0, #0
 80069a0:	f43f af09 	beq.w	80067b6 <_strtod_l+0x436>
 80069a4:	2400      	movs	r4, #0
 80069a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069aa:	2a00      	cmp	r2, #0
 80069ac:	eba3 0308 	sub.w	r3, r3, r8
 80069b0:	bfa8      	it	ge
 80069b2:	2300      	movge	r3, #0
 80069b4:	46a0      	mov	r8, r4
 80069b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80069b8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80069bc:	9316      	str	r3, [sp, #88]	@ 0x58
 80069be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069c0:	9805      	ldr	r0, [sp, #20]
 80069c2:	6859      	ldr	r1, [r3, #4]
 80069c4:	f7ff f81a 	bl	80059fc <_Balloc>
 80069c8:	4681      	mov	r9, r0
 80069ca:	2800      	cmp	r0, #0
 80069cc:	f43f aef7 	beq.w	80067be <_strtod_l+0x43e>
 80069d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069d2:	300c      	adds	r0, #12
 80069d4:	691a      	ldr	r2, [r3, #16]
 80069d6:	f103 010c 	add.w	r1, r3, #12
 80069da:	3202      	adds	r2, #2
 80069dc:	0092      	lsls	r2, r2, #2
 80069de:	f000 ff29 	bl	8007834 <memcpy>
 80069e2:	ab1c      	add	r3, sp, #112	@ 0x70
 80069e4:	9301      	str	r3, [sp, #4]
 80069e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	4652      	mov	r2, sl
 80069ec:	465b      	mov	r3, fp
 80069ee:	9805      	ldr	r0, [sp, #20]
 80069f0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80069f4:	f7ff fbd6 	bl	80061a4 <__d2b>
 80069f8:	901a      	str	r0, [sp, #104]	@ 0x68
 80069fa:	2800      	cmp	r0, #0
 80069fc:	f43f aedf 	beq.w	80067be <_strtod_l+0x43e>
 8006a00:	2101      	movs	r1, #1
 8006a02:	9805      	ldr	r0, [sp, #20]
 8006a04:	f7ff f938 	bl	8005c78 <__i2b>
 8006a08:	4680      	mov	r8, r0
 8006a0a:	b948      	cbnz	r0, 8006a20 <_strtod_l+0x6a0>
 8006a0c:	f04f 0800 	mov.w	r8, #0
 8006a10:	e6d5      	b.n	80067be <_strtod_l+0x43e>
 8006a12:	f04f 32ff 	mov.w	r2, #4294967295
 8006a16:	fa02 f303 	lsl.w	r3, r2, r3
 8006a1a:	ea03 0a0a 	and.w	sl, r3, sl
 8006a1e:	e7ad      	b.n	800697c <_strtod_l+0x5fc>
 8006a20:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006a22:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006a24:	2d00      	cmp	r5, #0
 8006a26:	bfab      	itete	ge
 8006a28:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006a2a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006a2c:	18ef      	addge	r7, r5, r3
 8006a2e:	1b5e      	sublt	r6, r3, r5
 8006a30:	9b08      	ldr	r3, [sp, #32]
 8006a32:	bfa8      	it	ge
 8006a34:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006a36:	eba5 0503 	sub.w	r5, r5, r3
 8006a3a:	4415      	add	r5, r2
 8006a3c:	4b34      	ldr	r3, [pc, #208]	@ (8006b10 <_strtod_l+0x790>)
 8006a3e:	f105 35ff 	add.w	r5, r5, #4294967295
 8006a42:	bfb8      	it	lt
 8006a44:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006a46:	429d      	cmp	r5, r3
 8006a48:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006a4c:	da50      	bge.n	8006af0 <_strtod_l+0x770>
 8006a4e:	1b5b      	subs	r3, r3, r5
 8006a50:	2b1f      	cmp	r3, #31
 8006a52:	f04f 0101 	mov.w	r1, #1
 8006a56:	eba2 0203 	sub.w	r2, r2, r3
 8006a5a:	dc3d      	bgt.n	8006ad8 <_strtod_l+0x758>
 8006a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a62:	2300      	movs	r3, #0
 8006a64:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a66:	18bd      	adds	r5, r7, r2
 8006a68:	9b08      	ldr	r3, [sp, #32]
 8006a6a:	42af      	cmp	r7, r5
 8006a6c:	4416      	add	r6, r2
 8006a6e:	441e      	add	r6, r3
 8006a70:	463b      	mov	r3, r7
 8006a72:	bfa8      	it	ge
 8006a74:	462b      	movge	r3, r5
 8006a76:	42b3      	cmp	r3, r6
 8006a78:	bfa8      	it	ge
 8006a7a:	4633      	movge	r3, r6
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	bfc2      	ittt	gt
 8006a80:	1aed      	subgt	r5, r5, r3
 8006a82:	1af6      	subgt	r6, r6, r3
 8006a84:	1aff      	subgt	r7, r7, r3
 8006a86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dd16      	ble.n	8006aba <_strtod_l+0x73a>
 8006a8c:	4641      	mov	r1, r8
 8006a8e:	461a      	mov	r2, r3
 8006a90:	9805      	ldr	r0, [sp, #20]
 8006a92:	f7ff f9a9 	bl	8005de8 <__pow5mult>
 8006a96:	4680      	mov	r8, r0
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d0b7      	beq.n	8006a0c <_strtod_l+0x68c>
 8006a9c:	4601      	mov	r1, r0
 8006a9e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006aa0:	9805      	ldr	r0, [sp, #20]
 8006aa2:	f7ff f8ff 	bl	8005ca4 <__multiply>
 8006aa6:	900a      	str	r0, [sp, #40]	@ 0x28
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	f43f ae88 	beq.w	80067be <_strtod_l+0x43e>
 8006aae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ab0:	9805      	ldr	r0, [sp, #20]
 8006ab2:	f7fe ffe3 	bl	8005a7c <_Bfree>
 8006ab6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ab8:	931a      	str	r3, [sp, #104]	@ 0x68
 8006aba:	2d00      	cmp	r5, #0
 8006abc:	dc1d      	bgt.n	8006afa <_strtod_l+0x77a>
 8006abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	dd27      	ble.n	8006b14 <_strtod_l+0x794>
 8006ac4:	4649      	mov	r1, r9
 8006ac6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006ac8:	9805      	ldr	r0, [sp, #20]
 8006aca:	f7ff f98d 	bl	8005de8 <__pow5mult>
 8006ace:	4681      	mov	r9, r0
 8006ad0:	bb00      	cbnz	r0, 8006b14 <_strtod_l+0x794>
 8006ad2:	f04f 0900 	mov.w	r9, #0
 8006ad6:	e672      	b.n	80067be <_strtod_l+0x43e>
 8006ad8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006adc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006ae0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006ae4:	35e2      	adds	r5, #226	@ 0xe2
 8006ae6:	fa01 f305 	lsl.w	r3, r1, r5
 8006aea:	9310      	str	r3, [sp, #64]	@ 0x40
 8006aec:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006aee:	e7ba      	b.n	8006a66 <_strtod_l+0x6e6>
 8006af0:	2300      	movs	r3, #0
 8006af2:	9310      	str	r3, [sp, #64]	@ 0x40
 8006af4:	2301      	movs	r3, #1
 8006af6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006af8:	e7b5      	b.n	8006a66 <_strtod_l+0x6e6>
 8006afa:	462a      	mov	r2, r5
 8006afc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006afe:	9805      	ldr	r0, [sp, #20]
 8006b00:	f7ff f9cc 	bl	8005e9c <__lshift>
 8006b04:	901a      	str	r0, [sp, #104]	@ 0x68
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d1d9      	bne.n	8006abe <_strtod_l+0x73e>
 8006b0a:	e658      	b.n	80067be <_strtod_l+0x43e>
 8006b0c:	08008520 	.word	0x08008520
 8006b10:	fffffc02 	.word	0xfffffc02
 8006b14:	2e00      	cmp	r6, #0
 8006b16:	dd07      	ble.n	8006b28 <_strtod_l+0x7a8>
 8006b18:	4649      	mov	r1, r9
 8006b1a:	4632      	mov	r2, r6
 8006b1c:	9805      	ldr	r0, [sp, #20]
 8006b1e:	f7ff f9bd 	bl	8005e9c <__lshift>
 8006b22:	4681      	mov	r9, r0
 8006b24:	2800      	cmp	r0, #0
 8006b26:	d0d4      	beq.n	8006ad2 <_strtod_l+0x752>
 8006b28:	2f00      	cmp	r7, #0
 8006b2a:	dd08      	ble.n	8006b3e <_strtod_l+0x7be>
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	463a      	mov	r2, r7
 8006b30:	9805      	ldr	r0, [sp, #20]
 8006b32:	f7ff f9b3 	bl	8005e9c <__lshift>
 8006b36:	4680      	mov	r8, r0
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	f43f ae40 	beq.w	80067be <_strtod_l+0x43e>
 8006b3e:	464a      	mov	r2, r9
 8006b40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b42:	9805      	ldr	r0, [sp, #20]
 8006b44:	f7ff fa32 	bl	8005fac <__mdiff>
 8006b48:	4604      	mov	r4, r0
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	f43f ae37 	beq.w	80067be <_strtod_l+0x43e>
 8006b50:	68c3      	ldr	r3, [r0, #12]
 8006b52:	4641      	mov	r1, r8
 8006b54:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b56:	2300      	movs	r3, #0
 8006b58:	60c3      	str	r3, [r0, #12]
 8006b5a:	f7ff fa0b 	bl	8005f74 <__mcmp>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	da3d      	bge.n	8006bde <_strtod_l+0x85e>
 8006b62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b64:	ea53 030a 	orrs.w	r3, r3, sl
 8006b68:	d163      	bne.n	8006c32 <_strtod_l+0x8b2>
 8006b6a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d15f      	bne.n	8006c32 <_strtod_l+0x8b2>
 8006b72:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006b76:	0d1b      	lsrs	r3, r3, #20
 8006b78:	051b      	lsls	r3, r3, #20
 8006b7a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006b7e:	d958      	bls.n	8006c32 <_strtod_l+0x8b2>
 8006b80:	6963      	ldr	r3, [r4, #20]
 8006b82:	b913      	cbnz	r3, 8006b8a <_strtod_l+0x80a>
 8006b84:	6923      	ldr	r3, [r4, #16]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	dd53      	ble.n	8006c32 <_strtod_l+0x8b2>
 8006b8a:	4621      	mov	r1, r4
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	9805      	ldr	r0, [sp, #20]
 8006b90:	f7ff f984 	bl	8005e9c <__lshift>
 8006b94:	4641      	mov	r1, r8
 8006b96:	4604      	mov	r4, r0
 8006b98:	f7ff f9ec 	bl	8005f74 <__mcmp>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	dd48      	ble.n	8006c32 <_strtod_l+0x8b2>
 8006ba0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006ba4:	9a08      	ldr	r2, [sp, #32]
 8006ba6:	0d1b      	lsrs	r3, r3, #20
 8006ba8:	051b      	lsls	r3, r3, #20
 8006baa:	2a00      	cmp	r2, #0
 8006bac:	d062      	beq.n	8006c74 <_strtod_l+0x8f4>
 8006bae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006bb2:	d85f      	bhi.n	8006c74 <_strtod_l+0x8f4>
 8006bb4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006bb8:	f67f ae94 	bls.w	80068e4 <_strtod_l+0x564>
 8006bbc:	4650      	mov	r0, sl
 8006bbe:	4659      	mov	r1, fp
 8006bc0:	4ba3      	ldr	r3, [pc, #652]	@ (8006e50 <_strtod_l+0xad0>)
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f7f9 fc88 	bl	80004d8 <__aeabi_dmul>
 8006bc8:	4ba2      	ldr	r3, [pc, #648]	@ (8006e54 <_strtod_l+0xad4>)
 8006bca:	4682      	mov	sl, r0
 8006bcc:	400b      	ands	r3, r1
 8006bce:	468b      	mov	fp, r1
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f47f adff 	bne.w	80067d4 <_strtod_l+0x454>
 8006bd6:	2322      	movs	r3, #34	@ 0x22
 8006bd8:	9a05      	ldr	r2, [sp, #20]
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	e5fa      	b.n	80067d4 <_strtod_l+0x454>
 8006bde:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006be2:	d165      	bne.n	8006cb0 <_strtod_l+0x930>
 8006be4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006be6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bea:	b35a      	cbz	r2, 8006c44 <_strtod_l+0x8c4>
 8006bec:	4a9a      	ldr	r2, [pc, #616]	@ (8006e58 <_strtod_l+0xad8>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d12b      	bne.n	8006c4a <_strtod_l+0x8ca>
 8006bf2:	9b08      	ldr	r3, [sp, #32]
 8006bf4:	4651      	mov	r1, sl
 8006bf6:	b303      	cbz	r3, 8006c3a <_strtod_l+0x8ba>
 8006bf8:	465a      	mov	r2, fp
 8006bfa:	4b96      	ldr	r3, [pc, #600]	@ (8006e54 <_strtod_l+0xad4>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006c02:	f04f 32ff 	mov.w	r2, #4294967295
 8006c06:	d81b      	bhi.n	8006c40 <_strtod_l+0x8c0>
 8006c08:	0d1b      	lsrs	r3, r3, #20
 8006c0a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c12:	4299      	cmp	r1, r3
 8006c14:	d119      	bne.n	8006c4a <_strtod_l+0x8ca>
 8006c16:	4b91      	ldr	r3, [pc, #580]	@ (8006e5c <_strtod_l+0xadc>)
 8006c18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d102      	bne.n	8006c24 <_strtod_l+0x8a4>
 8006c1e:	3101      	adds	r1, #1
 8006c20:	f43f adcd 	beq.w	80067be <_strtod_l+0x43e>
 8006c24:	f04f 0a00 	mov.w	sl, #0
 8006c28:	4b8a      	ldr	r3, [pc, #552]	@ (8006e54 <_strtod_l+0xad4>)
 8006c2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c2c:	401a      	ands	r2, r3
 8006c2e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006c32:	9b08      	ldr	r3, [sp, #32]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1c1      	bne.n	8006bbc <_strtod_l+0x83c>
 8006c38:	e5cc      	b.n	80067d4 <_strtod_l+0x454>
 8006c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c3e:	e7e8      	b.n	8006c12 <_strtod_l+0x892>
 8006c40:	4613      	mov	r3, r2
 8006c42:	e7e6      	b.n	8006c12 <_strtod_l+0x892>
 8006c44:	ea53 030a 	orrs.w	r3, r3, sl
 8006c48:	d0aa      	beq.n	8006ba0 <_strtod_l+0x820>
 8006c4a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c4c:	b1db      	cbz	r3, 8006c86 <_strtod_l+0x906>
 8006c4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c50:	4213      	tst	r3, r2
 8006c52:	d0ee      	beq.n	8006c32 <_strtod_l+0x8b2>
 8006c54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c56:	4650      	mov	r0, sl
 8006c58:	4659      	mov	r1, fp
 8006c5a:	9a08      	ldr	r2, [sp, #32]
 8006c5c:	b1bb      	cbz	r3, 8006c8e <_strtod_l+0x90e>
 8006c5e:	f7ff fb6d 	bl	800633c <sulp>
 8006c62:	4602      	mov	r2, r0
 8006c64:	460b      	mov	r3, r1
 8006c66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c6a:	f7f9 fa7f 	bl	800016c <__adddf3>
 8006c6e:	4682      	mov	sl, r0
 8006c70:	468b      	mov	fp, r1
 8006c72:	e7de      	b.n	8006c32 <_strtod_l+0x8b2>
 8006c74:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006c78:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006c7c:	f04f 3aff 	mov.w	sl, #4294967295
 8006c80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006c84:	e7d5      	b.n	8006c32 <_strtod_l+0x8b2>
 8006c86:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c88:	ea13 0f0a 	tst.w	r3, sl
 8006c8c:	e7e1      	b.n	8006c52 <_strtod_l+0x8d2>
 8006c8e:	f7ff fb55 	bl	800633c <sulp>
 8006c92:	4602      	mov	r2, r0
 8006c94:	460b      	mov	r3, r1
 8006c96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c9a:	f7f9 fa65 	bl	8000168 <__aeabi_dsub>
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	4682      	mov	sl, r0
 8006ca4:	468b      	mov	fp, r1
 8006ca6:	f7f9 fe7f 	bl	80009a8 <__aeabi_dcmpeq>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d0c1      	beq.n	8006c32 <_strtod_l+0x8b2>
 8006cae:	e619      	b.n	80068e4 <_strtod_l+0x564>
 8006cb0:	4641      	mov	r1, r8
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	f7ff face 	bl	8006254 <__ratio>
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	460f      	mov	r7, r1
 8006cc2:	f7f9 fe85 	bl	80009d0 <__aeabi_dcmple>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d06d      	beq.n	8006da6 <_strtod_l+0xa26>
 8006cca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d178      	bne.n	8006dc2 <_strtod_l+0xa42>
 8006cd0:	f1ba 0f00 	cmp.w	sl, #0
 8006cd4:	d156      	bne.n	8006d84 <_strtod_l+0xa04>
 8006cd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d158      	bne.n	8006d92 <_strtod_l+0xa12>
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	4639      	mov	r1, r7
 8006ce6:	4b5e      	ldr	r3, [pc, #376]	@ (8006e60 <_strtod_l+0xae0>)
 8006ce8:	f7f9 fe68 	bl	80009bc <__aeabi_dcmplt>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	d157      	bne.n	8006da0 <_strtod_l+0xa20>
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	4639      	mov	r1, r7
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	4b5b      	ldr	r3, [pc, #364]	@ (8006e64 <_strtod_l+0xae4>)
 8006cf8:	f7f9 fbee 	bl	80004d8 <__aeabi_dmul>
 8006cfc:	4606      	mov	r6, r0
 8006cfe:	460f      	mov	r7, r1
 8006d00:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006d04:	9606      	str	r6, [sp, #24]
 8006d06:	9307      	str	r3, [sp, #28]
 8006d08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d0c:	4d51      	ldr	r5, [pc, #324]	@ (8006e54 <_strtod_l+0xad4>)
 8006d0e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006d12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d14:	401d      	ands	r5, r3
 8006d16:	4b54      	ldr	r3, [pc, #336]	@ (8006e68 <_strtod_l+0xae8>)
 8006d18:	429d      	cmp	r5, r3
 8006d1a:	f040 80ab 	bne.w	8006e74 <_strtod_l+0xaf4>
 8006d1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d20:	4650      	mov	r0, sl
 8006d22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006d26:	4659      	mov	r1, fp
 8006d28:	f7ff f9d4 	bl	80060d4 <__ulp>
 8006d2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d30:	f7f9 fbd2 	bl	80004d8 <__aeabi_dmul>
 8006d34:	4652      	mov	r2, sl
 8006d36:	465b      	mov	r3, fp
 8006d38:	f7f9 fa18 	bl	800016c <__adddf3>
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	4945      	ldr	r1, [pc, #276]	@ (8006e54 <_strtod_l+0xad4>)
 8006d40:	4a4a      	ldr	r2, [pc, #296]	@ (8006e6c <_strtod_l+0xaec>)
 8006d42:	4019      	ands	r1, r3
 8006d44:	4291      	cmp	r1, r2
 8006d46:	4682      	mov	sl, r0
 8006d48:	d942      	bls.n	8006dd0 <_strtod_l+0xa50>
 8006d4a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d4c:	4b43      	ldr	r3, [pc, #268]	@ (8006e5c <_strtod_l+0xadc>)
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d103      	bne.n	8006d5a <_strtod_l+0x9da>
 8006d52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d54:	3301      	adds	r3, #1
 8006d56:	f43f ad32 	beq.w	80067be <_strtod_l+0x43e>
 8006d5a:	f04f 3aff 	mov.w	sl, #4294967295
 8006d5e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8006e5c <_strtod_l+0xadc>
 8006d62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d64:	9805      	ldr	r0, [sp, #20]
 8006d66:	f7fe fe89 	bl	8005a7c <_Bfree>
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	9805      	ldr	r0, [sp, #20]
 8006d6e:	f7fe fe85 	bl	8005a7c <_Bfree>
 8006d72:	4641      	mov	r1, r8
 8006d74:	9805      	ldr	r0, [sp, #20]
 8006d76:	f7fe fe81 	bl	8005a7c <_Bfree>
 8006d7a:	4621      	mov	r1, r4
 8006d7c:	9805      	ldr	r0, [sp, #20]
 8006d7e:	f7fe fe7d 	bl	8005a7c <_Bfree>
 8006d82:	e61c      	b.n	80069be <_strtod_l+0x63e>
 8006d84:	f1ba 0f01 	cmp.w	sl, #1
 8006d88:	d103      	bne.n	8006d92 <_strtod_l+0xa12>
 8006d8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f43f ada9 	beq.w	80068e4 <_strtod_l+0x564>
 8006d92:	2200      	movs	r2, #0
 8006d94:	4b36      	ldr	r3, [pc, #216]	@ (8006e70 <_strtod_l+0xaf0>)
 8006d96:	2600      	movs	r6, #0
 8006d98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d9c:	4f30      	ldr	r7, [pc, #192]	@ (8006e60 <_strtod_l+0xae0>)
 8006d9e:	e7b3      	b.n	8006d08 <_strtod_l+0x988>
 8006da0:	2600      	movs	r6, #0
 8006da2:	4f30      	ldr	r7, [pc, #192]	@ (8006e64 <_strtod_l+0xae4>)
 8006da4:	e7ac      	b.n	8006d00 <_strtod_l+0x980>
 8006da6:	4630      	mov	r0, r6
 8006da8:	4639      	mov	r1, r7
 8006daa:	4b2e      	ldr	r3, [pc, #184]	@ (8006e64 <_strtod_l+0xae4>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	f7f9 fb93 	bl	80004d8 <__aeabi_dmul>
 8006db2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006db4:	4606      	mov	r6, r0
 8006db6:	460f      	mov	r7, r1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d0a1      	beq.n	8006d00 <_strtod_l+0x980>
 8006dbc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006dc0:	e7a2      	b.n	8006d08 <_strtod_l+0x988>
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	4b26      	ldr	r3, [pc, #152]	@ (8006e60 <_strtod_l+0xae0>)
 8006dc6:	4616      	mov	r6, r2
 8006dc8:	461f      	mov	r7, r3
 8006dca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006dce:	e79b      	b.n	8006d08 <_strtod_l+0x988>
 8006dd0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006dd4:	9b08      	ldr	r3, [sp, #32]
 8006dd6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1c1      	bne.n	8006d62 <_strtod_l+0x9e2>
 8006dde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006de2:	0d1b      	lsrs	r3, r3, #20
 8006de4:	051b      	lsls	r3, r3, #20
 8006de6:	429d      	cmp	r5, r3
 8006de8:	d1bb      	bne.n	8006d62 <_strtod_l+0x9e2>
 8006dea:	4630      	mov	r0, r6
 8006dec:	4639      	mov	r1, r7
 8006dee:	f7fa f98f 	bl	8001110 <__aeabi_d2lz>
 8006df2:	f7f9 fb43 	bl	800047c <__aeabi_l2d>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	4639      	mov	r1, r7
 8006dfe:	f7f9 f9b3 	bl	8000168 <__aeabi_dsub>
 8006e02:	460b      	mov	r3, r1
 8006e04:	4602      	mov	r2, r0
 8006e06:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006e0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006e0e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e10:	ea46 060a 	orr.w	r6, r6, sl
 8006e14:	431e      	orrs	r6, r3
 8006e16:	d06a      	beq.n	8006eee <_strtod_l+0xb6e>
 8006e18:	a309      	add	r3, pc, #36	@ (adr r3, 8006e40 <_strtod_l+0xac0>)
 8006e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1e:	f7f9 fdcd 	bl	80009bc <__aeabi_dcmplt>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	f47f acd6 	bne.w	80067d4 <_strtod_l+0x454>
 8006e28:	a307      	add	r3, pc, #28	@ (adr r3, 8006e48 <_strtod_l+0xac8>)
 8006e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e32:	f7f9 fde1 	bl	80009f8 <__aeabi_dcmpgt>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d093      	beq.n	8006d62 <_strtod_l+0x9e2>
 8006e3a:	e4cb      	b.n	80067d4 <_strtod_l+0x454>
 8006e3c:	f3af 8000 	nop.w
 8006e40:	94a03595 	.word	0x94a03595
 8006e44:	3fdfffff 	.word	0x3fdfffff
 8006e48:	35afe535 	.word	0x35afe535
 8006e4c:	3fe00000 	.word	0x3fe00000
 8006e50:	39500000 	.word	0x39500000
 8006e54:	7ff00000 	.word	0x7ff00000
 8006e58:	000fffff 	.word	0x000fffff
 8006e5c:	7fefffff 	.word	0x7fefffff
 8006e60:	3ff00000 	.word	0x3ff00000
 8006e64:	3fe00000 	.word	0x3fe00000
 8006e68:	7fe00000 	.word	0x7fe00000
 8006e6c:	7c9fffff 	.word	0x7c9fffff
 8006e70:	bff00000 	.word	0xbff00000
 8006e74:	9b08      	ldr	r3, [sp, #32]
 8006e76:	b323      	cbz	r3, 8006ec2 <_strtod_l+0xb42>
 8006e78:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006e7c:	d821      	bhi.n	8006ec2 <_strtod_l+0xb42>
 8006e7e:	a328      	add	r3, pc, #160	@ (adr r3, 8006f20 <_strtod_l+0xba0>)
 8006e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e84:	4630      	mov	r0, r6
 8006e86:	4639      	mov	r1, r7
 8006e88:	f7f9 fda2 	bl	80009d0 <__aeabi_dcmple>
 8006e8c:	b1a0      	cbz	r0, 8006eb8 <_strtod_l+0xb38>
 8006e8e:	4639      	mov	r1, r7
 8006e90:	4630      	mov	r0, r6
 8006e92:	f7f9 fdf9 	bl	8000a88 <__aeabi_d2uiz>
 8006e96:	2801      	cmp	r0, #1
 8006e98:	bf38      	it	cc
 8006e9a:	2001      	movcc	r0, #1
 8006e9c:	f7f9 faa2 	bl	80003e4 <__aeabi_ui2d>
 8006ea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ea2:	4606      	mov	r6, r0
 8006ea4:	460f      	mov	r7, r1
 8006ea6:	b9fb      	cbnz	r3, 8006ee8 <_strtod_l+0xb68>
 8006ea8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006eac:	9014      	str	r0, [sp, #80]	@ 0x50
 8006eae:	9315      	str	r3, [sp, #84]	@ 0x54
 8006eb0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006eb4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006eb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006eba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006ebe:	1b5b      	subs	r3, r3, r5
 8006ec0:	9311      	str	r3, [sp, #68]	@ 0x44
 8006ec2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ec6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006eca:	f7ff f903 	bl	80060d4 <__ulp>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	4650      	mov	r0, sl
 8006ed4:	4659      	mov	r1, fp
 8006ed6:	f7f9 faff 	bl	80004d8 <__aeabi_dmul>
 8006eda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006ede:	f7f9 f945 	bl	800016c <__adddf3>
 8006ee2:	4682      	mov	sl, r0
 8006ee4:	468b      	mov	fp, r1
 8006ee6:	e775      	b.n	8006dd4 <_strtod_l+0xa54>
 8006ee8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006eec:	e7e0      	b.n	8006eb0 <_strtod_l+0xb30>
 8006eee:	a30e      	add	r3, pc, #56	@ (adr r3, 8006f28 <_strtod_l+0xba8>)
 8006ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef4:	f7f9 fd62 	bl	80009bc <__aeabi_dcmplt>
 8006ef8:	e79d      	b.n	8006e36 <_strtod_l+0xab6>
 8006efa:	2300      	movs	r3, #0
 8006efc:	930e      	str	r3, [sp, #56]	@ 0x38
 8006efe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f00:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006f02:	6013      	str	r3, [r2, #0]
 8006f04:	f7ff ba79 	b.w	80063fa <_strtod_l+0x7a>
 8006f08:	2a65      	cmp	r2, #101	@ 0x65
 8006f0a:	f43f ab72 	beq.w	80065f2 <_strtod_l+0x272>
 8006f0e:	2a45      	cmp	r2, #69	@ 0x45
 8006f10:	f43f ab6f 	beq.w	80065f2 <_strtod_l+0x272>
 8006f14:	2301      	movs	r3, #1
 8006f16:	f7ff bbaa 	b.w	800666e <_strtod_l+0x2ee>
 8006f1a:	bf00      	nop
 8006f1c:	f3af 8000 	nop.w
 8006f20:	ffc00000 	.word	0xffc00000
 8006f24:	41dfffff 	.word	0x41dfffff
 8006f28:	94a03595 	.word	0x94a03595
 8006f2c:	3fcfffff 	.word	0x3fcfffff

08006f30 <_strtod_r>:
 8006f30:	4b01      	ldr	r3, [pc, #4]	@ (8006f38 <_strtod_r+0x8>)
 8006f32:	f7ff ba25 	b.w	8006380 <_strtod_l>
 8006f36:	bf00      	nop
 8006f38:	20000068 	.word	0x20000068

08006f3c <_strtol_l.isra.0>:
 8006f3c:	2b24      	cmp	r3, #36	@ 0x24
 8006f3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f42:	4686      	mov	lr, r0
 8006f44:	4690      	mov	r8, r2
 8006f46:	d801      	bhi.n	8006f4c <_strtol_l.isra.0+0x10>
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d106      	bne.n	8006f5a <_strtol_l.isra.0+0x1e>
 8006f4c:	f7fd fdba 	bl	8004ac4 <__errno>
 8006f50:	2316      	movs	r3, #22
 8006f52:	6003      	str	r3, [r0, #0]
 8006f54:	2000      	movs	r0, #0
 8006f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f5a:	460d      	mov	r5, r1
 8006f5c:	4833      	ldr	r0, [pc, #204]	@ (800702c <_strtol_l.isra.0+0xf0>)
 8006f5e:	462a      	mov	r2, r5
 8006f60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f64:	5d06      	ldrb	r6, [r0, r4]
 8006f66:	f016 0608 	ands.w	r6, r6, #8
 8006f6a:	d1f8      	bne.n	8006f5e <_strtol_l.isra.0+0x22>
 8006f6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8006f6e:	d110      	bne.n	8006f92 <_strtol_l.isra.0+0x56>
 8006f70:	2601      	movs	r6, #1
 8006f72:	782c      	ldrb	r4, [r5, #0]
 8006f74:	1c95      	adds	r5, r2, #2
 8006f76:	f033 0210 	bics.w	r2, r3, #16
 8006f7a:	d115      	bne.n	8006fa8 <_strtol_l.isra.0+0x6c>
 8006f7c:	2c30      	cmp	r4, #48	@ 0x30
 8006f7e:	d10d      	bne.n	8006f9c <_strtol_l.isra.0+0x60>
 8006f80:	782a      	ldrb	r2, [r5, #0]
 8006f82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006f86:	2a58      	cmp	r2, #88	@ 0x58
 8006f88:	d108      	bne.n	8006f9c <_strtol_l.isra.0+0x60>
 8006f8a:	786c      	ldrb	r4, [r5, #1]
 8006f8c:	3502      	adds	r5, #2
 8006f8e:	2310      	movs	r3, #16
 8006f90:	e00a      	b.n	8006fa8 <_strtol_l.isra.0+0x6c>
 8006f92:	2c2b      	cmp	r4, #43	@ 0x2b
 8006f94:	bf04      	itt	eq
 8006f96:	782c      	ldrbeq	r4, [r5, #0]
 8006f98:	1c95      	addeq	r5, r2, #2
 8006f9a:	e7ec      	b.n	8006f76 <_strtol_l.isra.0+0x3a>
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1f6      	bne.n	8006f8e <_strtol_l.isra.0+0x52>
 8006fa0:	2c30      	cmp	r4, #48	@ 0x30
 8006fa2:	bf14      	ite	ne
 8006fa4:	230a      	movne	r3, #10
 8006fa6:	2308      	moveq	r3, #8
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006fae:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006fb2:	fbbc f9f3 	udiv	r9, ip, r3
 8006fb6:	4610      	mov	r0, r2
 8006fb8:	fb03 ca19 	mls	sl, r3, r9, ip
 8006fbc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006fc0:	2f09      	cmp	r7, #9
 8006fc2:	d80f      	bhi.n	8006fe4 <_strtol_l.isra.0+0xa8>
 8006fc4:	463c      	mov	r4, r7
 8006fc6:	42a3      	cmp	r3, r4
 8006fc8:	dd1b      	ble.n	8007002 <_strtol_l.isra.0+0xc6>
 8006fca:	1c57      	adds	r7, r2, #1
 8006fcc:	d007      	beq.n	8006fde <_strtol_l.isra.0+0xa2>
 8006fce:	4581      	cmp	r9, r0
 8006fd0:	d314      	bcc.n	8006ffc <_strtol_l.isra.0+0xc0>
 8006fd2:	d101      	bne.n	8006fd8 <_strtol_l.isra.0+0x9c>
 8006fd4:	45a2      	cmp	sl, r4
 8006fd6:	db11      	blt.n	8006ffc <_strtol_l.isra.0+0xc0>
 8006fd8:	2201      	movs	r2, #1
 8006fda:	fb00 4003 	mla	r0, r0, r3, r4
 8006fde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006fe2:	e7eb      	b.n	8006fbc <_strtol_l.isra.0+0x80>
 8006fe4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006fe8:	2f19      	cmp	r7, #25
 8006fea:	d801      	bhi.n	8006ff0 <_strtol_l.isra.0+0xb4>
 8006fec:	3c37      	subs	r4, #55	@ 0x37
 8006fee:	e7ea      	b.n	8006fc6 <_strtol_l.isra.0+0x8a>
 8006ff0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ff4:	2f19      	cmp	r7, #25
 8006ff6:	d804      	bhi.n	8007002 <_strtol_l.isra.0+0xc6>
 8006ff8:	3c57      	subs	r4, #87	@ 0x57
 8006ffa:	e7e4      	b.n	8006fc6 <_strtol_l.isra.0+0x8a>
 8006ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8007000:	e7ed      	b.n	8006fde <_strtol_l.isra.0+0xa2>
 8007002:	1c53      	adds	r3, r2, #1
 8007004:	d108      	bne.n	8007018 <_strtol_l.isra.0+0xdc>
 8007006:	2322      	movs	r3, #34	@ 0x22
 8007008:	4660      	mov	r0, ip
 800700a:	f8ce 3000 	str.w	r3, [lr]
 800700e:	f1b8 0f00 	cmp.w	r8, #0
 8007012:	d0a0      	beq.n	8006f56 <_strtol_l.isra.0+0x1a>
 8007014:	1e69      	subs	r1, r5, #1
 8007016:	e006      	b.n	8007026 <_strtol_l.isra.0+0xea>
 8007018:	b106      	cbz	r6, 800701c <_strtol_l.isra.0+0xe0>
 800701a:	4240      	negs	r0, r0
 800701c:	f1b8 0f00 	cmp.w	r8, #0
 8007020:	d099      	beq.n	8006f56 <_strtol_l.isra.0+0x1a>
 8007022:	2a00      	cmp	r2, #0
 8007024:	d1f6      	bne.n	8007014 <_strtol_l.isra.0+0xd8>
 8007026:	f8c8 1000 	str.w	r1, [r8]
 800702a:	e794      	b.n	8006f56 <_strtol_l.isra.0+0x1a>
 800702c:	08008549 	.word	0x08008549

08007030 <_strtol_r>:
 8007030:	f7ff bf84 	b.w	8006f3c <_strtol_l.isra.0>

08007034 <__ssputs_r>:
 8007034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007038:	461f      	mov	r7, r3
 800703a:	688e      	ldr	r6, [r1, #8]
 800703c:	4682      	mov	sl, r0
 800703e:	42be      	cmp	r6, r7
 8007040:	460c      	mov	r4, r1
 8007042:	4690      	mov	r8, r2
 8007044:	680b      	ldr	r3, [r1, #0]
 8007046:	d82d      	bhi.n	80070a4 <__ssputs_r+0x70>
 8007048:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800704c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007050:	d026      	beq.n	80070a0 <__ssputs_r+0x6c>
 8007052:	6965      	ldr	r5, [r4, #20]
 8007054:	6909      	ldr	r1, [r1, #16]
 8007056:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800705a:	eba3 0901 	sub.w	r9, r3, r1
 800705e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007062:	1c7b      	adds	r3, r7, #1
 8007064:	444b      	add	r3, r9
 8007066:	106d      	asrs	r5, r5, #1
 8007068:	429d      	cmp	r5, r3
 800706a:	bf38      	it	cc
 800706c:	461d      	movcc	r5, r3
 800706e:	0553      	lsls	r3, r2, #21
 8007070:	d527      	bpl.n	80070c2 <__ssputs_r+0x8e>
 8007072:	4629      	mov	r1, r5
 8007074:	f7fe fc36 	bl	80058e4 <_malloc_r>
 8007078:	4606      	mov	r6, r0
 800707a:	b360      	cbz	r0, 80070d6 <__ssputs_r+0xa2>
 800707c:	464a      	mov	r2, r9
 800707e:	6921      	ldr	r1, [r4, #16]
 8007080:	f000 fbd8 	bl	8007834 <memcpy>
 8007084:	89a3      	ldrh	r3, [r4, #12]
 8007086:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800708a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800708e:	81a3      	strh	r3, [r4, #12]
 8007090:	6126      	str	r6, [r4, #16]
 8007092:	444e      	add	r6, r9
 8007094:	6026      	str	r6, [r4, #0]
 8007096:	463e      	mov	r6, r7
 8007098:	6165      	str	r5, [r4, #20]
 800709a:	eba5 0509 	sub.w	r5, r5, r9
 800709e:	60a5      	str	r5, [r4, #8]
 80070a0:	42be      	cmp	r6, r7
 80070a2:	d900      	bls.n	80070a6 <__ssputs_r+0x72>
 80070a4:	463e      	mov	r6, r7
 80070a6:	4632      	mov	r2, r6
 80070a8:	4641      	mov	r1, r8
 80070aa:	6820      	ldr	r0, [r4, #0]
 80070ac:	f000 fb63 	bl	8007776 <memmove>
 80070b0:	2000      	movs	r0, #0
 80070b2:	68a3      	ldr	r3, [r4, #8]
 80070b4:	1b9b      	subs	r3, r3, r6
 80070b6:	60a3      	str	r3, [r4, #8]
 80070b8:	6823      	ldr	r3, [r4, #0]
 80070ba:	4433      	add	r3, r6
 80070bc:	6023      	str	r3, [r4, #0]
 80070be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c2:	462a      	mov	r2, r5
 80070c4:	f000 ff47 	bl	8007f56 <_realloc_r>
 80070c8:	4606      	mov	r6, r0
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d1e0      	bne.n	8007090 <__ssputs_r+0x5c>
 80070ce:	4650      	mov	r0, sl
 80070d0:	6921      	ldr	r1, [r4, #16]
 80070d2:	f7fe fb95 	bl	8005800 <_free_r>
 80070d6:	230c      	movs	r3, #12
 80070d8:	f8ca 3000 	str.w	r3, [sl]
 80070dc:	89a3      	ldrh	r3, [r4, #12]
 80070de:	f04f 30ff 	mov.w	r0, #4294967295
 80070e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070e6:	81a3      	strh	r3, [r4, #12]
 80070e8:	e7e9      	b.n	80070be <__ssputs_r+0x8a>
	...

080070ec <_svfiprintf_r>:
 80070ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f0:	4698      	mov	r8, r3
 80070f2:	898b      	ldrh	r3, [r1, #12]
 80070f4:	4607      	mov	r7, r0
 80070f6:	061b      	lsls	r3, r3, #24
 80070f8:	460d      	mov	r5, r1
 80070fa:	4614      	mov	r4, r2
 80070fc:	b09d      	sub	sp, #116	@ 0x74
 80070fe:	d510      	bpl.n	8007122 <_svfiprintf_r+0x36>
 8007100:	690b      	ldr	r3, [r1, #16]
 8007102:	b973      	cbnz	r3, 8007122 <_svfiprintf_r+0x36>
 8007104:	2140      	movs	r1, #64	@ 0x40
 8007106:	f7fe fbed 	bl	80058e4 <_malloc_r>
 800710a:	6028      	str	r0, [r5, #0]
 800710c:	6128      	str	r0, [r5, #16]
 800710e:	b930      	cbnz	r0, 800711e <_svfiprintf_r+0x32>
 8007110:	230c      	movs	r3, #12
 8007112:	603b      	str	r3, [r7, #0]
 8007114:	f04f 30ff 	mov.w	r0, #4294967295
 8007118:	b01d      	add	sp, #116	@ 0x74
 800711a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800711e:	2340      	movs	r3, #64	@ 0x40
 8007120:	616b      	str	r3, [r5, #20]
 8007122:	2300      	movs	r3, #0
 8007124:	9309      	str	r3, [sp, #36]	@ 0x24
 8007126:	2320      	movs	r3, #32
 8007128:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800712c:	2330      	movs	r3, #48	@ 0x30
 800712e:	f04f 0901 	mov.w	r9, #1
 8007132:	f8cd 800c 	str.w	r8, [sp, #12]
 8007136:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80072d0 <_svfiprintf_r+0x1e4>
 800713a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800713e:	4623      	mov	r3, r4
 8007140:	469a      	mov	sl, r3
 8007142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007146:	b10a      	cbz	r2, 800714c <_svfiprintf_r+0x60>
 8007148:	2a25      	cmp	r2, #37	@ 0x25
 800714a:	d1f9      	bne.n	8007140 <_svfiprintf_r+0x54>
 800714c:	ebba 0b04 	subs.w	fp, sl, r4
 8007150:	d00b      	beq.n	800716a <_svfiprintf_r+0x7e>
 8007152:	465b      	mov	r3, fp
 8007154:	4622      	mov	r2, r4
 8007156:	4629      	mov	r1, r5
 8007158:	4638      	mov	r0, r7
 800715a:	f7ff ff6b 	bl	8007034 <__ssputs_r>
 800715e:	3001      	adds	r0, #1
 8007160:	f000 80a7 	beq.w	80072b2 <_svfiprintf_r+0x1c6>
 8007164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007166:	445a      	add	r2, fp
 8007168:	9209      	str	r2, [sp, #36]	@ 0x24
 800716a:	f89a 3000 	ldrb.w	r3, [sl]
 800716e:	2b00      	cmp	r3, #0
 8007170:	f000 809f 	beq.w	80072b2 <_svfiprintf_r+0x1c6>
 8007174:	2300      	movs	r3, #0
 8007176:	f04f 32ff 	mov.w	r2, #4294967295
 800717a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800717e:	f10a 0a01 	add.w	sl, sl, #1
 8007182:	9304      	str	r3, [sp, #16]
 8007184:	9307      	str	r3, [sp, #28]
 8007186:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800718a:	931a      	str	r3, [sp, #104]	@ 0x68
 800718c:	4654      	mov	r4, sl
 800718e:	2205      	movs	r2, #5
 8007190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007194:	484e      	ldr	r0, [pc, #312]	@ (80072d0 <_svfiprintf_r+0x1e4>)
 8007196:	f7fd fcc2 	bl	8004b1e <memchr>
 800719a:	9a04      	ldr	r2, [sp, #16]
 800719c:	b9d8      	cbnz	r0, 80071d6 <_svfiprintf_r+0xea>
 800719e:	06d0      	lsls	r0, r2, #27
 80071a0:	bf44      	itt	mi
 80071a2:	2320      	movmi	r3, #32
 80071a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a8:	0711      	lsls	r1, r2, #28
 80071aa:	bf44      	itt	mi
 80071ac:	232b      	movmi	r3, #43	@ 0x2b
 80071ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071b2:	f89a 3000 	ldrb.w	r3, [sl]
 80071b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80071b8:	d015      	beq.n	80071e6 <_svfiprintf_r+0xfa>
 80071ba:	4654      	mov	r4, sl
 80071bc:	2000      	movs	r0, #0
 80071be:	f04f 0c0a 	mov.w	ip, #10
 80071c2:	9a07      	ldr	r2, [sp, #28]
 80071c4:	4621      	mov	r1, r4
 80071c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071ca:	3b30      	subs	r3, #48	@ 0x30
 80071cc:	2b09      	cmp	r3, #9
 80071ce:	d94b      	bls.n	8007268 <_svfiprintf_r+0x17c>
 80071d0:	b1b0      	cbz	r0, 8007200 <_svfiprintf_r+0x114>
 80071d2:	9207      	str	r2, [sp, #28]
 80071d4:	e014      	b.n	8007200 <_svfiprintf_r+0x114>
 80071d6:	eba0 0308 	sub.w	r3, r0, r8
 80071da:	fa09 f303 	lsl.w	r3, r9, r3
 80071de:	4313      	orrs	r3, r2
 80071e0:	46a2      	mov	sl, r4
 80071e2:	9304      	str	r3, [sp, #16]
 80071e4:	e7d2      	b.n	800718c <_svfiprintf_r+0xa0>
 80071e6:	9b03      	ldr	r3, [sp, #12]
 80071e8:	1d19      	adds	r1, r3, #4
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	9103      	str	r1, [sp, #12]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	bfbb      	ittet	lt
 80071f2:	425b      	neglt	r3, r3
 80071f4:	f042 0202 	orrlt.w	r2, r2, #2
 80071f8:	9307      	strge	r3, [sp, #28]
 80071fa:	9307      	strlt	r3, [sp, #28]
 80071fc:	bfb8      	it	lt
 80071fe:	9204      	strlt	r2, [sp, #16]
 8007200:	7823      	ldrb	r3, [r4, #0]
 8007202:	2b2e      	cmp	r3, #46	@ 0x2e
 8007204:	d10a      	bne.n	800721c <_svfiprintf_r+0x130>
 8007206:	7863      	ldrb	r3, [r4, #1]
 8007208:	2b2a      	cmp	r3, #42	@ 0x2a
 800720a:	d132      	bne.n	8007272 <_svfiprintf_r+0x186>
 800720c:	9b03      	ldr	r3, [sp, #12]
 800720e:	3402      	adds	r4, #2
 8007210:	1d1a      	adds	r2, r3, #4
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	9203      	str	r2, [sp, #12]
 8007216:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800721a:	9305      	str	r3, [sp, #20]
 800721c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80072d4 <_svfiprintf_r+0x1e8>
 8007220:	2203      	movs	r2, #3
 8007222:	4650      	mov	r0, sl
 8007224:	7821      	ldrb	r1, [r4, #0]
 8007226:	f7fd fc7a 	bl	8004b1e <memchr>
 800722a:	b138      	cbz	r0, 800723c <_svfiprintf_r+0x150>
 800722c:	2240      	movs	r2, #64	@ 0x40
 800722e:	9b04      	ldr	r3, [sp, #16]
 8007230:	eba0 000a 	sub.w	r0, r0, sl
 8007234:	4082      	lsls	r2, r0
 8007236:	4313      	orrs	r3, r2
 8007238:	3401      	adds	r4, #1
 800723a:	9304      	str	r3, [sp, #16]
 800723c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007240:	2206      	movs	r2, #6
 8007242:	4825      	ldr	r0, [pc, #148]	@ (80072d8 <_svfiprintf_r+0x1ec>)
 8007244:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007248:	f7fd fc69 	bl	8004b1e <memchr>
 800724c:	2800      	cmp	r0, #0
 800724e:	d036      	beq.n	80072be <_svfiprintf_r+0x1d2>
 8007250:	4b22      	ldr	r3, [pc, #136]	@ (80072dc <_svfiprintf_r+0x1f0>)
 8007252:	bb1b      	cbnz	r3, 800729c <_svfiprintf_r+0x1b0>
 8007254:	9b03      	ldr	r3, [sp, #12]
 8007256:	3307      	adds	r3, #7
 8007258:	f023 0307 	bic.w	r3, r3, #7
 800725c:	3308      	adds	r3, #8
 800725e:	9303      	str	r3, [sp, #12]
 8007260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007262:	4433      	add	r3, r6
 8007264:	9309      	str	r3, [sp, #36]	@ 0x24
 8007266:	e76a      	b.n	800713e <_svfiprintf_r+0x52>
 8007268:	460c      	mov	r4, r1
 800726a:	2001      	movs	r0, #1
 800726c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007270:	e7a8      	b.n	80071c4 <_svfiprintf_r+0xd8>
 8007272:	2300      	movs	r3, #0
 8007274:	f04f 0c0a 	mov.w	ip, #10
 8007278:	4619      	mov	r1, r3
 800727a:	3401      	adds	r4, #1
 800727c:	9305      	str	r3, [sp, #20]
 800727e:	4620      	mov	r0, r4
 8007280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007284:	3a30      	subs	r2, #48	@ 0x30
 8007286:	2a09      	cmp	r2, #9
 8007288:	d903      	bls.n	8007292 <_svfiprintf_r+0x1a6>
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0c6      	beq.n	800721c <_svfiprintf_r+0x130>
 800728e:	9105      	str	r1, [sp, #20]
 8007290:	e7c4      	b.n	800721c <_svfiprintf_r+0x130>
 8007292:	4604      	mov	r4, r0
 8007294:	2301      	movs	r3, #1
 8007296:	fb0c 2101 	mla	r1, ip, r1, r2
 800729a:	e7f0      	b.n	800727e <_svfiprintf_r+0x192>
 800729c:	ab03      	add	r3, sp, #12
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	462a      	mov	r2, r5
 80072a2:	4638      	mov	r0, r7
 80072a4:	4b0e      	ldr	r3, [pc, #56]	@ (80072e0 <_svfiprintf_r+0x1f4>)
 80072a6:	a904      	add	r1, sp, #16
 80072a8:	f7fc fbc8 	bl	8003a3c <_printf_float>
 80072ac:	1c42      	adds	r2, r0, #1
 80072ae:	4606      	mov	r6, r0
 80072b0:	d1d6      	bne.n	8007260 <_svfiprintf_r+0x174>
 80072b2:	89ab      	ldrh	r3, [r5, #12]
 80072b4:	065b      	lsls	r3, r3, #25
 80072b6:	f53f af2d 	bmi.w	8007114 <_svfiprintf_r+0x28>
 80072ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072bc:	e72c      	b.n	8007118 <_svfiprintf_r+0x2c>
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	462a      	mov	r2, r5
 80072c4:	4638      	mov	r0, r7
 80072c6:	4b06      	ldr	r3, [pc, #24]	@ (80072e0 <_svfiprintf_r+0x1f4>)
 80072c8:	a904      	add	r1, sp, #16
 80072ca:	f7fc fe55 	bl	8003f78 <_printf_i>
 80072ce:	e7ed      	b.n	80072ac <_svfiprintf_r+0x1c0>
 80072d0:	08008347 	.word	0x08008347
 80072d4:	0800834d 	.word	0x0800834d
 80072d8:	08008351 	.word	0x08008351
 80072dc:	08003a3d 	.word	0x08003a3d
 80072e0:	08007035 	.word	0x08007035

080072e4 <__sfputc_r>:
 80072e4:	6893      	ldr	r3, [r2, #8]
 80072e6:	b410      	push	{r4}
 80072e8:	3b01      	subs	r3, #1
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	6093      	str	r3, [r2, #8]
 80072ee:	da07      	bge.n	8007300 <__sfputc_r+0x1c>
 80072f0:	6994      	ldr	r4, [r2, #24]
 80072f2:	42a3      	cmp	r3, r4
 80072f4:	db01      	blt.n	80072fa <__sfputc_r+0x16>
 80072f6:	290a      	cmp	r1, #10
 80072f8:	d102      	bne.n	8007300 <__sfputc_r+0x1c>
 80072fa:	bc10      	pop	{r4}
 80072fc:	f7fd bafb 	b.w	80048f6 <__swbuf_r>
 8007300:	6813      	ldr	r3, [r2, #0]
 8007302:	1c58      	adds	r0, r3, #1
 8007304:	6010      	str	r0, [r2, #0]
 8007306:	7019      	strb	r1, [r3, #0]
 8007308:	4608      	mov	r0, r1
 800730a:	bc10      	pop	{r4}
 800730c:	4770      	bx	lr

0800730e <__sfputs_r>:
 800730e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007310:	4606      	mov	r6, r0
 8007312:	460f      	mov	r7, r1
 8007314:	4614      	mov	r4, r2
 8007316:	18d5      	adds	r5, r2, r3
 8007318:	42ac      	cmp	r4, r5
 800731a:	d101      	bne.n	8007320 <__sfputs_r+0x12>
 800731c:	2000      	movs	r0, #0
 800731e:	e007      	b.n	8007330 <__sfputs_r+0x22>
 8007320:	463a      	mov	r2, r7
 8007322:	4630      	mov	r0, r6
 8007324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007328:	f7ff ffdc 	bl	80072e4 <__sfputc_r>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d1f3      	bne.n	8007318 <__sfputs_r+0xa>
 8007330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007334 <_vfiprintf_r>:
 8007334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007338:	460d      	mov	r5, r1
 800733a:	4614      	mov	r4, r2
 800733c:	4698      	mov	r8, r3
 800733e:	4606      	mov	r6, r0
 8007340:	b09d      	sub	sp, #116	@ 0x74
 8007342:	b118      	cbz	r0, 800734c <_vfiprintf_r+0x18>
 8007344:	6a03      	ldr	r3, [r0, #32]
 8007346:	b90b      	cbnz	r3, 800734c <_vfiprintf_r+0x18>
 8007348:	f7fd f9ca 	bl	80046e0 <__sinit>
 800734c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	d405      	bmi.n	800735e <_vfiprintf_r+0x2a>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d402      	bmi.n	800735e <_vfiprintf_r+0x2a>
 8007358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800735a:	f7fd fbde 	bl	8004b1a <__retarget_lock_acquire_recursive>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	071b      	lsls	r3, r3, #28
 8007362:	d501      	bpl.n	8007368 <_vfiprintf_r+0x34>
 8007364:	692b      	ldr	r3, [r5, #16]
 8007366:	b99b      	cbnz	r3, 8007390 <_vfiprintf_r+0x5c>
 8007368:	4629      	mov	r1, r5
 800736a:	4630      	mov	r0, r6
 800736c:	f7fd fb02 	bl	8004974 <__swsetup_r>
 8007370:	b170      	cbz	r0, 8007390 <_vfiprintf_r+0x5c>
 8007372:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007374:	07dc      	lsls	r4, r3, #31
 8007376:	d504      	bpl.n	8007382 <_vfiprintf_r+0x4e>
 8007378:	f04f 30ff 	mov.w	r0, #4294967295
 800737c:	b01d      	add	sp, #116	@ 0x74
 800737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007382:	89ab      	ldrh	r3, [r5, #12]
 8007384:	0598      	lsls	r0, r3, #22
 8007386:	d4f7      	bmi.n	8007378 <_vfiprintf_r+0x44>
 8007388:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800738a:	f7fd fbc7 	bl	8004b1c <__retarget_lock_release_recursive>
 800738e:	e7f3      	b.n	8007378 <_vfiprintf_r+0x44>
 8007390:	2300      	movs	r3, #0
 8007392:	9309      	str	r3, [sp, #36]	@ 0x24
 8007394:	2320      	movs	r3, #32
 8007396:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800739a:	2330      	movs	r3, #48	@ 0x30
 800739c:	f04f 0901 	mov.w	r9, #1
 80073a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80073a4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007550 <_vfiprintf_r+0x21c>
 80073a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073ac:	4623      	mov	r3, r4
 80073ae:	469a      	mov	sl, r3
 80073b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b4:	b10a      	cbz	r2, 80073ba <_vfiprintf_r+0x86>
 80073b6:	2a25      	cmp	r2, #37	@ 0x25
 80073b8:	d1f9      	bne.n	80073ae <_vfiprintf_r+0x7a>
 80073ba:	ebba 0b04 	subs.w	fp, sl, r4
 80073be:	d00b      	beq.n	80073d8 <_vfiprintf_r+0xa4>
 80073c0:	465b      	mov	r3, fp
 80073c2:	4622      	mov	r2, r4
 80073c4:	4629      	mov	r1, r5
 80073c6:	4630      	mov	r0, r6
 80073c8:	f7ff ffa1 	bl	800730e <__sfputs_r>
 80073cc:	3001      	adds	r0, #1
 80073ce:	f000 80a7 	beq.w	8007520 <_vfiprintf_r+0x1ec>
 80073d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073d4:	445a      	add	r2, fp
 80073d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80073d8:	f89a 3000 	ldrb.w	r3, [sl]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 809f 	beq.w	8007520 <_vfiprintf_r+0x1ec>
 80073e2:	2300      	movs	r3, #0
 80073e4:	f04f 32ff 	mov.w	r2, #4294967295
 80073e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ec:	f10a 0a01 	add.w	sl, sl, #1
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	9307      	str	r3, [sp, #28]
 80073f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80073fa:	4654      	mov	r4, sl
 80073fc:	2205      	movs	r2, #5
 80073fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007402:	4853      	ldr	r0, [pc, #332]	@ (8007550 <_vfiprintf_r+0x21c>)
 8007404:	f7fd fb8b 	bl	8004b1e <memchr>
 8007408:	9a04      	ldr	r2, [sp, #16]
 800740a:	b9d8      	cbnz	r0, 8007444 <_vfiprintf_r+0x110>
 800740c:	06d1      	lsls	r1, r2, #27
 800740e:	bf44      	itt	mi
 8007410:	2320      	movmi	r3, #32
 8007412:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007416:	0713      	lsls	r3, r2, #28
 8007418:	bf44      	itt	mi
 800741a:	232b      	movmi	r3, #43	@ 0x2b
 800741c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007420:	f89a 3000 	ldrb.w	r3, [sl]
 8007424:	2b2a      	cmp	r3, #42	@ 0x2a
 8007426:	d015      	beq.n	8007454 <_vfiprintf_r+0x120>
 8007428:	4654      	mov	r4, sl
 800742a:	2000      	movs	r0, #0
 800742c:	f04f 0c0a 	mov.w	ip, #10
 8007430:	9a07      	ldr	r2, [sp, #28]
 8007432:	4621      	mov	r1, r4
 8007434:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007438:	3b30      	subs	r3, #48	@ 0x30
 800743a:	2b09      	cmp	r3, #9
 800743c:	d94b      	bls.n	80074d6 <_vfiprintf_r+0x1a2>
 800743e:	b1b0      	cbz	r0, 800746e <_vfiprintf_r+0x13a>
 8007440:	9207      	str	r2, [sp, #28]
 8007442:	e014      	b.n	800746e <_vfiprintf_r+0x13a>
 8007444:	eba0 0308 	sub.w	r3, r0, r8
 8007448:	fa09 f303 	lsl.w	r3, r9, r3
 800744c:	4313      	orrs	r3, r2
 800744e:	46a2      	mov	sl, r4
 8007450:	9304      	str	r3, [sp, #16]
 8007452:	e7d2      	b.n	80073fa <_vfiprintf_r+0xc6>
 8007454:	9b03      	ldr	r3, [sp, #12]
 8007456:	1d19      	adds	r1, r3, #4
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	9103      	str	r1, [sp, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	bfbb      	ittet	lt
 8007460:	425b      	neglt	r3, r3
 8007462:	f042 0202 	orrlt.w	r2, r2, #2
 8007466:	9307      	strge	r3, [sp, #28]
 8007468:	9307      	strlt	r3, [sp, #28]
 800746a:	bfb8      	it	lt
 800746c:	9204      	strlt	r2, [sp, #16]
 800746e:	7823      	ldrb	r3, [r4, #0]
 8007470:	2b2e      	cmp	r3, #46	@ 0x2e
 8007472:	d10a      	bne.n	800748a <_vfiprintf_r+0x156>
 8007474:	7863      	ldrb	r3, [r4, #1]
 8007476:	2b2a      	cmp	r3, #42	@ 0x2a
 8007478:	d132      	bne.n	80074e0 <_vfiprintf_r+0x1ac>
 800747a:	9b03      	ldr	r3, [sp, #12]
 800747c:	3402      	adds	r4, #2
 800747e:	1d1a      	adds	r2, r3, #4
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	9203      	str	r2, [sp, #12]
 8007484:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007488:	9305      	str	r3, [sp, #20]
 800748a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007554 <_vfiprintf_r+0x220>
 800748e:	2203      	movs	r2, #3
 8007490:	4650      	mov	r0, sl
 8007492:	7821      	ldrb	r1, [r4, #0]
 8007494:	f7fd fb43 	bl	8004b1e <memchr>
 8007498:	b138      	cbz	r0, 80074aa <_vfiprintf_r+0x176>
 800749a:	2240      	movs	r2, #64	@ 0x40
 800749c:	9b04      	ldr	r3, [sp, #16]
 800749e:	eba0 000a 	sub.w	r0, r0, sl
 80074a2:	4082      	lsls	r2, r0
 80074a4:	4313      	orrs	r3, r2
 80074a6:	3401      	adds	r4, #1
 80074a8:	9304      	str	r3, [sp, #16]
 80074aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ae:	2206      	movs	r2, #6
 80074b0:	4829      	ldr	r0, [pc, #164]	@ (8007558 <_vfiprintf_r+0x224>)
 80074b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074b6:	f7fd fb32 	bl	8004b1e <memchr>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	d03f      	beq.n	800753e <_vfiprintf_r+0x20a>
 80074be:	4b27      	ldr	r3, [pc, #156]	@ (800755c <_vfiprintf_r+0x228>)
 80074c0:	bb1b      	cbnz	r3, 800750a <_vfiprintf_r+0x1d6>
 80074c2:	9b03      	ldr	r3, [sp, #12]
 80074c4:	3307      	adds	r3, #7
 80074c6:	f023 0307 	bic.w	r3, r3, #7
 80074ca:	3308      	adds	r3, #8
 80074cc:	9303      	str	r3, [sp, #12]
 80074ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074d0:	443b      	add	r3, r7
 80074d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074d4:	e76a      	b.n	80073ac <_vfiprintf_r+0x78>
 80074d6:	460c      	mov	r4, r1
 80074d8:	2001      	movs	r0, #1
 80074da:	fb0c 3202 	mla	r2, ip, r2, r3
 80074de:	e7a8      	b.n	8007432 <_vfiprintf_r+0xfe>
 80074e0:	2300      	movs	r3, #0
 80074e2:	f04f 0c0a 	mov.w	ip, #10
 80074e6:	4619      	mov	r1, r3
 80074e8:	3401      	adds	r4, #1
 80074ea:	9305      	str	r3, [sp, #20]
 80074ec:	4620      	mov	r0, r4
 80074ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f2:	3a30      	subs	r2, #48	@ 0x30
 80074f4:	2a09      	cmp	r2, #9
 80074f6:	d903      	bls.n	8007500 <_vfiprintf_r+0x1cc>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d0c6      	beq.n	800748a <_vfiprintf_r+0x156>
 80074fc:	9105      	str	r1, [sp, #20]
 80074fe:	e7c4      	b.n	800748a <_vfiprintf_r+0x156>
 8007500:	4604      	mov	r4, r0
 8007502:	2301      	movs	r3, #1
 8007504:	fb0c 2101 	mla	r1, ip, r1, r2
 8007508:	e7f0      	b.n	80074ec <_vfiprintf_r+0x1b8>
 800750a:	ab03      	add	r3, sp, #12
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	462a      	mov	r2, r5
 8007510:	4630      	mov	r0, r6
 8007512:	4b13      	ldr	r3, [pc, #76]	@ (8007560 <_vfiprintf_r+0x22c>)
 8007514:	a904      	add	r1, sp, #16
 8007516:	f7fc fa91 	bl	8003a3c <_printf_float>
 800751a:	4607      	mov	r7, r0
 800751c:	1c78      	adds	r0, r7, #1
 800751e:	d1d6      	bne.n	80074ce <_vfiprintf_r+0x19a>
 8007520:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007522:	07d9      	lsls	r1, r3, #31
 8007524:	d405      	bmi.n	8007532 <_vfiprintf_r+0x1fe>
 8007526:	89ab      	ldrh	r3, [r5, #12]
 8007528:	059a      	lsls	r2, r3, #22
 800752a:	d402      	bmi.n	8007532 <_vfiprintf_r+0x1fe>
 800752c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800752e:	f7fd faf5 	bl	8004b1c <__retarget_lock_release_recursive>
 8007532:	89ab      	ldrh	r3, [r5, #12]
 8007534:	065b      	lsls	r3, r3, #25
 8007536:	f53f af1f 	bmi.w	8007378 <_vfiprintf_r+0x44>
 800753a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800753c:	e71e      	b.n	800737c <_vfiprintf_r+0x48>
 800753e:	ab03      	add	r3, sp, #12
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	462a      	mov	r2, r5
 8007544:	4630      	mov	r0, r6
 8007546:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <_vfiprintf_r+0x22c>)
 8007548:	a904      	add	r1, sp, #16
 800754a:	f7fc fd15 	bl	8003f78 <_printf_i>
 800754e:	e7e4      	b.n	800751a <_vfiprintf_r+0x1e6>
 8007550:	08008347 	.word	0x08008347
 8007554:	0800834d 	.word	0x0800834d
 8007558:	08008351 	.word	0x08008351
 800755c:	08003a3d 	.word	0x08003a3d
 8007560:	0800730f 	.word	0x0800730f

08007564 <__sflush_r>:
 8007564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756a:	0716      	lsls	r6, r2, #28
 800756c:	4605      	mov	r5, r0
 800756e:	460c      	mov	r4, r1
 8007570:	d454      	bmi.n	800761c <__sflush_r+0xb8>
 8007572:	684b      	ldr	r3, [r1, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	dc02      	bgt.n	800757e <__sflush_r+0x1a>
 8007578:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800757a:	2b00      	cmp	r3, #0
 800757c:	dd48      	ble.n	8007610 <__sflush_r+0xac>
 800757e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007580:	2e00      	cmp	r6, #0
 8007582:	d045      	beq.n	8007610 <__sflush_r+0xac>
 8007584:	2300      	movs	r3, #0
 8007586:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800758a:	682f      	ldr	r7, [r5, #0]
 800758c:	6a21      	ldr	r1, [r4, #32]
 800758e:	602b      	str	r3, [r5, #0]
 8007590:	d030      	beq.n	80075f4 <__sflush_r+0x90>
 8007592:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007594:	89a3      	ldrh	r3, [r4, #12]
 8007596:	0759      	lsls	r1, r3, #29
 8007598:	d505      	bpl.n	80075a6 <__sflush_r+0x42>
 800759a:	6863      	ldr	r3, [r4, #4]
 800759c:	1ad2      	subs	r2, r2, r3
 800759e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075a0:	b10b      	cbz	r3, 80075a6 <__sflush_r+0x42>
 80075a2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075a4:	1ad2      	subs	r2, r2, r3
 80075a6:	2300      	movs	r3, #0
 80075a8:	4628      	mov	r0, r5
 80075aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075ac:	6a21      	ldr	r1, [r4, #32]
 80075ae:	47b0      	blx	r6
 80075b0:	1c43      	adds	r3, r0, #1
 80075b2:	89a3      	ldrh	r3, [r4, #12]
 80075b4:	d106      	bne.n	80075c4 <__sflush_r+0x60>
 80075b6:	6829      	ldr	r1, [r5, #0]
 80075b8:	291d      	cmp	r1, #29
 80075ba:	d82b      	bhi.n	8007614 <__sflush_r+0xb0>
 80075bc:	4a28      	ldr	r2, [pc, #160]	@ (8007660 <__sflush_r+0xfc>)
 80075be:	40ca      	lsrs	r2, r1
 80075c0:	07d6      	lsls	r6, r2, #31
 80075c2:	d527      	bpl.n	8007614 <__sflush_r+0xb0>
 80075c4:	2200      	movs	r2, #0
 80075c6:	6062      	str	r2, [r4, #4]
 80075c8:	6922      	ldr	r2, [r4, #16]
 80075ca:	04d9      	lsls	r1, r3, #19
 80075cc:	6022      	str	r2, [r4, #0]
 80075ce:	d504      	bpl.n	80075da <__sflush_r+0x76>
 80075d0:	1c42      	adds	r2, r0, #1
 80075d2:	d101      	bne.n	80075d8 <__sflush_r+0x74>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	b903      	cbnz	r3, 80075da <__sflush_r+0x76>
 80075d8:	6560      	str	r0, [r4, #84]	@ 0x54
 80075da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075dc:	602f      	str	r7, [r5, #0]
 80075de:	b1b9      	cbz	r1, 8007610 <__sflush_r+0xac>
 80075e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075e4:	4299      	cmp	r1, r3
 80075e6:	d002      	beq.n	80075ee <__sflush_r+0x8a>
 80075e8:	4628      	mov	r0, r5
 80075ea:	f7fe f909 	bl	8005800 <_free_r>
 80075ee:	2300      	movs	r3, #0
 80075f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80075f2:	e00d      	b.n	8007610 <__sflush_r+0xac>
 80075f4:	2301      	movs	r3, #1
 80075f6:	4628      	mov	r0, r5
 80075f8:	47b0      	blx	r6
 80075fa:	4602      	mov	r2, r0
 80075fc:	1c50      	adds	r0, r2, #1
 80075fe:	d1c9      	bne.n	8007594 <__sflush_r+0x30>
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d0c6      	beq.n	8007594 <__sflush_r+0x30>
 8007606:	2b1d      	cmp	r3, #29
 8007608:	d001      	beq.n	800760e <__sflush_r+0xaa>
 800760a:	2b16      	cmp	r3, #22
 800760c:	d11d      	bne.n	800764a <__sflush_r+0xe6>
 800760e:	602f      	str	r7, [r5, #0]
 8007610:	2000      	movs	r0, #0
 8007612:	e021      	b.n	8007658 <__sflush_r+0xf4>
 8007614:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007618:	b21b      	sxth	r3, r3
 800761a:	e01a      	b.n	8007652 <__sflush_r+0xee>
 800761c:	690f      	ldr	r7, [r1, #16]
 800761e:	2f00      	cmp	r7, #0
 8007620:	d0f6      	beq.n	8007610 <__sflush_r+0xac>
 8007622:	0793      	lsls	r3, r2, #30
 8007624:	bf18      	it	ne
 8007626:	2300      	movne	r3, #0
 8007628:	680e      	ldr	r6, [r1, #0]
 800762a:	bf08      	it	eq
 800762c:	694b      	ldreq	r3, [r1, #20]
 800762e:	1bf6      	subs	r6, r6, r7
 8007630:	600f      	str	r7, [r1, #0]
 8007632:	608b      	str	r3, [r1, #8]
 8007634:	2e00      	cmp	r6, #0
 8007636:	ddeb      	ble.n	8007610 <__sflush_r+0xac>
 8007638:	4633      	mov	r3, r6
 800763a:	463a      	mov	r2, r7
 800763c:	4628      	mov	r0, r5
 800763e:	6a21      	ldr	r1, [r4, #32]
 8007640:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007644:	47e0      	blx	ip
 8007646:	2800      	cmp	r0, #0
 8007648:	dc07      	bgt.n	800765a <__sflush_r+0xf6>
 800764a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800764e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007652:	f04f 30ff 	mov.w	r0, #4294967295
 8007656:	81a3      	strh	r3, [r4, #12]
 8007658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800765a:	4407      	add	r7, r0
 800765c:	1a36      	subs	r6, r6, r0
 800765e:	e7e9      	b.n	8007634 <__sflush_r+0xd0>
 8007660:	20400001 	.word	0x20400001

08007664 <_fflush_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	690b      	ldr	r3, [r1, #16]
 8007668:	4605      	mov	r5, r0
 800766a:	460c      	mov	r4, r1
 800766c:	b913      	cbnz	r3, 8007674 <_fflush_r+0x10>
 800766e:	2500      	movs	r5, #0
 8007670:	4628      	mov	r0, r5
 8007672:	bd38      	pop	{r3, r4, r5, pc}
 8007674:	b118      	cbz	r0, 800767e <_fflush_r+0x1a>
 8007676:	6a03      	ldr	r3, [r0, #32]
 8007678:	b90b      	cbnz	r3, 800767e <_fflush_r+0x1a>
 800767a:	f7fd f831 	bl	80046e0 <__sinit>
 800767e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d0f3      	beq.n	800766e <_fflush_r+0xa>
 8007686:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007688:	07d0      	lsls	r0, r2, #31
 800768a:	d404      	bmi.n	8007696 <_fflush_r+0x32>
 800768c:	0599      	lsls	r1, r3, #22
 800768e:	d402      	bmi.n	8007696 <_fflush_r+0x32>
 8007690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007692:	f7fd fa42 	bl	8004b1a <__retarget_lock_acquire_recursive>
 8007696:	4628      	mov	r0, r5
 8007698:	4621      	mov	r1, r4
 800769a:	f7ff ff63 	bl	8007564 <__sflush_r>
 800769e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076a0:	4605      	mov	r5, r0
 80076a2:	07da      	lsls	r2, r3, #31
 80076a4:	d4e4      	bmi.n	8007670 <_fflush_r+0xc>
 80076a6:	89a3      	ldrh	r3, [r4, #12]
 80076a8:	059b      	lsls	r3, r3, #22
 80076aa:	d4e1      	bmi.n	8007670 <_fflush_r+0xc>
 80076ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076ae:	f7fd fa35 	bl	8004b1c <__retarget_lock_release_recursive>
 80076b2:	e7dd      	b.n	8007670 <_fflush_r+0xc>

080076b4 <__swhatbuf_r>:
 80076b4:	b570      	push	{r4, r5, r6, lr}
 80076b6:	460c      	mov	r4, r1
 80076b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076bc:	4615      	mov	r5, r2
 80076be:	2900      	cmp	r1, #0
 80076c0:	461e      	mov	r6, r3
 80076c2:	b096      	sub	sp, #88	@ 0x58
 80076c4:	da0c      	bge.n	80076e0 <__swhatbuf_r+0x2c>
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	2100      	movs	r1, #0
 80076ca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076ce:	bf14      	ite	ne
 80076d0:	2340      	movne	r3, #64	@ 0x40
 80076d2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80076d6:	2000      	movs	r0, #0
 80076d8:	6031      	str	r1, [r6, #0]
 80076da:	602b      	str	r3, [r5, #0]
 80076dc:	b016      	add	sp, #88	@ 0x58
 80076de:	bd70      	pop	{r4, r5, r6, pc}
 80076e0:	466a      	mov	r2, sp
 80076e2:	f000 f875 	bl	80077d0 <_fstat_r>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	dbed      	blt.n	80076c6 <__swhatbuf_r+0x12>
 80076ea:	9901      	ldr	r1, [sp, #4]
 80076ec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80076f0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80076f4:	4259      	negs	r1, r3
 80076f6:	4159      	adcs	r1, r3
 80076f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076fc:	e7eb      	b.n	80076d6 <__swhatbuf_r+0x22>

080076fe <__smakebuf_r>:
 80076fe:	898b      	ldrh	r3, [r1, #12]
 8007700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007702:	079d      	lsls	r5, r3, #30
 8007704:	4606      	mov	r6, r0
 8007706:	460c      	mov	r4, r1
 8007708:	d507      	bpl.n	800771a <__smakebuf_r+0x1c>
 800770a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800770e:	6023      	str	r3, [r4, #0]
 8007710:	6123      	str	r3, [r4, #16]
 8007712:	2301      	movs	r3, #1
 8007714:	6163      	str	r3, [r4, #20]
 8007716:	b003      	add	sp, #12
 8007718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800771a:	466a      	mov	r2, sp
 800771c:	ab01      	add	r3, sp, #4
 800771e:	f7ff ffc9 	bl	80076b4 <__swhatbuf_r>
 8007722:	9f00      	ldr	r7, [sp, #0]
 8007724:	4605      	mov	r5, r0
 8007726:	4639      	mov	r1, r7
 8007728:	4630      	mov	r0, r6
 800772a:	f7fe f8db 	bl	80058e4 <_malloc_r>
 800772e:	b948      	cbnz	r0, 8007744 <__smakebuf_r+0x46>
 8007730:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007734:	059a      	lsls	r2, r3, #22
 8007736:	d4ee      	bmi.n	8007716 <__smakebuf_r+0x18>
 8007738:	f023 0303 	bic.w	r3, r3, #3
 800773c:	f043 0302 	orr.w	r3, r3, #2
 8007740:	81a3      	strh	r3, [r4, #12]
 8007742:	e7e2      	b.n	800770a <__smakebuf_r+0xc>
 8007744:	89a3      	ldrh	r3, [r4, #12]
 8007746:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800774a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800774e:	81a3      	strh	r3, [r4, #12]
 8007750:	9b01      	ldr	r3, [sp, #4]
 8007752:	6020      	str	r0, [r4, #0]
 8007754:	b15b      	cbz	r3, 800776e <__smakebuf_r+0x70>
 8007756:	4630      	mov	r0, r6
 8007758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800775c:	f000 f84a 	bl	80077f4 <_isatty_r>
 8007760:	b128      	cbz	r0, 800776e <__smakebuf_r+0x70>
 8007762:	89a3      	ldrh	r3, [r4, #12]
 8007764:	f023 0303 	bic.w	r3, r3, #3
 8007768:	f043 0301 	orr.w	r3, r3, #1
 800776c:	81a3      	strh	r3, [r4, #12]
 800776e:	89a3      	ldrh	r3, [r4, #12]
 8007770:	431d      	orrs	r5, r3
 8007772:	81a5      	strh	r5, [r4, #12]
 8007774:	e7cf      	b.n	8007716 <__smakebuf_r+0x18>

08007776 <memmove>:
 8007776:	4288      	cmp	r0, r1
 8007778:	b510      	push	{r4, lr}
 800777a:	eb01 0402 	add.w	r4, r1, r2
 800777e:	d902      	bls.n	8007786 <memmove+0x10>
 8007780:	4284      	cmp	r4, r0
 8007782:	4623      	mov	r3, r4
 8007784:	d807      	bhi.n	8007796 <memmove+0x20>
 8007786:	1e43      	subs	r3, r0, #1
 8007788:	42a1      	cmp	r1, r4
 800778a:	d008      	beq.n	800779e <memmove+0x28>
 800778c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007790:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007794:	e7f8      	b.n	8007788 <memmove+0x12>
 8007796:	4601      	mov	r1, r0
 8007798:	4402      	add	r2, r0
 800779a:	428a      	cmp	r2, r1
 800779c:	d100      	bne.n	80077a0 <memmove+0x2a>
 800779e:	bd10      	pop	{r4, pc}
 80077a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077a8:	e7f7      	b.n	800779a <memmove+0x24>

080077aa <strncmp>:
 80077aa:	b510      	push	{r4, lr}
 80077ac:	b16a      	cbz	r2, 80077ca <strncmp+0x20>
 80077ae:	3901      	subs	r1, #1
 80077b0:	1884      	adds	r4, r0, r2
 80077b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077b6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d103      	bne.n	80077c6 <strncmp+0x1c>
 80077be:	42a0      	cmp	r0, r4
 80077c0:	d001      	beq.n	80077c6 <strncmp+0x1c>
 80077c2:	2a00      	cmp	r2, #0
 80077c4:	d1f5      	bne.n	80077b2 <strncmp+0x8>
 80077c6:	1ad0      	subs	r0, r2, r3
 80077c8:	bd10      	pop	{r4, pc}
 80077ca:	4610      	mov	r0, r2
 80077cc:	e7fc      	b.n	80077c8 <strncmp+0x1e>
	...

080077d0 <_fstat_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	2300      	movs	r3, #0
 80077d4:	4d06      	ldr	r5, [pc, #24]	@ (80077f0 <_fstat_r+0x20>)
 80077d6:	4604      	mov	r4, r0
 80077d8:	4608      	mov	r0, r1
 80077da:	4611      	mov	r1, r2
 80077dc:	602b      	str	r3, [r5, #0]
 80077de:	f7fa f80f 	bl	8001800 <_fstat>
 80077e2:	1c43      	adds	r3, r0, #1
 80077e4:	d102      	bne.n	80077ec <_fstat_r+0x1c>
 80077e6:	682b      	ldr	r3, [r5, #0]
 80077e8:	b103      	cbz	r3, 80077ec <_fstat_r+0x1c>
 80077ea:	6023      	str	r3, [r4, #0]
 80077ec:	bd38      	pop	{r3, r4, r5, pc}
 80077ee:	bf00      	nop
 80077f0:	200003ac 	.word	0x200003ac

080077f4 <_isatty_r>:
 80077f4:	b538      	push	{r3, r4, r5, lr}
 80077f6:	2300      	movs	r3, #0
 80077f8:	4d05      	ldr	r5, [pc, #20]	@ (8007810 <_isatty_r+0x1c>)
 80077fa:	4604      	mov	r4, r0
 80077fc:	4608      	mov	r0, r1
 80077fe:	602b      	str	r3, [r5, #0]
 8007800:	f7fa f80d 	bl	800181e <_isatty>
 8007804:	1c43      	adds	r3, r0, #1
 8007806:	d102      	bne.n	800780e <_isatty_r+0x1a>
 8007808:	682b      	ldr	r3, [r5, #0]
 800780a:	b103      	cbz	r3, 800780e <_isatty_r+0x1a>
 800780c:	6023      	str	r3, [r4, #0]
 800780e:	bd38      	pop	{r3, r4, r5, pc}
 8007810:	200003ac 	.word	0x200003ac

08007814 <_sbrk_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	2300      	movs	r3, #0
 8007818:	4d05      	ldr	r5, [pc, #20]	@ (8007830 <_sbrk_r+0x1c>)
 800781a:	4604      	mov	r4, r0
 800781c:	4608      	mov	r0, r1
 800781e:	602b      	str	r3, [r5, #0]
 8007820:	f7fa f814 	bl	800184c <_sbrk>
 8007824:	1c43      	adds	r3, r0, #1
 8007826:	d102      	bne.n	800782e <_sbrk_r+0x1a>
 8007828:	682b      	ldr	r3, [r5, #0]
 800782a:	b103      	cbz	r3, 800782e <_sbrk_r+0x1a>
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	bd38      	pop	{r3, r4, r5, pc}
 8007830:	200003ac 	.word	0x200003ac

08007834 <memcpy>:
 8007834:	440a      	add	r2, r1
 8007836:	4291      	cmp	r1, r2
 8007838:	f100 33ff 	add.w	r3, r0, #4294967295
 800783c:	d100      	bne.n	8007840 <memcpy+0xc>
 800783e:	4770      	bx	lr
 8007840:	b510      	push	{r4, lr}
 8007842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007846:	4291      	cmp	r1, r2
 8007848:	f803 4f01 	strb.w	r4, [r3, #1]!
 800784c:	d1f9      	bne.n	8007842 <memcpy+0xe>
 800784e:	bd10      	pop	{r4, pc}

08007850 <nan>:
 8007850:	2000      	movs	r0, #0
 8007852:	4901      	ldr	r1, [pc, #4]	@ (8007858 <nan+0x8>)
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	7ff80000 	.word	0x7ff80000

0800785c <__assert_func>:
 800785c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800785e:	4614      	mov	r4, r2
 8007860:	461a      	mov	r2, r3
 8007862:	4b09      	ldr	r3, [pc, #36]	@ (8007888 <__assert_func+0x2c>)
 8007864:	4605      	mov	r5, r0
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68d8      	ldr	r0, [r3, #12]
 800786a:	b14c      	cbz	r4, 8007880 <__assert_func+0x24>
 800786c:	4b07      	ldr	r3, [pc, #28]	@ (800788c <__assert_func+0x30>)
 800786e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007872:	9100      	str	r1, [sp, #0]
 8007874:	462b      	mov	r3, r5
 8007876:	4906      	ldr	r1, [pc, #24]	@ (8007890 <__assert_func+0x34>)
 8007878:	f000 fba8 	bl	8007fcc <fiprintf>
 800787c:	f000 fbb8 	bl	8007ff0 <abort>
 8007880:	4b04      	ldr	r3, [pc, #16]	@ (8007894 <__assert_func+0x38>)
 8007882:	461c      	mov	r4, r3
 8007884:	e7f3      	b.n	800786e <__assert_func+0x12>
 8007886:	bf00      	nop
 8007888:	20000018 	.word	0x20000018
 800788c:	08008360 	.word	0x08008360
 8007890:	0800836d 	.word	0x0800836d
 8007894:	0800839b 	.word	0x0800839b

08007898 <_calloc_r>:
 8007898:	b570      	push	{r4, r5, r6, lr}
 800789a:	fba1 5402 	umull	r5, r4, r1, r2
 800789e:	b934      	cbnz	r4, 80078ae <_calloc_r+0x16>
 80078a0:	4629      	mov	r1, r5
 80078a2:	f7fe f81f 	bl	80058e4 <_malloc_r>
 80078a6:	4606      	mov	r6, r0
 80078a8:	b928      	cbnz	r0, 80078b6 <_calloc_r+0x1e>
 80078aa:	4630      	mov	r0, r6
 80078ac:	bd70      	pop	{r4, r5, r6, pc}
 80078ae:	220c      	movs	r2, #12
 80078b0:	2600      	movs	r6, #0
 80078b2:	6002      	str	r2, [r0, #0]
 80078b4:	e7f9      	b.n	80078aa <_calloc_r+0x12>
 80078b6:	462a      	mov	r2, r5
 80078b8:	4621      	mov	r1, r4
 80078ba:	f7fd f8b1 	bl	8004a20 <memset>
 80078be:	e7f4      	b.n	80078aa <_calloc_r+0x12>

080078c0 <rshift>:
 80078c0:	6903      	ldr	r3, [r0, #16]
 80078c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80078ca:	f100 0414 	add.w	r4, r0, #20
 80078ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 80078d2:	dd46      	ble.n	8007962 <rshift+0xa2>
 80078d4:	f011 011f 	ands.w	r1, r1, #31
 80078d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80078dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80078e0:	d10c      	bne.n	80078fc <rshift+0x3c>
 80078e2:	4629      	mov	r1, r5
 80078e4:	f100 0710 	add.w	r7, r0, #16
 80078e8:	42b1      	cmp	r1, r6
 80078ea:	d335      	bcc.n	8007958 <rshift+0x98>
 80078ec:	1a9b      	subs	r3, r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	1eea      	subs	r2, r5, #3
 80078f2:	4296      	cmp	r6, r2
 80078f4:	bf38      	it	cc
 80078f6:	2300      	movcc	r3, #0
 80078f8:	4423      	add	r3, r4
 80078fa:	e015      	b.n	8007928 <rshift+0x68>
 80078fc:	46a1      	mov	r9, r4
 80078fe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007902:	f1c1 0820 	rsb	r8, r1, #32
 8007906:	40cf      	lsrs	r7, r1
 8007908:	f105 0e04 	add.w	lr, r5, #4
 800790c:	4576      	cmp	r6, lr
 800790e:	46f4      	mov	ip, lr
 8007910:	d816      	bhi.n	8007940 <rshift+0x80>
 8007912:	1a9a      	subs	r2, r3, r2
 8007914:	0092      	lsls	r2, r2, #2
 8007916:	3a04      	subs	r2, #4
 8007918:	3501      	adds	r5, #1
 800791a:	42ae      	cmp	r6, r5
 800791c:	bf38      	it	cc
 800791e:	2200      	movcc	r2, #0
 8007920:	18a3      	adds	r3, r4, r2
 8007922:	50a7      	str	r7, [r4, r2]
 8007924:	b107      	cbz	r7, 8007928 <rshift+0x68>
 8007926:	3304      	adds	r3, #4
 8007928:	42a3      	cmp	r3, r4
 800792a:	eba3 0204 	sub.w	r2, r3, r4
 800792e:	bf08      	it	eq
 8007930:	2300      	moveq	r3, #0
 8007932:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007936:	6102      	str	r2, [r0, #16]
 8007938:	bf08      	it	eq
 800793a:	6143      	streq	r3, [r0, #20]
 800793c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007940:	f8dc c000 	ldr.w	ip, [ip]
 8007944:	fa0c fc08 	lsl.w	ip, ip, r8
 8007948:	ea4c 0707 	orr.w	r7, ip, r7
 800794c:	f849 7b04 	str.w	r7, [r9], #4
 8007950:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007954:	40cf      	lsrs	r7, r1
 8007956:	e7d9      	b.n	800790c <rshift+0x4c>
 8007958:	f851 cb04 	ldr.w	ip, [r1], #4
 800795c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007960:	e7c2      	b.n	80078e8 <rshift+0x28>
 8007962:	4623      	mov	r3, r4
 8007964:	e7e0      	b.n	8007928 <rshift+0x68>

08007966 <__hexdig_fun>:
 8007966:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800796a:	2b09      	cmp	r3, #9
 800796c:	d802      	bhi.n	8007974 <__hexdig_fun+0xe>
 800796e:	3820      	subs	r0, #32
 8007970:	b2c0      	uxtb	r0, r0
 8007972:	4770      	bx	lr
 8007974:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007978:	2b05      	cmp	r3, #5
 800797a:	d801      	bhi.n	8007980 <__hexdig_fun+0x1a>
 800797c:	3847      	subs	r0, #71	@ 0x47
 800797e:	e7f7      	b.n	8007970 <__hexdig_fun+0xa>
 8007980:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007984:	2b05      	cmp	r3, #5
 8007986:	d801      	bhi.n	800798c <__hexdig_fun+0x26>
 8007988:	3827      	subs	r0, #39	@ 0x27
 800798a:	e7f1      	b.n	8007970 <__hexdig_fun+0xa>
 800798c:	2000      	movs	r0, #0
 800798e:	4770      	bx	lr

08007990 <__gethex>:
 8007990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007994:	468a      	mov	sl, r1
 8007996:	4690      	mov	r8, r2
 8007998:	b085      	sub	sp, #20
 800799a:	9302      	str	r3, [sp, #8]
 800799c:	680b      	ldr	r3, [r1, #0]
 800799e:	9001      	str	r0, [sp, #4]
 80079a0:	1c9c      	adds	r4, r3, #2
 80079a2:	46a1      	mov	r9, r4
 80079a4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80079a8:	2830      	cmp	r0, #48	@ 0x30
 80079aa:	d0fa      	beq.n	80079a2 <__gethex+0x12>
 80079ac:	eba9 0303 	sub.w	r3, r9, r3
 80079b0:	f1a3 0b02 	sub.w	fp, r3, #2
 80079b4:	f7ff ffd7 	bl	8007966 <__hexdig_fun>
 80079b8:	4605      	mov	r5, r0
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d168      	bne.n	8007a90 <__gethex+0x100>
 80079be:	2201      	movs	r2, #1
 80079c0:	4648      	mov	r0, r9
 80079c2:	499f      	ldr	r1, [pc, #636]	@ (8007c40 <__gethex+0x2b0>)
 80079c4:	f7ff fef1 	bl	80077aa <strncmp>
 80079c8:	4607      	mov	r7, r0
 80079ca:	2800      	cmp	r0, #0
 80079cc:	d167      	bne.n	8007a9e <__gethex+0x10e>
 80079ce:	f899 0001 	ldrb.w	r0, [r9, #1]
 80079d2:	4626      	mov	r6, r4
 80079d4:	f7ff ffc7 	bl	8007966 <__hexdig_fun>
 80079d8:	2800      	cmp	r0, #0
 80079da:	d062      	beq.n	8007aa2 <__gethex+0x112>
 80079dc:	4623      	mov	r3, r4
 80079de:	7818      	ldrb	r0, [r3, #0]
 80079e0:	4699      	mov	r9, r3
 80079e2:	2830      	cmp	r0, #48	@ 0x30
 80079e4:	f103 0301 	add.w	r3, r3, #1
 80079e8:	d0f9      	beq.n	80079de <__gethex+0x4e>
 80079ea:	f7ff ffbc 	bl	8007966 <__hexdig_fun>
 80079ee:	fab0 f580 	clz	r5, r0
 80079f2:	f04f 0b01 	mov.w	fp, #1
 80079f6:	096d      	lsrs	r5, r5, #5
 80079f8:	464a      	mov	r2, r9
 80079fa:	4616      	mov	r6, r2
 80079fc:	7830      	ldrb	r0, [r6, #0]
 80079fe:	3201      	adds	r2, #1
 8007a00:	f7ff ffb1 	bl	8007966 <__hexdig_fun>
 8007a04:	2800      	cmp	r0, #0
 8007a06:	d1f8      	bne.n	80079fa <__gethex+0x6a>
 8007a08:	2201      	movs	r2, #1
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	498c      	ldr	r1, [pc, #560]	@ (8007c40 <__gethex+0x2b0>)
 8007a0e:	f7ff fecc 	bl	80077aa <strncmp>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	d13f      	bne.n	8007a96 <__gethex+0x106>
 8007a16:	b944      	cbnz	r4, 8007a2a <__gethex+0x9a>
 8007a18:	1c74      	adds	r4, r6, #1
 8007a1a:	4622      	mov	r2, r4
 8007a1c:	4616      	mov	r6, r2
 8007a1e:	7830      	ldrb	r0, [r6, #0]
 8007a20:	3201      	adds	r2, #1
 8007a22:	f7ff ffa0 	bl	8007966 <__hexdig_fun>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d1f8      	bne.n	8007a1c <__gethex+0x8c>
 8007a2a:	1ba4      	subs	r4, r4, r6
 8007a2c:	00a7      	lsls	r7, r4, #2
 8007a2e:	7833      	ldrb	r3, [r6, #0]
 8007a30:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007a34:	2b50      	cmp	r3, #80	@ 0x50
 8007a36:	d13e      	bne.n	8007ab6 <__gethex+0x126>
 8007a38:	7873      	ldrb	r3, [r6, #1]
 8007a3a:	2b2b      	cmp	r3, #43	@ 0x2b
 8007a3c:	d033      	beq.n	8007aa6 <__gethex+0x116>
 8007a3e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007a40:	d034      	beq.n	8007aac <__gethex+0x11c>
 8007a42:	2400      	movs	r4, #0
 8007a44:	1c71      	adds	r1, r6, #1
 8007a46:	7808      	ldrb	r0, [r1, #0]
 8007a48:	f7ff ff8d 	bl	8007966 <__hexdig_fun>
 8007a4c:	1e43      	subs	r3, r0, #1
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b18      	cmp	r3, #24
 8007a52:	d830      	bhi.n	8007ab6 <__gethex+0x126>
 8007a54:	f1a0 0210 	sub.w	r2, r0, #16
 8007a58:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007a5c:	f7ff ff83 	bl	8007966 <__hexdig_fun>
 8007a60:	f100 3cff 	add.w	ip, r0, #4294967295
 8007a64:	fa5f fc8c 	uxtb.w	ip, ip
 8007a68:	f1bc 0f18 	cmp.w	ip, #24
 8007a6c:	f04f 030a 	mov.w	r3, #10
 8007a70:	d91e      	bls.n	8007ab0 <__gethex+0x120>
 8007a72:	b104      	cbz	r4, 8007a76 <__gethex+0xe6>
 8007a74:	4252      	negs	r2, r2
 8007a76:	4417      	add	r7, r2
 8007a78:	f8ca 1000 	str.w	r1, [sl]
 8007a7c:	b1ed      	cbz	r5, 8007aba <__gethex+0x12a>
 8007a7e:	f1bb 0f00 	cmp.w	fp, #0
 8007a82:	bf0c      	ite	eq
 8007a84:	2506      	moveq	r5, #6
 8007a86:	2500      	movne	r5, #0
 8007a88:	4628      	mov	r0, r5
 8007a8a:	b005      	add	sp, #20
 8007a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a90:	2500      	movs	r5, #0
 8007a92:	462c      	mov	r4, r5
 8007a94:	e7b0      	b.n	80079f8 <__gethex+0x68>
 8007a96:	2c00      	cmp	r4, #0
 8007a98:	d1c7      	bne.n	8007a2a <__gethex+0x9a>
 8007a9a:	4627      	mov	r7, r4
 8007a9c:	e7c7      	b.n	8007a2e <__gethex+0x9e>
 8007a9e:	464e      	mov	r6, r9
 8007aa0:	462f      	mov	r7, r5
 8007aa2:	2501      	movs	r5, #1
 8007aa4:	e7c3      	b.n	8007a2e <__gethex+0x9e>
 8007aa6:	2400      	movs	r4, #0
 8007aa8:	1cb1      	adds	r1, r6, #2
 8007aaa:	e7cc      	b.n	8007a46 <__gethex+0xb6>
 8007aac:	2401      	movs	r4, #1
 8007aae:	e7fb      	b.n	8007aa8 <__gethex+0x118>
 8007ab0:	fb03 0002 	mla	r0, r3, r2, r0
 8007ab4:	e7ce      	b.n	8007a54 <__gethex+0xc4>
 8007ab6:	4631      	mov	r1, r6
 8007ab8:	e7de      	b.n	8007a78 <__gethex+0xe8>
 8007aba:	4629      	mov	r1, r5
 8007abc:	eba6 0309 	sub.w	r3, r6, r9
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	2b07      	cmp	r3, #7
 8007ac4:	dc0a      	bgt.n	8007adc <__gethex+0x14c>
 8007ac6:	9801      	ldr	r0, [sp, #4]
 8007ac8:	f7fd ff98 	bl	80059fc <_Balloc>
 8007acc:	4604      	mov	r4, r0
 8007ace:	b940      	cbnz	r0, 8007ae2 <__gethex+0x152>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	21e4      	movs	r1, #228	@ 0xe4
 8007ad4:	4b5b      	ldr	r3, [pc, #364]	@ (8007c44 <__gethex+0x2b4>)
 8007ad6:	485c      	ldr	r0, [pc, #368]	@ (8007c48 <__gethex+0x2b8>)
 8007ad8:	f7ff fec0 	bl	800785c <__assert_func>
 8007adc:	3101      	adds	r1, #1
 8007ade:	105b      	asrs	r3, r3, #1
 8007ae0:	e7ef      	b.n	8007ac2 <__gethex+0x132>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	f100 0a14 	add.w	sl, r0, #20
 8007ae8:	4655      	mov	r5, sl
 8007aea:	469b      	mov	fp, r3
 8007aec:	45b1      	cmp	r9, r6
 8007aee:	d337      	bcc.n	8007b60 <__gethex+0x1d0>
 8007af0:	f845 bb04 	str.w	fp, [r5], #4
 8007af4:	eba5 050a 	sub.w	r5, r5, sl
 8007af8:	10ad      	asrs	r5, r5, #2
 8007afa:	6125      	str	r5, [r4, #16]
 8007afc:	4658      	mov	r0, fp
 8007afe:	f7fe f86f 	bl	8005be0 <__hi0bits>
 8007b02:	016d      	lsls	r5, r5, #5
 8007b04:	f8d8 6000 	ldr.w	r6, [r8]
 8007b08:	1a2d      	subs	r5, r5, r0
 8007b0a:	42b5      	cmp	r5, r6
 8007b0c:	dd54      	ble.n	8007bb8 <__gethex+0x228>
 8007b0e:	1bad      	subs	r5, r5, r6
 8007b10:	4629      	mov	r1, r5
 8007b12:	4620      	mov	r0, r4
 8007b14:	f7fe fbf1 	bl	80062fa <__any_on>
 8007b18:	4681      	mov	r9, r0
 8007b1a:	b178      	cbz	r0, 8007b3c <__gethex+0x1ac>
 8007b1c:	f04f 0901 	mov.w	r9, #1
 8007b20:	1e6b      	subs	r3, r5, #1
 8007b22:	1159      	asrs	r1, r3, #5
 8007b24:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007b28:	f003 021f 	and.w	r2, r3, #31
 8007b2c:	fa09 f202 	lsl.w	r2, r9, r2
 8007b30:	420a      	tst	r2, r1
 8007b32:	d003      	beq.n	8007b3c <__gethex+0x1ac>
 8007b34:	454b      	cmp	r3, r9
 8007b36:	dc36      	bgt.n	8007ba6 <__gethex+0x216>
 8007b38:	f04f 0902 	mov.w	r9, #2
 8007b3c:	4629      	mov	r1, r5
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f7ff febe 	bl	80078c0 <rshift>
 8007b44:	442f      	add	r7, r5
 8007b46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b4a:	42bb      	cmp	r3, r7
 8007b4c:	da42      	bge.n	8007bd4 <__gethex+0x244>
 8007b4e:	4621      	mov	r1, r4
 8007b50:	9801      	ldr	r0, [sp, #4]
 8007b52:	f7fd ff93 	bl	8005a7c <_Bfree>
 8007b56:	2300      	movs	r3, #0
 8007b58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b5a:	25a3      	movs	r5, #163	@ 0xa3
 8007b5c:	6013      	str	r3, [r2, #0]
 8007b5e:	e793      	b.n	8007a88 <__gethex+0xf8>
 8007b60:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007b64:	2a2e      	cmp	r2, #46	@ 0x2e
 8007b66:	d012      	beq.n	8007b8e <__gethex+0x1fe>
 8007b68:	2b20      	cmp	r3, #32
 8007b6a:	d104      	bne.n	8007b76 <__gethex+0x1e6>
 8007b6c:	f845 bb04 	str.w	fp, [r5], #4
 8007b70:	f04f 0b00 	mov.w	fp, #0
 8007b74:	465b      	mov	r3, fp
 8007b76:	7830      	ldrb	r0, [r6, #0]
 8007b78:	9303      	str	r3, [sp, #12]
 8007b7a:	f7ff fef4 	bl	8007966 <__hexdig_fun>
 8007b7e:	9b03      	ldr	r3, [sp, #12]
 8007b80:	f000 000f 	and.w	r0, r0, #15
 8007b84:	4098      	lsls	r0, r3
 8007b86:	ea4b 0b00 	orr.w	fp, fp, r0
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	e7ae      	b.n	8007aec <__gethex+0x15c>
 8007b8e:	45b1      	cmp	r9, r6
 8007b90:	d8ea      	bhi.n	8007b68 <__gethex+0x1d8>
 8007b92:	2201      	movs	r2, #1
 8007b94:	4630      	mov	r0, r6
 8007b96:	492a      	ldr	r1, [pc, #168]	@ (8007c40 <__gethex+0x2b0>)
 8007b98:	9303      	str	r3, [sp, #12]
 8007b9a:	f7ff fe06 	bl	80077aa <strncmp>
 8007b9e:	9b03      	ldr	r3, [sp, #12]
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	d1e1      	bne.n	8007b68 <__gethex+0x1d8>
 8007ba4:	e7a2      	b.n	8007aec <__gethex+0x15c>
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	1ea9      	subs	r1, r5, #2
 8007baa:	f7fe fba6 	bl	80062fa <__any_on>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d0c2      	beq.n	8007b38 <__gethex+0x1a8>
 8007bb2:	f04f 0903 	mov.w	r9, #3
 8007bb6:	e7c1      	b.n	8007b3c <__gethex+0x1ac>
 8007bb8:	da09      	bge.n	8007bce <__gethex+0x23e>
 8007bba:	1b75      	subs	r5, r6, r5
 8007bbc:	4621      	mov	r1, r4
 8007bbe:	462a      	mov	r2, r5
 8007bc0:	9801      	ldr	r0, [sp, #4]
 8007bc2:	f7fe f96b 	bl	8005e9c <__lshift>
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	1b7f      	subs	r7, r7, r5
 8007bca:	f100 0a14 	add.w	sl, r0, #20
 8007bce:	f04f 0900 	mov.w	r9, #0
 8007bd2:	e7b8      	b.n	8007b46 <__gethex+0x1b6>
 8007bd4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007bd8:	42bd      	cmp	r5, r7
 8007bda:	dd6f      	ble.n	8007cbc <__gethex+0x32c>
 8007bdc:	1bed      	subs	r5, r5, r7
 8007bde:	42ae      	cmp	r6, r5
 8007be0:	dc34      	bgt.n	8007c4c <__gethex+0x2bc>
 8007be2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007be6:	2b02      	cmp	r3, #2
 8007be8:	d022      	beq.n	8007c30 <__gethex+0x2a0>
 8007bea:	2b03      	cmp	r3, #3
 8007bec:	d024      	beq.n	8007c38 <__gethex+0x2a8>
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d115      	bne.n	8007c1e <__gethex+0x28e>
 8007bf2:	42ae      	cmp	r6, r5
 8007bf4:	d113      	bne.n	8007c1e <__gethex+0x28e>
 8007bf6:	2e01      	cmp	r6, #1
 8007bf8:	d10b      	bne.n	8007c12 <__gethex+0x282>
 8007bfa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007bfe:	9a02      	ldr	r2, [sp, #8]
 8007c00:	2562      	movs	r5, #98	@ 0x62
 8007c02:	6013      	str	r3, [r2, #0]
 8007c04:	2301      	movs	r3, #1
 8007c06:	6123      	str	r3, [r4, #16]
 8007c08:	f8ca 3000 	str.w	r3, [sl]
 8007c0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c0e:	601c      	str	r4, [r3, #0]
 8007c10:	e73a      	b.n	8007a88 <__gethex+0xf8>
 8007c12:	4620      	mov	r0, r4
 8007c14:	1e71      	subs	r1, r6, #1
 8007c16:	f7fe fb70 	bl	80062fa <__any_on>
 8007c1a:	2800      	cmp	r0, #0
 8007c1c:	d1ed      	bne.n	8007bfa <__gethex+0x26a>
 8007c1e:	4621      	mov	r1, r4
 8007c20:	9801      	ldr	r0, [sp, #4]
 8007c22:	f7fd ff2b 	bl	8005a7c <_Bfree>
 8007c26:	2300      	movs	r3, #0
 8007c28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c2a:	2550      	movs	r5, #80	@ 0x50
 8007c2c:	6013      	str	r3, [r2, #0]
 8007c2e:	e72b      	b.n	8007a88 <__gethex+0xf8>
 8007c30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1f3      	bne.n	8007c1e <__gethex+0x28e>
 8007c36:	e7e0      	b.n	8007bfa <__gethex+0x26a>
 8007c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1dd      	bne.n	8007bfa <__gethex+0x26a>
 8007c3e:	e7ee      	b.n	8007c1e <__gethex+0x28e>
 8007c40:	08008345 	.word	0x08008345
 8007c44:	080082db 	.word	0x080082db
 8007c48:	0800839c 	.word	0x0800839c
 8007c4c:	1e6f      	subs	r7, r5, #1
 8007c4e:	f1b9 0f00 	cmp.w	r9, #0
 8007c52:	d130      	bne.n	8007cb6 <__gethex+0x326>
 8007c54:	b127      	cbz	r7, 8007c60 <__gethex+0x2d0>
 8007c56:	4639      	mov	r1, r7
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f7fe fb4e 	bl	80062fa <__any_on>
 8007c5e:	4681      	mov	r9, r0
 8007c60:	2301      	movs	r3, #1
 8007c62:	4629      	mov	r1, r5
 8007c64:	1b76      	subs	r6, r6, r5
 8007c66:	2502      	movs	r5, #2
 8007c68:	117a      	asrs	r2, r7, #5
 8007c6a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007c6e:	f007 071f 	and.w	r7, r7, #31
 8007c72:	40bb      	lsls	r3, r7
 8007c74:	4213      	tst	r3, r2
 8007c76:	4620      	mov	r0, r4
 8007c78:	bf18      	it	ne
 8007c7a:	f049 0902 	orrne.w	r9, r9, #2
 8007c7e:	f7ff fe1f 	bl	80078c0 <rshift>
 8007c82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007c86:	f1b9 0f00 	cmp.w	r9, #0
 8007c8a:	d047      	beq.n	8007d1c <__gethex+0x38c>
 8007c8c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	d015      	beq.n	8007cc0 <__gethex+0x330>
 8007c94:	2b03      	cmp	r3, #3
 8007c96:	d017      	beq.n	8007cc8 <__gethex+0x338>
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d109      	bne.n	8007cb0 <__gethex+0x320>
 8007c9c:	f019 0f02 	tst.w	r9, #2
 8007ca0:	d006      	beq.n	8007cb0 <__gethex+0x320>
 8007ca2:	f8da 3000 	ldr.w	r3, [sl]
 8007ca6:	ea49 0903 	orr.w	r9, r9, r3
 8007caa:	f019 0f01 	tst.w	r9, #1
 8007cae:	d10e      	bne.n	8007cce <__gethex+0x33e>
 8007cb0:	f045 0510 	orr.w	r5, r5, #16
 8007cb4:	e032      	b.n	8007d1c <__gethex+0x38c>
 8007cb6:	f04f 0901 	mov.w	r9, #1
 8007cba:	e7d1      	b.n	8007c60 <__gethex+0x2d0>
 8007cbc:	2501      	movs	r5, #1
 8007cbe:	e7e2      	b.n	8007c86 <__gethex+0x2f6>
 8007cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cc2:	f1c3 0301 	rsb	r3, r3, #1
 8007cc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d0f0      	beq.n	8007cb0 <__gethex+0x320>
 8007cce:	f04f 0c00 	mov.w	ip, #0
 8007cd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007cd6:	f104 0314 	add.w	r3, r4, #20
 8007cda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007cde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ce8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007cec:	d01b      	beq.n	8007d26 <__gethex+0x396>
 8007cee:	3201      	adds	r2, #1
 8007cf0:	6002      	str	r2, [r0, #0]
 8007cf2:	2d02      	cmp	r5, #2
 8007cf4:	f104 0314 	add.w	r3, r4, #20
 8007cf8:	d13c      	bne.n	8007d74 <__gethex+0x3e4>
 8007cfa:	f8d8 2000 	ldr.w	r2, [r8]
 8007cfe:	3a01      	subs	r2, #1
 8007d00:	42b2      	cmp	r2, r6
 8007d02:	d109      	bne.n	8007d18 <__gethex+0x388>
 8007d04:	2201      	movs	r2, #1
 8007d06:	1171      	asrs	r1, r6, #5
 8007d08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d0c:	f006 061f 	and.w	r6, r6, #31
 8007d10:	fa02 f606 	lsl.w	r6, r2, r6
 8007d14:	421e      	tst	r6, r3
 8007d16:	d13a      	bne.n	8007d8e <__gethex+0x3fe>
 8007d18:	f045 0520 	orr.w	r5, r5, #32
 8007d1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d1e:	601c      	str	r4, [r3, #0]
 8007d20:	9b02      	ldr	r3, [sp, #8]
 8007d22:	601f      	str	r7, [r3, #0]
 8007d24:	e6b0      	b.n	8007a88 <__gethex+0xf8>
 8007d26:	4299      	cmp	r1, r3
 8007d28:	f843 cc04 	str.w	ip, [r3, #-4]
 8007d2c:	d8d9      	bhi.n	8007ce2 <__gethex+0x352>
 8007d2e:	68a3      	ldr	r3, [r4, #8]
 8007d30:	459b      	cmp	fp, r3
 8007d32:	db17      	blt.n	8007d64 <__gethex+0x3d4>
 8007d34:	6861      	ldr	r1, [r4, #4]
 8007d36:	9801      	ldr	r0, [sp, #4]
 8007d38:	3101      	adds	r1, #1
 8007d3a:	f7fd fe5f 	bl	80059fc <_Balloc>
 8007d3e:	4681      	mov	r9, r0
 8007d40:	b918      	cbnz	r0, 8007d4a <__gethex+0x3ba>
 8007d42:	4602      	mov	r2, r0
 8007d44:	2184      	movs	r1, #132	@ 0x84
 8007d46:	4b19      	ldr	r3, [pc, #100]	@ (8007dac <__gethex+0x41c>)
 8007d48:	e6c5      	b.n	8007ad6 <__gethex+0x146>
 8007d4a:	6922      	ldr	r2, [r4, #16]
 8007d4c:	f104 010c 	add.w	r1, r4, #12
 8007d50:	3202      	adds	r2, #2
 8007d52:	0092      	lsls	r2, r2, #2
 8007d54:	300c      	adds	r0, #12
 8007d56:	f7ff fd6d 	bl	8007834 <memcpy>
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	9801      	ldr	r0, [sp, #4]
 8007d5e:	f7fd fe8d 	bl	8005a7c <_Bfree>
 8007d62:	464c      	mov	r4, r9
 8007d64:	6923      	ldr	r3, [r4, #16]
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	6122      	str	r2, [r4, #16]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d70:	615a      	str	r2, [r3, #20]
 8007d72:	e7be      	b.n	8007cf2 <__gethex+0x362>
 8007d74:	6922      	ldr	r2, [r4, #16]
 8007d76:	455a      	cmp	r2, fp
 8007d78:	dd0b      	ble.n	8007d92 <__gethex+0x402>
 8007d7a:	2101      	movs	r1, #1
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f7ff fd9f 	bl	80078c0 <rshift>
 8007d82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d86:	3701      	adds	r7, #1
 8007d88:	42bb      	cmp	r3, r7
 8007d8a:	f6ff aee0 	blt.w	8007b4e <__gethex+0x1be>
 8007d8e:	2501      	movs	r5, #1
 8007d90:	e7c2      	b.n	8007d18 <__gethex+0x388>
 8007d92:	f016 061f 	ands.w	r6, r6, #31
 8007d96:	d0fa      	beq.n	8007d8e <__gethex+0x3fe>
 8007d98:	4453      	add	r3, sl
 8007d9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007d9e:	f7fd ff1f 	bl	8005be0 <__hi0bits>
 8007da2:	f1c6 0620 	rsb	r6, r6, #32
 8007da6:	42b0      	cmp	r0, r6
 8007da8:	dbe7      	blt.n	8007d7a <__gethex+0x3ea>
 8007daa:	e7f0      	b.n	8007d8e <__gethex+0x3fe>
 8007dac:	080082db 	.word	0x080082db

08007db0 <L_shift>:
 8007db0:	f1c2 0208 	rsb	r2, r2, #8
 8007db4:	0092      	lsls	r2, r2, #2
 8007db6:	b570      	push	{r4, r5, r6, lr}
 8007db8:	f1c2 0620 	rsb	r6, r2, #32
 8007dbc:	6843      	ldr	r3, [r0, #4]
 8007dbe:	6804      	ldr	r4, [r0, #0]
 8007dc0:	fa03 f506 	lsl.w	r5, r3, r6
 8007dc4:	432c      	orrs	r4, r5
 8007dc6:	40d3      	lsrs	r3, r2
 8007dc8:	6004      	str	r4, [r0, #0]
 8007dca:	f840 3f04 	str.w	r3, [r0, #4]!
 8007dce:	4288      	cmp	r0, r1
 8007dd0:	d3f4      	bcc.n	8007dbc <L_shift+0xc>
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}

08007dd4 <__match>:
 8007dd4:	b530      	push	{r4, r5, lr}
 8007dd6:	6803      	ldr	r3, [r0, #0]
 8007dd8:	3301      	adds	r3, #1
 8007dda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dde:	b914      	cbnz	r4, 8007de6 <__match+0x12>
 8007de0:	6003      	str	r3, [r0, #0]
 8007de2:	2001      	movs	r0, #1
 8007de4:	bd30      	pop	{r4, r5, pc}
 8007de6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dea:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007dee:	2d19      	cmp	r5, #25
 8007df0:	bf98      	it	ls
 8007df2:	3220      	addls	r2, #32
 8007df4:	42a2      	cmp	r2, r4
 8007df6:	d0f0      	beq.n	8007dda <__match+0x6>
 8007df8:	2000      	movs	r0, #0
 8007dfa:	e7f3      	b.n	8007de4 <__match+0x10>

08007dfc <__hexnan>:
 8007dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e00:	2500      	movs	r5, #0
 8007e02:	680b      	ldr	r3, [r1, #0]
 8007e04:	4682      	mov	sl, r0
 8007e06:	115e      	asrs	r6, r3, #5
 8007e08:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007e0c:	f013 031f 	ands.w	r3, r3, #31
 8007e10:	bf18      	it	ne
 8007e12:	3604      	addne	r6, #4
 8007e14:	1f37      	subs	r7, r6, #4
 8007e16:	4690      	mov	r8, r2
 8007e18:	46b9      	mov	r9, r7
 8007e1a:	463c      	mov	r4, r7
 8007e1c:	46ab      	mov	fp, r5
 8007e1e:	b087      	sub	sp, #28
 8007e20:	6801      	ldr	r1, [r0, #0]
 8007e22:	9301      	str	r3, [sp, #4]
 8007e24:	f846 5c04 	str.w	r5, [r6, #-4]
 8007e28:	9502      	str	r5, [sp, #8]
 8007e2a:	784a      	ldrb	r2, [r1, #1]
 8007e2c:	1c4b      	adds	r3, r1, #1
 8007e2e:	9303      	str	r3, [sp, #12]
 8007e30:	b342      	cbz	r2, 8007e84 <__hexnan+0x88>
 8007e32:	4610      	mov	r0, r2
 8007e34:	9105      	str	r1, [sp, #20]
 8007e36:	9204      	str	r2, [sp, #16]
 8007e38:	f7ff fd95 	bl	8007966 <__hexdig_fun>
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	d151      	bne.n	8007ee4 <__hexnan+0xe8>
 8007e40:	9a04      	ldr	r2, [sp, #16]
 8007e42:	9905      	ldr	r1, [sp, #20]
 8007e44:	2a20      	cmp	r2, #32
 8007e46:	d818      	bhi.n	8007e7a <__hexnan+0x7e>
 8007e48:	9b02      	ldr	r3, [sp, #8]
 8007e4a:	459b      	cmp	fp, r3
 8007e4c:	dd13      	ble.n	8007e76 <__hexnan+0x7a>
 8007e4e:	454c      	cmp	r4, r9
 8007e50:	d206      	bcs.n	8007e60 <__hexnan+0x64>
 8007e52:	2d07      	cmp	r5, #7
 8007e54:	dc04      	bgt.n	8007e60 <__hexnan+0x64>
 8007e56:	462a      	mov	r2, r5
 8007e58:	4649      	mov	r1, r9
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f7ff ffa8 	bl	8007db0 <L_shift>
 8007e60:	4544      	cmp	r4, r8
 8007e62:	d952      	bls.n	8007f0a <__hexnan+0x10e>
 8007e64:	2300      	movs	r3, #0
 8007e66:	f1a4 0904 	sub.w	r9, r4, #4
 8007e6a:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e6e:	461d      	mov	r5, r3
 8007e70:	464c      	mov	r4, r9
 8007e72:	f8cd b008 	str.w	fp, [sp, #8]
 8007e76:	9903      	ldr	r1, [sp, #12]
 8007e78:	e7d7      	b.n	8007e2a <__hexnan+0x2e>
 8007e7a:	2a29      	cmp	r2, #41	@ 0x29
 8007e7c:	d157      	bne.n	8007f2e <__hexnan+0x132>
 8007e7e:	3102      	adds	r1, #2
 8007e80:	f8ca 1000 	str.w	r1, [sl]
 8007e84:	f1bb 0f00 	cmp.w	fp, #0
 8007e88:	d051      	beq.n	8007f2e <__hexnan+0x132>
 8007e8a:	454c      	cmp	r4, r9
 8007e8c:	d206      	bcs.n	8007e9c <__hexnan+0xa0>
 8007e8e:	2d07      	cmp	r5, #7
 8007e90:	dc04      	bgt.n	8007e9c <__hexnan+0xa0>
 8007e92:	462a      	mov	r2, r5
 8007e94:	4649      	mov	r1, r9
 8007e96:	4620      	mov	r0, r4
 8007e98:	f7ff ff8a 	bl	8007db0 <L_shift>
 8007e9c:	4544      	cmp	r4, r8
 8007e9e:	d936      	bls.n	8007f0e <__hexnan+0x112>
 8007ea0:	4623      	mov	r3, r4
 8007ea2:	f1a8 0204 	sub.w	r2, r8, #4
 8007ea6:	f853 1b04 	ldr.w	r1, [r3], #4
 8007eaa:	429f      	cmp	r7, r3
 8007eac:	f842 1f04 	str.w	r1, [r2, #4]!
 8007eb0:	d2f9      	bcs.n	8007ea6 <__hexnan+0xaa>
 8007eb2:	1b3b      	subs	r3, r7, r4
 8007eb4:	f023 0303 	bic.w	r3, r3, #3
 8007eb8:	3304      	adds	r3, #4
 8007eba:	3401      	adds	r4, #1
 8007ebc:	3e03      	subs	r6, #3
 8007ebe:	42b4      	cmp	r4, r6
 8007ec0:	bf88      	it	hi
 8007ec2:	2304      	movhi	r3, #4
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	4443      	add	r3, r8
 8007ec8:	f843 2b04 	str.w	r2, [r3], #4
 8007ecc:	429f      	cmp	r7, r3
 8007ece:	d2fb      	bcs.n	8007ec8 <__hexnan+0xcc>
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	b91b      	cbnz	r3, 8007edc <__hexnan+0xe0>
 8007ed4:	4547      	cmp	r7, r8
 8007ed6:	d128      	bne.n	8007f2a <__hexnan+0x12e>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	2005      	movs	r0, #5
 8007ede:	b007      	add	sp, #28
 8007ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee4:	3501      	adds	r5, #1
 8007ee6:	2d08      	cmp	r5, #8
 8007ee8:	f10b 0b01 	add.w	fp, fp, #1
 8007eec:	dd06      	ble.n	8007efc <__hexnan+0x100>
 8007eee:	4544      	cmp	r4, r8
 8007ef0:	d9c1      	bls.n	8007e76 <__hexnan+0x7a>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	2501      	movs	r5, #1
 8007ef6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007efa:	3c04      	subs	r4, #4
 8007efc:	6822      	ldr	r2, [r4, #0]
 8007efe:	f000 000f 	and.w	r0, r0, #15
 8007f02:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007f06:	6020      	str	r0, [r4, #0]
 8007f08:	e7b5      	b.n	8007e76 <__hexnan+0x7a>
 8007f0a:	2508      	movs	r5, #8
 8007f0c:	e7b3      	b.n	8007e76 <__hexnan+0x7a>
 8007f0e:	9b01      	ldr	r3, [sp, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d0dd      	beq.n	8007ed0 <__hexnan+0xd4>
 8007f14:	f04f 32ff 	mov.w	r2, #4294967295
 8007f18:	f1c3 0320 	rsb	r3, r3, #32
 8007f1c:	40da      	lsrs	r2, r3
 8007f1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007f22:	4013      	ands	r3, r2
 8007f24:	f846 3c04 	str.w	r3, [r6, #-4]
 8007f28:	e7d2      	b.n	8007ed0 <__hexnan+0xd4>
 8007f2a:	3f04      	subs	r7, #4
 8007f2c:	e7d0      	b.n	8007ed0 <__hexnan+0xd4>
 8007f2e:	2004      	movs	r0, #4
 8007f30:	e7d5      	b.n	8007ede <__hexnan+0xe2>

08007f32 <__ascii_mbtowc>:
 8007f32:	b082      	sub	sp, #8
 8007f34:	b901      	cbnz	r1, 8007f38 <__ascii_mbtowc+0x6>
 8007f36:	a901      	add	r1, sp, #4
 8007f38:	b142      	cbz	r2, 8007f4c <__ascii_mbtowc+0x1a>
 8007f3a:	b14b      	cbz	r3, 8007f50 <__ascii_mbtowc+0x1e>
 8007f3c:	7813      	ldrb	r3, [r2, #0]
 8007f3e:	600b      	str	r3, [r1, #0]
 8007f40:	7812      	ldrb	r2, [r2, #0]
 8007f42:	1e10      	subs	r0, r2, #0
 8007f44:	bf18      	it	ne
 8007f46:	2001      	movne	r0, #1
 8007f48:	b002      	add	sp, #8
 8007f4a:	4770      	bx	lr
 8007f4c:	4610      	mov	r0, r2
 8007f4e:	e7fb      	b.n	8007f48 <__ascii_mbtowc+0x16>
 8007f50:	f06f 0001 	mvn.w	r0, #1
 8007f54:	e7f8      	b.n	8007f48 <__ascii_mbtowc+0x16>

08007f56 <_realloc_r>:
 8007f56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f5a:	4607      	mov	r7, r0
 8007f5c:	4614      	mov	r4, r2
 8007f5e:	460d      	mov	r5, r1
 8007f60:	b921      	cbnz	r1, 8007f6c <_realloc_r+0x16>
 8007f62:	4611      	mov	r1, r2
 8007f64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f68:	f7fd bcbc 	b.w	80058e4 <_malloc_r>
 8007f6c:	b92a      	cbnz	r2, 8007f7a <_realloc_r+0x24>
 8007f6e:	f7fd fc47 	bl	8005800 <_free_r>
 8007f72:	4625      	mov	r5, r4
 8007f74:	4628      	mov	r0, r5
 8007f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f7a:	f000 f840 	bl	8007ffe <_malloc_usable_size_r>
 8007f7e:	4284      	cmp	r4, r0
 8007f80:	4606      	mov	r6, r0
 8007f82:	d802      	bhi.n	8007f8a <_realloc_r+0x34>
 8007f84:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f88:	d8f4      	bhi.n	8007f74 <_realloc_r+0x1e>
 8007f8a:	4621      	mov	r1, r4
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f7fd fca9 	bl	80058e4 <_malloc_r>
 8007f92:	4680      	mov	r8, r0
 8007f94:	b908      	cbnz	r0, 8007f9a <_realloc_r+0x44>
 8007f96:	4645      	mov	r5, r8
 8007f98:	e7ec      	b.n	8007f74 <_realloc_r+0x1e>
 8007f9a:	42b4      	cmp	r4, r6
 8007f9c:	4622      	mov	r2, r4
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	bf28      	it	cs
 8007fa2:	4632      	movcs	r2, r6
 8007fa4:	f7ff fc46 	bl	8007834 <memcpy>
 8007fa8:	4629      	mov	r1, r5
 8007faa:	4638      	mov	r0, r7
 8007fac:	f7fd fc28 	bl	8005800 <_free_r>
 8007fb0:	e7f1      	b.n	8007f96 <_realloc_r+0x40>

08007fb2 <__ascii_wctomb>:
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	4608      	mov	r0, r1
 8007fb6:	b141      	cbz	r1, 8007fca <__ascii_wctomb+0x18>
 8007fb8:	2aff      	cmp	r2, #255	@ 0xff
 8007fba:	d904      	bls.n	8007fc6 <__ascii_wctomb+0x14>
 8007fbc:	228a      	movs	r2, #138	@ 0x8a
 8007fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc2:	601a      	str	r2, [r3, #0]
 8007fc4:	4770      	bx	lr
 8007fc6:	2001      	movs	r0, #1
 8007fc8:	700a      	strb	r2, [r1, #0]
 8007fca:	4770      	bx	lr

08007fcc <fiprintf>:
 8007fcc:	b40e      	push	{r1, r2, r3}
 8007fce:	b503      	push	{r0, r1, lr}
 8007fd0:	4601      	mov	r1, r0
 8007fd2:	ab03      	add	r3, sp, #12
 8007fd4:	4805      	ldr	r0, [pc, #20]	@ (8007fec <fiprintf+0x20>)
 8007fd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fda:	6800      	ldr	r0, [r0, #0]
 8007fdc:	9301      	str	r3, [sp, #4]
 8007fde:	f7ff f9a9 	bl	8007334 <_vfiprintf_r>
 8007fe2:	b002      	add	sp, #8
 8007fe4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fe8:	b003      	add	sp, #12
 8007fea:	4770      	bx	lr
 8007fec:	20000018 	.word	0x20000018

08007ff0 <abort>:
 8007ff0:	2006      	movs	r0, #6
 8007ff2:	b508      	push	{r3, lr}
 8007ff4:	f000 f834 	bl	8008060 <raise>
 8007ff8:	2001      	movs	r0, #1
 8007ffa:	f7f9 fbb2 	bl	8001762 <_exit>

08007ffe <_malloc_usable_size_r>:
 8007ffe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008002:	1f18      	subs	r0, r3, #4
 8008004:	2b00      	cmp	r3, #0
 8008006:	bfbc      	itt	lt
 8008008:	580b      	ldrlt	r3, [r1, r0]
 800800a:	18c0      	addlt	r0, r0, r3
 800800c:	4770      	bx	lr

0800800e <_raise_r>:
 800800e:	291f      	cmp	r1, #31
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4605      	mov	r5, r0
 8008014:	460c      	mov	r4, r1
 8008016:	d904      	bls.n	8008022 <_raise_r+0x14>
 8008018:	2316      	movs	r3, #22
 800801a:	6003      	str	r3, [r0, #0]
 800801c:	f04f 30ff 	mov.w	r0, #4294967295
 8008020:	bd38      	pop	{r3, r4, r5, pc}
 8008022:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008024:	b112      	cbz	r2, 800802c <_raise_r+0x1e>
 8008026:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800802a:	b94b      	cbnz	r3, 8008040 <_raise_r+0x32>
 800802c:	4628      	mov	r0, r5
 800802e:	f000 f831 	bl	8008094 <_getpid_r>
 8008032:	4622      	mov	r2, r4
 8008034:	4601      	mov	r1, r0
 8008036:	4628      	mov	r0, r5
 8008038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800803c:	f000 b818 	b.w	8008070 <_kill_r>
 8008040:	2b01      	cmp	r3, #1
 8008042:	d00a      	beq.n	800805a <_raise_r+0x4c>
 8008044:	1c59      	adds	r1, r3, #1
 8008046:	d103      	bne.n	8008050 <_raise_r+0x42>
 8008048:	2316      	movs	r3, #22
 800804a:	6003      	str	r3, [r0, #0]
 800804c:	2001      	movs	r0, #1
 800804e:	e7e7      	b.n	8008020 <_raise_r+0x12>
 8008050:	2100      	movs	r1, #0
 8008052:	4620      	mov	r0, r4
 8008054:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008058:	4798      	blx	r3
 800805a:	2000      	movs	r0, #0
 800805c:	e7e0      	b.n	8008020 <_raise_r+0x12>
	...

08008060 <raise>:
 8008060:	4b02      	ldr	r3, [pc, #8]	@ (800806c <raise+0xc>)
 8008062:	4601      	mov	r1, r0
 8008064:	6818      	ldr	r0, [r3, #0]
 8008066:	f7ff bfd2 	b.w	800800e <_raise_r>
 800806a:	bf00      	nop
 800806c:	20000018 	.word	0x20000018

08008070 <_kill_r>:
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	2300      	movs	r3, #0
 8008074:	4d06      	ldr	r5, [pc, #24]	@ (8008090 <_kill_r+0x20>)
 8008076:	4604      	mov	r4, r0
 8008078:	4608      	mov	r0, r1
 800807a:	4611      	mov	r1, r2
 800807c:	602b      	str	r3, [r5, #0]
 800807e:	f7f9 fb60 	bl	8001742 <_kill>
 8008082:	1c43      	adds	r3, r0, #1
 8008084:	d102      	bne.n	800808c <_kill_r+0x1c>
 8008086:	682b      	ldr	r3, [r5, #0]
 8008088:	b103      	cbz	r3, 800808c <_kill_r+0x1c>
 800808a:	6023      	str	r3, [r4, #0]
 800808c:	bd38      	pop	{r3, r4, r5, pc}
 800808e:	bf00      	nop
 8008090:	200003ac 	.word	0x200003ac

08008094 <_getpid_r>:
 8008094:	f7f9 bb4e 	b.w	8001734 <_getpid>

08008098 <_init>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	bf00      	nop
 800809c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800809e:	bc08      	pop	{r3}
 80080a0:	469e      	mov	lr, r3
 80080a2:	4770      	bx	lr

080080a4 <_fini>:
 80080a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a6:	bf00      	nop
 80080a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080aa:	bc08      	pop	{r3}
 80080ac:	469e      	mov	lr, r3
 80080ae:	4770      	bx	lr
