{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582714381732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582714381732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:53:01 2020 " "Processing started: Wed Feb 26 11:53:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582714381732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582714381732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off resolutiontest -c resolutiontest " "Command: quartus_map --read_settings_files=on --write_settings_files=off resolutiontest -c resolutiontest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582714381732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582714382200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-multiplication " "Found design unit 1: mult-multiplication" {  } { { "mult.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div-logicshift " "Found design unit 1: shift_div-logicshift" {  } { { "shift_div.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/shift_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div " "Found entity 1: shift_div" {  } { { "shift_div.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/shift_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitundertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unitundertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitUnderTest-structural " "Found design unit 1: UnitUnderTest-structural" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitUnderTest " "Found entity 1: UnitUnderTest" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582714382633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resolutiontest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resolutiontest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resolutiontest-behavorial " "Found design unit 1: resolutiontest-behavorial" {  } { { "resolutiontest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/resolutiontest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382643 ""} { "Info" "ISGN_ENTITY_NAME" "1 resolutiontest " "Found entity 1: resolutiontest" {  } { { "resolutiontest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/resolutiontest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582714382643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitaddersimple.vhd 4 1 " "Found 4 design units, including 1 entities, in source file fourbitaddersimple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitaddersimple-CarryImpl " "Found design unit 1: fourbitaddersimple-CarryImpl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourbitaddersimple-unsigned_impl " "Found design unit 2: fourbitaddersimple-unsigned_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fourbitaddersimple-signed_impl " "Found design unit 3: fourbitaddersimple-signed_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382649 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitaddersimple " "Found entity 1: fourbitaddersimple" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714382649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582714382649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnitUnderTest " "Elaborating entity \"UnitUnderTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582714382718 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 UnitUnderTest.vhd(8) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(8): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382718 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 UnitUnderTest.vhd(9) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(9): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 UnitUnderTest.vhd(10) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 UnitUnderTest.vhd(11) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(11): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 UnitUnderTest.vhd(12) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(12): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 UnitUnderTest.vhd(13) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(13): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 UnitUnderTest.vhd(14) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(14): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG UnitUnderTest.vhd(16) " "VHDL Signal Declaration warning at UnitUnderTest.vhd(16): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] UnitUnderTest.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[17..16\]\" at UnitUnderTest.vhd(15)" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582714382721 "|UnitUnderTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:UUT4 " "Elaborating entity \"mult\" for hierarchy \"mult:UUT4\"" {  } { { "UnitUnderTest.vhd" "UUT4" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382750 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:UUT4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:UUT4\|Mult0\"" {  } { { "mult.vhd" "Mult0" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/mult.vhd" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582714382900 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1582714382900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:UUT4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:UUT4\|lpm_mult:Mult0\"" {  } { { "mult.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/mult.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:UUT4\|lpm_mult:Mult0 " "Instantiated megafunction \"mult:UUT4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582714382939 ""}  } { { "mult.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/mult.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582714382939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lus.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lus.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lus " "Found entity 1: mult_lus" {  } { { "db/mult_lus.tdf" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/db/mult_lus.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582714383000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582714383000 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582714383311 "|UnitUnderTest|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582714383311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582714383731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582714383731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582714383901 "|UnitUnderTest|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/au_exercises/dsd/A-DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582714383901 "|UnitUnderTest|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1582714383901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582714383903 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582714383903 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1582714383903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582714383903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582714384002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:53:04 2020 " "Processing ended: Wed Feb 26 11:53:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582714384002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582714384002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582714384002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582714384002 ""}
