Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Fri Nov  3 21:08:33 2017
| Host             : en-ec-ecelinux-02.coecis.cornell.edu running 64-bit Red Hat Enterprise Linux Server release 7.4 (Maipo)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
| Design           : xillydemo
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.957 |
| Dynamic (W)              | 1.794 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.4  |
| Junction Temperature (C) | 47.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        6 |       --- |             --- |
| Slice Logic              |     0.027 |    22164 |       --- |             --- |
|   LUT as Logic           |     0.023 |     8620 |     53200 |           16.20 |
|   CARRY4                 |     0.003 |      887 |     13300 |            6.67 |
|   Register               |     0.002 |     9428 |    106400 |            8.86 |
|   LUT as Distributed RAM |    <0.001 |      270 |     17400 |            1.55 |
|   F7/F8 Muxes            |    <0.001 |      135 |     53200 |            0.25 |
|   LUT as Shift Register  |    <0.001 |      409 |     17400 |            2.35 |
|   Others                 |     0.000 |     1017 |       --- |             --- |
| Signals                  |     0.034 |    16897 |       --- |             --- |
| Block RAM                |     0.009 |       34 |       140 |           24.29 |
| PLL                      |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.003 |       39 |       220 |           17.73 |
| I/O                      |     0.046 |       85 |       200 |           42.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     1.957 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.137 |       0.119 |      0.018 |
| Vccaux    |       1.800 |     0.076 |       0.055 |      0.021 |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.722 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            10.0 |
| gclk                | clk_100                                                                                     |            10.0 |
| vga_clk_ins/clk_fb  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |            40.0 |
| vga_clk_ins/clkout0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |            15.4 |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| xillydemo                                                          |     1.794 |
|   PS_GPIO_IOBUF[0]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[10]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[11]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[12]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[13]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[14]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[15]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[16]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[17]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[18]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[19]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[1]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[20]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[21]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[22]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[23]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[24]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[25]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[26]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[27]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[28]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[29]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[2]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[30]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[31]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[32]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[33]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[34]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[35]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[36]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[37]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[38]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[39]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[3]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[40]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[41]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[42]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[43]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[44]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[45]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[46]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[47]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[48]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[49]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[4]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[50]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[51]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[52]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[53]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[54]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[55]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[5]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[6]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[7]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[8]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[9]_inst                                            |    <0.001 |
|   audio                                                            |     0.003 |
|     playback_fifo                                                  |    <0.001 |
|       U0                                                           |    <0.001 |
|         inst_fifo_gen                                              |    <0.001 |
|           gconvfifo.rf                                             |    <0.001 |
|             grf.rf                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                 grss.rsts                                          |    <0.001 |
|                   c1                                               |    <0.001 |
|                   c2                                               |     0.000 |
|                 rpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                 gwss.wsts                                          |    <0.001 |
|                   c0                                               |    <0.001 |
|                   c1                                               |     0.000 |
|                 wpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                   inst_blk_mem_gen                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                       valid.cstr                                   |    <0.001 |
|                         ramloop[0].ram.r                           |    <0.001 |
|                           prim_noinit.ram                          |    <0.001 |
|     record_fifo                                                    |     0.001 |
|       U0                                                           |     0.001 |
|         inst_fifo_gen                                              |     0.001 |
|           gconvfifo.rf                                             |     0.001 |
|             grf.rf                                                 |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                 grss.rsts                                          |    <0.001 |
|                   c1                                               |    <0.001 |
|                   c2                                               |    <0.001 |
|                 rpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                 gwss.wsts                                          |    <0.001 |
|                   c0                                               |    <0.001 |
|                   c1                                               |    <0.001 |
|                 wpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                   inst_blk_mem_gen                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                       valid.cstr                                   |    <0.001 |
|                         ramloop[0].ram.r                           |    <0.001 |
|                           prim_noinit.ram                          |    <0.001 |
|   demoarray_reg_0_31_0_0                                           |    <0.001 |
|   demoarray_reg_0_31_1_1                                           |    <0.001 |
|   demoarray_reg_0_31_2_2                                           |    <0.001 |
|   demoarray_reg_0_31_3_3                                           |    <0.001 |
|   demoarray_reg_0_31_4_4                                           |    <0.001 |
|   demoarray_reg_0_31_5_5                                           |    <0.001 |
|   demoarray_reg_0_31_6_6                                           |    <0.001 |
|   demoarray_reg_0_31_7_7                                           |    <0.001 |
|   fifo_32_0                                                        |     0.002 |
|     U0                                                             |     0.002 |
|       inst_fifo_gen                                                |     0.002 |
|         gconvfifo.rf                                               |     0.002 |
|           grf.rf                                                   |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|               grss.rsts                                            |    <0.001 |
|                 c1                                                 |    <0.001 |
|                 c2                                                 |    <0.001 |
|               rpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|               gwss.wsts                                            |    <0.001 |
|                 c0                                                 |    <0.001 |
|                 c1                                                 |    <0.001 |
|               wpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                  |     0.002 |
|               gbm.gbmg.gbmga.ngecc.bmg                             |     0.002 |
|                 inst_blk_mem_gen                                   |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                     valid.cstr                                     |     0.002 |
|                       ramloop[0].ram.r                             |     0.002 |
|                         prim_noinit.ram                            |     0.002 |
|   fifo_32_1                                                        |     0.002 |
|     U0                                                             |     0.002 |
|       inst_fifo_gen                                                |     0.002 |
|         gconvfifo.rf                                               |     0.002 |
|           grf.rf                                                   |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|               grss.rsts                                            |    <0.001 |
|                 c1                                                 |    <0.001 |
|                 c2                                                 |    <0.001 |
|               rpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|               gwss.wsts                                            |    <0.001 |
|                 c0                                                 |    <0.001 |
|                 c1                                                 |    <0.001 |
|               wpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                  |     0.002 |
|               gbm.gbmg.gbmga.ngecc.bmg                             |     0.002 |
|                 inst_blk_mem_gen                                   |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                     valid.cstr                                     |     0.002 |
|                       ramloop[0].ram.r                             |     0.002 |
|                         prim_noinit.ram                            |     0.002 |
|   fifo_8                                                           |     0.001 |
|     U0                                                             |     0.001 |
|       inst_fifo_gen                                                |     0.001 |
|         gconvfifo.rf                                               |     0.001 |
|           grf.rf                                                   |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|               grss.rsts                                            |    <0.001 |
|                 c1                                                 |    <0.001 |
|                 c2                                                 |     0.000 |
|               rpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|               gwss.wsts                                            |    <0.001 |
|                 c0                                                 |    <0.001 |
|                 c1                                                 |     0.000 |
|               wpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                  |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                             |    <0.001 |
|                 inst_blk_mem_gen                                   |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                     valid.cstr                                     |    <0.001 |
|                       ramloop[0].ram.r                             |    <0.001 |
|                         prim_noinit.ram                            |    <0.001 |
|   litearray0_reg_0_31_0_0                                          |    <0.001 |
|   litearray0_reg_0_31_1_1                                          |    <0.001 |
|   litearray0_reg_0_31_2_2                                          |    <0.001 |
|   litearray0_reg_0_31_3_3                                          |    <0.001 |
|   litearray0_reg_0_31_4_4                                          |    <0.001 |
|   litearray0_reg_0_31_5_5                                          |    <0.001 |
|   litearray0_reg_0_31_6_6                                          |    <0.001 |
|   litearray0_reg_0_31_7_7                                          |    <0.001 |
|   litearray1_reg_0_31_0_0                                          |    <0.001 |
|   litearray1_reg_0_31_1_1                                          |    <0.001 |
|   litearray1_reg_0_31_2_2                                          |    <0.001 |
|   litearray1_reg_0_31_3_3                                          |    <0.001 |
|   litearray1_reg_0_31_4_4                                          |    <0.001 |
|   litearray1_reg_0_31_5_5                                          |    <0.001 |
|   litearray1_reg_0_31_6_6                                          |    <0.001 |
|   litearray1_reg_0_31_7_7                                          |    <0.001 |
|   litearray2_reg_0_31_0_0                                          |    <0.001 |
|   litearray2_reg_0_31_1_1                                          |    <0.001 |
|   litearray2_reg_0_31_2_2                                          |    <0.001 |
|   litearray2_reg_0_31_3_3                                          |    <0.001 |
|   litearray2_reg_0_31_4_4                                          |    <0.001 |
|   litearray2_reg_0_31_5_5                                          |    <0.001 |
|   litearray2_reg_0_31_6_6                                          |    <0.001 |
|   litearray2_reg_0_31_7_7                                          |    <0.001 |
|   litearray3_reg_0_31_0_0                                          |    <0.001 |
|   litearray3_reg_0_31_1_1                                          |    <0.001 |
|   litearray3_reg_0_31_2_2                                          |    <0.001 |
|   litearray3_reg_0_31_3_3                                          |    <0.001 |
|   litearray3_reg_0_31_4_4                                          |    <0.001 |
|   litearray3_reg_0_31_5_5                                          |    <0.001 |
|   litearray3_reg_0_31_6_6                                          |    <0.001 |
|   litearray3_reg_0_31_7_7                                          |    <0.001 |
|   smb_sdata_IOBUF_inst                                             |     0.000 |
|   smbus                                                            |    <0.001 |
|     fifo                                                           |    <0.001 |
|       U0                                                           |    <0.001 |
|         inst_fifo_gen                                              |    <0.001 |
|           gconvfifo.rf                                             |    <0.001 |
|             grf.rf                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                 grss.rsts                                          |    <0.001 |
|                   c1                                               |    <0.001 |
|                   c2                                               |     0.000 |
|                 rpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                 gwss.wsts                                          |    <0.001 |
|                   c0                                               |    <0.001 |
|                   c1                                               |     0.000 |
|                 wpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                   inst_blk_mem_gen                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                       valid.cstr                                   |    <0.001 |
|                         ramloop[0].ram.r                           |    <0.001 |
|                           prim_noinit.ram                          |    <0.001 |
|   test_fpga_design                                                 |     0.046 |
|     grp_dut_cnn_xcel_fu_106                                        |     0.045 |
|       dut_sitofp_32s_32_6_U94                                      |     0.002 |
|         dut_ap_sitofp_4_no_dsp_32_u                                |     0.002 |
|           U0                                                       |     0.002 |
|             i_synth                                                |     0.002 |
|               FIX_TO_FLT_OP.SPD.OP                                 |     0.002 |
|                 EXP                                                |    <0.001 |
|                   ZERO_DELAY                                       |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   a_is_signed.IP_SIGN_DELAY                        |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                            |    <0.001 |
|                   Q_DEL                                            |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                 LZE                                                |    <0.001 |
|                   ENCODE[0].DIST_DEL                               |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                               |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                  |    <0.001 |
|                     OP_DEL                                         |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                   ZERO_DET_CC_1                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                 |    <0.001 |
|                 NEED_Z_DET.Z_DET                                   |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                              |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   Z_C_DEL                                          |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                 NORM_SHIFT                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                            |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                 OP                                                 |    <0.001 |
|                 ROUND                                              |    <0.001 |
|                   LOGIC.RND1                                       |    <0.001 |
|                   LOGIC.RND2                                       |    <0.001 |
|                   RND_BIT_GEN                                      |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1            |     0.000 |
|                 Z_C_DEL                                            |    <0.001 |
|                   i_pipe                                           |    <0.001 |
|       grp_dut_perform_conv_1_fu_257                                |     0.031 |
|         b_conv2_U                                                  |    <0.001 |
|           dut_perform_conv_1_b_conv2_rom_U                         |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U64                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U66                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U68                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U70                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U72                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U74                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U76                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U78                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U80                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_14ns_12ns_26_1_U62                             |    <0.001 |
|           dut_mul_mul_14ns_12ns_26_1_DSP48_3_U                     |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U63                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U65                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U67                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U69                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U71                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U73                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U75                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U77                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_15ns_13ns_28_1_U83                             |     0.001 |
|           dut_mul_mul_15ns_13ns_28_1_DSP48_4_U                     |     0.001 |
|         dut_mux_5to1_sel32_14_1_U52                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U53                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U54                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U55                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U56                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U57                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U58                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U59                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U60                                |    <0.001 |
|         dut_urem_10ns_4ns_10_14_U43                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U44                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U45                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U46                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U47                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U48                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U49                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U50                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_10ns_4ns_10_14_U51                                |     0.002 |
|           dut_urem_10ns_4ns_10_14_div_U                            |     0.002 |
|             dut_urem_10ns_4ns_10_14_div_u_0                        |     0.002 |
|         dut_urem_12ns_3ns_3_16_U40                                 |     0.003 |
|           dut_urem_12ns_3ns_3_16_div_U                             |     0.003 |
|             dut_urem_12ns_3ns_3_16_div_u_0                         |     0.003 |
|         dut_urem_12ns_3ns_3_16_U42                                 |     0.003 |
|           dut_urem_12ns_3ns_3_16_div_U                             |     0.003 |
|             dut_urem_12ns_3ns_3_16_div_u_0                         |     0.003 |
|         dut_urem_13ns_3ns_3_17_seq_U61                             |    <0.001 |
|           dut_urem_13ns_3ns_3_17_seq_div_U                         |    <0.001 |
|             dut_urem_13ns_3ns_3_17_seq_div_u_0                     |    <0.001 |
|         dut_urem_5ns_3ns_3_9_U41                                   |    <0.001 |
|           dut_urem_5ns_3ns_3_9_div_U                               |    <0.001 |
|             dut_urem_5ns_3ns_3_9_div_u_0                           |    <0.001 |
|         w_conv2_U                                                  |    <0.001 |
|           dut_perform_conv_1_w_conv2_rom_U                         |    <0.001 |
|       grp_dut_perform_conv_fu_273                                  |     0.010 |
|         b_conv1_U                                                  |    <0.001 |
|           dut_perform_conv_b_conv1_rom_U                           |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U16                             |    <0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |    <0.001 |
|         dut_mul_mul_12ns_10ns_22_1_U29                             |     0.001 |
|           dut_mul_mul_12ns_10ns_22_1_DSP48_0_U                     |     0.001 |
|         dut_mul_mul_14s_12s_26_1_U18                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U19                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U20                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U21                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U22                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U23                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U24                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U25                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mul_mul_14s_12s_26_1_U26                               |    <0.001 |
|           dut_mul_mul_14s_12s_26_1_DSP48_2_U                       |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U13                                |    <0.001 |
|         dut_mux_5to1_sel32_14_1_U15                                |    <0.001 |
|         dut_urem_10ns_4ns_10_14_seq_U14                            |    <0.001 |
|           dut_urem_10ns_4ns_10_14_seq_div_U                        |    <0.001 |
|             dut_urem_10ns_4ns_10_14_seq_div_u_0                    |    <0.001 |
|         dut_urem_10ns_4ns_4_14_U1                                  |     0.002 |
|           dut_urem_10ns_4ns_4_14_div_U                             |     0.002 |
|             dut_urem_10ns_4ns_4_14_div_u_0                         |     0.002 |
|         dut_urem_10ns_4ns_4_14_U4                                  |     0.002 |
|           dut_urem_10ns_4ns_4_14_div_U                             |     0.002 |
|             dut_urem_10ns_4ns_4_14_div_u_0                         |     0.002 |
|         dut_urem_6ns_3ns_3_10_U10                                  |    <0.001 |
|           dut_urem_6ns_3ns_3_10_div_U                              |    <0.001 |
|             dut_urem_6ns_3ns_3_10_div_u_0                          |    <0.001 |
|         dut_urem_6ns_3ns_3_10_U11                                  |    <0.001 |
|           dut_urem_6ns_3ns_3_10_div_U                              |    <0.001 |
|             dut_urem_6ns_3ns_3_10_div_u_0                          |    <0.001 |
|         dut_urem_6ns_3ns_3_10_U12                                  |    <0.001 |
|           dut_urem_6ns_3ns_3_10_div_U                              |    <0.001 |
|             dut_urem_6ns_3ns_3_10_div_u_0                          |    <0.001 |
|         dut_urem_6ns_3ns_3_10_U5                                   |    <0.001 |
|           dut_urem_6ns_3ns_3_10_div_U                              |    <0.001 |
|             dut_urem_6ns_3ns_3_10_div_u_0                          |    <0.001 |
|         dut_urem_6ns_3ns_3_10_U8                                   |    <0.001 |
|           dut_urem_6ns_3ns_3_10_div_U                              |    <0.001 |
|             dut_urem_6ns_3ns_3_10_div_u_0                          |    <0.001 |
|         dut_urem_6ns_3ns_3_10_U9                                   |    <0.001 |
|           dut_urem_6ns_3ns_3_10_div_U                              |    <0.001 |
|             dut_urem_6ns_3ns_3_10_div_u_0                          |    <0.001 |
|         dut_urem_6ns_4ns_4_10_U7                                   |    <0.001 |
|           dut_urem_6ns_4ns_4_10_div_U                              |    <0.001 |
|             dut_urem_6ns_4ns_4_10_div_u_0                          |    <0.001 |
|         dut_urem_9ns_3ns_3_13_U2                                   |    <0.001 |
|           dut_urem_9ns_3ns_3_13_div_U                              |    <0.001 |
|             dut_urem_9ns_3ns_3_13_div_u_0                          |    <0.001 |
|         dut_urem_9ns_3ns_3_13_U3                                   |    <0.001 |
|           dut_urem_9ns_3ns_3_13_div_U                              |    <0.001 |
|             dut_urem_9ns_3ns_3_13_div_u_0                          |    <0.001 |
|         dut_urem_9ns_3ns_3_13_U6                                   |    <0.001 |
|           dut_urem_9ns_3ns_3_13_div_U                              |    <0.001 |
|             dut_urem_9ns_3ns_3_13_div_u_0                          |    <0.001 |
|         w_conv1_U                                                  |    <0.001 |
|           dut_perform_conv_w_conv1_rom_U                           |    <0.001 |
|       mem_conv1_0_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv1_0_V_ram_U                           |    <0.001 |
|       mem_conv1_1_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv1_0_V_ram_U                           |    <0.001 |
|       mem_conv1_2_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv1_2_V_ram_U                           |    <0.001 |
|       mem_conv2_0_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv2_0_V_ram_U                           |    <0.001 |
|       mem_conv2_1_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv2_0_V_ram_U                           |    <0.001 |
|       mem_conv2_2_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv2_0_V_ram_U                           |    <0.001 |
|       mem_conv2_3_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv2_0_V_ram_U                           |    <0.001 |
|       mem_conv2_4_V_U                                              |    <0.001 |
|         dut_cnn_xcel_mem_conv2_0_V_ram_U                           |    <0.001 |
|     result_U                                                       |    <0.001 |
|       dut_result_ram_U                                             |    <0.001 |
|   xillybus_ins                                                     |     1.692 |
|     system_i                                                       |     1.668 |
|       vivado_system_i                                              |     1.668 |
|         processing_system7_0                                       |     1.537 |
|           inst                                                     |     1.537 |
|         processing_system7_0_axi_periph                            |     0.018 |
|           m00_couplers                                             |     0.005 |
|             auto_pc                                                |     0.005 |
|               inst                                                 |     0.005 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s               |     0.005 |
|                   RD.ar_channel_0                                  |    <0.001 |
|                     ar_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   RD.r_channel_0                                   |    <0.001 |
|                     rd_data_fifo_0                                 |    <0.001 |
|                     transaction_fifo_0                             |    <0.001 |
|                   SI_REG                                           |     0.002 |
|                     ar_pipe                                        |    <0.001 |
|                     aw_pipe                                        |    <0.001 |
|                     b_pipe                                         |    <0.001 |
|                     r_pipe                                         |    <0.001 |
|                   WR.aw_channel_0                                  |    <0.001 |
|                     aw_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   WR.b_channel_0                                   |    <0.001 |
|                     bid_fifo_0                                     |    <0.001 |
|                     bresp_fifo_0                                   |    <0.001 |
|           m01_couplers                                             |     0.004 |
|             auto_pc                                                |     0.004 |
|               inst                                                 |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s               |     0.004 |
|                   RD.ar_channel_0                                  |    <0.001 |
|                     ar_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   RD.r_channel_0                                   |    <0.001 |
|                     rd_data_fifo_0                                 |    <0.001 |
|                     transaction_fifo_0                             |    <0.001 |
|                   SI_REG                                           |     0.002 |
|                     ar_pipe                                        |    <0.001 |
|                     aw_pipe                                        |    <0.001 |
|                     b_pipe                                         |    <0.001 |
|                     r_pipe                                         |    <0.001 |
|                   WR.aw_channel_0                                  |    <0.001 |
|                     aw_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   WR.b_channel_0                                   |    <0.001 |
|                     bid_fifo_0                                     |    <0.001 |
|                     bresp_fifo_0                                   |    <0.001 |
|           m02_couplers                                             |     0.004 |
|             auto_pc                                                |     0.004 |
|               inst                                                 |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s               |     0.004 |
|                   RD.ar_channel_0                                  |    <0.001 |
|                     ar_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   RD.r_channel_0                                   |    <0.001 |
|                     rd_data_fifo_0                                 |    <0.001 |
|                     transaction_fifo_0                             |    <0.001 |
|                   SI_REG                                           |     0.002 |
|                     ar_pipe                                        |    <0.001 |
|                     aw_pipe                                        |    <0.001 |
|                     b_pipe                                         |    <0.001 |
|                     r_pipe                                         |    <0.001 |
|                   WR.aw_channel_0                                  |    <0.001 |
|                     aw_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   WR.b_channel_0                                   |    <0.001 |
|                     bid_fifo_0                                     |    <0.001 |
|                     bresp_fifo_0                                   |    <0.001 |
|           s00_couplers                                             |     0.000 |
|             auto_pc                                                |     0.000 |
|           xbar                                                     |     0.005 |
|             inst                                                   |     0.005 |
|               gen_samd.crossbar_samd                               |     0.005 |
|                 addr_arbiter_ar                                    |    <0.001 |
|                 addr_arbiter_aw                                    |    <0.001 |
|                 gen_decerr_slave.decerr_slave_inst                 |    <0.001 |
|                 gen_master_slots[0].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[1].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[2].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[3].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[4].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_slave_slots[0].gen_si_read.si_transactor_ar    |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst               |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread           |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.si_transactor_aw   |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst               |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread           |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.splitter_aw_si     |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.wdata_router_w     |    <0.001 |
|                   wrouter_aw_fifo                                  |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                 |    <0.001 |
|                     gen_srls[0].gen_rep[1].srl_nx1                 |    <0.001 |
|                     gen_srls[0].gen_rep[2].srl_nx1                 |    <0.001 |
|                 splitter_aw_mi                                     |    <0.001 |
|         rst_processing_system7_0_100M                              |    <0.001 |
|           U0                                                       |    <0.001 |
|             EXT_LPF                                                |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                            |    <0.001 |
|             SEQ                                                    |    <0.001 |
|               SEQ_COUNTER                                          |    <0.001 |
|         xillybus_ip_0                                              |    <0.001 |
|           inst                                                     |    <0.001 |
|         xillybus_lite_0                                            |    <0.001 |
|           inst                                                     |    <0.001 |
|         xillyvga_0                                                 |     0.113 |
|           inst                                                     |     0.113 |
|             xillyvga_core_ins                                      |     0.113 |
|               vga_fifo_wrapper_ins/vga_fifo                        |     0.002 |
|                 U0                                                 |     0.002 |
|                   inst_fifo_gen                                    |     0.002 |
|                     gconvfifo.rf                                   |     0.002 |
|                       grf.rf                                       |     0.002 |
|                         gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                           gsync_stage[1].rd_stg_inst               |    <0.001 |
|                           gsync_stage[1].wr_stg_inst               |    <0.001 |
|                           gsync_stage[2].rd_stg_inst               |    <0.001 |
|                           gsync_stage[2].wr_stg_inst               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                           gras.rsts                                |    <0.001 |
|                             c0                                     |    <0.001 |
|                             c1                                     |    <0.001 |
|                           rpntr                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                           gwas.gpf.wrpf                            |    <0.001 |
|                           gwas.wsts                                |    <0.001 |
|                             c1                                     |    <0.001 |
|                             c2                                     |    <0.001 |
|                           wpntr                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                      |    <0.001 |
|                           gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                             inst_blk_mem_gen                       |    <0.001 |
|                               gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                                 valid.cstr                         |    <0.001 |
|                                   ramloop[0].ram.r                 |    <0.001 |
|                                     prim_noinit.ram                |    <0.001 |
|                         rstblk                                     |    <0.001 |
|         xlconcat_0                                                 |     0.000 |
|     xillybus_core_ins                                              |     0.024 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62      |    <0.001 |
|       msg_buf_ins                                                  |    <0.001 |
|         Mram_mem1                                                  |    <0.001 |
|         Mram_mem2                                                  |    <0.001 |
|         Mram_mem3                                                  |    <0.001 |
|         Mram_mem4                                                  |    <0.001 |
|         Mram_mem5                                                  |    <0.001 |
|         Mram_mem61                                                 |    <0.001 |
|         Mram_mem62                                                 |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets10                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets11                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets12                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets13                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets14                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets15                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets16                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets17                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets18                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets19                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets20                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets3                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets4                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets5                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets6                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets7                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets8                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets9                            |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                            |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                            |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                            |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                            |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets1                            |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets21                           |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets22                           |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets23                           |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets24                           |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets1                            |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets2                            |    <0.001 |
+--------------------------------------------------------------------+-----------+


