<!-- Typing effect header -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&pause=1000&color=00C7B7&center=true&vCenter=true&width=600&lines=Electronics+Engineer+%7C+Computer+Architecture+Enthusiast;FPGA+Developer+%7C+Low-level+Programmer;Always+curious+about+how+computers+work" alt="Typing SVG" />
</p>

# ðŸ‘‹ Hi, Iâ€™m Atharva Kashalkar  

ðŸ’» **Electronics Engineer | Computer Architecture Enthusiast | FPGA Developer**  
ðŸ”¬ Passionate about **low-level programming**, **hardware design**, and how software talks to silicon.  
ðŸš€ Always building and trying to learn new things â€” from **custom RISC-V CPUs** and **softcore subsystems** to **ML-powered embedded systems**.  

![Profile Views](https://komarev.com/ghpvc/?username=RapidRoger18&style=for-the-badge&color=blue)

---

## ðŸŒŸ What I Work On  
- ðŸ–¥ **Computer Architecture** â€“ Designing CPUs, memory systems, and exploring reinforcement learningâ€“based prefetching.  
- ðŸ”§ **FPGA Development** â€“ Verilog/VHDL, SpinalHDL, SoC integration, memory controllers.  
- ðŸ§  **Embedded AI** â€“ Deploying ML models on resource-constrained devices for real-world applications.  
- ðŸ›° **High-Performance & Low-Latency Systems** â€“ Designing bare-metal CPUs to handle time-critical tasks efficiently.   

---

## ðŸ›  Tech I Use  
![Verilog](https://img.shields.io/badge/Verilog-%23E34F26.svg?style=for-the-badge&logo=verilog&logoColor=white)
![RISC-V](https://img.shields.io/badge/RISC--V-%23007ACC.svg?style=for-the-badge&logo=risc-v&logoColor=white)
![C](https://img.shields.io/badge/C-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-%233776AB.svg?style=for-the-badge&logo=python&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-%23FCC624.svg?style=for-the-badge&logo=linux&logoColor=black)

---

## ðŸ“Œ Featured Projects  

### ðŸ§  **[RL-based Prefetcher](https://github.com/RapidRoger18/ChampSim/tree/adaptive)**
Adaptive, hardware-friendly prefetching mechanism built in **ChampSim** using **Q-learning** and **tile coding**.  
Learns **stride, locality, and correlation patterns** dynamically, without hardcoded switching between prefetchers.  
Designed to be **FPGA-friendly** for potential real-world hardware integration.  

### ðŸ§  **[BeagleBoard.org â€“ GSoC 2024](https://RapidRoger18.github.io/assets/Atharva_Kashalkar_GSOC.pdf)**
Developed a softcore RISC-V CPU subsystem on the BeagleV-Fire FPGA, equivalent to the PRU on BeagleBone Black, optimized for ultra-low-latency I/O. 
Implemented in Verilog with Linux-accessible APIs for real-time peripheral control.
---

- **[Synapse32](https://github.com/SRA-VJTI/Synapse32)** â€“ Open-source 32-bit single-cycle RISC-V CPU.  
- **[BeagleV-Fire Softcore Subsystem](https://openbeagle.org/gsoc/2024/riscv-io-core/-/tree/compiler-support)** â€“ Low-latency I/O CPU equivalent to PRUs.  

---

## ðŸ“Š GitHub Stats  
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=RapidRoger18&show_icons=true&theme=tokyonight" alt="GitHub stats" height="165">
  <!-- <img src="https://streak-stats.demolab.com/?user=RapidRoger18&theme=tokyonight" alt="GitHub streak" height="165"> -->
</p>

---

## ðŸŒ Connect With Me  
[![Portfolio](https://img.shields.io/badge/Website-%2300C7B7.svg?style=for-the-badge&logo=About.me&logoColor=white)](https://RapidRoger18.github.io)  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/atharva-kashalkar)  
[![Email](https://img.shields.io/badge/Email-%23D14836.svg?style=for-the-badge&logo=gmail&logoColor=white)](mailto:atharvakashalkar1804@gmail.com)  

---
[ðŸ“„ View My Resume](https://RapidRoger18.github.io/assets/Atharva_Kashalkar_Resume.pdf)

> *"Curiosity is my clock â€” it never stops ticking."*
