$date
	Tue Dec 14 23:22:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # t $end
$scope module D1 $end
$var wire 1 " clock $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#1
1#
#2
1!
1"
#4
0"
#6
0!
1"
#8
0"
#10
1!
1"
#12
0"
#14
0!
1"
#16
0"
#18
1!
1"
#20
0"
#21
0#
#22
1"
#24
0"
#26
1"
#28
0"
#29
1#
#30
0!
1"
#32
0"
#34
1!
1"
#36
0"
0#
#38
1"
#40
0"
#41
