Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec 20 23:17:48 2018
| Host         : LAPTOP-KAMAF0QO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basys3_control_sets_placed.rpt
| Design       : basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    97 |
| Minimum Number of register sites lost to control set restrictions |    48 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1198 |          493 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |              21 |            9 |
| Yes          | No                    | No                     |              26 |           18 |
| Yes          | No                    | Yes                    |              64 |           22 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------+------------------------------+------------------+----------------+
|             Clock Signal            |          Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                      |                                |                              |                1 |              1 |
|  cd/clk_sys                         |                                | my_MCPU/pc/address_reg[30]_0 |                2 |              3 |
| ~myCLK_BUFG                         |                                | my_MCPU/pc/address_reg[30]_0 |                2 |              3 |
|  my_ct/E[0]                         |                                | my_MCPU/pc/address_reg[30]_0 |                4 |              4 |
|  clk_IBUF_BUFG                      | my_ct/FSM_onehot_AN[4]_i_1_n_0 | my_MCPU/pc/address_reg[30]_0 |                1 |              5 |
|  my_MCPU/aluOutDr/out_reg[31]_9[0]  |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_8[0]  |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_7[0]  |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_6[0]  |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_5[0]  |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_4[0]  |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_3[0]  |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_29[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_27[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_28[0] |                                |                              |                2 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_26[0] |                                |                              |                5 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_25[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_24[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_23[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_22[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_21[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_20[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_2[0]  |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_19[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_18[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_17[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_16[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_14[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_15[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_12[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_11[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_13[0] |                                |                              |                4 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_1[0]  |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_10[0] |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31][0]    |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/out_reg[31]_0[0]  |                                |                              |                3 |              8 |
|  my_MCPU/aluOutDr/E[0]              |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_0[0]     |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_7[0]     |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_6[0]     |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_30[0]    |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_3[0]     |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_29[0]    |                                |                              |                5 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_28[0]    |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_27[0]    |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_26[0]    |                                |                              |                5 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_25[0]    |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_24[0]    |                                |                              |                5 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_22[0]    |                                |                              |                5 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_21[0]    |                                |                              |                5 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_20[0]    |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_18[0]    |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_14[0]    |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_13[0]    |                                |                              |                4 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_12[0]    |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_10[0]    |                                |                              |                2 |              8 |
|  my_MCPU/cu/CSt/out_reg[7]_1[0]     |                                |                              |                3 |              8 |
|  my_MCPU/cu/CSt/ALUOp0              |                                |                              |                6 |             11 |
|  my_MCPU/cu/CSt/out_reg[16]_12[0]   |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_2[0]    |                                |                              |                5 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_18[0]   |                                |                              |                7 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_17[0]   |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_16[0]   |                                |                              |                7 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_15[0]   |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_13[0]   |                                |                              |                7 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_9[0]    |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_8[0]    |                                |                              |                7 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_6[0]    |                                |                              |                5 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_5[0]    |                                |                              |                8 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_4[0]    |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_7[0]    |                                |                              |                8 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_3[0]    |                                |                              |                8 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_14[0]   |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_11[0]   |                                |                              |                8 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_10[0]   |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_1[0]    |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16]_0[0]    |                                |                              |                6 |             16 |
|  my_MCPU/cu/CSt/out_reg[16][0]      |                                |                              |                7 |             16 |
|  my_MCPU/cu/CSt/out_reg[7]_2[0]     |                                |                              |               11 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_17[0]    |                                |                              |                8 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_11[0]    |                                |                              |                9 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_16[0]    |                                |                              |               10 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_15[0]    |                                |                              |               10 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_19[0]    |                                |                              |               11 |             24 |
|  my_MCPU/cu/CSt/E[0]                |                                |                              |                9 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_9[0]     |                                |                              |               10 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_23[0]    |                                |                              |               11 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_4[0]     |                                |                              |               11 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_5[0]     |                                |                              |               11 |             24 |
|  my_MCPU/cu/CSt/out_reg[7]_8[0]     |                                |                              |                9 |             24 |
|  myCLK_BUFG                         | my_MCPU/cu/CSt/IRWre           |                              |               18 |             26 |
|  myCLK_BUFG                         | my_MCPU/cu/CSt/PCWre           | my_MCPU/pc/address_reg[30]_0 |                9 |             32 |
|  myCLK_BUFG                         | my_MCPU/ir/E[0]                | my_MCPU/pc/address_reg[30]_0 |               13 |             32 |
|  mRD                                |                                |                              |               12 |             32 |
|  clk_IBUF_BUFG                      |                                | my_MCPU/pc/address_reg[30]_0 |               17 |             49 |
|  my_key_n_0_BUFG                    | my_MCPU/ir/p_0_in              |                              |               12 |             96 |
|  myCLK_BUFG                         |                                |                              |               36 |            130 |
+-------------------------------------+--------------------------------+------------------------------+------------------+----------------+


