<div class="table-wrap"><table data-layout="full-width" data-local-id="accbab9a-54c8-4529-9fdd-49eca6f357ad" class="confluenceTable"><colgroup><col/><col style="width: 440.0px;"/><col style="width: 73.0px;"/><col style="width: 351.0px;"/><col style="width: 337.0px;"/><col style="width: 237.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Feature</strong></p></th><th class="confluenceTh"><p><strong>Release #</strong></p></th><th class="confluenceTh"><p><strong>Arch Doc Reference</strong></p></th><th class="confluenceTh"><p><strong>uArch Doc Reference </strong></p></th><th class="confluenceTh"><p><strong>Test Plan Doc Reference</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>Debug and Trace Features</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16187947/Ncore%20Trace%20and%20Debug%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16187947/Ncore%20Trace%20and%20Debug%20Specification.pdf</a> Ncore Trace and Debug Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159955/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" data-linked-resource-id="16159955" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2 Trace and Debug Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Performance Monitoring Feature</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16251602/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16251602/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf</a> Ncore Perf Counter Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162254/Ncore+3.x+Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16162254" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.x Performance Monitor Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>Increase CHI-AIU, IO-AIU &amp; DMI outstanding transactions amount</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168721/Ncore+3.2+CHI-AIU+microarchitecture+specification" data-linked-resource-id="16168721" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 CHI-AIU microarchitecture specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167264/Ncore+3.2+DMI+Micro+Architecture+specifications" data-linked-resource-id="16167264" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.2 DMI Micro Architecture specifications</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>PCIe ordering changes</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/41418955/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_08102022.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/41418955/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_08102022.pdf</a> PCIe Interoperability and Optimization Proposal for Ncore 3.2.1.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162828/Ncore+3.2+DII+Micro+Architecture+Specification" data-linked-resource-id="16162828" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 DII Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>Memory generic interface support</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162128/Ncore+3.2+New+Memories+Generation+Support" data-linked-resource-id="16162128" data-linked-resource-version="26" data-linked-resource-type="page">Ncore 3.2 New Memories Generation Support</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Coherency requests support for power down</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf</a> Ncore 3.2-SysCmd ArchitectureSpecification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency Wrapper</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>Exclusive events reporting</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf</a> Ncore 3.2-SysCmd ArchitectureSpecification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency Wrapper</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>Error handling feature enhancement</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16178078/Ncore%20Error%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16178078/Ncore%20Error%20Architecture%20Specification.pdf</a> Ncore Error Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163225/Ncore+3.2+Error+Micro+Architecture+checklist" data-linked-resource-id="16163225" data-linked-resource-version="56" data-linked-resource-type="page">Ncore 3.2 Error Micro Architecture checklist</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>Increase of CHI-AIU and AXI-AIU units user bit limit</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168721/Ncore+3.2+CHI-AIU+microarchitecture+specification" data-linked-resource-id="16168721" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 CHI-AIU microarchitecture specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>SRAM address protection</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164230/Ncore+3.2_SRAM+Data+Address+Protection+Micro-Architecture+Specification" data-linked-resource-id="16164230" data-linked-resource-version="31" data-linked-resource-type="page">Ncore 3.2 SRAM Data + Address Protection</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>Limiting CSR access to one unit (duplicated in Ncore 3.4)</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>See row #1</p></td><td class="confluenceTd"><p>See row #1</p></td><td class="confluenceTd"><p>See row #1</p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>CHI Protocol Support</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168721/Ncore+3.2+CHI-AIU+microarchitecture+specification" data-linked-resource-id="16168721" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 CHI-AIU microarchitecture specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>AXI4/ACE4/ACE5-Lite-E AIU Support</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>AXI AIU with Proxy Cache</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>DII and internal non-coherent connectivity</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162828/Ncore+3.2+DII+Micro+Architecture+Specification" data-linked-resource-id="16162828" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 DII Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>Support of Flexible Coherent Memory Map</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170640/Ncore+3.2+Address+Map" data-linked-resource-id="16170640" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 Address Map</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>System Clock target Frequency of 1.6GHz</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All units specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>Power Management features</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158206/NCore+3.2+Power+Microarchitecture" data-linked-resource-id="16158206" data-linked-resource-version="14" data-linked-resource-type="page">NCore 3.2 Power Microarchitecture</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>Common Cache Pipe Capabilities into Ncore</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 CCP Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>Read Data Forwarding into Ncore</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All units specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>Support for different data widths</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All AIUs, DII &amp; DMI specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>Separate Data and Virtual Address Table Coherency</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167503/Ncore+3.2+DVE+micro-architecture+specification" data-linked-resource-id="16167503" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 DVE micro-architecture specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>Ncore Security features</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All AIUs, DII &amp; DMI specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p>QoS support in Ncore</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164399/Ncore+3.2+QoS+Details" data-linked-resource-id="16164399" data-linked-resource-version="43" data-linked-resource-type="page">Ncore 3.2 QoS Details</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p>Distributed Memory Interface unit (DMI)</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167264/Ncore+3.2+DMI+Micro+Architecture+specifications" data-linked-resource-id="16167264" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.2 DMI Micro Architecture specifications</a> </p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p />