--
-- ABDIEL VICENCIO ANTONIO 

LIBRARY IEEE;
USE IEE.std_logic_1164.all;

Entity BCD_CODER  IS
PORT (	BCD : IN Std_logic_vector (3 downto 0);
			Seg : out std_logic_vector (3 downto 0));
end entity ;

architecture arc of BCD_CODER IS 
		BEGIN 
			wITH BCD select
				Seg <= 	"1000000" when "0000";
							"1111001" when "0001";
							"0100100" when "0010";
							"0110000" when "0011";
							"0011001" when "0100";
							"0010010" when "0101";
							"1111000" when "0111";
							"0000000" when "1000";
							"0010000" when "1001";
							"1111111" when others;
end architecture;