GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v":1)
WARN  (EX3792) : Literal value 'h8B00_00016 truncated to fit in 32 bits("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v":80)
WARN  (EX3792) : Literal value 'h8C00_00016 truncated to fit in 32 bits("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v":94)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v'
WARN  (EX3792) : Literal value 'hdeadbeaf truncated to fit in 25 bits("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":14)
Undeclared symbol 'douta', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":98)
Undeclared symbol 'dinb', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":115)
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX2478) : Non-net output port 'color_out' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":14)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/buttonModule.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/cpuTimer.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/seven_segment.v'
WARN  (EX2478) : Non-net output port 'Dp' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/seven_segment.v":63)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v'
WARN  (EX2478) : Non-net output port 'byteReady' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":10)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uartController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uartController.v":9)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v'
WARN  (EX2478) : Non-net output port 'flashClk' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":12)
WARN  (EX2478) : Non-net output port 'flashMosi' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":13)
WARN  (EX2478) : Non-net output port 'flashCs' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":14)
WARN  (EX2478) : Non-net output port 'ready' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":16)
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":17)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":14)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v":1)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":59)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/fifo_sc_video/fifo_sc_video.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/fifo_sc_video/fifo_sc_videoAddress.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_clkdiv/gowin_clkdiv.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_dpb/gowin_dpb.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_pll_600p/gowin_pll_600p.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_pll_720p/gowin_pll_720p.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":21)
WARN  (EX3628) : Redeclaration of ANSI port 'is_hsync' is not allowed("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":62)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_openldi.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_openldi.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_openldi.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_openldi.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_pong.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_pong.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_pong.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_pong.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_term.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_term.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_term.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_term.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tmds.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tmds.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tmds.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tmds.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_utils.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_utils.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_utils.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_utils.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_vdma.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_defines.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_vdma.v":21)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_vdma.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_vdma.v":21)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2c.v'
WARN  (EX2478) : Non-net output port 'sdaOutReg' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2c.v":5)
WARN  (EX2478) : Non-net output port 'isSending' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2c.v":6)
WARN  (EX2478) : Non-net output port 'scl' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2c.v":7)
WARN  (EX2478) : Non-net output port 'byteReceived' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2c.v":11)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2capi.v'
WARN  (EX2478) : Non-net output port 'error' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/i2capi.v":14)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/screen.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/screenI2C/textEngine.v":61)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":1)
Undeclared symbol 'memReady', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":76)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 76("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":89)
Undeclared symbol 'btn_out', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":107)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":108)
Undeclared symbol 'counter27M', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":112)
Undeclared symbol 'counter1M', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":113)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":125)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":126)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":128)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 128("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":147)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 107("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":148)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 125("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":159)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 126("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":160)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 108("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":161)
Undeclared symbol 'pll_lock', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":229)
Undeclared symbol 'clk_p5', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":230)
Undeclared symbol 'clk_p', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":235)
Undeclared symbol 'sys_resetn', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":264)
Undeclared symbol 'clk_cpu', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":270)
Undeclared symbol 'LCD_CLK', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":295)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 113("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":334)
WARN  (EX3638) : 'counter27M' is already implicitly declared on line 112("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":341)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/pll/gowin_pll_usb.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":11)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host_rom.v'
Compiling module 'top'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":3)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":45)
Compiling module 'cpu'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":9)
Compiling module 'signExtend'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/signExtend.v":4)
Compiling module 'RegFile'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/RegFile.v":7)
Compiling module 'SignExtendSelector'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/SignExtendSelector.v":4)
Compiling module 'control_main'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_main.v":5)
Compiling module 'control_stall_id'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_stall_id.v":6)
Compiling module 'ALUCPU'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/ALUCPU.v":4)
Compiling module 'control_alu'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_alu.v":5)
Compiling module 'control_bypass_ex'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_write_selector.v":4)
Compiling module 'control_branch'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/control_branch.v":4)
Compiling module 'mem_read_selector'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/mem_read_selector.v":4)
Compiling module 'bus'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Buses/bus.v":3)
Compiling module 'memory'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v":3)
Extracting RAM for identifier 'data_mem'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/memory.v":78)
Compiling module 'buttonModule'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/buttonModule.v":1)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":156)
Compiling module 'flashController'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":1)
Compiling module 'flashNavigator'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":20)
Extracting RAM for identifier 'stored_characters'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":93)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":104)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":172)
Compiling module 'programMemory'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":1)
Compiling module 'Gowin_DPB_program'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":58)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":59)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":66)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":67)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":79)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":80)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":87)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":88)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":100)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":101)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":108)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":109)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":121)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":122)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":129)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":130)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":142)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":143)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":150)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":151)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":163)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":164)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":171)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":172)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":184)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":185)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":192)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":193)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":205)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":206)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":213)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":214)
WARN  (EX1998) : Net 'dina' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/programMemory.v":59)
Compiling module 'gowin_pll_usb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/pll/gowin_pll_usb.v":10)
WARN  (EX3073) : Port 'game_l' remains unconnected for this instance("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":148)
Compiling module 'usbController'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":1)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":41)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":43)
Compiling module 'usb_hid_host_rom'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host_rom.v":1)
Extracting RAM for identifier 'mem'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host_rom.v":6)
Compiling module 'usb_hid_host'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":12)
Compiling module 'ukp'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":170)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":247)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":290)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":298)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":308)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":326)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":333)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":336)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":346)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":355)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":141)
Compiling module 'Gowin_PLL_600p'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_pll_600p/gowin_pll_600p.v":10)
Compiling module 'Gowin_CLKDIV'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_clkdiv/gowin_clkdiv.v":10)
Compiling module 'PPU'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":36)
Compiling module 'fifo_sc_video'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/fifo_sc_video/fifo_sc_video.v":86)
Compiling module '**'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/fifo_sc_video/fifo_sc_video.v":85)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'WrEn'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":77)
Compiling module 'fifo_sc_videoAddress'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/fifo_sc_video/fifo_sc_videoAddress.v":88)
Compiling module '**'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/fifo_sc_video/fifo_sc_videoAddress.v":87)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'WrEn'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":87)
Compiling module 'Gowin_DPB'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/gowin_dpb/gowin_dpb.v":10)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":98)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":104)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":105)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":108)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":114)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":115)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":120)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":126)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":127)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":130)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":136)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":137)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'douta'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":144)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":150)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":160)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dinb'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":162)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":240)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":252)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":267)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":326)
WARN  (EX3779) : 'dataOutTxt' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":359)
WARN  (EX3779) : 'dataOutSprite' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":362)
WARN  (EX3779) : 'spriteCursor_x' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":362)
WARN  (EX3779) : 'charMem' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":387)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":387)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":387)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":388)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":393)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":398)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":403)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":408)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":413)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":418)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":423)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":428)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":433)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":438)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":443)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":448)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":453)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":458)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":463)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":471)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":476)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":481)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":486)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":491)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":496)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":501)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":506)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":514)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":515)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":515)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":515)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":515)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":516)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":516)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":516)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":516)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":517)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":517)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":517)
WARN  (EX3779) : 'hblank' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":536)
WARN  (EX1998) : Net 'dinb' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":115)
WARN  (EX3670) : Actual bit length 24 differs from formal bit length 25 for port 'color_out'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":260)
Compiling module 'Reset_Sync'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":427)
Compiling module 'svo_hdmi'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v":97)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_hdmi.v":100)
Compiling module 'svo_tcard(SVO_MODE="1024x600")'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":37)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":147)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":149)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":150)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":153)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":155)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tcard.v":156)
Compiling module 'svo_enc(SVO_MODE="1024x600")'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":23)
Extracting RAM for identifier 'ctrl_fifo'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":49)
Extracting RAM for identifier 'pixel_fifo'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":52)
Extracting RAM for identifier 'out_fifo'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":55)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":44)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":93)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":97)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":99)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":111)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":126)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":130)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":131)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":134)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":135)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":136)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":156)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_enc.v":160)
Compiling module 'svo_tmds'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/hdmi/svo_tmds.v":23)
Compiling module 'uartController'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uartController.v":1)
Compiling module 'uart'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":1)
Extracting RAM for identifier 'testMemory'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":86)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":42)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":45)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":53)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":60)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":129)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":138)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":142)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":150)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":155)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uart.v":162)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'data_out'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/uartController.v":70)
Compiling module 'cpuTimer'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":358)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":391)
WARN  (EX1998) : Net 'CLK_PIX' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":42)
WARN  (EX1998) : Net 'clk_cpu' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":270)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "data_out[31]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[30]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[29]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[28]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[27]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[26]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[25]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[24]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[23]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[22]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[21]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[20]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[19]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[18]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[17]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[16]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[15]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[14]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[13]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[12]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[11]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[10]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[9]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[8]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[7]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[6]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[5]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[4]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[3]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[2]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[1]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
WARN  (EX0211) : The output port "data_out[0]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":13)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input uart_rx is unused("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":22)
WARN  (CV0016) : Input s2 is unused("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/soc.v":26)
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "textEn" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/GPIO/PPU.v":212)
WARN  (DI0002) : Asynchronous register "nak" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_hid_host.v":358)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/Memories/flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":417)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":310)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/CPU/cpu.v":195)
WARN  (NL0002) : The module "usb_hid_host_rom" instantiated to "rom" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/src/usb/usb_controller.v":47)
[95%] Generate netlist file "/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/impl/gwsynthesis/RISCY.vg" completed
[100%] Generate report file "/home/iordana/Documents/GitHub/RiscY/RISCY_primer25k/impl/gwsynthesis/RISCY_syn.rpt.html" completed
GowinSynthesis finish
