

================================================================
== Vitis HLS Report for 'rv32i_pp_ip'
================================================================
* Date:           Sun Sep  8 16:16:10 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        rv32i_pp_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.031 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_2  |        ?|        ?|         3|          3|          3|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_from_m_has_no_dest = alloca i32 1"   --->   Operation 6 'alloca' 'w_from_m_has_no_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%is_ret = alloca i32 1"   --->   Operation 7 'alloca' 'is_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_to_w_has_no_dest = alloca i32 1"   --->   Operation 8 'alloca' 'm_to_w_has_no_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_to_w_is_ret = alloca i32 1"   --->   Operation 9 'alloca' 'm_to_w_is_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_from_e_d_i_is_store = alloca i32 1"   --->   Operation 10 'alloca' 'm_from_e_d_i_is_store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m_from_e_d_i_is_load = alloca i32 1"   --->   Operation 11 'alloca' 'm_from_e_d_i_is_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_r_type = alloca i32 1"   --->   Operation 12 'alloca' 'e_to_m_d_i_is_r_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%e_to_m_d_i_has_no_dest = alloca i32 1"   --->   Operation 13 'alloca' 'e_to_m_d_i_has_no_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_op_imm = alloca i32 1"   --->   Operation 14 'alloca' 'e_to_m_d_i_is_op_imm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_lui = alloca i32 1"   --->   Operation 15 'alloca' 'e_to_m_d_i_is_lui' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_ret = alloca i32 1"   --->   Operation 16 'alloca' 'e_to_m_d_i_is_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_jal = alloca i32 1"   --->   Operation 17 'alloca' 'e_to_m_d_i_is_jal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_jalr = alloca i32 1"   --->   Operation 18 'alloca' 'e_to_m_d_i_is_jalr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_branch = alloca i32 1"   --->   Operation 19 'alloca' 'e_to_m_d_i_is_branch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_store = alloca i32 1"   --->   Operation 20 'alloca' 'e_to_m_d_i_is_store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_load = alloca i32 1"   --->   Operation 21 'alloca' 'e_to_m_d_i_is_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%counter_nbc = alloca i32 1" [../../rv32i_pp_ip.cpp:53]   --->   Operation 22 'alloca' 'counter_nbc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%counter_nbi = alloca i32 1" [../../rv32i_pp_ip.cpp:25->../../rv32i_pp_ip.cpp:75]   --->   Operation 23 'alloca' 'counter_nbi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_from_m_rd = alloca i32 1" [../../wb.cpp:15->../../rv32i_pp_ip.cpp:74]   --->   Operation 24 'alloca' 'w_from_m_rd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%msize = alloca i32 1" [../../mem.cpp:7->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 25 'alloca' 'msize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%e_to_m_rv2_1 = alloca i32 1" [../../mem.cpp:66->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 26 'alloca' 'e_to_m_rv2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_from_e_result = alloca i32 1" [../../mem.cpp:89->../../rv32i_pp_ip.cpp:73]   --->   Operation 27 'alloca' 'm_from_e_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_from_e_target_pc = alloca i32 1" [../../fetch_decode.cpp:7->../../rv32i_pp_ip.cpp:66]   --->   Operation 28 'alloca' 'f_from_e_target_pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%e_to_m_d_i_imm = alloca i32 1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 29 'alloca' 'e_to_m_d_i_imm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%e_to_m_d_i_type = alloca i32 1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 30 'alloca' 'e_to_m_d_i_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%e_to_m_d_i_rs2 = alloca i32 1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 31 'alloca' 'e_to_m_d_i_rs2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%e_to_m_d_i_rs1 = alloca i32 1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 32 'alloca' 'e_to_m_d_i_rs1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pc_1 = alloca i32 1" [../../compute.cpp:118->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 33 'alloca' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%f_to_f_1 = alloca i32 1" [../../fetch_decode.cpp:6->../../rv32i_pp_ip.cpp:66]   --->   Operation 34 'alloca' 'f_to_f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 35 'alloca' 'reg_file' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_1 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 36 'alloca' 'reg_file_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_2 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 37 'alloca' 'reg_file_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_3 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 38 'alloca' 'reg_file_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_4 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 39 'alloca' 'reg_file_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_5 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 40 'alloca' 'reg_file_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_6 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 41 'alloca' 'reg_file_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_7 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 42 'alloca' 'reg_file_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_8 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 43 'alloca' 'reg_file_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_9 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 44 'alloca' 'reg_file_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_10 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 45 'alloca' 'reg_file_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_11 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 46 'alloca' 'reg_file_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_12 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 47 'alloca' 'reg_file_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%reg_file_13 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 48 'alloca' 'reg_file_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_14 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 49 'alloca' 'reg_file_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_15 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 50 'alloca' 'reg_file_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_16 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 51 'alloca' 'reg_file_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_17 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 52 'alloca' 'reg_file_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%reg_file_18 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 53 'alloca' 'reg_file_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%reg_file_19 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 54 'alloca' 'reg_file_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%reg_file_20 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 55 'alloca' 'reg_file_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_21 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 56 'alloca' 'reg_file_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%reg_file_22 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 57 'alloca' 'reg_file_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_23 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 58 'alloca' 'reg_file_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_24 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 59 'alloca' 'reg_file_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_25 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 60 'alloca' 'reg_file_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_26 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 61 'alloca' 'reg_file_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_27 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 62 'alloca' 'reg_file_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_28 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 63 'alloca' 'reg_file_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_29 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 64 'alloca' 'reg_file_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_30 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 65 'alloca' 'reg_file_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%m_to_w_result_3 = alloca i32 1" [../../rv32i_pp_ip.cpp:19->../../rv32i_pp_ip.cpp:76]   --->   Operation 66 'alloca' 'm_to_w_result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_31 = alloca i32 1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 67 'alloca' 'reg_file_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%m_to_w_rd = alloca i32 1" [../../rv32i_pp_ip.cpp:51]   --->   Operation 68 'alloca' 'm_to_w_rd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%e_to_m_d_i_func3 = alloca i32 1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 69 'alloca' 'e_to_m_d_i_func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%e_to_m_d_i_rd = alloca i32 1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 70 'alloca' 'e_to_m_d_i_rd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [../../rv32i_pp_ip.cpp:31]   --->   Operation 71 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_6, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_6, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 90 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc" [../../rv32i_pp_ip.cpp:32]   --->   Operation 91 'read' 'start_pc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%e_to_f_target_pc = trunc i32 %start_pc_read" [../../rv32i_pp_ip.cpp:55]   --->   Operation 92 'trunc' 'e_to_f_target_pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_31" [../../rv32i_pp_ip.cpp:44]   --->   Operation 93 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_30" [../../rv32i_pp_ip.cpp:44]   --->   Operation 94 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_29" [../../rv32i_pp_ip.cpp:44]   --->   Operation 95 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_28" [../../rv32i_pp_ip.cpp:44]   --->   Operation 96 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_27" [../../rv32i_pp_ip.cpp:44]   --->   Operation 97 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_26" [../../rv32i_pp_ip.cpp:44]   --->   Operation 98 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_25" [../../rv32i_pp_ip.cpp:44]   --->   Operation 99 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_24" [../../rv32i_pp_ip.cpp:44]   --->   Operation 100 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_23" [../../rv32i_pp_ip.cpp:44]   --->   Operation 101 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_22" [../../rv32i_pp_ip.cpp:44]   --->   Operation 102 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_21" [../../rv32i_pp_ip.cpp:44]   --->   Operation 103 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_20" [../../rv32i_pp_ip.cpp:44]   --->   Operation 104 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_19" [../../rv32i_pp_ip.cpp:44]   --->   Operation 105 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_18" [../../rv32i_pp_ip.cpp:44]   --->   Operation 106 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_17" [../../rv32i_pp_ip.cpp:44]   --->   Operation 107 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_16" [../../rv32i_pp_ip.cpp:44]   --->   Operation 108 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_15" [../../rv32i_pp_ip.cpp:44]   --->   Operation 109 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_14" [../../rv32i_pp_ip.cpp:44]   --->   Operation 110 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_13" [../../rv32i_pp_ip.cpp:44]   --->   Operation 111 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_12" [../../rv32i_pp_ip.cpp:44]   --->   Operation 112 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_11" [../../rv32i_pp_ip.cpp:44]   --->   Operation 113 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_10" [../../rv32i_pp_ip.cpp:44]   --->   Operation 114 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_9" [../../rv32i_pp_ip.cpp:44]   --->   Operation 115 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_8" [../../rv32i_pp_ip.cpp:44]   --->   Operation 116 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_7" [../../rv32i_pp_ip.cpp:44]   --->   Operation 117 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_6" [../../rv32i_pp_ip.cpp:44]   --->   Operation 118 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_5" [../../rv32i_pp_ip.cpp:44]   --->   Operation 119 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_4" [../../rv32i_pp_ip.cpp:44]   --->   Operation 120 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_3" [../../rv32i_pp_ip.cpp:44]   --->   Operation 121 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_2" [../../rv32i_pp_ip.cpp:44]   --->   Operation 122 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file_1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 123 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %reg_file" [../../rv32i_pp_ip.cpp:44]   --->   Operation 124 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln7 = store i15 %e_to_f_target_pc, i15 %f_from_e_target_pc" [../../fetch_decode.cpp:7->../../rv32i_pp_ip.cpp:66]   --->   Operation 125 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 0, i32 %counter_nbi" [../../rv32i_pp_ip.cpp:25->../../rv32i_pp_ip.cpp:75]   --->   Operation 126 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 1, i32 %counter_nbc" [../../rv32i_pp_ip.cpp:53]   --->   Operation 127 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln62 = br void %do.body" [../../rv32i_pp_ip.cpp:62]   --->   Operation 128 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%e_to_e_1 = phi i1 1, void %entry, i1 %e_to_f_set_pc, void %do.body.backedge"   --->   Operation 129 'phi' 'e_to_e_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%e_to_m_cancel_1 = phi i1 1, void %entry, i1 %e_to_e_1, void %do.body.backedge"   --->   Operation 130 'phi' 'e_to_m_cancel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%m_to_w_cancel_1 = phi i1 1, void %entry, i1 %e_to_m_cancel_1, void %do.body.backedge"   --->   Operation 131 'phi' 'm_to_w_cancel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%w_from_m_has_no_dest_load = load i1 %w_from_m_has_no_dest" [../../execute.cpp:32->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 132 'load' 'w_from_m_has_no_dest_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%m_to_w_has_no_dest_load = load i1 %m_to_w_has_no_dest" [../../execute.cpp:30->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 133 'load' 'm_to_w_has_no_dest_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%m_from_e_d_i_is_store_load = load i1 %m_from_e_d_i_is_store" [../../mem.cpp:100->../../rv32i_pp_ip.cpp:73]   --->   Operation 134 'load' 'm_from_e_d_i_is_store_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%e_to_m_d_i_has_no_dest_load = load i1 %e_to_m_d_i_has_no_dest"   --->   Operation 135 'load' 'e_to_m_d_i_has_no_dest_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_store_load = load i1 %e_to_m_d_i_is_store"   --->   Operation 136 'load' 'e_to_m_d_i_is_store_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%m_to_w_rd_3 = load i5 %w_from_m_rd" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 137 'load' 'm_to_w_rd_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%e_to_m_result_2 = load i32 %m_from_e_result" [../../mem.cpp:8->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 138 'load' 'e_to_m_result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_4 = load i15 %f_from_e_target_pc" [../../fetch_decode.cpp:17->../../rv32i_pp_ip.cpp:66]   --->   Operation 139 'load' 'e_to_f_target_pc_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rs2 = load i5 %e_to_m_d_i_rs2" [../../compute.cpp:41->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 140 'load' 'f_to_e_d_i_rs2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rs1 = load i5 %e_to_m_d_i_rs1" [../../execute.cpp:33->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 141 'load' 'f_to_e_d_i_rs1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%f_to_f_2 = load i15 %f_to_f_1" [../../fetch_decode.cpp:17->../../rv32i_pp_ip.cpp:66]   --->   Operation 142 'load' 'f_to_f_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%reg_file_32 = load i32 %reg_file"   --->   Operation 143 'load' 'reg_file_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%reg_file_33 = load i32 %reg_file_1"   --->   Operation 144 'load' 'reg_file_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%reg_file_34 = load i32 %reg_file_2"   --->   Operation 145 'load' 'reg_file_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%reg_file_35 = load i32 %reg_file_3"   --->   Operation 146 'load' 'reg_file_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%reg_file_36 = load i32 %reg_file_4"   --->   Operation 147 'load' 'reg_file_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%reg_file_37 = load i32 %reg_file_5"   --->   Operation 148 'load' 'reg_file_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%reg_file_38 = load i32 %reg_file_6"   --->   Operation 149 'load' 'reg_file_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%reg_file_39 = load i32 %reg_file_7"   --->   Operation 150 'load' 'reg_file_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%reg_file_40 = load i32 %reg_file_8"   --->   Operation 151 'load' 'reg_file_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%reg_file_41 = load i32 %reg_file_9"   --->   Operation 152 'load' 'reg_file_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%reg_file_42 = load i32 %reg_file_10"   --->   Operation 153 'load' 'reg_file_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%reg_file_43 = load i32 %reg_file_11"   --->   Operation 154 'load' 'reg_file_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%reg_file_44 = load i32 %reg_file_12"   --->   Operation 155 'load' 'reg_file_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%reg_file_45 = load i32 %reg_file_13"   --->   Operation 156 'load' 'reg_file_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%reg_file_46 = load i32 %reg_file_14"   --->   Operation 157 'load' 'reg_file_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%reg_file_47 = load i32 %reg_file_15"   --->   Operation 158 'load' 'reg_file_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%reg_file_48 = load i32 %reg_file_16"   --->   Operation 159 'load' 'reg_file_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%reg_file_49 = load i32 %reg_file_17"   --->   Operation 160 'load' 'reg_file_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%reg_file_50 = load i32 %reg_file_18"   --->   Operation 161 'load' 'reg_file_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%reg_file_51 = load i32 %reg_file_19"   --->   Operation 162 'load' 'reg_file_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%reg_file_52 = load i32 %reg_file_20"   --->   Operation 163 'load' 'reg_file_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%reg_file_53 = load i32 %reg_file_21"   --->   Operation 164 'load' 'reg_file_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%reg_file_54 = load i32 %reg_file_22"   --->   Operation 165 'load' 'reg_file_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%reg_file_55 = load i32 %reg_file_23"   --->   Operation 166 'load' 'reg_file_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%reg_file_56 = load i32 %reg_file_24"   --->   Operation 167 'load' 'reg_file_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%reg_file_57 = load i32 %reg_file_25"   --->   Operation 168 'load' 'reg_file_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%reg_file_58 = load i32 %reg_file_26"   --->   Operation 169 'load' 'reg_file_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%reg_file_59 = load i32 %reg_file_27"   --->   Operation 170 'load' 'reg_file_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%reg_file_60 = load i32 %reg_file_28"   --->   Operation 171 'load' 'reg_file_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%reg_file_61 = load i32 %reg_file_29"   --->   Operation 172 'load' 'reg_file_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%reg_file_62 = load i32 %reg_file_30"   --->   Operation 173 'load' 'reg_file_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%m_to_w_result_2 = load i32 %m_to_w_result_3" [../../rv32i_pp_ip.cpp:44]   --->   Operation 174 'load' 'm_to_w_result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%reg_file_63 = load i32 %reg_file_31"   --->   Operation 175 'load' 'reg_file_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%e_to_m_d_i_rd_3 = load i5 %m_to_w_rd" [../../execute.cpp:36->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 176 'load' 'e_to_m_d_i_rd_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%f_to_e_d_i_func3 = load i3 %e_to_m_d_i_func3" [../../compute.cpp:45->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 177 'load' 'f_to_e_d_i_func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.75ns)   --->   "%pc = select i1 %e_to_e_1, i15 %e_to_f_target_pc_4, i15 %f_to_f_2" [../../fetch_decode.cpp:17->../../rv32i_pp_ip.cpp:66]   --->   Operation 178 'select' 'pc' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %pc" [../../fetch.cpp:8->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66]   --->   Operation 179 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln8" [../../fetch.cpp:8->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66]   --->   Operation 180 'getelementptr' 'code_ram_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (3.25ns)   --->   "%instruction = load i15 %code_ram_addr" [../../fetch.cpp:8->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66]   --->   Operation 181 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %e_to_m_d_i_is_store_load, i1 %m_from_e_d_i_is_store" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 182 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %e_to_m_d_i_has_no_dest_load, i1 %m_to_w_has_no_dest" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 183 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %m_to_w_has_no_dest_load, i1 %w_from_m_has_no_dest" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 184 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (3.20ns)   --->   "%r1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %f_to_e_d_i_rs1" [../../compute.cpp:6->../../execute.cpp:66->../../rv32i_pp_ip.cpp:67]   --->   Operation 185 'sparsemux' 'r1' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (3.20ns)   --->   "%r2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %f_to_e_d_i_rs2" [../../compute.cpp:6->../../execute.cpp:67->../../rv32i_pp_ip.cpp:67]   --->   Operation 186 'sparsemux' 'r2' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln30)   --->   "%or_ln30 = or i1 %e_to_m_cancel_1, i1 %m_to_w_has_no_dest_load" [../../execute.cpp:30->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 187 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln30 = xor i1 %or_ln30, i1 1" [../../execute.cpp:30->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 188 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (1.78ns)   --->   "%icmp_ln31 = icmp_ne  i5 %f_to_e_d_i_rs1, i5 0" [../../execute.cpp:31->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 189 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.78ns)   --->   "%icmp_ln31_1 = icmp_eq  i5 %f_to_e_d_i_rs1, i5 %e_to_m_d_i_rd_3" [../../execute.cpp:31->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 190 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node m_bp_1)   --->   "%and_ln30 = and i1 %icmp_ln31_1, i1 %xor_ln30" [../../execute.cpp:30->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 191 'and' 'and_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%m_bp_1 = and i1 %and_ln30, i1 %icmp_ln31" [../../execute.cpp:30->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 192 'and' 'm_bp_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.97ns)   --->   "%xor_ln32 = xor i1 %m_to_w_cancel_1, i1 1" [../../execute.cpp:32->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 193 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln32_1)   --->   "%or_ln32 = or i1 %m_to_w_cancel_1, i1 %w_from_m_has_no_dest_load" [../../execute.cpp:32->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 194 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln32_1 = xor i1 %or_ln32, i1 1" [../../execute.cpp:32->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 195 'xor' 'xor_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (1.78ns)   --->   "%icmp_ln33 = icmp_eq  i5 %f_to_e_d_i_rs1, i5 %m_to_w_rd_3" [../../execute.cpp:33->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 196 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node bypass_rs1)   --->   "%and_ln32 = and i1 %icmp_ln33, i1 %xor_ln32_1" [../../execute.cpp:32->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 197 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node bypass_rs1)   --->   "%w_bp_1 = and i1 %and_ln32, i1 %icmp_ln31" [../../execute.cpp:32->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 198 'and' 'w_bp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%bypass_rs1 = or i1 %m_bp_1, i1 %w_bp_1" [../../execute.cpp:34->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 199 'or' 'bypass_rs1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (1.78ns)   --->   "%icmp_ln36 = icmp_ne  i5 %f_to_e_d_i_rs2, i5 0" [../../execute.cpp:36->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 200 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (1.78ns)   --->   "%icmp_ln36_1 = icmp_eq  i5 %f_to_e_d_i_rs2, i5 %e_to_m_d_i_rd_3" [../../execute.cpp:36->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 201 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node m_bp_2)   --->   "%and_ln35 = and i1 %icmp_ln36_1, i1 %xor_ln30" [../../execute.cpp:35->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 202 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%m_bp_2 = and i1 %and_ln35, i1 %icmp_ln36" [../../execute.cpp:35->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 203 'and' 'm_bp_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (1.78ns)   --->   "%icmp_ln38 = icmp_eq  i5 %f_to_e_d_i_rs2, i5 %m_to_w_rd_3" [../../execute.cpp:38->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 204 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node bypass_rs2)   --->   "%and_ln37 = and i1 %icmp_ln36, i1 %xor_ln32_1" [../../execute.cpp:37->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 205 'and' 'and_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node bypass_rs2)   --->   "%w_bp_2 = and i1 %and_ln37, i1 %icmp_ln38" [../../execute.cpp:37->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 206 'and' 'w_bp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%bypass_rs2 = or i1 %m_bp_2, i1 %w_bp_2" [../../execute.cpp:39->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 207 'or' 'bypass_rs2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node rv1)   --->   "%select_ln8 = select i1 %m_bp_1, i32 %e_to_m_result_2, i32 %m_to_w_result_2" [../../execute.cpp:8->../../execute.cpp:40->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 208 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.69ns) (out node of the LUT)   --->   "%rv1 = select i1 %bypass_rs1, i32 %select_ln8, i32 %r1" [../../execute.cpp:40->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 209 'select' 'rv1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %rv1" [../../execute.cpp:59->../../rv32i_pp_ip.cpp:67]   --->   Operation 210 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node rv2)   --->   "%select_ln8_1 = select i1 %m_bp_2, i32 %e_to_m_result_2, i32 %m_to_w_result_2" [../../execute.cpp:8->../../execute.cpp:41->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 211 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.69ns) (out node of the LUT)   --->   "%rv2 = select i1 %bypass_rs2, i32 %select_ln8_1, i32 %r2" [../../execute.cpp:41->../../execute.cpp:68->../../rv32i_pp_ip.cpp:67]   --->   Operation 212 'select' 'rv2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (1.87ns)   --->   "%switch_ln13 = switch i3 %f_to_e_d_i_func3, void %sw.bb15.i.i, i3 0, void %sw.bb.i253.i, i3 1, void %sw.bb1.i.i, i3 2, void %sw.bb4.i.i62, i3 3, void %sw.bb4.i.i62, i3 4, void %sw.bb6.i.i63, i3 5, void %sw.bb9.i.i, i3 6, void %sw.bb12.i.i" [../../compute.cpp:13->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 213 'switch' 'switch_ln13' <Predicate = true> <Delay = 1.87>
ST_1 : Operation 214 [1/1] (2.18ns)   --->   "%br_ln20 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:20->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 214 'br' 'br_ln20' <Predicate = (f_to_e_d_i_func3 == 3) | (f_to_e_d_i_func3 == 2)> <Delay = 2.18>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%msize_load = load i3 %msize" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 215 'load' 'msize_load' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%a01 = trunc i32 %e_to_m_result_2" [../../mem.cpp:8->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 216 'trunc' 'a01' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%a1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %e_to_m_result_2, i32 1" [../../mem.cpp:9->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 217 'bitselect' 'a1' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%a2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %e_to_m_result_2, i32 2, i32 16" [../../mem.cpp:10->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 218 'partselect' 'a2' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i15 %a2" [../../mem.cpp:18->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 219 'zext' 'zext_ln18' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln18" [../../mem.cpp:18->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 220 'getelementptr' 'data_ram_addr' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (3.25ns)   --->   "%w = load i15 %data_ram_addr" [../../mem.cpp:18->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 221 'load' 'w' <Predicate = (!e_to_m_cancel_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%e_to_m_rv2_1_load = load i32 %e_to_m_rv2_1" [../../mem.cpp:73->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 222 'load' 'e_to_m_rv2_1_load' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%msize_1 = trunc i3 %msize_load" [../../mem.cpp:102->../../rv32i_pp_ip.cpp:73]   --->   Operation 223 'trunc' 'msize_1' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%rv2_0 = trunc i32 %e_to_m_rv2_1_load" [../../mem.cpp:72->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 224 'trunc' 'rv2_0' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%rv2_01 = trunc i32 %e_to_m_rv2_1_load" [../../mem.cpp:73->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 225 'trunc' 'rv2_01' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.86ns)   --->   "%switch_ln74 = switch i2 %msize_1, void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb4.i.i, i2 2, void %sw.bb6.i.i" [../../mem.cpp:74->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 226 'switch' 'switch_ln74' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load)> <Delay = 1.86>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i16 %rv2_01" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 227 'zext' 'zext_ln79' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %a1, i1 0" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 228 'bitconcatenate' 'and_ln' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i2 %and_ln" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 229 'zext' 'zext_ln79_1' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (2.12ns)   --->   "%shl_ln79 = shl i4 3, i4 %zext_ln79_1" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 230 'shl' 'shl_ln79' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln79_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %a1, i4 0" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 231 'bitconcatenate' 'shl_ln79_1' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %shl_ln79_1" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 232 'zext' 'zext_ln79_2' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (3.98ns)   --->   "%shl_ln79_2 = shl i32 %zext_ln79, i32 %zext_ln79_2" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 233 'shl' 'shl_ln79_2' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %rv2_0" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 234 'zext' 'zext_ln76' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i2 %a01" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 235 'zext' 'zext_ln76_1' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.85ns)   --->   "%shl_ln76 = shl i4 1, i4 %zext_ln76_1" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 236 'shl' 'shl_ln76' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 237 'bitconcatenate' 'shl_ln76_1' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i5 %shl_ln76_1" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 238 'zext' 'zext_ln76_2' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (3.14ns)   --->   "%shl_ln76_2 = shl i32 %zext_ln76, i32 %zext_ln76_2" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 239 'shl' 'shl_ln76_2' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%f7_6 = phi i1 0, void %entry, i1 %tmp_5, void %do.body.backedge" [../../compute.cpp:38->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 240 'phi' 'f7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%is_ret_load = load i1 %is_ret" [../../rv32i_pp_ip.cpp:21->../../rv32i_pp_ip.cpp:76]   --->   Operation 241 'load' 'is_ret_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%m_to_w_is_ret_load = load i1 %m_to_w_is_ret"   --->   Operation 242 'load' 'm_to_w_is_ret_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%m_from_e_d_i_is_load_load = load i1 %m_from_e_d_i_is_load" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 243 'load' 'm_from_e_d_i_is_load_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_op_imm_load = load i1 %e_to_m_d_i_is_op_imm" [../../execute.cpp:85->../../rv32i_pp_ip.cpp:67]   --->   Operation 244 'load' 'e_to_m_d_i_is_op_imm_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_lui_load = load i1 %e_to_m_d_i_is_lui" [../../compute.cpp:103->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 245 'load' 'e_to_m_d_i_is_lui_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_ret_load = load i1 %e_to_m_d_i_is_ret" [../../execute.cpp:109->../../rv32i_pp_ip.cpp:67]   --->   Operation 246 'load' 'e_to_m_d_i_is_ret_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_jal_load = load i1 %e_to_m_d_i_is_jal" [../../execute.cpp:102->../../rv32i_pp_ip.cpp:67]   --->   Operation 247 'load' 'e_to_m_d_i_is_jal_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_jalr_load = load i1 %e_to_m_d_i_is_jalr" [../../execute.cpp:102->../../rv32i_pp_ip.cpp:67]   --->   Operation 248 'load' 'e_to_m_d_i_is_jalr_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_branch_load = load i1 %e_to_m_d_i_is_branch" [../../execute.cpp:80->../../rv32i_pp_ip.cpp:67]   --->   Operation 249 'load' 'e_to_m_d_i_is_branch_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_load_load = load i1 %e_to_m_d_i_is_load" [../../execute.cpp:98->../../rv32i_pp_ip.cpp:67]   --->   Operation 250 'load' 'e_to_m_d_i_is_load_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm = load i20 %e_to_m_d_i_imm" [../../execute.cpp:81->../../rv32i_pp_ip.cpp:67]   --->   Operation 251 'load' 'f_to_e_d_i_imm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%f_to_e_d_i_type = load i3 %e_to_m_d_i_type" [../../compute.cpp:128->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 252 'load' 'f_to_e_d_i_type' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%f_to_e_pc = load i15 %pc_1" [../../compute.cpp:76->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 253 'load' 'f_to_e_pc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rd = load i5 %e_to_m_d_i_rd" [../../execute.cpp:100->../../rv32i_pp_ip.cpp:67]   --->   Operation 254 'load' 'f_to_e_d_i_rd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_3" [../../rv32i_pp_ip.cpp:63]   --->   Operation 255 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../rv32i_pp_ip.cpp:62]   --->   Operation 256 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (1.94ns)   --->   "%f_to_f = add i15 %pc, i15 1" [../../fetch.cpp:7->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66]   --->   Operation 257 'add' 'f_to_f' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/2] (3.25ns)   --->   "%instruction = load i15 %code_ram_addr" [../../fetch.cpp:8->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66]   --->   Operation 258 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%f_to_e_d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6" [../../decode.cpp:7->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 259 'partselect' 'f_to_e_d_i_opcode' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rd_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11" [../../decode.cpp:8->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 260 'partselect' 'f_to_e_d_i_rd_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%d_imm_inst_19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19" [../../decode.cpp:9->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 261 'partselect' 'd_imm_inst_19_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%f_to_e_d_i_func3_1 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14" [../../decode.cpp:9->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 262 'partselect' 'f_to_e_d_i_func3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rs1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19" [../../decode.cpp:10->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 263 'partselect' 'f_to_e_d_i_rs1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rs2_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24" [../../decode.cpp:11->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 264 'partselect' 'f_to_e_d_i_rs2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_load = icmp_eq  i5 %f_to_e_d_i_opcode, i5 0" [../../decode.cpp:13->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 265 'icmp' 'f_to_e_d_i_is_load' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_store = icmp_eq  i5 %f_to_e_d_i_opcode, i5 8" [../../decode.cpp:14->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 266 'icmp' 'f_to_e_d_i_is_store' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_branch = icmp_eq  i5 %f_to_e_d_i_opcode, i5 24" [../../decode.cpp:15->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 267 'icmp' 'f_to_e_d_i_is_branch' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_jalr = icmp_eq  i5 %f_to_e_d_i_opcode, i5 25" [../../decode.cpp:16->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 268 'icmp' 'f_to_e_d_i_is_jalr' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_jal = icmp_eq  i5 %f_to_e_d_i_opcode, i5 27" [../../decode.cpp:17->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 269 'icmp' 'f_to_e_d_i_is_jal' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (2.55ns)   --->   "%f_to_e_d_i_is_ret = icmp_eq  i32 %instruction, i32 32871" [../../decode.cpp:18->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 270 'icmp' 'f_to_e_d_i_is_ret' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_lui = icmp_eq  i5 %f_to_e_d_i_opcode, i5 13" [../../decode.cpp:19->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 271 'icmp' 'f_to_e_d_i_is_lui' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (1.78ns)   --->   "%f_to_e_d_i_is_op_imm = icmp_eq  i5 %f_to_e_d_i_opcode, i5 4" [../../decode.cpp:20->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 272 'icmp' 'f_to_e_d_i_is_op_imm' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (1.78ns)   --->   "%icmp_ln21 = icmp_eq  i5 %f_to_e_d_i_rd_1, i5 0" [../../decode.cpp:21->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 273 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node f_to_e_d_i_has_no_dest)   --->   "%or_ln21 = or i1 %icmp_ln21, i1 %f_to_e_d_i_is_branch" [../../decode.cpp:21->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 274 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.97ns) (out node of the LUT)   --->   "%f_to_e_d_i_has_no_dest = or i1 %or_ln21, i1 %f_to_e_d_i_is_store" [../../decode.cpp:21->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 275 'or' 'f_to_e_d_i_has_no_dest' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6" [../../type.cpp:56->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 276 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4" [../../type.cpp:57->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 277 'partselect' 'opcl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_load, i1 %e_to_m_d_i_is_load" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 278 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_store, i1 %e_to_m_d_i_is_store" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 279 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_branch, i1 %e_to_m_d_i_is_branch" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 280 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_jalr, i1 %e_to_m_d_i_is_jalr" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 281 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_jal, i1 %e_to_m_d_i_is_jal" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 282 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_ret, i1 %e_to_m_d_i_is_ret" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 283 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_lui, i1 %e_to_m_d_i_is_lui" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 284 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_op_imm, i1 %e_to_m_d_i_is_op_imm" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 285 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_has_no_dest, i1 %e_to_m_d_i_has_no_dest" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 286 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %e_to_m_d_i_is_load_load, i1 %m_from_e_d_i_is_load" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 287 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %e_to_m_d_i_is_ret_load, i1 %m_to_w_is_ret" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 288 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %m_to_w_is_ret_load, i1 %is_ret" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 289 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (2.18ns)   --->   "%switch_ln58 = switch i2 %opch, void %sw.bb5.i.i.i.i, i2 0, void %sw.bb.i.i.i.i, i2 1, void %sw.bb1.i.i.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:58->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 290 'switch' 'switch_ln58' <Predicate = true> <Delay = 2.18>
ST_2 : Operation 291 [1/1] (2.18ns)   --->   "%switch_ln17 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i40.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i.i, i3 4, void %sw.bb4.i52.i.i.i.i" [../../type.cpp:17->../../type.cpp:60->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 291 'switch' 'switch_ln17' <Predicate = (opch == 1)> <Delay = 2.18>
ST_2 : Operation 292 [1/1] (2.18ns)   --->   "%switch_ln4 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i70.i.i.i.i, i3 5, void %sw.bb5.i85.i.i.i.i, i3 4, void %sw.bb4.i82.i.i.i.i" [../../type.cpp:4->../../type.cpp:59->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 292 'switch' 'switch_ln4' <Predicate = (opch == 0)> <Delay = 2.18>
ST_2 : Operation 293 [1/1] (2.18ns)   --->   "%switch_ln43 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i.i.i.i.i, i3 1, void %sw.bb1.i.i.i.i.i, i3 3, void %sw.bb3.i.i.i.i.i" [../../type.cpp:43->../../type.cpp:62->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 293 'switch' 'switch_ln43' <Predicate = (opch == 3)> <Delay = 2.18>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%e_to_m_d_i_is_r_type_load = load i1 %e_to_m_d_i_is_r_type" [../../compute.cpp:46->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 294 'load' 'e_to_m_d_i_is_r_type_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_ult  i32 %rv1, i32 %rv2" [../../compute.cpp:26->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 295 'icmp' 'icmp_ln26' <Predicate = (f_to_e_d_i_func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (2.18ns)   --->   "%br_ln27 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:27->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 296 'br' 'br_ln27' <Predicate = (f_to_e_d_i_func3 == 6)> <Delay = 2.18>
ST_2 : Operation 297 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_slt  i32 %rv1, i32 %rv2" [../../compute.cpp:23->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 297 'icmp' 'icmp_ln23' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.97ns)   --->   "%xor_ln23 = xor i1 %icmp_ln23, i1 1" [../../compute.cpp:23->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 298 'xor' 'xor_ln23' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (2.18ns)   --->   "%br_ln24 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:24->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 299 'br' 'br_ln24' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 2.18>
ST_2 : Operation 300 [1/1] (2.55ns)   --->   "%icmp_ln21_1 = icmp_slt  i32 %rv1, i32 %rv2" [../../compute.cpp:21->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 300 'icmp' 'icmp_ln21_1' <Predicate = (f_to_e_d_i_func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:22->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 301 'br' 'br_ln22' <Predicate = (f_to_e_d_i_func3 == 4)> <Delay = 2.18>
ST_2 : Operation 302 [1/1] (2.55ns)   --->   "%icmp_ln16 = icmp_ne  i32 %rv1, i32 %rv2" [../../compute.cpp:16->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 302 'icmp' 'icmp_ln16' <Predicate = (f_to_e_d_i_func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (2.18ns)   --->   "%br_ln17 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:17->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 303 'br' 'br_ln17' <Predicate = (f_to_e_d_i_func3 == 1)> <Delay = 2.18>
ST_2 : Operation 304 [1/1] (2.55ns)   --->   "%icmp_ln14 = icmp_eq  i32 %rv1, i32 %rv2" [../../compute.cpp:14->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 304 'icmp' 'icmp_ln14' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (2.18ns)   --->   "%br_ln15 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:15->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 305 'br' 'br_ln15' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 2.18>
ST_2 : Operation 306 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_ult  i32 %rv1, i32 %rv2" [../../compute.cpp:29->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 306 'icmp' 'icmp_ln29' <Predicate = (f_to_e_d_i_func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i1 %icmp_ln29, i1 1" [../../compute.cpp:29->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 307 'xor' 'xor_ln29' <Predicate = (f_to_e_d_i_func3 == 7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (2.18ns)   --->   "%br_ln30 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i" [../../compute.cpp:30->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 308 'br' 'br_ln30' <Predicate = (f_to_e_d_i_func3 == 7)> <Delay = 2.18>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%result_25 = phi i1 %xor_ln29, void %sw.bb15.i.i, i1 %icmp_ln26, void %sw.bb12.i.i, i1 %xor_ln23, void %sw.bb9.i.i, i1 %icmp_ln21_1, void %sw.bb6.i.i63, i1 0, void %sw.bb4.i.i62, i1 %icmp_ln16, void %sw.bb1.i.i, i1 %icmp_ln14, void %sw.bb.i253.i" [../../compute.cpp:29->../../execute.cpp:79->../../rv32i_pp_ip.cpp:67]   --->   Operation 309 'phi' 'result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.97ns)   --->   "%taken_branch = and i1 %e_to_m_d_i_is_branch_load, i1 %result_25" [../../execute.cpp:80->../../rv32i_pp_ip.cpp:67]   --->   Operation 310 'and' 'taken_branch' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i20 %f_to_e_d_i_imm" [../../execute.cpp:82->../../rv32i_pp_ip.cpp:67]   --->   Operation 311 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i20 %f_to_e_d_i_imm" [../../execute.cpp:81->../../rv32i_pp_ip.cpp:67]   --->   Operation 312 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.69ns)   --->   "%rs = select i1 %e_to_m_d_i_is_r_type_load, i32 %rv2, i32 %sext_ln82" [../../execute.cpp:81->../../rv32i_pp_ip.cpp:67]   --->   Operation 313 'select' 'rs' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%shift = trunc i32 %rs" [../../compute.cpp:42->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 314 'trunc' 'shift' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.21ns)   --->   "%shift_1 = select i1 %e_to_m_d_i_is_r_type_load, i5 %shift, i5 %f_to_e_d_i_rs2" [../../compute.cpp:41->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 315 'select' 'shift_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (1.87ns)   --->   "%switch_ln45 = switch i3 %f_to_e_d_i_func3, void %sw.bb30.i.i77, i3 0, void %sw.bb.i225.i, i3 1, void %sw.bb11.i229.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i232.i, i3 6, void %sw.bb29.i.i76" [../../compute.cpp:45->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 316 'switch' 'switch_ln45' <Predicate = true> <Delay = 1.87>
ST_2 : Operation 317 [1/1] (0.99ns)   --->   "%result_12 = or i32 %rs, i32 %rv1" [../../compute.cpp:64->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 317 'or' 'result_12' <Predicate = (f_to_e_d_i_func3 == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (2.30ns)   --->   "%br_ln65 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:65->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 318 'br' 'br_ln65' <Predicate = (f_to_e_d_i_func3 == 6)> <Delay = 2.30>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %shift_1" [../../compute.cpp:60->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 319 'zext' 'zext_ln60' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (4.42ns)   --->   "%result_9 = ashr i32 %rv1, i32 %zext_ln60" [../../compute.cpp:60->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 320 'ashr' 'result_9' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (4.42ns)   --->   "%result_10 = lshr i32 %rv1, i32 %zext_ln60" [../../compute.cpp:62->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 321 'lshr' 'result_10' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.69ns)   --->   "%result_11 = select i1 %f7_6, i32 %result_9, i32 %result_10" [../../compute.cpp:59->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 322 'select' 'result_11' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.99ns)   --->   "%result_8 = xor i32 %rs, i32 %rv1" [../../compute.cpp:57->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 323 'xor' 'result_8' <Predicate = (f_to_e_d_i_func3 == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (2.30ns)   --->   "%br_ln58 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:58->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 324 'br' 'br_ln58' <Predicate = (f_to_e_d_i_func3 == 4)> <Delay = 2.30>
ST_2 : Operation 325 [1/1] (2.55ns)   --->   "%result_7 = icmp_ult  i32 %rv1, i32 %rs" [../../compute.cpp:55->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 325 'icmp' 'result_7' <Predicate = (f_to_e_d_i_func3 == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i1 %result_7" [../../compute.cpp:55->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 326 'zext' 'zext_ln55' <Predicate = (f_to_e_d_i_func3 == 3)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (2.30ns)   --->   "%br_ln56 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:56->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 327 'br' 'br_ln56' <Predicate = (f_to_e_d_i_func3 == 3)> <Delay = 2.30>
ST_2 : Operation 328 [1/1] (2.55ns)   --->   "%result_6 = icmp_slt  i32 %rv1, i32 %rs" [../../compute.cpp:53->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 328 'icmp' 'result_6' <Predicate = (f_to_e_d_i_func3 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %result_6" [../../compute.cpp:53->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 329 'zext' 'zext_ln53' <Predicate = (f_to_e_d_i_func3 == 2)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (2.30ns)   --->   "%br_ln54 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:54->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 330 'br' 'br_ln54' <Predicate = (f_to_e_d_i_func3 == 2)> <Delay = 2.30>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %shift_1" [../../compute.cpp:51->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 331 'zext' 'zext_ln51' <Predicate = (f_to_e_d_i_func3 == 1)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (4.42ns)   --->   "%result_5 = shl i32 %rv1, i32 %zext_ln51" [../../compute.cpp:51->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 332 'shl' 'result_5' <Predicate = (f_to_e_d_i_func3 == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%and_ln46 = and i1 %e_to_m_d_i_is_r_type_load, i1 %f7_6" [../../compute.cpp:46->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 333 'and' 'and_ln46' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (2.55ns)   --->   "%result_2 = sub i32 %rv1, i32 %rs" [../../compute.cpp:47->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 334 'sub' 'result_2' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (2.55ns)   --->   "%result_3 = add i32 %rs, i32 %rv1" [../../compute.cpp:49->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 335 'add' 'result_3' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_4 = select i1 %and_ln46, i32 %result_2, i32 %result_3" [../../compute.cpp:46->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 336 'select' 'result_4' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (2.30ns)   --->   "%br_ln50 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:50->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 337 'br' 'br_ln50' <Predicate = (f_to_e_d_i_func3 == 0)> <Delay = 2.30>
ST_2 : Operation 338 [1/1] (0.99ns)   --->   "%result = and i32 %rs, i32 %rv1" [../../compute.cpp:66->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 338 'and' 'result' <Predicate = (f_to_e_d_i_func3 == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (2.30ns)   --->   "%br_ln67 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:67->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 339 'br' 'br_ln67' <Predicate = (f_to_e_d_i_func3 == 7)> <Delay = 2.30>
ST_2 : Operation 340 [1/1] (1.94ns)   --->   "%npc = add i15 %f_to_e_pc, i15 1" [../../compute.cpp:123->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 340 'add' 'npc' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %f_to_e_d_i_imm, i32 1, i32 15" [../../compute.cpp:125->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 341 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.94ns)   --->   "%j_b_target_pc = add i15 %trunc_ln2, i15 %f_to_e_pc" [../../compute.cpp:125->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 342 'add' 'j_b_target_pc' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (2.10ns)   --->   "%add_ln127 = add i17 %trunc_ln59, i17 %trunc_ln81" [../../compute.cpp:127->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 343 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%i_target_pc = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln127, i32 2, i32 16" [../../compute.cpp:127->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 344 'partselect' 'i_target_pc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_1)   --->   "%xor_ln92 = xor i1 %f_to_e_d_i_is_lui, i1 1" [../../execute.cpp:92->../../rv32i_pp_ip.cpp:67]   --->   Operation 345 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (1.78ns)   --->   "%icmp_ln93 = icmp_eq  i5 %f_to_e_d_i_opcode, i5 5" [../../execute.cpp:93->../../rv32i_pp_ip.cpp:67]   --->   Operation 346 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln92_1 = xor i1 %icmp_ln93, i1 %xor_ln92" [../../execute.cpp:92->../../rv32i_pp_ip.cpp:67]   --->   Operation 347 'xor' 'xor_ln92_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94_3)   --->   "%xor_ln94 = xor i1 %f_to_e_d_i_is_op_imm, i1 1" [../../execute.cpp:94->../../rv32i_pp_ip.cpp:67]   --->   Operation 348 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94_3)   --->   "%xor_ln94_1 = xor i1 %f_to_e_d_i_is_jal, i1 %f_to_e_d_i_is_jalr" [../../execute.cpp:94->../../rv32i_pp_ip.cpp:67]   --->   Operation 349 'xor' 'xor_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94_3)   --->   "%xor_ln94_2 = xor i1 %xor_ln94_1, i1 %f_to_e_d_i_is_load" [../../execute.cpp:94->../../rv32i_pp_ip.cpp:67]   --->   Operation 350 'xor' 'xor_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln94_3 = xor i1 %xor_ln94_2, i1 %xor_ln94" [../../execute.cpp:94->../../rv32i_pp_ip.cpp:67]   --->   Operation 351 'xor' 'xor_ln94_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/2] (3.25ns)   --->   "%w = load i15 %data_ram_addr" [../../mem.cpp:18->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 352 'load' 'w' <Predicate = (!e_to_m_cancel_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%b0 = trunc i32 %w" [../../mem.cpp:19->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 353 'trunc' 'b0' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15" [../../mem.cpp:21->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 354 'partselect' 'b1' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%h0 = trunc i32 %w" [../../mem.cpp:23->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 355 'trunc' 'h0' <Predicate = (!e_to_m_cancel_1 & !a1)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23" [../../mem.cpp:25->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 356 'partselect' 'b2' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31" [../../mem.cpp:27->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 357 'partselect' 'b3' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31" [../../mem.cpp:29->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 358 'partselect' 'h1' <Predicate = (!e_to_m_cancel_1 & a1)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (1.56ns)   --->   "%icmp_ln31_2 = icmp_eq  i2 %a01, i2 2" [../../mem.cpp:31->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 359 'icmp' 'icmp_ln31_2' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (1.56ns)   --->   "%icmp_ln31_3 = icmp_eq  i2 %a01, i2 1" [../../mem.cpp:31->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 360 'icmp' 'icmp_ln31_3' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (1.56ns)   --->   "%icmp_ln31_4 = icmp_eq  i2 %a01, i2 0" [../../mem.cpp:31->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 361 'icmp' 'icmp_ln31_4' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln31_2, i1 %icmp_ln31_3, i1 %icmp_ln31_4" [../../mem.cpp:31->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 362 'bitconcatenate' 'sel_tmp3' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (1.70ns)   --->   "%b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %b2, i3 2, i8 %b1, i3 1, i8 %b0, i3 0, i8 %b3, i8 0, i3 %sel_tmp3" [../../mem.cpp:25->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 363 'sparsemux' 'b' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i8 %b" [../../mem.cpp:38->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 364 'sext' 'sext_ln38' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %b" [../../mem.cpp:39->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 365 'zext' 'zext_ln39' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.80ns)   --->   "%h = select i1 %a1, i16 %h1, i16 %h0" [../../mem.cpp:40->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 366 'select' 'h' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %h" [../../mem.cpp:42->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 367 'sext' 'sext_ln42' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i16 %h" [../../mem.cpp:43->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 368 'zext' 'zext_ln43' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.97ns)   --->   "%sel_tmp5 = xor i1 %m_from_e_d_i_is_load_load, i1 1" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 369 'xor' 'sel_tmp5' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (1.65ns)   --->   "%icmp_ln44 = icmp_eq  i3 %msize_load, i3 4" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 370 'icmp' 'icmp_ln44' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.97ns)   --->   "%and_ln44 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 371 'and' 'and_ln44' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (1.65ns)   --->   "%icmp_ln44_1 = icmp_eq  i3 %msize_load, i3 2" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 372 'icmp' 'icmp_ln44_1' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.97ns)   --->   "%and_ln44_1 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_1" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 373 'and' 'and_ln44_1' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (1.65ns)   --->   "%icmp_ln44_2 = icmp_eq  i3 %msize_load, i3 1" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 374 'icmp' 'icmp_ln44_2' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.97ns)   --->   "%and_ln44_2 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_2" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 375 'and' 'and_ln44_2' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (1.65ns)   --->   "%icmp_ln44_3 = icmp_eq  i3 %msize_load, i3 0" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 376 'icmp' 'icmp_ln44_3' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.97ns)   --->   "%and_ln44_3 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_3" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 377 'and' 'and_ln44_3' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (1.65ns)   --->   "%icmp_ln44_4 = icmp_eq  i3 %msize_load, i3 5" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 378 'icmp' 'icmp_ln44_4' <Predicate = (!e_to_m_cancel_1)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.97ns)   --->   "%and_ln44_4 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_4" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 379 'and' 'and_ln44_4' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %sel_tmp5, i1 %and_ln44, i1 %and_ln44_1, i1 %and_ln44_2, i1 %and_ln44_3, i1 %and_ln44_4" [../../mem.cpp:44->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 380 'bitconcatenate' 'sel_tmp' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (2.06ns)   --->   "%m_to_w_result = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7i32.i32.i6, i6 32, i32 %e_to_m_result_2, i6 16, i32 %zext_ln39, i6 8, i32 %w, i6 4, i32 %sext_ln42, i6 2, i32 %sext_ln38, i6 1, i32 %zext_ln43, i6 0, i32 0, i32 0, i6 %sel_tmp" [../../mem.cpp:8->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 381 'sparsemux' 'm_to_w_result' <Predicate = (!e_to_m_cancel_1)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %m_from_e_d_i_is_store_load, void %if.end.i25, void %if.then12.i" [../../mem.cpp:100->../../rv32i_pp_ip.cpp:73]   --->   Operation 382 'br' 'br_ln100' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_2 : Operation 383 [2/2] (3.25ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr, i32 %e_to_m_rv2_1_load, i4 15" [../../mem.cpp:82->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 383 'store' 'store_ln82' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 384 [2/2] (3.25ns)   --->   "%store_ln79 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln79_2, i4 %shl_ln79" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 384 'store' 'store_ln79' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 385 [2/2] (3.25ns)   --->   "%store_ln76 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln76_2, i4 %shl_ln76" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 385 'store' 'store_ln76' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 386 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:22->../../type.cpp:60->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 386 'br' 'br_ln22' <Predicate = (opch == 1 & opcl == 4)> <Delay = 2.18>
ST_3 : Operation 387 [1/1] (2.18ns)   --->   "%br_ln23 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:23->../../type.cpp:60->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 387 'br' 'br_ln23' <Predicate = (opch == 1 & opcl == 5)> <Delay = 2.18>
ST_3 : Operation 388 [1/1] (2.18ns)   --->   "%br_ln18 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:18->../../type.cpp:60->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 388 'br' 'br_ln18' <Predicate = (opch == 1 & opcl == 0)> <Delay = 2.18>
ST_3 : Operation 389 [1/1] (2.18ns)   --->   "%br_ln9 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:9->../../type.cpp:59->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 389 'br' 'br_ln9' <Predicate = (opch == 0 & opcl == 4)> <Delay = 2.18>
ST_3 : Operation 390 [1/1] (2.18ns)   --->   "%br_ln10 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:10->../../type.cpp:59->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 390 'br' 'br_ln10' <Predicate = (opch == 0 & opcl == 5)> <Delay = 2.18>
ST_3 : Operation 391 [1/1] (2.18ns)   --->   "%br_ln5 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:5->../../type.cpp:59->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 391 'br' 'br_ln5' <Predicate = (opch == 0 & opcl == 0)> <Delay = 2.18>
ST_3 : Operation 392 [1/1] (2.18ns)   --->   "%br_ln47 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:47->../../type.cpp:62->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 392 'br' 'br_ln47' <Predicate = (opch == 3 & opcl == 3)> <Delay = 2.18>
ST_3 : Operation 393 [1/1] (2.18ns)   --->   "%br_ln45 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:45->../../type.cpp:62->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 393 'br' 'br_ln45' <Predicate = (opch == 3 & opcl == 1)> <Delay = 2.18>
ST_3 : Operation 394 [1/1] (2.18ns)   --->   "%br_ln44 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i" [../../type.cpp:44->../../type.cpp:62->../../decode.cpp:22->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 394 'br' 'br_ln44' <Predicate = (opch == 3 & opcl == 0)> <Delay = 2.18>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%f_to_e_d_i_type_1 = phi i3 6, void %sw.bb3.i.i.i.i.i, i3 2, void %sw.bb1.i.i.i.i.i, i3 4, void %sw.bb.i.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i.i, i3 1, void %sw.bb4.i52.i.i.i.i, i3 3, void %sw.bb.i40.i.i.i.i, i3 5, void %sw.bb5.i85.i.i.i.i, i3 2, void %sw.bb4.i82.i.i.i.i, i3 2, void %sw.bb.i70.i.i.i.i, i3 7, void %do.body, i3 7, void %sw.bb.i.i.i.i, i3 7, void %sw.bb1.i.i.i.i, i3 7, void %sw.bb5.i.i.i.i"   --->   Operation 395 'phi' 'f_to_e_d_i_type_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (1.65ns)   --->   "%f_to_e_d_i_is_r_type = icmp_eq  i3 %f_to_e_d_i_type_1, i3 1" [../../decode.cpp:23->../../decode.cpp:49->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 396 'icmp' 'f_to_e_d_i_is_r_type' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31" [../../decode.cpp:29->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 397 'bitselect' 'd_imm_inst_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11" [../../decode.cpp:34->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 398 'partselect' 'd_imm_inst_11_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7" [../../decode.cpp:35->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 399 'bitselect' 'd_imm_inst_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln36 = store i1 %f_to_e_d_i_is_r_type, i1 %e_to_m_d_i_is_r_type" [../../decode.cpp:36->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 400 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (2.06ns)   --->   "%switch_ln36 = switch i3 %f_to_e_d_i_type_1, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit, i3 6, void %sw.bb35.i.i.i, i3 5, void %sw.bb31.i.i.i, i3 2, void %sw.bb17.i.i.i, i3 3, void %sw.bb21.i.i.i, i3 4, void %sw.bb26.i.i.i" [../../decode.cpp:36->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 401 'switch' 'switch_ln36' <Predicate = true> <Delay = 2.06>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30" [../../immediate.cpp:16->../../decode.cpp:41->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 402 'partselect' 'tmp_4' <Predicate = (f_to_e_d_i_type_1 == 4)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8" [../../immediate.cpp:17->../../decode.cpp:41->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 403 'bitconcatenate' 'f_to_e_d_i_imm_5' <Predicate = (f_to_e_d_i_type_1 == 4)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %f_to_e_d_i_imm_5" [../../decode.cpp:41->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 404 'sext' 'sext_ln41' <Predicate = (f_to_e_d_i_type_1 == 4)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (2.06ns)   --->   "%br_ln41 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit" [../../decode.cpp:41->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 405 'br' 'br_ln41' <Predicate = (f_to_e_d_i_type_1 == 4)> <Delay = 2.06>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31" [../../immediate.cpp:11->../../decode.cpp:40->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 406 'partselect' 'tmp_2' <Predicate = (f_to_e_d_i_type_1 == 3)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %f_to_e_d_i_rd_1" [../../immediate.cpp:11->../../decode.cpp:40->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 407 'bitconcatenate' 'f_to_e_d_i_imm_4' <Predicate = (f_to_e_d_i_type_1 == 3)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i12 %f_to_e_d_i_imm_4" [../../decode.cpp:40->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 408 'sext' 'sext_ln40' <Predicate = (f_to_e_d_i_type_1 == 3)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (2.06ns)   --->   "%br_ln40 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit" [../../decode.cpp:40->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 409 'br' 'br_ln40' <Predicate = (f_to_e_d_i_type_1 == 3)> <Delay = 2.06>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31" [../../immediate.cpp:5->../../decode.cpp:39->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 410 'partselect' 'f_to_e_d_i_imm_3' <Predicate = (f_to_e_d_i_type_1 == 2)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i12 %f_to_e_d_i_imm_3" [../../decode.cpp:39->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 411 'sext' 'sext_ln39' <Predicate = (f_to_e_d_i_type_1 == 2)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (2.06ns)   --->   "%br_ln39 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit" [../../decode.cpp:39->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 412 'br' 'br_ln39' <Predicate = (f_to_e_d_i_type_1 == 2)> <Delay = 2.06>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31" [../../immediate.cpp:24->../../decode.cpp:42->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 413 'partselect' 'f_to_e_d_i_imm_2' <Predicate = (f_to_e_d_i_type_1 == 5)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (2.06ns)   --->   "%br_ln42 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit" [../../decode.cpp:42->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 414 'br' 'br_ln42' <Predicate = (f_to_e_d_i_type_1 == 5)> <Delay = 2.06>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20" [../../immediate.cpp:30->../../decode.cpp:43->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 415 'bitselect' 'tmp' <Predicate = (f_to_e_d_i_type_1 == 6)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30" [../../immediate.cpp:31->../../decode.cpp:43->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 416 'partselect' 'tmp_1' <Predicate = (f_to_e_d_i_type_1 == 6)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %d_imm_inst_19_12, i1 %tmp, i10 %tmp_1" [../../immediate.cpp:31->../../decode.cpp:43->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 417 'bitconcatenate' 'f_to_e_d_i_imm_1' <Predicate = (f_to_e_d_i_type_1 == 6)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (2.06ns)   --->   "%br_ln43 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit" [../../decode.cpp:43->../../decode.cpp:50->../../fetch_decode.cpp:16->../../rv32i_pp_ip.cpp:66]   --->   Operation 418 'br' 'br_ln43' <Predicate = (f_to_e_d_i_type_1 == 6)> <Delay = 2.06>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_6 = phi i20 %f_to_e_d_i_imm_1, void %sw.bb35.i.i.i, i20 %f_to_e_d_i_imm_2, void %sw.bb31.i.i.i, i20 %sext_ln41, void %sw.bb26.i.i.i, i20 %sext_ln40, void %sw.bb21.i.i.i, i20 %sext_ln39, void %sw.bb17.i.i.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i"   --->   Operation 419 'phi' 'f_to_e_d_i_imm_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (2.30ns)   --->   "%br_ln63 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:63->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 420 'br' 'br_ln63' <Predicate = (f_to_e_d_i_func3 == 5)> <Delay = 2.30>
ST_3 : Operation 421 [1/1] (2.30ns)   --->   "%br_ln52 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i" [../../compute.cpp:52->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67]   --->   Operation 421 'br' 'br_ln52' <Predicate = (f_to_e_d_i_func3 == 1)> <Delay = 2.30>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%result_26 = phi i32 %result, void %sw.bb30.i.i77, i32 %result_12, void %sw.bb29.i.i76, i32 %result_11, void %sw.bb18.i232.i, i32 %result_8, void %sw.bb17.i.i, i32 %zext_ln55, void %sw.bb14.i.i, i32 %zext_ln53, void %sw.bb13.i.i, i32 %result_5, void %sw.bb11.i229.i, i32 %result_4, void %sw.bb.i225.i"   --->   Operation 422 'phi' 'result_26' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %f_to_e_d_i_imm, i12 0" [../../compute.cpp:75->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 423 'bitconcatenate' 'imm12' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%pc4 = shl i15 %f_to_e_pc, i15 2" [../../compute.cpp:76->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 424 'shl' 'pc4' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (1.94ns)   --->   "%npc4 = add i15 %pc4, i15 4" [../../compute.cpp:77->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 425 'add' 'npc4' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (2.06ns)   --->   "%switch_ln79 = switch i3 %f_to_e_d_i_type, void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i, i3 6, void %sw.bb33.i.i88, i3 2, void %sw.bb2.i.i, i3 3, void %sw.bb19.i178.i, i3 5, void %sw.bb25.i.i" [../../compute.cpp:79->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 426 'switch' 'switch_ln79' <Predicate = true> <Delay = 2.06>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i15 %pc4" [../../compute.cpp:106->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 427 'zext' 'zext_ln106' <Predicate = (f_to_e_d_i_type == 5 & !e_to_m_d_i_is_lui_load & !e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (2.55ns)   --->   "%result_16 = add i32 %imm12, i32 %zext_ln106" [../../compute.cpp:106->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 428 'add' 'result_16' <Predicate = (f_to_e_d_i_type == 5 & !e_to_m_d_i_is_lui_load & !e_to_m_d_i_is_ret_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.69ns)   --->   "%result_17 = select i1 %e_to_m_d_i_is_lui_load, i32 %imm12, i32 %result_16" [../../compute.cpp:103->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 429 'select' 'result_17' <Predicate = (f_to_e_d_i_type == 5 & !e_to_m_d_i_is_ret_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (2.06ns)   --->   "%br_ln107 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i" [../../compute.cpp:107->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 430 'br' 'br_ln107' <Predicate = (f_to_e_d_i_type == 5)> <Delay = 2.06>
ST_3 : Operation 431 [1/1] (2.55ns)   --->   "%result_15 = add i32 %rv1, i32 %sext_ln82" [../../compute.cpp:96->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 431 'add' 'result_15' <Predicate = (f_to_e_d_i_type == 3 & !e_to_m_d_i_is_ret_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (2.06ns)   --->   "%br_ln97 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i" [../../compute.cpp:97->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 432 'br' 'br_ln97' <Predicate = (f_to_e_d_i_type == 3)> <Delay = 2.06>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %e_to_m_d_i_is_jalr_load, void %if.else.i.i, void %if.then.i.i" [../../compute.cpp:85->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 433 'br' 'br_ln85' <Predicate = (f_to_e_d_i_type == 2)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (2.55ns)   --->   "%result_18 = add i32 %rv1, i32 %sext_ln82" [../../compute.cpp:88->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 434 'add' 'result_18' <Predicate = (f_to_e_d_i_type == 2 & !e_to_m_d_i_is_jalr_load & e_to_m_d_i_is_load_load & !e_to_m_d_i_is_ret_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.69ns)   --->   "%result_19 = select i1 %e_to_m_d_i_is_load_load, i32 %result_18, i32 0" [../../compute.cpp:87->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 435 'select' 'result_19' <Predicate = (f_to_e_d_i_type == 2 & !e_to_m_d_i_is_jalr_load & !e_to_m_d_i_is_ret_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (2.06ns)   --->   "%br_ln0 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i"   --->   Operation 436 'br' 'br_ln0' <Predicate = (f_to_e_d_i_type == 2 & !e_to_m_d_i_is_jalr_load)> <Delay = 2.06>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i15 %npc4" [../../compute.cpp:86->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 437 'zext' 'zext_ln86' <Predicate = (f_to_e_d_i_type == 2 & e_to_m_d_i_is_jalr_load & !e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (2.06ns)   --->   "%br_ln86 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i" [../../compute.cpp:86->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 438 'br' 'br_ln86' <Predicate = (f_to_e_d_i_type == 2 & e_to_m_d_i_is_jalr_load)> <Delay = 2.06>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i15 %npc4" [../../compute.cpp:109->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 439 'zext' 'zext_ln109' <Predicate = (f_to_e_d_i_type == 6 & !e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (2.06ns)   --->   "%br_ln110 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i" [../../compute.cpp:110->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67]   --->   Operation 440 'br' 'br_ln110' <Predicate = (f_to_e_d_i_type == 6)> <Delay = 2.06>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%result_27 = phi i32 %zext_ln109, void %sw.bb33.i.i88, i32 %result_17, void %sw.bb25.i.i, i32 %result_15, void %sw.bb19.i178.i, i32 %zext_ln86, void %if.then.i.i, i32 %result_19, void %if.else.i.i, i32 0, void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i"   --->   Operation 441 'phi' 'result_27' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node result_21)   --->   "%or_ln85 = or i1 %e_to_m_d_i_is_r_type_load, i1 %e_to_m_d_i_is_op_imm_load" [../../execute.cpp:85->../../rv32i_pp_ip.cpp:67]   --->   Operation 442 'or' 'or_ln85' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_21 = select i1 %or_ln85, i32 %result_26, i32 %result_27" [../../execute.cpp:85->../../rv32i_pp_ip.cpp:67]   --->   Operation 443 'select' 'result_21' <Predicate = (!e_to_m_d_i_is_ret_load)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (1.87ns)   --->   "%switch_ln128 = switch i3 %f_to_e_d_i_type, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i, i3 6, void %sw.bb19.i.i103, i3 2, void %sw.bb8.i.i99, i3 4, void %sw.bb11.i.i" [../../compute.cpp:128->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 444 'switch' 'switch_ln128' <Predicate = true> <Delay = 1.87>
ST_3 : Operation 445 [1/1] (0.75ns)   --->   "%select_ln139 = select i1 %result_25, i15 %j_b_target_pc, i15 %npc" [../../compute.cpp:139->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 445 'select' 'select_ln139' <Predicate = (f_to_e_d_i_type == 4)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (1.82ns)   --->   "%br_ln140 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i" [../../compute.cpp:140->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 446 'br' 'br_ln140' <Predicate = (f_to_e_d_i_type == 4)> <Delay = 1.82>
ST_3 : Operation 447 [1/1] (0.75ns)   --->   "%select_ln133 = select i1 %e_to_m_d_i_is_jalr_load, i15 %i_target_pc, i15 %npc" [../../compute.cpp:133->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 447 'select' 'select_ln133' <Predicate = (f_to_e_d_i_type == 2)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (1.82ns)   --->   "%br_ln134 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i" [../../compute.cpp:134->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 448 'br' 'br_ln134' <Predicate = (f_to_e_d_i_type == 2)> <Delay = 1.82>
ST_3 : Operation 449 [1/1] (1.82ns)   --->   "%br_ln146 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i" [../../compute.cpp:146->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 449 'br' 'br_ln146' <Predicate = (f_to_e_d_i_type == 6)> <Delay = 1.82>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%next_pc = phi i15 %j_b_target_pc, void %sw.bb19.i.i103, i15 %select_ln139, void %sw.bb11.i.i, i15 %select_ln133, void %sw.bb8.i.i99, i15 %npc, void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i"   --->   Operation 450 'phi' 'next_pc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.97ns)   --->   "%xor_ln92_2 = xor i1 %xor_ln92_1, i1 %f_to_e_d_i_is_jal" [../../execute.cpp:92->../../rv32i_pp_ip.cpp:67]   --->   Operation 451 'xor' 'xor_ln92_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (1.78ns)   --->   "%icmp_ln93_1 = icmp_ne  i5 %f_to_e_d_i_rs1_1, i5 0" [../../execute.cpp:93->../../rv32i_pp_ip.cpp:67]   --->   Operation 452 'icmp' 'icmp_ln93_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (1.78ns)   --->   "%icmp_ln97 = icmp_ne  i5 %f_to_e_d_i_rs2_1, i5 0" [../../execute.cpp:97->../../rv32i_pp_ip.cpp:67]   --->   Operation 453 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.97ns)   --->   "%xor_ln98 = xor i1 %e_to_e_1, i1 1" [../../execute.cpp:98->../../rv32i_pp_ip.cpp:67]   --->   Operation 454 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln98)   --->   "%xor_ln98_1 = xor i1 %e_to_m_d_i_is_load_load, i1 1" [../../execute.cpp:98->../../rv32i_pp_ip.cpp:67]   --->   Operation 455 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln98 = or i1 %e_to_e_1, i1 %xor_ln98_1" [../../execute.cpp:98->../../rv32i_pp_ip.cpp:67]   --->   Operation 456 'or' 'or_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (1.58ns)   --->   "%br_ln98 = br i1 %or_ln98, void %land.rhs84.i, void %land.end101.i" [../../execute.cpp:98->../../rv32i_pp_ip.cpp:67]   --->   Operation 457 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 458 [1/1] (1.78ns)   --->   "%icmp_ln99 = icmp_eq  i5 %f_to_e_d_i_rd, i5 %f_to_e_d_i_rs1_1" [../../execute.cpp:99->../../rv32i_pp_ip.cpp:67]   --->   Operation 458 'icmp' 'icmp_ln99' <Predicate = (!or_ln98)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln99)   --->   "%and_ln99_1 = and i1 %icmp_ln93_1, i1 %icmp_ln99" [../../execute.cpp:99->../../rv32i_pp_ip.cpp:67]   --->   Operation 459 'and' 'and_ln99_1' <Predicate = (!or_ln98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln99 = and i1 %and_ln99_1, i1 %xor_ln92_2" [../../execute.cpp:99->../../rv32i_pp_ip.cpp:67]   --->   Operation 460 'and' 'and_ln99' <Predicate = (!or_ln98)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %and_ln99, void %lor.rhs.i105, void %land.end101.i.thread" [../../execute.cpp:99->../../rv32i_pp_ip.cpp:67]   --->   Operation 461 'br' 'br_ln99' <Predicate = (!or_ln98)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (1.78ns)   --->   "%icmp_ln100 = icmp_eq  i5 %f_to_e_d_i_rd, i5 %f_to_e_d_i_rs2_1" [../../execute.cpp:100->../../rv32i_pp_ip.cpp:67]   --->   Operation 462 'icmp' 'icmp_ln100' <Predicate = (!or_ln98 & !and_ln99)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%and_ln100_1 = and i1 %xor_ln92_1, i1 %xor_ln94_3" [../../execute.cpp:100->../../rv32i_pp_ip.cpp:67]   --->   Operation 463 'and' 'and_ln100_1' <Predicate = (!or_ln98 & !and_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%and_ln100_2 = and i1 %icmp_ln97, i1 %icmp_ln100" [../../execute.cpp:100->../../rv32i_pp_ip.cpp:67]   --->   Operation 464 'and' 'and_ln100_2' <Predicate = (!or_ln98 & !and_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln100 = and i1 %and_ln100_2, i1 %and_ln100_1" [../../execute.cpp:100->../../rv32i_pp_ip.cpp:67]   --->   Operation 465 'and' 'and_ln100' <Predicate = (!or_ln98 & !and_ln99)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln101 = br i1 %and_ln100, void %land.end101.i, void %land.end101.i.thread" [../../execute.cpp:101->../../rv32i_pp_ip.cpp:67]   --->   Operation 466 'br' 'br_ln101' <Predicate = (!or_ln98 & !and_ln99)> <Delay = 1.58>
ST_3 : Operation 467 [1/1] (1.58ns)   --->   "%br_ln101 = br void %land.end101.i" [../../execute.cpp:101->../../rv32i_pp_ip.cpp:67]   --->   Operation 467 'br' 'br_ln101' <Predicate = (!or_ln98 & and_ln100) | (!or_ln98 & and_ln99)> <Delay = 1.58>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node e_to_f_set_pc)   --->   "%empty = phi i1 1, void %land.end101.i.thread, i1 0, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i, i1 0, void %lor.rhs.i105"   --->   Operation 468 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_3 = phi i15 %npc, void %land.end101.i.thread, i15 %next_pc, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i, i15 %next_pc, void %lor.rhs.i105"   --->   Operation 469 'phi' 'e_to_f_target_pc_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node e_to_f_set_pc)   --->   "%or_ln102 = or i1 %empty, i1 %e_to_m_d_i_is_jal_load" [../../execute.cpp:102->../../rv32i_pp_ip.cpp:67]   --->   Operation 470 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node e_to_f_set_pc)   --->   "%or_ln102_1 = or i1 %e_to_m_d_i_is_jalr_load, i1 %taken_branch" [../../execute.cpp:102->../../rv32i_pp_ip.cpp:67]   --->   Operation 471 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node e_to_f_set_pc)   --->   "%or_ln102_2 = or i1 %or_ln102_1, i1 %or_ln102" [../../execute.cpp:102->../../rv32i_pp_ip.cpp:67]   --->   Operation 472 'or' 'or_ln102_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.97ns) (out node of the LUT)   --->   "%e_to_f_set_pc = and i1 %or_ln102_2, i1 %xor_ln98" [../../execute.cpp:102->../../rv32i_pp_ip.cpp:67]   --->   Operation 473 'and' 'e_to_f_set_pc' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i15 %e_to_f_target_pc_3" [../../execute.cpp:110->../../rv32i_pp_ip.cpp:67]   --->   Operation 474 'zext' 'zext_ln110' <Predicate = (e_to_m_d_i_is_ret_load)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.69ns)   --->   "%e_to_m_result = select i1 %e_to_m_d_i_is_ret_load, i32 %zext_ln110, i32 %result_21" [../../execute.cpp:109->../../rv32i_pp_ip.cpp:67]   --->   Operation 475 'select' 'e_to_m_result' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %e_to_m_cancel_1, void %if.then.i22_ifconv, void %_Z10mem_access13from_e_to_m_sPiP13from_m_to_w_s.10.exit" [../../mem.cpp:95->../../rv32i_pp_ip.cpp:73]   --->   Operation 476 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/2] (3.25ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr, i32 %e_to_m_rv2_1_load, i4 15" [../../mem.cpp:82->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 477 'store' 'store_ln82' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln83 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i" [../../mem.cpp:83->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 478 'br' 'br_ln83' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 2)> <Delay = 0.00>
ST_3 : Operation 479 [1/2] (3.25ns)   --->   "%store_ln79 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln79_2, i4 %shl_ln79" [../../mem.cpp:79->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 479 'store' 'store_ln79' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i" [../../mem.cpp:80->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 480 'br' 'br_ln80' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 1)> <Delay = 0.00>
ST_3 : Operation 481 [1/2] (3.25ns)   --->   "%store_ln76 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln76_2, i4 %shl_ln76" [../../mem.cpp:76->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 481 'store' 'store_ln76' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32768> <RAM>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i" [../../mem.cpp:77->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 482 'br' 'br_ln77' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load & msize_1 == 0)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln101 = br void %if.end.i25" [../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 483 'br' 'br_ln101' <Predicate = (!e_to_m_cancel_1 & m_from_e_d_i_is_store_load)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %m_to_w_result, i32 %m_to_w_result_3" [../../rv32i_pp_ip.cpp:19->../../rv32i_pp_ip.cpp:76]   --->   Operation 484 'store' 'store_ln19' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln103 = br void %_Z10mem_access13from_e_to_m_sPiP13from_m_to_w_s.10.exit" [../../mem.cpp:103->../../rv32i_pp_ip.cpp:73]   --->   Operation 485 'br' 'br_ln103' <Predicate = (!e_to_m_cancel_1)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %m_to_w_cancel_1, void %if.then.i, void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:17->../../rv32i_pp_ip.cpp:74]   --->   Operation 486 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %w_from_m_has_no_dest_load, void %if.then2.i, void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:18->../../rv32i_pp_ip.cpp:74]   --->   Operation 487 'br' 'br_ln18' <Predicate = (!m_to_w_cancel_1)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (1.89ns)   --->   "%switch_ln19 = switch i5 %m_to_w_rd_3, void %arrayidx.i405.case.31, i5 0, void %arrayidx.i405.case.0, i5 1, void %arrayidx.i405.case.1, i5 2, void %arrayidx.i405.case.2, i5 3, void %arrayidx.i405.case.3, i5 4, void %arrayidx.i405.case.4, i5 5, void %arrayidx.i405.case.5, i5 6, void %arrayidx.i405.case.6, i5 7, void %arrayidx.i405.case.7, i5 8, void %arrayidx.i405.case.8, i5 9, void %arrayidx.i405.case.9, i5 10, void %arrayidx.i405.case.10, i5 11, void %arrayidx.i405.case.11, i5 12, void %arrayidx.i405.case.12, i5 13, void %arrayidx.i405.case.13, i5 14, void %arrayidx.i405.case.14, i5 15, void %arrayidx.i405.case.15, i5 16, void %arrayidx.i405.case.16, i5 17, void %arrayidx.i405.case.17, i5 18, void %arrayidx.i405.case.18, i5 19, void %arrayidx.i405.case.19, i5 20, void %arrayidx.i405.case.20, i5 21, void %arrayidx.i405.case.21, i5 22, void %arrayidx.i405.case.22, i5 23, void %arrayidx.i405.case.23, i5 24, void %arrayidx.i405.case.24, i5 25, void %arrayidx.i405.case.25, i5 26, void %arrayidx.i405.case.26, i5 27, void %arrayidx.i405.case.27, i5 28, void %arrayidx.i405.case.28, i5 29, void %arrayidx.i405.case.29, i5 30, void %if.then2.i._Z2wb13from_m_to_w_sPi.8.exit_crit_edge" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 488 'switch' 'switch_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load)> <Delay = 1.89>
ST_3 : Operation 489 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_30" [../../rv32i_pp_ip.cpp:44]   --->   Operation 489 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 30)> <Delay = 1.58>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 490 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 30)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_29" [../../rv32i_pp_ip.cpp:44]   --->   Operation 491 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 29)> <Delay = 1.58>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 492 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 29)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_28" [../../rv32i_pp_ip.cpp:44]   --->   Operation 493 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 28)> <Delay = 1.58>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 494 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 28)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_27" [../../rv32i_pp_ip.cpp:44]   --->   Operation 495 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 27)> <Delay = 1.58>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 496 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 27)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_26" [../../rv32i_pp_ip.cpp:44]   --->   Operation 497 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 26)> <Delay = 1.58>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 498 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 26)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_25" [../../rv32i_pp_ip.cpp:44]   --->   Operation 499 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 25)> <Delay = 1.58>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 500 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 25)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_24" [../../rv32i_pp_ip.cpp:44]   --->   Operation 501 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 24)> <Delay = 1.58>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 502 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 24)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_23" [../../rv32i_pp_ip.cpp:44]   --->   Operation 503 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 23)> <Delay = 1.58>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 504 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 23)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_22" [../../rv32i_pp_ip.cpp:44]   --->   Operation 505 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 22)> <Delay = 1.58>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 506 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 22)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_21" [../../rv32i_pp_ip.cpp:44]   --->   Operation 507 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 21)> <Delay = 1.58>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 508 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 21)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_20" [../../rv32i_pp_ip.cpp:44]   --->   Operation 509 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 20)> <Delay = 1.58>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 510 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 20)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_19" [../../rv32i_pp_ip.cpp:44]   --->   Operation 511 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 19)> <Delay = 1.58>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 512 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 19)> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_18" [../../rv32i_pp_ip.cpp:44]   --->   Operation 513 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 18)> <Delay = 1.58>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 514 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 18)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_17" [../../rv32i_pp_ip.cpp:44]   --->   Operation 515 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 17)> <Delay = 1.58>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 516 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 17)> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_16" [../../rv32i_pp_ip.cpp:44]   --->   Operation 517 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 16)> <Delay = 1.58>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 518 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 16)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_15" [../../rv32i_pp_ip.cpp:44]   --->   Operation 519 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 15)> <Delay = 1.58>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 520 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 15)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_14" [../../rv32i_pp_ip.cpp:44]   --->   Operation 521 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 14)> <Delay = 1.58>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 522 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 14)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_13" [../../rv32i_pp_ip.cpp:44]   --->   Operation 523 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 13)> <Delay = 1.58>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 524 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 13)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_12" [../../rv32i_pp_ip.cpp:44]   --->   Operation 525 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 12)> <Delay = 1.58>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 526 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 12)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_11" [../../rv32i_pp_ip.cpp:44]   --->   Operation 527 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 11)> <Delay = 1.58>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 528 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 11)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_10" [../../rv32i_pp_ip.cpp:44]   --->   Operation 529 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 10)> <Delay = 1.58>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 530 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 10)> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_9" [../../rv32i_pp_ip.cpp:44]   --->   Operation 531 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 9)> <Delay = 1.58>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 532 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 9)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_8" [../../rv32i_pp_ip.cpp:44]   --->   Operation 533 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 8)> <Delay = 1.58>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 534 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 8)> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_7" [../../rv32i_pp_ip.cpp:44]   --->   Operation 535 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 7)> <Delay = 1.58>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 536 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 7)> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_6" [../../rv32i_pp_ip.cpp:44]   --->   Operation 537 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 6)> <Delay = 1.58>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 538 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 6)> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_5" [../../rv32i_pp_ip.cpp:44]   --->   Operation 539 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 5)> <Delay = 1.58>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 540 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 5)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_4" [../../rv32i_pp_ip.cpp:44]   --->   Operation 541 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 4)> <Delay = 1.58>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 542 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 4)> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_3" [../../rv32i_pp_ip.cpp:44]   --->   Operation 543 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 3)> <Delay = 1.58>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 544 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 3)> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_2" [../../rv32i_pp_ip.cpp:44]   --->   Operation 545 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 2)> <Delay = 1.58>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 546 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 2)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_1" [../../rv32i_pp_ip.cpp:44]   --->   Operation 547 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 1)> <Delay = 1.58>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 548 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 1)> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file" [../../rv32i_pp_ip.cpp:44]   --->   Operation 549 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 0)> <Delay = 1.58>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 550 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 0)> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_31" [../../rv32i_pp_ip.cpp:44]   --->   Operation 551 'store' 'store_ln44' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 31)> <Delay = 1.58>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit" [../../wb.cpp:19->../../rv32i_pp_ip.cpp:74]   --->   Operation 552 'br' 'br_ln19' <Predicate = (!m_to_w_cancel_1 & !w_from_m_has_no_dest_load & m_to_w_rd_3 == 31)> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%counter_nbi_load = load i32 %counter_nbi" [../../rv32i_pp_ip.cpp:27->../../rv32i_pp_ip.cpp:75]   --->   Operation 553 'load' 'counter_nbi_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i1 %xor_ln32" [../../rv32i_pp_ip.cpp:27->../../rv32i_pp_ip.cpp:75]   --->   Operation 554 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (2.55ns)   --->   "%c_nbi = add i32 %zext_ln27, i32 %counter_nbi_load" [../../rv32i_pp_ip.cpp:27->../../rv32i_pp_ip.cpp:75]   --->   Operation 555 'add' 'c_nbi' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%xor_ln21 = xor i1 %is_ret_load, i1 1" [../../rv32i_pp_ip.cpp:21->../../rv32i_pp_ip.cpp:76]   --->   Operation 556 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (2.55ns)   --->   "%icmp_ln21_2 = icmp_ne  i32 %m_to_w_result_2, i32 0" [../../rv32i_pp_ip.cpp:21->../../rv32i_pp_ip.cpp:76]   --->   Operation 557 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%or_ln21_2 = or i1 %icmp_ln21_2, i1 %xor_ln21" [../../rv32i_pp_ip.cpp:21->../../rv32i_pp_ip.cpp:76]   --->   Operation 558 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln21_3 = or i1 %or_ln21_2, i1 %m_to_w_cancel_1" [../../rv32i_pp_ip.cpp:21->../../rv32i_pp_ip.cpp:76]   --->   Operation 559 'or' 'or_ln21_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %or_ln21_3, void %do.end, void %do.body.backedge" [../../rv32i_pp_ip.cpp:21->../../rv32i_pp_ip.cpp:76]   --->   Operation 560 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%counter_nbc_load = load i32 %counter_nbc" [../../rv32i_pp_ip.cpp:53]   --->   Operation 561 'load' 'counter_nbc_load' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30" [../../rv32i_pp_ip.cpp:53]   --->   Operation 562 'bitselect' 'tmp_5' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %counter_nbc_load, i32 1" [../../rv32i_pp_ip.cpp:53]   --->   Operation 563 'add' 'add_ln53' <Predicate = (or_ln21_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%store_ln50 = store i5 %f_to_e_d_i_rd_1, i5 %e_to_m_d_i_rd" [../../rv32i_pp_ip.cpp:50]   --->   Operation 564 'store' 'store_ln50' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%store_ln50 = store i3 %f_to_e_d_i_func3_1, i3 %e_to_m_d_i_func3" [../../rv32i_pp_ip.cpp:50]   --->   Operation 565 'store' 'store_ln50' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%store_ln51 = store i5 %f_to_e_d_i_rd, i5 %m_to_w_rd" [../../rv32i_pp_ip.cpp:51]   --->   Operation 566 'store' 'store_ln51' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln6 = store i15 %f_to_f, i15 %f_to_f_1" [../../fetch_decode.cpp:6->../../rv32i_pp_ip.cpp:66]   --->   Operation 567 'store' 'store_ln6' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%store_ln118 = store i15 %pc, i15 %pc_1" [../../compute.cpp:118->../../execute.cpp:89->../../rv32i_pp_ip.cpp:67]   --->   Operation 568 'store' 'store_ln118' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%store_ln50 = store i5 %f_to_e_d_i_rs1_1, i5 %e_to_m_d_i_rs1" [../../rv32i_pp_ip.cpp:50]   --->   Operation 569 'store' 'store_ln50' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%store_ln50 = store i5 %f_to_e_d_i_rs2_1, i5 %e_to_m_d_i_rs2" [../../rv32i_pp_ip.cpp:50]   --->   Operation 570 'store' 'store_ln50' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%store_ln50 = store i3 %f_to_e_d_i_type_1, i3 %e_to_m_d_i_type" [../../rv32i_pp_ip.cpp:50]   --->   Operation 571 'store' 'store_ln50' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%store_ln50 = store i20 %f_to_e_d_i_imm_6, i20 %e_to_m_d_i_imm" [../../rv32i_pp_ip.cpp:50]   --->   Operation 572 'store' 'store_ln50' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (1.58ns)   --->   "%store_ln7 = store i15 %e_to_f_target_pc_3, i15 %f_from_e_target_pc" [../../fetch_decode.cpp:7->../../rv32i_pp_ip.cpp:66]   --->   Operation 573 'store' 'store_ln7' <Predicate = (or_ln21_3)> <Delay = 1.58>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %e_to_m_result, i32 %m_from_e_result" [../../mem.cpp:89->../../rv32i_pp_ip.cpp:73]   --->   Operation 574 'store' 'store_ln89' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %rv2, i32 %e_to_m_rv2_1" [../../mem.cpp:66->../../mem.cpp:101->../../rv32i_pp_ip.cpp:73]   --->   Operation 575 'store' 'store_ln66' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%store_ln7 = store i3 %f_to_e_d_i_func3, i3 %msize" [../../mem.cpp:7->../../mem.cpp:98->../../rv32i_pp_ip.cpp:73]   --->   Operation 576 'store' 'store_ln7' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln15 = store i5 %e_to_m_d_i_rd_3, i5 %w_from_m_rd" [../../wb.cpp:15->../../rv32i_pp_ip.cpp:74]   --->   Operation 577 'store' 'store_ln15' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %c_nbi, i32 %counter_nbi" [../../rv32i_pp_ip.cpp:25->../../rv32i_pp_ip.cpp:75]   --->   Operation 578 'store' 'store_ln25' <Predicate = (or_ln21_3)> <Delay = 1.58>
ST_3 : Operation 579 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %add_ln53, i32 %counter_nbc" [../../rv32i_pp_ip.cpp:53]   --->   Operation 579 'store' 'store_ln53' <Predicate = (or_ln21_3)> <Delay = 1.58>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln53 = br void %do.body" [../../rv32i_pp_ip.cpp:53]   --->   Operation 580 'br' 'br_ln53' <Predicate = (or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%counter_nbc_load_1 = load i32 %counter_nbc" [../../rv32i_pp_ip.cpp:79]   --->   Operation 581 'load' 'counter_nbc_load_1' <Predicate = (!or_ln21_3)> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %c_nbi" [../../rv32i_pp_ip.cpp:78]   --->   Operation 582 'write' 'write_ln78' <Predicate = (!or_ln21_3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 583 [1/1] (1.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %counter_nbc_load_1" [../../rv32i_pp_ip.cpp:79]   --->   Operation 583 'write' 'write_ln79' <Predicate = (!or_ln21_3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 584 [1/1] (1.58ns)   --->   "%ret_ln85 = ret" [../../rv32i_pp_ip.cpp:85]   --->   Operation 584 'ret' 'ret_ln85' <Predicate = (!or_ln21_3)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.595ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln7', ../../fetch_decode.cpp:7->../../rv32i_pp_ip.cpp:66) of variable 'e_to_f.target_pc', ../../rv32i_pp_ip.cpp:55 on local variable 'f_from_e.target_pc', ../../fetch_decode.cpp:7->../../rv32i_pp_ip.cpp:66 [125]  (1.588 ns)
	'load' operation 15 bit ('e_to_f.target_pc', ../../fetch_decode.cpp:17->../../rv32i_pp_ip.cpp:66) on local variable 'f_from_e.target_pc', ../../fetch_decode.cpp:7->../../rv32i_pp_ip.cpp:66 [151]  (0.000 ns)
	'select' operation 15 bit ('pc', ../../fetch_decode.cpp:17->../../rv32i_pp_ip.cpp:66) [196]  (0.754 ns)
	'getelementptr' operation 15 bit ('code_ram_addr', ../../fetch.cpp:8->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66) [199]  (0.000 ns)
	'load' operation 32 bit ('instruction', ../../fetch.cpp:8->../../fetch_decode.cpp:15->../../rv32i_pp_ip.cpp:66) on array 'code_ram' [200]  (3.254 ns)

 <State 2>: 7.031ns
The critical path consists of the following:
	'load' operation 20 bit ('f_to_e.d_i.imm', ../../execute.cpp:81->../../rv32i_pp_ip.cpp:67) on local variable 'e_to_m.d_i.imm', ../../rv32i_pp_ip.cpp:50 [152]  (0.000 ns)
	'select' operation 32 bit ('rs', ../../execute.cpp:81->../../rv32i_pp_ip.cpp:67) [349]  (0.698 ns)
	'select' operation 5 bit ('shift', ../../compute.cpp:41->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67) [351]  (1.215 ns)
	'ashr' operation 32 bit ('result', ../../compute.cpp:60->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67) [358]  (4.420 ns)
	'select' operation 32 bit ('result', ../../compute.cpp:59->../../execute.cpp:83->../../rv32i_pp_ip.cpp:67) [360]  (0.698 ns)

 <State 3>: 6.991ns
The critical path consists of the following:
	'add' operation 32 bit ('result', ../../compute.cpp:106->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) [394]  (2.552 ns)
	'select' operation 32 bit ('result', ../../compute.cpp:103->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) [395]  (0.698 ns)
	multiplexor before 'phi' operation 32 bit ('result') with incoming values : ('result', ../../compute.cpp:103->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('result', ../../compute.cpp:96->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('result', ../../compute.cpp:87->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('zext_ln86', ../../compute.cpp:86->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('zext_ln109', ../../compute.cpp:109->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) [413]  (2.065 ns)
	'phi' operation 32 bit ('result') with incoming values : ('result', ../../compute.cpp:103->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('result', ../../compute.cpp:96->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('result', ../../compute.cpp:87->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('zext_ln86', ../../compute.cpp:86->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) ('zext_ln109', ../../compute.cpp:109->../../execute.cpp:84->../../rv32i_pp_ip.cpp:67) [413]  (0.000 ns)
	'select' operation 32 bit ('result', ../../execute.cpp:85->../../rv32i_pp_ip.cpp:67) [415]  (0.978 ns)
	'select' operation 32 bit ('e_to_m.result', ../../execute.cpp:109->../../rv32i_pp_ip.cpp:67) [467]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
