// Seed: 148426945
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2
);
  tri1 id_4;
  assign id_0 = id_4;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri id_9,
    input wor id_10,
    input wand id_11,
    output supply0 id_12,
    output wor id_13,
    input wand id_14,
    input supply1 id_15,
    output tri1 id_16,
    input uwire id_17,
    input supply1 id_18
);
  wire id_20;
  module_0(
      id_12, id_1, id_15
  );
endmodule
