Problem: Prob141_count_clock
Code file: results\phi4_14b_0shot_temp0_0_topP0_01_promptv1\Prob141_count_clock/Prob141_count_clock_sample01.sv
Compilation: SUCCESS
Test: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Test exit code: 0
VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset should be synchronous, but doesn't appear to be.
TIMEOUT
Hint: Output 'pm' has 96947 mismatches. First mismatch occurred at time 83270.
Hint: Output 'hh' has 171000 mismatches. First mismatch occurred at time 38270.
Hint: Output 'mm' has 193967 mismatches. First mismatch occurred at time 2870.
Hint: Output 'ss' has 177461 mismatches. First mismatch occurred at time 55.
Hint: Total mismatched samples is 199581 out of 200000 samples

Simulation finished at 1000000 ps
Mismatches: 199581 in 200000 samples
