#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239bafc4f50 .scope module, "BiDir_ShiftRegister_tb" "BiDir_ShiftRegister_tb" 2 43;
 .timescale 0 0;
v00000239bafa2970_0 .var "CLK", 0 0;
v00000239bafa2a10_0 .var "RST", 0 0;
v00000239bafa2ab0_0 .var/i "clk_pulse", 31 0;
v00000239bafa2b50_0 .var "dir", 0 0;
v00000239bafa2bf0_0 .var "input_data", 0 0;
v00000239bafd22c0_0 .net "output_data", 2 0, v00000239bafa28d0_0;  1 drivers
E_00000239baf8b430 .event negedge, v00000239baf8aa70_0;
S_00000239bafc50e0 .scope module, "BiDir_ShiftRegister_inst" "BiDir_ShiftRegister" 2 47, 2 5 0, S_00000239bafc4f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "dir";
    .port_info 3 /INPUT 1 "input_data";
    .port_info 4 /OUTPUT 3 "output_data";
P_00000239baf8b670 .param/l "N" 0 2 5, +C4<00000000000000000000000000000011>;
v00000239baf8aa70_0 .net "CLK", 0 0, v00000239bafa2970_0;  1 drivers
v00000239bafa3000_0 .net "RST", 0 0, v00000239bafa2a10_0;  1 drivers
v00000239bafc49c0_0 .net "dir", 0 0, v00000239bafa2b50_0;  1 drivers
v00000239bafc4b30_0 .var/i "i", 31 0;
v00000239bafa2830_0 .net "input_data", 0 0, v00000239bafa2bf0_0;  1 drivers
v00000239bafa28d0_0 .var "output_data", 2 0;
E_00000239baf8b530 .event posedge, v00000239baf8aa70_0;
    .scope S_00000239bafc50e0;
T_0 ;
    %wait E_00000239baf8b530;
    %load/vec4 v00000239bafa3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000239bafc49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000239bafa2830_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000239bafc49c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000239bafa28d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000239bafc50e0;
T_1 ;
    %wait E_00000239baf8b530;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000239bafc4b30_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000239bafc4b30_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v00000239bafa3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v00000239bafc4b30_0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000239bafc49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000239bafa28d0_0;
    %load/vec4 v00000239bafc4b30_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v00000239bafc4b30_0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000239bafc49c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000239bafa28d0_0;
    %load/vec4 v00000239bafc4b30_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v00000239bafc4b30_0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
T_1.6 ;
T_1.5 ;
T_1.3 ;
    %load/vec4 v00000239bafc4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000239bafc4b30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000239bafc50e0;
T_2 ;
    %wait E_00000239baf8b530;
    %load/vec4 v00000239bafa3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000239bafc49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000239bafa28d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000239bafc49c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000239bafa2830_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000239bafa28d0_0, 4, 5;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000239bafc4f50;
T_3 ;
    %vpi_call 2 49 "$dumpfile", "BiDir_ShiftRegister_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000239bafc4f50 {0 0 0};
    %vpi_call 2 51 "$display", "RST DIR CLK   | Input Output" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239bafa2a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239bafa2b50_0, 0, 1;
    %vpi_func 2 57 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v00000239bafa2bf0_0, 0, 1;
    %wait E_00000239baf8b430;
    %delay 1, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 61 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v00000239bafa2bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239bafa2b50_0, 0, 1;
    %wait E_00000239baf8b430;
    %delay 1, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239bafa2a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239bafa2b50_0, 0, 1;
    %vpi_func 2 66 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v00000239bafa2bf0_0, 0, 1;
    %wait E_00000239baf8b430;
    %delay 1, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000239bafc4f50;
T_4 ;
    %wait E_00000239baf8b430;
    %vpi_call 2 72 "$display", " %b  %b    %b    | %b     %b", v00000239bafa2a10_0, v00000239bafa2b50_0, v00000239bafa2970_0, v00000239bafa2bf0_0, v00000239bafd22c0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_00000239bafc4f50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239bafa2970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239bafa2ab0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000239bafa2ab0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 1, 0;
    %load/vec4 v00000239bafa2970_0;
    %inv;
    %store/vec4 v00000239bafa2970_0, 0, 1;
    %load/vec4 v00000239bafa2ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000239bafa2ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ShiftRegister.v";
