Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Wed Jul 30 16:43:15 2025
| Date         : Wed Jul 30 16:43:15 2025
| Host         : havarti.cs.cornell.edu
| Design       : main
| Device       : xczu3eg-sbva484-1
| Design State : Routed
------------------------------------------------------------------------------------

Timing Summary Report

Design Timing Summary
  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
    -0.317      -0.346                      2                  129      -1.163     -36.059                     33                  129        3.225        0.000                       0                    65

Clock Summary
  Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
  -----  ------------         ----------      --------------
  clk    {0.000 3.500}        7.000           142.857

Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 a[23]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alu/adder/pipeline/single_stage.data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 1.948ns (23.716%)  route 6.266ns (76.285%))
  Logic Levels:           18  (CARRY8=5 LUT3=1 LUT5=3 LUT6=9)
  Input Delay:            0.500ns
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 8.405 - 7.000 )
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r
                         input delay                  0.500     0.500
                                                      0.000     0.500 r  a[23] (IN)
                         net (fo=40, unset)           0.000     0.500    alu/adder/a[23]
    SLICE_X22Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.677 r  alu/adder/i__carry_i_136/O
                         net (fo=3, routed)           0.270     0.947    alu/adder/i__carry_i_136_n_0
    SLICE_X22Y14         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.121 r  alu/adder/i__carry_i_183/O
                         net (fo=1, routed)           0.104     1.225    alu/adder/i__carry_i_183_n_0
    SLICE_X22Y14         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.339 f  alu/adder/i__carry_i_135/O
                         net (fo=39, routed)          0.504     1.843    alu/adder/i__carry_i_135_n_0
    SLICE_X24Y6          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     8.637 r  alu/adder/pipeline/single_stage.data_out[29]_i_1/O
                         net (fo=1, routed)           0.077     8.714    alu/adder/pipeline/sum_next[29]
    SLICE_X24Y6          FDRE                                         r  alu/adder/pipeline/single_stage.data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r
                                                      0.000     7.000 r  clk (IN)
                         net (fo=64, unset)           1.405     8.405    alu/adder/pipeline/clk
    SLICE_X24Y6          FDRE                                         r  alu/adder/pipeline/single_stage.data_out_reg[29]/C
                         clock pessimism              0.000     8.405
                         clock uncertainty           -0.035     8.370
    SLICE_X24Y6          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     8.397    alu/adder/pipeline/single_stage.data_out_reg[29]
  -------------------------------------------------------------------
                         required time                          8.397
                         arrival time                          -8.714
  -------------------------------------------------------------------
                         slack                                 -0.317