<stg><name>HLSLdpcLogDecScaledMin</name>


<trans_list>

<trans id="863" from="1" to="2">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="2" to="3">
<condition id="278">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="2" to="9">
<condition id="294">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="3" to="4">
<condition id="280">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="3" to="5">
<condition id="283">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="4" to="8">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="5" to="6">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="6" to="7">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="7" to="8">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="8" to="2">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="9" to="56">
<condition id="295">
<or_exp><and_exp><literal name="tmp_950" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="9" to="10">
<condition id="296">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="10" to="11">
<condition id="298">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
<literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="10" to="18">
<condition id="309">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="10" to="25">
<condition id="320">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="10" to="32">
<condition id="330">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="10" to="57">
<condition id="382">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="11" to="12">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="12" to="13">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="13" to="14">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="14" to="15">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="15" to="16">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="16" to="17">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="17" to="10">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="18" to="19">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="19" to="20">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="20" to="21">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="21" to="22">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="22" to="23">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="23" to="24">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="24" to="10">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="25" to="26">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="26" to="27">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="27" to="28">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="28" to="29">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="29" to="30">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="30" to="31">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="31" to="10">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="32" to="56">
<condition id="336">
<or_exp><and_exp><literal name="tmp_960" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="32" to="33">
<condition id="337">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="33" to="34">
<condition id="339">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
<literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="33" to="41">
<condition id="350">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="33" to="48">
<condition id="361">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="33" to="55">
<condition id="371">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="33" to="57">
<condition id="380">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="34" to="35">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="35" to="36">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="36" to="37">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="37" to="38">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="38" to="39">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="39" to="40">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="40" to="33">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="41" to="42">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="42" to="43">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="43" to="44">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="44" to="45">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="45" to="46">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="46" to="47">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="47" to="33">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="48" to="49">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="49" to="50">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="50" to="51">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="51" to="52">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="52" to="53">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="53" to="54">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="54" to="33">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="55" to="9">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="56" to="57">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="57" to="58">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="58" to="58">
<condition id="388">
<or_exp><and_exp><literal name="test_in1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="58" to="59">
<condition id="390">
<or_exp><and_exp><literal name="test_in1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="59" to="60">
<condition id="391">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="60" to="61">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="61" to="59">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %pR) nounwind, !map !4070

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %pR1) nounwind, !map !4074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %pR2) nounwind, !map !4078

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %pR3) nounwind, !map !4082

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR4) nounwind, !map !4086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR5) nounwind, !map !4090

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR6) nounwind, !map !4094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR7) nounwind, !map !4098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR8) nounwind, !map !4102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR9) nounwind, !map !4106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %pR10) nounwind, !map !4110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i1]* %pbhat0) nounwind, !map !4114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i1]* %pbhat1) nounwind, !map !4118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %pbhat2) nounwind, !map !4122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %pbhat3) nounwind, !map !4126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:15  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %pbhat4) nounwind, !map !4130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:16  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %pbhat5) nounwind, !map !4134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %pbhat6) nounwind, !map !4138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %pbhat7) nounwind, !map !4142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %cnt) nounwind, !map !4146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap(i16 %nR_M) nounwind, !map !4150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i16 %etaIndexM_M) nounwind, !map !4156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(i16 %pCodeM) nounwind, !map !4160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i16 %pMaxIterations) nounwind, !map !4164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i8* %itt_num) nounwind, !map !4168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i16 %numbits) nounwind, !map !4172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:26  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mux) nounwind, !map !4176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:27  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @HLSLdpcLogDecScaledM) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:28  %numbits_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %numbits) nounwind

]]></Node>
<StgValue><ssdm name="numbits_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:29  %pMaxIterations_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %pMaxIterations) nounwind

]]></Node>
<StgValue><ssdm name="pMaxIterations_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:30  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA6c, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:31  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA6b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:32  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA2c, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:33  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA2b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:34  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB3c, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:35  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB3b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:36  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufAc, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:37  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufAb, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:38  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA10c, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:39  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA10b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:40  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB5c, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:41  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB5b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:42  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB1c, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:43  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB1b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:44  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf10b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:45  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA4b, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:46  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf6a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:47  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB9a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:48  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB7a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:49  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf10a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:50  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB3a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:51  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA6a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:52  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA10a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:53  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA2a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:54  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB5a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:55  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB1a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:56  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA4a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:57  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufAa, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:58  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf4a, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:59  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB10, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:60  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB9, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:61  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB7, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:62  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB6, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:63  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB5, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:64  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB4, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:65  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB3, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:66  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB2, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:67  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB1, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:68  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufB, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:69  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA10, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:70  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA9, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:71  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA7, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:72  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA6, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:73  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA5, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:74  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA4, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:75  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA3, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:76  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA2, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:77  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA1, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:78  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_bufA, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:79  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf10, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:80  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf8, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:81  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf4, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:82  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf3, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:83  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf2, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:84  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf1, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:85  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:86  call void (...)* @_ssdm_op_SpecMemCore([2048 x i1]* @prHat_buf6, [1 x i8]* @p_str, [15 x i8]* @p_str77, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:87  call void (...)* @_ssdm_op_SpecMemCore([1024 x i16]* @prLam_buf4, [1 x i8]* @p_str, [13 x i8]* @p_str79, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:88  call void (...)* @_ssdm_op_SpecMemCore([1024 x i16]* @prLam_buf2, [1 x i8]* @p_str, [13 x i8]* @p_str79, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:89  store i16 %numbits_read, i16* @numb, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:90  %tmp = icmp eq i16 %numbits_read, 1280

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:91  %tmp_821 = icmp eq i16 %numbits_read, 5120

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:92  %tmp_822 = icmp eq i16 %numbits_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:93  %tmp_823 = icmp eq i16 %numbits_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:94  %tmp_824 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:95  %tmp_825 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:96  %storemerge6 = select i1 %tmp, i12 128, i12 -2048

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %tmp_826 = or i1 %tmp, %tmp_825

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:98  %sel_tmp = select i1 %tmp_826, i12 %storemerge6, i12 128

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %sel_tmp1 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %sel_tmp2 = and i1 %tmp_821, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %sel_tmp6_demorgan = or i1 %tmp, %tmp_821

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %sel_tmp7 = and i1 %tmp_822, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:104  %sel_tmp3_cast = select i1 %sel_tmp7, i12 256, i12 512

]]></Node>
<StgValue><ssdm name="sel_tmp3_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %tmp_827 = or i1 %sel_tmp7, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:106  %sel_tmp8 = select i1 %tmp_827, i12 %sel_tmp3_cast, i12 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_822

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108  %sel_tmp13 = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %sel_tmp14 = and i1 %tmp_823, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %tmp_823

]]></Node>
<StgValue><ssdm name="sel_tmp22_demorgan"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %sel_tmp22 = xor i1 %sel_tmp22_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %sel_tmp23 = and i1 %tmp_824, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:113  %sel_tmp15_cast = select i1 %sel_tmp23, i12 512, i12 1024

]]></Node>
<StgValue><ssdm name="sel_tmp15_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %tmp_828 = or i1 %sel_tmp23, %sel_tmp14

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:115  %nCodeN11 = select i1 %tmp_828, i12 %sel_tmp15_cast, i12 %sel_tmp8

]]></Node>
<StgValue><ssdm name="nCodeN11"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:116  %nCodeN11_cast = zext i12 %nCodeN11 to i16

]]></Node>
<StgValue><ssdm name="nCodeN11_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:117  %newSel = select i1 %sel_tmp23, i10 256, i10 -256

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:118  %newSel1 = select i1 %sel_tmp7, i10 192, i10 -512

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:119  %newSel2 = select i1 %tmp, i11 128, i11 -1024

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:120  %newSel3 = select i1 %tmp_828, i10 %newSel, i10 %newSel1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:121  %newSel56_cast = zext i10 %newSel3 to i11

]]></Node>
<StgValue><ssdm name="newSel56_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %or_cond3 = or i1 %tmp_828, %tmp_827

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:123  %newSel4 = select i1 %tmp_826, i11 %newSel2, i11 128

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:124  %newSel5 = select i1 %or_cond3, i11 %newSel56_cast, i11 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:125  %newSel60_cast = zext i11 %newSel5 to i16

]]></Node>
<StgValue><ssdm name="newSel60_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:126  store i16 %nCodeN11_cast, i16* @rows, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:127  store i16 %nCodeN11_cast, i16* @cols, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:128  store i16 %newSel60_cast, i16* @bitsperblock, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:129  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %inx = phi i12 [ 0, %_ifconv ], [ %inx_5, %4 ]

]]></Node>
<StgValue><ssdm name="inx"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="12">
<![CDATA[
:1  %inx_cast1 = zext i12 %inx to i32

]]></Node>
<StgValue><ssdm name="inx_cast1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="12">
<![CDATA[
:2  %inx_cast = zext i12 %inx to i16

]]></Node>
<StgValue><ssdm name="inx_cast"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16">
<![CDATA[
:3  %cols_load = load i16* @cols, align 2

]]></Node>
<StgValue><ssdm name="cols_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_s = icmp slt i16 %inx_cast, %cols_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %inx_5 = add i12 %inx, 1

]]></Node>
<StgValue><ssdm name="inx_5"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_s, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %pR_addr = getelementptr [2048 x i8]* %pR, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR_addr"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="11">
<![CDATA[
:3  %pR_load = load i8* %pR_addr, align 1

]]></Node>
<StgValue><ssdm name="pR_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %pR1_addr = getelementptr [2048 x i8]* %pR1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR1_addr"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="11">
<![CDATA[
:8  %pR1_load = load i8* %pR1_addr, align 1

]]></Node>
<StgValue><ssdm name="pR1_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %pR2_addr = getelementptr [2048 x i8]* %pR2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR2_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="11">
<![CDATA[
:13  %pR2_load = load i8* %pR2_addr, align 1

]]></Node>
<StgValue><ssdm name="pR2_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %pR3_addr = getelementptr [2048 x i8]* %pR3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR3_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="11">
<![CDATA[
:18  %pR3_load = load i8* %pR3_addr, align 1

]]></Node>
<StgValue><ssdm name="pR3_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %pR4_addr = getelementptr [1024 x i8]* %pR4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR4_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="10">
<![CDATA[
:23  %pR4_load = load i8* %pR4_addr, align 1

]]></Node>
<StgValue><ssdm name="pR4_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_1061 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %inx, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp = icmp eq i2 %tmp_1061, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="11">
<![CDATA[
:3  %pR_load = load i8* %pR_addr, align 1

]]></Node>
<StgValue><ssdm name="pR_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="8">
<![CDATA[
:4  %tmp_943 = sext i8 %pR_load to i16

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %pLambda0_addr = getelementptr inbounds [2048 x i16]* @pLambda0, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda0_addr"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:6  store i16 %tmp_943, i16* %pLambda0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="11">
<![CDATA[
:8  %pR1_load = load i8* %pR1_addr, align 1

]]></Node>
<StgValue><ssdm name="pR1_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="8">
<![CDATA[
:9  %tmp_944 = sext i8 %pR1_load to i16

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %pLambda1_addr = getelementptr inbounds [2048 x i16]* @pLambda1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda1_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:11  store i16 %tmp_944, i16* %pLambda1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="11">
<![CDATA[
:13  %pR2_load = load i8* %pR2_addr, align 1

]]></Node>
<StgValue><ssdm name="pR2_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="8">
<![CDATA[
:14  %tmp_945 = sext i8 %pR2_load to i16

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %pLambda2_addr = getelementptr inbounds [2048 x i16]* @pLambda2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda2_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:16  store i16 %tmp_945, i16* %pLambda2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="11">
<![CDATA[
:18  %pR3_load = load i8* %pR3_addr, align 1

]]></Node>
<StgValue><ssdm name="pR3_load"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="8">
<![CDATA[
:19  %tmp_946 = sext i8 %pR3_load to i16

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %pLambda3_addr = getelementptr inbounds [2048 x i16]* @pLambda3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda3_addr"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:21  store i16 %tmp_946, i16* %pLambda3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="10">
<![CDATA[
:23  %pR4_load = load i8* %pR4_addr, align 1

]]></Node>
<StgValue><ssdm name="pR4_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="8">
<![CDATA[
:24  %tmp_947 = sext i8 %pR4_load to i16

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %pLambda4_addr = getelementptr inbounds [2048 x i16]* @pLambda4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda4_addr"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:26  store i16 %tmp_947, i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="12">
<![CDATA[
:0  %tmp_1065 = trunc i12 %inx to i11

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %pos = xor i11 %tmp_1065, -1024

]]></Node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_948 = zext i11 %pos to i32

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %Lam_buf8_addr = getelementptr inbounds [1024 x i16]* @Lam_buf8, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_buf8_addr"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:4  store i16 %tmp_945, i16* %Lam_buf8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %Lam_buf6_addr = getelementptr inbounds [1024 x i16]* @Lam_buf6, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_buf6_addr"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:6  store i16 %tmp_947, i16* %Lam_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %Lam_buf6a_addr = getelementptr inbounds [1024 x i16]* @Lam_buf6a, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_buf6a_addr"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_947, i16* %Lam_buf6a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %Lam_bufAb_addr_4 = getelementptr inbounds [1024 x i16]* @Lam_bufAb, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufAb_addr_4"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %tmp_943, i16* %Lam_bufAb_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %Lam_bufAc_addr_4 = getelementptr inbounds [1024 x i16]* @Lam_bufAc, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufAc_addr_4"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:12  store i16 %tmp_944, i16* %Lam_bufAc_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %Lam_bufA2a_addr_4 = getelementptr inbounds [1024 x i16]* @Lam_bufA2a, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufA2a_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:14  store i16 %tmp_946, i16* %Lam_bufA2a_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %Lam_bufA6_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA6, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufA6_addr"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:16  store i16 %tmp_947, i16* %Lam_bufA6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %Lam_bufA6b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA6b, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufA6b_addr"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:18  store i16 %tmp_947, i16* %Lam_bufA6b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %Lam_bufA6c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA6c, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufA6c_addr"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:20  store i16 %tmp_947, i16* %Lam_bufA6c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %Lam_bufB6_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB6, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufB6_addr"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:22  store i16 %tmp_943, i16* %Lam_bufB6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %Lam_bufB7a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB7a, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufB7a_addr"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:24  store i16 %tmp_944, i16* %Lam_bufB7a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %Lam_bufB7b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB7b, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufB7b_addr"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:26  store i16 %tmp_944, i16* %Lam_bufB7b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %Lam_bufB9a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB9a, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufB9a_addr"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:28  store i16 %tmp_946, i16* %Lam_bufB9a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %Lam_bufB9b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB9b, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufB9b_addr"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:30  store i16 %tmp_946, i16* %Lam_bufB9b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %Lam_bufB10_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB10, i32 0, i32 %tmp_948

]]></Node>
<StgValue><ssdm name="Lam_bufB10_addr"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:32  store i16 %tmp_947, i16* %Lam_bufB10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_1066 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %tmp_1067 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_1068 = or i1 %tmp_1067, %tmp_1066

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:36  br i1 %tmp_1068, label %._crit_edge47, label %._crit_edge45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %Lam_buf2_addr = getelementptr inbounds [1024 x i16]* @Lam_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf2_addr"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:1  store i16 %tmp_945, i16* %Lam_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %Lam_buf4_addr = getelementptr inbounds [1024 x i16]* @Lam_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf4_addr"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 %tmp_947, i16* %Lam_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %Lam_buf4a_addr = getelementptr inbounds [1024 x i16]* @Lam_buf4a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf4a_addr"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %Lam_bufAa_addr = getelementptr inbounds [1024 x i16]* @Lam_bufAa, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufAa_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:6  store i16 %tmp_943, i16* %Lam_bufAa_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %Lam_bufAb_addr = getelementptr inbounds [1024 x i16]* @Lam_bufAb, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufAb_addr"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_943, i16* %Lam_bufAb_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %Lam_bufAc_addr = getelementptr inbounds [1024 x i16]* @Lam_bufAc, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufAc_addr"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %tmp_943, i16* %Lam_bufAc_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %Lam_bufA1_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA1_addr"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:12  store i16 %tmp_944, i16* %Lam_bufA1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %Lam_bufA2a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA2a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA2a_addr"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:14  store i16 %tmp_945, i16* %Lam_bufA2a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %Lam_bufA2b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA2b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA2b_addr"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:16  store i16 %tmp_945, i16* %Lam_bufA2b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %Lam_bufA2c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA2c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA2c_addr"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:18  store i16 %tmp_945, i16* %Lam_bufA2c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %Lam_bufA3_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA3_addr"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:20  store i16 %tmp_946, i16* %Lam_bufA3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:21  store i16 %tmp_947, i16* %Lam_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %Lam_bufA4a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA4a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA4a_addr"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:23  store i16 %tmp_947, i16* %Lam_bufA4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %Lam_bufA4b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA4b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA4b_addr"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:25  store i16 %tmp_947, i16* %Lam_bufA4b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %Lam_bufA4c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA4c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA4c_addr"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:27  store i16 %tmp_947, i16* %Lam_bufA4c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %Lam_bufB_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB_addr"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:29  store i16 %tmp_943, i16* %Lam_bufB_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %Lam_bufB1a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB1a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB1a_addr"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:31  store i16 %tmp_944, i16* %Lam_bufB1a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %Lam_bufB1b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB1b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB1b_addr"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:33  store i16 %tmp_944, i16* %Lam_bufB1b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %Lam_bufB1c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB1c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB1c_addr"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:35  store i16 %tmp_944, i16* %Lam_bufB1c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %Lam_bufB2_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB2_addr"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:37  store i16 %tmp_945, i16* %Lam_bufB2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %Lam_bufB3a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB3a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB3a_addr"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:39  store i16 %tmp_946, i16* %Lam_bufB3a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %Lam_bufB3b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB3b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB3b_addr"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:41  store i16 %tmp_946, i16* %Lam_bufB3b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %Lam_bufB3c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB3c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB3c_addr"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:43  store i16 %tmp_946, i16* %Lam_bufB3c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %Lam_bufB4_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB4_addr"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:45  store i16 %tmp_947, i16* %Lam_bufB4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %tmp_1062 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %tmp_1063 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_1064 = or i1 %tmp_1063, %tmp_1062

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:49  br i1 %tmp_1064, label %._crit_edge41, label %._crit_edge39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge47:0  %blk_val_load_1 = load i16* @blk_val, align 2

]]></Node>
<StgValue><ssdm name="blk_val_load_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
._crit_edge47:1  store i16 %blk_val_load_1, i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge47:2  store i16 %blk_val_load_1, i16* %Lam_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge47:3  store i16 %blk_val_load_1, i16* %Lam_buf6a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge47:4  store i16 %blk_val_load_1, i16* %Lam_bufA6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge47:5  store i16 %blk_val_load_1, i16* %Lam_bufA6b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge47:6  store i16 %blk_val_load_1, i16* %Lam_bufA6c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge47:7  store i16 %blk_val_load_1, i16* %Lam_bufB10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge47:8  br label %._crit_edge45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge45:0  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge41:0  %blk_val_load = load i16* @blk_val, align 2

]]></Node>
<StgValue><ssdm name="blk_val_load"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
._crit_edge41:1  store i16 %blk_val_load, i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge41:2  store i16 %blk_val_load, i16* %Lam_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge41:3  store i16 %blk_val_load, i16* %Lam_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge41:4  store i16 %blk_val_load, i16* %Lam_bufA4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge41:5  store i16 %blk_val_load, i16* %Lam_bufA4b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge41:6  store i16 %blk_val_load, i16* %Lam_bufA4c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge41:7  store i16 %blk_val_load, i16* %Lam_bufB4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge41:8  br label %._crit_edge39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:92  %pR5_addr = getelementptr [1024 x i8]* %pR5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR5_addr"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge39:93  %pR5_load = load i8* %pR5_addr, align 1

]]></Node>
<StgValue><ssdm name="pR5_load"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:99  %pR6_addr = getelementptr [1024 x i8]* %pR6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR6_addr"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge39:100  %pR6_load = load i8* %pR6_addr, align 1

]]></Node>
<StgValue><ssdm name="pR6_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:0  %prLamB_buf_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf_addr"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:1  store i16 0, i16* %prLamB_buf_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:2  %prLamC_buf_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf_addr"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:3  store i16 0, i16* %prLamC_buf_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:4  %prLamC_bufa_addr = getelementptr inbounds [1024 x i16]* @prLamC_bufa, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_bufa_addr"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:5  store i16 0, i16* %prLamC_bufa_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:6  %prLamC_bufb_addr = getelementptr inbounds [1024 x i16]* @prLamC_bufb, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_bufb_addr"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:7  store i16 0, i16* %prLamC_bufb_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:8  %prLam2B_buf_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf_addr"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:9  store i16 0, i16* %prLam2B_buf_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:10  %prLam2C_buf_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf_addr"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:11  store i16 0, i16* %prLam2C_buf_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:12  %prLam2C_bufa_addr = getelementptr inbounds [1024 x i16]* @prLam2C_bufa, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_bufa_addr"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:13  store i16 0, i16* %prLam2C_bufa_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:14  %prLam2C_bufb_addr = getelementptr inbounds [1024 x i16]* @prLam2C_bufb, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_bufb_addr"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:15  store i16 0, i16* %prLam2C_bufb_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:16  %prLamB_buf1_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf1_addr"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:17  store i16 0, i16* %prLamB_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:18  %prLamB_buf1a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf1a_addr"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:19  store i16 0, i16* %prLamB_buf1a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:20  %prLamB_buf1b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf1b_addr"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:21  store i16 0, i16* %prLamB_buf1b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:22  %prLamC_buf1_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf1_addr"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:23  store i16 0, i16* %prLamC_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:24  %prLam2B_buf1_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf1_addr"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:25  store i16 0, i16* %prLam2B_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:26  %prLam2B_buf1a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf1a_addr"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:27  store i16 0, i16* %prLam2B_buf1a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:28  %prLam2B_buf1b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf1b_addr"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:29  store i16 0, i16* %prLam2B_buf1b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:30  %prLam2C_buf1_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf1, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf1_addr"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:31  store i16 0, i16* %prLam2C_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:32  %prLam_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam_buf2_addr"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:33  store i16 0, i16* %prLam_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:34  %prLamB_buf2_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf2_addr"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:35  store i16 0, i16* %prLamB_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:36  %prLamC_buf2_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf2_addr"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:37  store i16 0, i16* %prLamC_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:38  %prLamC_buf2a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf2a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf2a_addr"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:39  store i16 0, i16* %prLamC_buf2a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:40  %prLamC_buf2b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf2b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf2b_addr"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:41  store i16 0, i16* %prLamC_buf2b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:42  %prLam2_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2_buf2_addr"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:43  store i16 0, i16* %prLam2_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:44  %prLam2B_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf2_addr"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:45  store i16 0, i16* %prLam2B_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:46  %prLam2C_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf2, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf2_addr"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:47  store i16 0, i16* %prLam2C_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:48  %prLam2C_buf2a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf2a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf2a_addr"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:49  store i16 0, i16* %prLam2C_buf2a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:50  %prLam2C_buf2b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf2b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf2b_addr"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:51  store i16 0, i16* %prLam2C_buf2b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:52  %prLamB_buf3_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf3_addr"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:53  store i16 0, i16* %prLamB_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:54  %prLamB_buf3a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf3a_addr"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:55  store i16 0, i16* %prLamB_buf3a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:56  %prLamB_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_addr"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:57  store i16 0, i16* %prLamB_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:58  %prLamC_buf3_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf3_addr"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:59  store i16 0, i16* %prLamC_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:60  %prLam2B_buf3_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf3_addr"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:61  store i16 0, i16* %prLam2B_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:62  %prLam2B_buf3a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf3a_addr"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:63  store i16 0, i16* %prLam2B_buf3a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:64  %prLam2B_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_addr"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:65  store i16 0, i16* %prLam2B_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:66  %prLam2C_buf3_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf3, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf3_addr"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:67  store i16 0, i16* %prLam2C_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:68  %prLam_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam_buf4_addr"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:69  store i16 0, i16* %prLam_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:70  %prLam_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam_buf4a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam_buf4a_addr"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:71  store i16 0, i16* %prLam_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:72  %prLamB_buf4_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf4_addr"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:73  store i16 0, i16* %prLamB_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:74  %prLamC_buf4_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf4_addr"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:75  store i16 0, i16* %prLamC_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:76  %prLamC_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf4a_addr"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:77  store i16 0, i16* %prLamC_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:78  %prLamC_buf4b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf4b_addr"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:79  store i16 0, i16* %prLamC_buf4b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:80  %prLam2_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2_buf4_addr"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:81  store i16 0, i16* %prLam2_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:82  %prLam2_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf4a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2_buf4a_addr"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:83  store i16 0, i16* %prLam2_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:84  %prLam2B_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf4_addr"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:85  store i16 0, i16* %prLam2B_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:86  %prLam2C_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf4_addr"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:87  store i16 0, i16* %prLam2C_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:88  %prLam2C_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf4a_addr"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:89  store i16 0, i16* %prLam2C_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:90  %prLam2C_buf4b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf4b_addr"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:91  store i16 0, i16* %prLam2C_buf4b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge39:93  %pR5_load = load i8* %pR5_addr, align 1

]]></Node>
<StgValue><ssdm name="pR5_load"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge39:94  %tmp_951 = sext i8 %pR5_load to i16

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:95  %pLambda5_addr = getelementptr inbounds [1024 x i16]* @pLambda5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda5_addr"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:96  store i16 %tmp_951, i16* %pLambda5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:97  %Lam_bufA5_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA5_addr"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:98  store i16 %tmp_951, i16* %Lam_bufA5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge39:100  %pR6_load = load i8* %pR6_addr, align 1

]]></Node>
<StgValue><ssdm name="pR6_load"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge39:101  %tmp_952 = sext i8 %pR6_load to i16

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:102  %Lam_buf6_addr_4 = getelementptr inbounds [1024 x i16]* @Lam_buf6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf6_addr_4"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:103  store i16 %tmp_952, i16* %Lam_buf6_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:104  %Lam_buf6a_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_buf6a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf6a_addr_3"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:105  store i16 %tmp_952, i16* %Lam_buf6a_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:106  %pLambda6_addr = getelementptr inbounds [1024 x i16]* @pLambda6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda6_addr"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:107  store i16 %tmp_952, i16* %pLambda6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:108  %Lam_bufA6_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufA6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA6_addr_3"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:109  store i16 %tmp_952, i16* %Lam_bufA6_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:110  %Lam_bufA6b_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufA6b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA6b_addr_3"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:111  store i16 %tmp_952, i16* %Lam_bufA6b_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:112  %Lam_bufA6c_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufA6c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA6c_addr_3"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:113  store i16 %tmp_952, i16* %Lam_bufA6c_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge39:114  %Lam_bufB6_addr_4 = getelementptr inbounds [1024 x i16]* @Lam_bufB6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB6_addr_4"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge39:115  store i16 %tmp_952, i16* %Lam_bufB6_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge39:116  %tmp_1069 = icmp eq i16 %numbits_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge39:117  %tmp_1070 = icmp eq i16 %numbits_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge39:118  %tmp_1071 = or i1 %tmp_1070, %tmp_1069

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge39:119  br i1 %tmp_1071, label %._crit_edge44, label %._crit_edge42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge44:0  %blk_val_load_2 = load i16* @blk_val, align 2

]]></Node>
<StgValue><ssdm name="blk_val_load_2"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:1  store i16 %blk_val_load_2, i16* %pLambda6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:2  store i16 %blk_val_load_2, i16* %Lam_buf6_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:3  store i16 %blk_val_load_2, i16* %Lam_buf6a_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:4  store i16 %blk_val_load_2, i16* %Lam_bufA6_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:5  store i16 %blk_val_load_2, i16* %Lam_bufA6b_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:6  store i16 %blk_val_load_2, i16* %Lam_bufA6c_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge44:7  store i16 %blk_val_load_2, i16* %Lam_bufB6_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_1071" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge44:8  br label %._crit_edge42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:0  %Lam_bufB5a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB5a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB5a_addr"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:1  store i16 %tmp_951, i16* %Lam_bufB5a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:2  %Lam_bufB5b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB5b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB5b_addr"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:3  store i16 %tmp_951, i16* %Lam_bufB5b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:4  %Lam_bufB5c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufB5c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB5c_addr"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:5  store i16 %tmp_951, i16* %Lam_bufB5c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:30  %pR7_addr = getelementptr [1024 x i8]* %pR7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR7_addr"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge42:31  %pR7_load = load i8* %pR7_addr, align 1

]]></Node>
<StgValue><ssdm name="pR7_load"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:35  %pR8_addr = getelementptr [1024 x i8]* %pR8, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR8_addr"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge42:36  %pR8_load = load i8* %pR8_addr, align 1

]]></Node>
<StgValue><ssdm name="pR8_load"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:40  %pR9_addr = getelementptr [1024 x i8]* %pR9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pR9_addr"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge42:41  %pR9_load = load i8* %pR9_addr, align 1

]]></Node>
<StgValue><ssdm name="pR9_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:6  %prLamB_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf5_addr"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:7  store i16 0, i16* %prLamB_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:8  %prLamB_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_addr"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:9  store i16 0, i16* %prLamB_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:10  %prLamB_buf5b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf5b_addr"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:11  store i16 0, i16* %prLamB_buf5b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:12  %prLamC_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf5_addr"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:13  store i16 0, i16* %prLamC_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:14  %prLam2B_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_addr"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:15  store i16 0, i16* %prLam2B_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:16  %prLam2B_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_addr"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:17  store i16 0, i16* %prLam2B_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:18  %prLam2B_buf5b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf5b_addr"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:19  store i16 0, i16* %prLam2B_buf5b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:20  %prLam2C_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf5, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_addr"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:21  store i16 0, i16* %prLam2C_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:22  %prLamB_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf6_addr"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:23  store i16 0, i16* %prLamB_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:24  %prLamC_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf6_addr"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:25  store i16 0, i16* %prLamC_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:26  %prLam2B_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_addr"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:27  store i16 0, i16* %prLam2B_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:28  %prLam2C_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf6, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_addr"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:29  store i16 0, i16* %prLam2C_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge42:31  %pR7_load = load i8* %pR7_addr, align 1

]]></Node>
<StgValue><ssdm name="pR7_load"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge42:32  %tmp_953 = sext i8 %pR7_load to i16

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:33  %pLambda7_addr = getelementptr inbounds [1024 x i16]* @pLambda7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda7_addr"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:34  store i16 %tmp_953, i16* %pLambda7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge42:36  %pR8_load = load i8* %pR8_addr, align 1

]]></Node>
<StgValue><ssdm name="pR8_load"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge42:37  %tmp_954 = sext i8 %pR8_load to i16

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:38  %pLambda8_addr = getelementptr inbounds [1024 x i16]* @pLambda8, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda8_addr"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:39  store i16 %tmp_954, i16* %pLambda8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge42:41  %pR9_load = load i8* %pR9_addr, align 1

]]></Node>
<StgValue><ssdm name="pR9_load"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge42:42  %tmp_955 = sext i8 %pR9_load to i16

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:43  %pLambda9_addr = getelementptr inbounds [1024 x i16]* @pLambda9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda9_addr"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:44  store i16 %tmp_955, i16* %pLambda9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge42:45  %blk_val_load_3 = load i16* @blk_val, align 2

]]></Node>
<StgValue><ssdm name="blk_val_load_3"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:46  %pLambda10_addr = getelementptr inbounds [1024 x i16]* @pLambda10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="pLambda10_addr"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:47  store i16 %blk_val_load_3, i16* %pLambda10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:48  %Lam_buf8_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_buf8, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf8_addr_3"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:49  store i16 %tmp_954, i16* %Lam_buf8_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:50  %Lam_buf10_addr = getelementptr inbounds [1024 x i16]* @Lam_buf10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf10_addr"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:51  store i16 %blk_val_load_3, i16* %Lam_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:52  %Lam_buf10a_addr = getelementptr inbounds [1024 x i16]* @Lam_buf10a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_buf10a_addr"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:53  store i16 %blk_val_load_3, i16* %Lam_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:54  %Lam_bufA7_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA7_addr"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:55  store i16 %tmp_953, i16* %Lam_bufA7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:56  %Lam_bufA9_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA9_addr"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:57  store i16 %tmp_955, i16* %Lam_bufA9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:58  %Lam_bufA10a_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA10a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA10a_addr"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:59  store i16 %blk_val_load_3, i16* %Lam_bufA10a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:60  %Lam_bufA10b_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA10b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA10b_addr"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:61  store i16 %blk_val_load_3, i16* %Lam_bufA10b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:62  %Lam_bufA10c_addr = getelementptr inbounds [1024 x i16]* @Lam_bufA10c, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufA10c_addr"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:63  store i16 %blk_val_load_3, i16* %Lam_bufA10c_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:64  %Lam_bufB7a_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufB7a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB7a_addr_3"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:65  store i16 %tmp_953, i16* %Lam_bufB7a_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:66  %Lam_bufB7b_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufB7b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB7b_addr_3"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:67  store i16 %tmp_953, i16* %Lam_bufB7b_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:68  %Lam_bufB9a_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufB9a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB9a_addr_3"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:69  store i16 %tmp_955, i16* %Lam_bufB9a_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:70  %Lam_bufB9b_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufB9b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB9b_addr_3"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:71  store i16 %tmp_955, i16* %Lam_bufB9b_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:72  %Lam_bufB10_addr_3 = getelementptr inbounds [1024 x i16]* @Lam_bufB10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="Lam_bufB10_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:73  store i16 %blk_val_load_3, i16* %Lam_bufB10_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:74  %prLamB_buf7_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf7_addr"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:75  store i16 0, i16* %prLamB_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:76  %prLamB_buf7a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf7a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf7a_addr"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:77  store i16 0, i16* %prLamB_buf7a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:78  %prLamC_buf7_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf7_addr"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:79  store i16 0, i16* %prLamC_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:80  %prLam2B_buf7_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf7_addr"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:81  store i16 0, i16* %prLam2B_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:82  %prLam2B_buf7a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf7a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf7a_addr"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:83  store i16 0, i16* %prLam2B_buf7a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:84  %prLam2C_buf7_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf7, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf7_addr"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:85  store i16 0, i16* %prLam2C_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:86  %prLamB_buf9_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf9_addr"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:87  store i16 0, i16* %prLamB_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:88  %prLamB_buf9a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf9a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf9a_addr"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:89  store i16 0, i16* %prLamB_buf9a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:90  %prLamC_buf9_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf9_addr"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:91  store i16 0, i16* %prLamC_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:92  %prLam2B_buf9_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf9_addr"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:93  store i16 0, i16* %prLam2B_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:94  %prLam2B_buf9a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf9a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf9a_addr"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:95  store i16 0, i16* %prLam2B_buf9a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:96  %prLam2C_buf9_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf9, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf9_addr"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:97  store i16 0, i16* %prLam2C_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:98  %prLamB_buf10_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamB_buf10_addr"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:99  store i16 0, i16* %prLamB_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:100  %prLamC_buf10_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf10_addr"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:101  store i16 0, i16* %prLamC_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:102  %prLamC_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_addr"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:103  store i16 0, i16* %prLamC_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:104  %prLamC_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_addr"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:105  store i16 0, i16* %prLamC_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:106  %prLam2B_buf10_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2B_buf10_addr"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:107  store i16 0, i16* %prLam2B_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:108  %prLam2C_buf10_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf10_addr"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:109  store i16 0, i16* %prLam2C_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:110  %prLam2C_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10a, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_addr"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:111  store i16 0, i16* %prLam2C_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge42:112  %prLam2C_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10b, i32 0, i32 %inx_cast1

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_addr"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge42:113  store i16 0, i16* %prLam2C_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge42:114  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %tmp_949 = phi i16 [ %tmp_963, %34 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:1  store i16 %tmp_949, i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %tmp_950 = icmp ult i16 %tmp_949, %pMaxIterations_read

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_950, label %5, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="16">
<![CDATA[
:0  %tmp_1072 = trunc i16 %tmp_949 to i8

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %itt_num, i8 %tmp_1072) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @bAllChecksPassed, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_1073 = icmp eq i16 %numbits_read, 5120

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_1074 = icmp eq i16 %numbits_read, 1280

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_1075 = or i1 %tmp_1074, %tmp_1073

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_1075, label %._crit_edge49, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1076 = icmp eq i16 %numbits_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1077 = icmp eq i16 %numbits_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1078 = or i1 %tmp_1077, %tmp_1076

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1078, label %._crit_edge51, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1079 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1080 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1081 = or i1 %tmp_1080, %tmp_1079

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1081, label %._crit_edge54, label %._crit_edge52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge54:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge51:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_950" val="1"/>
<literal name="tmp_1075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge49:0  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %m_i2 = phi i16 [ 0, %._crit_edge54 ], [ %m_2, %13 ]

]]></Node>
<StgValue><ssdm name="m_i2"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16">
<![CDATA[
:1  %rows_load_2 = load i16* @rows, align 2

]]></Node>
<StgValue><ssdm name="rows_load_2"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_i2 = icmp slt i16 %m_i2, %rows_load_2

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i2, label %13, label %._crit_edge52.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
<literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_12(i16 %m_i2, i16 %m_i2, i16 %m_i2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
<literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m_2 = add i16 %m_i2, 2

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="1"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge52.loopexit:0  br label %._crit_edge52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge52:0  br label %calc_m_23.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %m_i1 = phi i16 [ 0, %._crit_edge51 ], [ %m_1, %10 ]

]]></Node>
<StgValue><ssdm name="m_i1"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16">
<![CDATA[
:1  %rows_load_1 = load i16* @rows, align 2

]]></Node>
<StgValue><ssdm name="rows_load_1"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_i1 = icmp slt i16 %m_i1, %rows_load_1

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i1, label %10, label %calc_m_23.exit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_23(i16 %m_i1, i16 %m_i1, i16 %m_i1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m_1 = add i16 %m_i1, 2

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
calc_m_23.exit.loopexit:0  br label %calc_m_23.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
calc_m_23.exit:0  br label %calc_m.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %m_i = phi i16 [ 0, %._crit_edge49 ], [ %m, %7 ]

]]></Node>
<StgValue><ssdm name="m_i"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16">
<![CDATA[
:1  %rows_load = load i16* @rows, align 2

]]></Node>
<StgValue><ssdm name="rows_load"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_i = icmp slt i16 %m_i, %rows_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %7, label %calc_m.exit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc(i16 %m_i, i16 %m_i, i16 %m_i) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m = add i16 %m_i, 2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
calc_m.exit.loopexit:0  br label %calc_m.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1">
<![CDATA[
calc_m.exit:0  %bAllChecksPassed_loa = load i1* @bAllChecksPassed, align 1

]]></Node>
<StgValue><ssdm name="bAllChecksPassed_loa"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16">
<![CDATA[
calc_m.exit:1  %nIterationCounter_lo = load i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name="nIterationCounter_lo"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
calc_m.exit:2  %tmp_956 = icmp ne i16 %nIterationCounter_lo, 0

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
calc_m.exit:3  %demorgan = and i1 %bAllChecksPassed_loa, %tmp_956

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
calc_m.exit:4  br i1 %demorgan, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1082 = icmp eq i16 %numbits_read, 5120

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1083 = icmp eq i16 %numbits_read, 1280

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1084 = or i1 %tmp_1083, %tmp_1082

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1084, label %._crit_edge56, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1085 = icmp eq i16 %numbits_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1086 = icmp eq i16 %numbits_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1087 = or i1 %tmp_1086, %tmp_1085

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1087, label %._crit_edge58, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1088 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1089 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1090 = or i1 %tmp_1089, %tmp_1088

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1090, label %._crit_edge61, label %._crit_edge59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
<literal name="tmp_1090" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
<literal name="tmp_1090" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
<literal name="tmp_1090" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
<literal name="tmp_1090" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge61:0  call fastcc void @calc_n_12(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge58:0  call fastcc void @calc_n_23(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge56:0  call fastcc void @calc_n(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_957 = add i16 %nIterationCounter_lo, 1

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_957, i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_1075" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_1081" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="1"/>
<literal name="tmp_i1" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_1075" val="0"/>
<literal name="tmp_1078" val="0"/>
<literal name="tmp_i2" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="657" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_12(i16 %m_i2, i16 %m_i2, i16 %m_i2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="658" st_id="12" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="659" st_id="13" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="660" st_id="14" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="661" st_id="15" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_12() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="662" st_id="16" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_12() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="663" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str83) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_12() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="666" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_23(i16 %m_i1, i16 %m_i1, i16 %m_i1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="667" st_id="19" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="668" st_id="20" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="669" st_id="21" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="670" st_id="22" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_23() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="671" st_id="23" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_23() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str83) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_23() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="675" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc(i16 %m_i, i16 %m_i, i16 %m_i) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="676" st_id="26" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="677" st_id="27" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="678" st_id="28" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="679" st_id="29" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="680" st_id="30" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="681" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str82) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="684" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
<literal name="tmp_1090" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge61:0  call fastcc void @calc_n_12(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
<literal name="tmp_1090" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge61:1  br label %._crit_edge59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge59:0  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge58:0  call fastcc void @calc_n_23(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_1084" val="0"/>
<literal name="tmp_1087" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge58:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge56:0  call fastcc void @calc_n(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16">
<![CDATA[
:0  %nIterationCounter_lo_1 = load i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name="nIterationCounter_lo_1"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="16">
<![CDATA[
:1  %tmp_1091 = trunc i16 %nIterationCounter_lo_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_958 = add i16 1, %nIterationCounter_lo_1

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store i16 %tmp_958, i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_959 = add i8 1, %tmp_1091

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i8P(i8* %itt_num, i8 %tmp_959) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_960 = icmp ult i16 %tmp_958, %pMaxIterations_read

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_960, label %20, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @bAllChecksPassed, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1092 = icmp eq i16 %numbits_read, 5120

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_1093 = icmp eq i16 %numbits_read, 1280

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_1094 = or i1 %tmp_1093, %tmp_1092

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1094, label %._crit_edge63, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1095 = icmp eq i16 %numbits_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1096 = icmp eq i16 %numbits_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1097 = or i1 %tmp_1096, %tmp_1095

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1097, label %._crit_edge65, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1098 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="710" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1099 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="711" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1100 = or i1 %tmp_1099, %tmp_1098

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="712" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1100, label %._crit_edge68, label %._crit_edge66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge68:0  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge65:0  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_960" val="1"/>
<literal name="tmp_1094" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge63:0  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="716" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %m_i5 = phi i16 [ 0, %._crit_edge68 ], [ %m_5, %28 ]

]]></Node>
<StgValue><ssdm name="m_i5"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="16">
<![CDATA[
:1  %rows_load_5 = load i16* @rows, align 2

]]></Node>
<StgValue><ssdm name="rows_load_5"/></StgValue>
</operation>

<operation id="718" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_i5 = icmp slt i16 %m_i5, %rows_load_5

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i5, label %28, label %._crit_edge66.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
<literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_12(i16 %m_i5, i16 %m_i5, i16 %m_i5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
<literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m_5 = add i16 %m_i5, 2

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="1"/>
<literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge66.loopexit:0  br label %._crit_edge66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge66:0  br label %calc_m_23.exit297

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %m_i4 = phi i16 [ 0, %._crit_edge65 ], [ %m_4, %25 ]

]]></Node>
<StgValue><ssdm name="m_i4"/></StgValue>
</operation>

<operation id="725" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16">
<![CDATA[
:1  %rows_load_4 = load i16* @rows, align 2

]]></Node>
<StgValue><ssdm name="rows_load_4"/></StgValue>
</operation>

<operation id="726" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_i4 = icmp slt i16 %m_i4, %rows_load_4

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="727" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i4, label %25, label %calc_m_23.exit297.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_23(i16 %m_i4, i16 %m_i4, i16 %m_i4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m_4 = add i16 %m_i4, 2

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
calc_m_23.exit297.loopexit:0  br label %calc_m_23.exit297

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
calc_m_23.exit297:0  br label %calc_m.exit292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %m_i3 = phi i16 [ 0, %._crit_edge63 ], [ %m_3, %22 ]

]]></Node>
<StgValue><ssdm name="m_i3"/></StgValue>
</operation>

<operation id="733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16">
<![CDATA[
:1  %rows_load_3 = load i16* @rows, align 2

]]></Node>
<StgValue><ssdm name="rows_load_3"/></StgValue>
</operation>

<operation id="734" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_i3 = icmp slt i16 %m_i3, %rows_load_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="735" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i3, label %22, label %calc_m.exit292.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc(i16 %m_i3, i16 %m_i3, i16 %m_i3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m_3 = add i16 %m_i3, 2

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="738" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
calc_m.exit292.loopexit:0  br label %calc_m.exit292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1">
<![CDATA[
calc_m.exit292:0  %bAllChecksPassed_loa_1 = load i1* @bAllChecksPassed, align 1

]]></Node>
<StgValue><ssdm name="bAllChecksPassed_loa_1"/></StgValue>
</operation>

<operation id="740" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
calc_m.exit292:1  br i1 %bAllChecksPassed_loa_1, label %29, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1101 = icmp eq i16 %numbits_read, 5120

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="742" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1102 = icmp eq i16 %numbits_read, 1280

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="743" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1103 = or i1 %tmp_1102, %tmp_1101

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="744" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1103, label %._crit_edge70, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1104 = icmp eq i16 %numbits_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="746" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1105 = icmp eq i16 %numbits_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="747" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1106 = or i1 %tmp_1105, %tmp_1104

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="748" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1106, label %._crit_edge72, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_1107 = icmp eq i16 %numbits_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="750" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1108 = icmp eq i16 %numbits_read, 2048

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="751" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_1109 = or i1 %tmp_1108, %tmp_1107

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="752" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1109, label %._crit_edge75, label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
<literal name="tmp_1109" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
<literal name="tmp_1109" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
<literal name="tmp_1109" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
<literal name="tmp_1109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge75:0  call fastcc void @calc_n_12(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge72:0  call fastcc void @calc_n_23(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="0"/>
<literal name="tmp_1103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge70:0  call fastcc void @calc_n(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16">
<![CDATA[
:0  %nIterationCounter_lo_2 = load i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name="nIterationCounter_lo_2"/></StgValue>
</operation>

<operation id="757" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_961 = add i16 %nIterationCounter_lo_2, 1

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="758" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %tmp_961, i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_1094" val="1"/>
<literal name="tmp_i3" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_1100" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="1"/>
<literal name="tmp_i4" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1094" val="0"/>
<literal name="tmp_1097" val="0"/>
<literal name="tmp_i5" val="0"/>
<literal name="bAllChecksPassed_loa_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="760" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_12(i16 %m_i5, i16 %m_i5, i16 %m_i5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="761" st_id="35" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="762" st_id="36" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="763" st_id="37" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="764" st_id="38" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_12() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="765" st_id="39" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_12() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="766" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str83) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="40" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_12() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="769" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc_23(i16 %m_i4, i16 %m_i4, i16 %m_i4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="770" st_id="42" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="771" st_id="43" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="772" st_id="44" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="773" st_id="45" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_23() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="774" st_id="46" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_23() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="775" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str83) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="47" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result_23() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="778" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:1  call fastcc void @setup_calc(i16 %m_i3, i16 %m_i3, i16 %m_i3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="779" st_id="49" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="780" st_id="50" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="781" st_id="51" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @calc_ma() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="782" st_id="52" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="783" st_id="53" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="784" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str82) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="54" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @write_result() nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="787" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
<literal name="tmp_1109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge75:0  call fastcc void @calc_n_12(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
<literal name="tmp_1109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge75:1  br label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge73:0  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge72:0  call fastcc void @calc_n_23(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_1103" val="0"/>
<literal name="tmp_1106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge72:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_1103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge70:0  call fastcc void @calc_n(i12 zeroext %nCodeN11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_1103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge70:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16">
<![CDATA[
:0  %nIterationCounter_lo_3 = load i16* @nIterationCounter, align 2

]]></Node>
<StgValue><ssdm name="nIterationCounter_lo_3"/></StgValue>
</operation>

<operation id="796" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_963 = add i16 %nIterationCounter_lo_3, 1

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="797" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="798" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit.loopexit:0  %nIterationCounter_lo_4 = phi i16 [ %tmp_949, %.preheader ], [ %tmp_958, %19 ]

]]></Node>
<StgValue><ssdm name="nIterationCounter_lo_4"/></StgValue>
</operation>

<operation id="799" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="800" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
.loopexit:0  %nIterationCounter_lo_5 = phi i16 [ %tmp_961, %29 ], [ %tmp_957, %14 ], [ %nIterationCounter_lo_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="nIterationCounter_lo_5"/></StgValue>
</operation>

<operation id="801" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:1  %test_in = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %mux) nounwind

]]></Node>
<StgValue><ssdm name="test_in"/></StgValue>
</operation>

<operation id="802" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="803" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %test_in1 = phi i1 [ %test_in, %.loopexit ], [ %test_in_1, %36 ]

]]></Node>
<StgValue><ssdm name="test_in1"/></StgValue>
</operation>

<operation id="804" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %test_in1, label %.preheader304.preheader, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="test_in1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %test_in_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %mux) nounwind

]]></Node>
<StgValue><ssdm name="test_in_1"/></StgValue>
</operation>

<operation id="806" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="test_in1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="test_in1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
.preheader304.preheader:0  br label %.preheader304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="808" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader304:0  %i_i = phi i12 [ %i, %._crit_edge.i ], [ 0, %.preheader304.preheader ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="809" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
.preheader304:1  %i_i_cast1 = zext i12 %i_i to i32

]]></Node>
<StgValue><ssdm name="i_i_cast1"/></StgValue>
</operation>

<operation id="810" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="12">
<![CDATA[
.preheader304:2  %i_i_cast = zext i12 %i_i to i16

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="811" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16">
<![CDATA[
.preheader304:3  %cols_load_1 = load i16* @cols, align 2

]]></Node>
<StgValue><ssdm name="cols_load_1"/></StgValue>
</operation>

<operation id="812" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader304:4  %tmp_i_113 = icmp slt i16 %i_i_cast, %cols_load_1

]]></Node>
<StgValue><ssdm name="tmp_i_113"/></StgValue>
</operation>

<operation id="813" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader304:5  %i = add i12 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="814" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader304:6  br i1 %tmp_i_113, label %37, label %write_pcHat.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %prHat_buf_addr = getelementptr inbounds [2048 x i1]* @prHat_buf, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_buf_addr"/></StgValue>
</operation>

<operation id="816" st_id="59" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="11">
<![CDATA[
:1  %prHat_buf_load = load i1* %prHat_buf_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_buf_load"/></StgValue>
</operation>

<operation id="817" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %prHat_bufA1_addr = getelementptr inbounds [2048 x i1]* @prHat_bufA1, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_bufA1_addr"/></StgValue>
</operation>

<operation id="818" st_id="59" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="11">
<![CDATA[
:5  %prHat_bufA1_load = load i1* %prHat_bufA1_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufA1_load"/></StgValue>
</operation>

<operation id="819" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_1110 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %i_i, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="820" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9  %icmp7 = icmp eq i2 %tmp_1110, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="821" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_i_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="16">
<![CDATA[
write_pcHat.exit:0  %tmp_962 = zext i16 %nIterationCounter_lo_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="822" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_i_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
write_pcHat.exit:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %cnt, i32 %tmp_962) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_i_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0">
<![CDATA[
write_pcHat.exit:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="824" st_id="60" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="11">
<![CDATA[
:1  %prHat_buf_load = load i1* %prHat_buf_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_buf_load"/></StgValue>
</operation>

<operation id="825" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %pbhat0_addr = getelementptr [2048 x i1]* %pbhat0, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat0_addr"/></StgValue>
</operation>

<operation id="826" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:3  store i1 %prHat_buf_load, i1* %pbhat0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="60" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="11">
<![CDATA[
:5  %prHat_bufA1_load = load i1* %prHat_bufA1_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufA1_load"/></StgValue>
</operation>

<operation id="828" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %pbhat1_addr = getelementptr [2048 x i1]* %pbhat1, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat1_addr"/></StgValue>
</operation>

<operation id="829" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:7  store i1 %prHat_bufA1_load, i1* %pbhat1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp7, label %38, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %prHat_bufB2_addr = getelementptr inbounds [2048 x i1]* @prHat_bufB2, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_bufB2_addr"/></StgValue>
</operation>

<operation id="832" st_id="60" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="11">
<![CDATA[
:1  %prHat_bufB2_load = load i1* %prHat_bufB2_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufB2_load"/></StgValue>
</operation>

<operation id="833" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %prHat_buf3_addr = getelementptr inbounds [2048 x i1]* @prHat_buf3, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_buf3_addr"/></StgValue>
</operation>

<operation id="834" st_id="60" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="11">
<![CDATA[
:5  %prHat_buf3_load = load i1* %prHat_buf3_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_buf3_load"/></StgValue>
</operation>

<operation id="835" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %prHat_bufA4_addr = getelementptr inbounds [2048 x i1]* @prHat_bufA4, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_bufA4_addr"/></StgValue>
</operation>

<operation id="836" st_id="60" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="11">
<![CDATA[
:9  %prHat_bufA4_load = load i1* %prHat_bufA4_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufA4_load"/></StgValue>
</operation>

<operation id="837" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %prHat_bufB5_addr = getelementptr inbounds [2048 x i1]* @prHat_bufB5, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_bufB5_addr"/></StgValue>
</operation>

<operation id="838" st_id="60" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="11">
<![CDATA[
:13  %prHat_bufB5_load = load i1* %prHat_bufB5_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufB5_load"/></StgValue>
</operation>

<operation id="839" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %prHat_buf6_addr = getelementptr inbounds [2048 x i1]* @prHat_buf6, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_buf6_addr"/></StgValue>
</operation>

<operation id="840" st_id="60" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="11">
<![CDATA[
:17  %prHat_buf6_load = load i1* %prHat_buf6_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_buf6_load"/></StgValue>
</operation>

<operation id="841" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %prHat_bufA7_addr = getelementptr inbounds [2048 x i1]* @prHat_bufA7, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="prHat_bufA7_addr"/></StgValue>
</operation>

<operation id="842" st_id="60" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="11">
<![CDATA[
:21  %prHat_bufA7_load = load i1* %prHat_bufA7_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufA7_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="843" st_id="61" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="11">
<![CDATA[
:1  %prHat_bufB2_load = load i1* %prHat_bufB2_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufB2_load"/></StgValue>
</operation>

<operation id="844" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %pbhat2_addr = getelementptr [1024 x i1]* %pbhat2, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat2_addr"/></StgValue>
</operation>

<operation id="845" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:3  store i1 %prHat_bufB2_load, i1* %pbhat2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="61" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="11">
<![CDATA[
:5  %prHat_buf3_load = load i1* %prHat_buf3_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_buf3_load"/></StgValue>
</operation>

<operation id="847" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %pbhat3_addr = getelementptr [1024 x i1]* %pbhat3, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat3_addr"/></StgValue>
</operation>

<operation id="848" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:7  store i1 %prHat_buf3_load, i1* %pbhat3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="61" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="11">
<![CDATA[
:9  %prHat_bufA4_load = load i1* %prHat_bufA4_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufA4_load"/></StgValue>
</operation>

<operation id="850" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="10" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %pbhat4_addr = getelementptr [1024 x i1]* %pbhat4, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat4_addr"/></StgValue>
</operation>

<operation id="851" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:11  store i1 %prHat_bufA4_load, i1* %pbhat4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="61" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="11">
<![CDATA[
:13  %prHat_bufB5_load = load i1* %prHat_bufB5_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufB5_load"/></StgValue>
</operation>

<operation id="853" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %pbhat5_addr = getelementptr [1024 x i1]* %pbhat5, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat5_addr"/></StgValue>
</operation>

<operation id="854" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:15  store i1 %prHat_bufB5_load, i1* %pbhat5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="61" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="11">
<![CDATA[
:17  %prHat_buf6_load = load i1* %prHat_buf6_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_buf6_load"/></StgValue>
</operation>

<operation id="856" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %pbhat6_addr = getelementptr [1024 x i1]* %pbhat6, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat6_addr"/></StgValue>
</operation>

<operation id="857" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:19  store i1 %prHat_buf6_load, i1* %pbhat6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="61" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="11">
<![CDATA[
:21  %prHat_bufA7_load = load i1* %prHat_bufA7_addr, align 1

]]></Node>
<StgValue><ssdm name="prHat_bufA7_load"/></StgValue>
</operation>

<operation id="859" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="10" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %pbhat7_addr = getelementptr [1024 x i1]* %pbhat7, i32 0, i32 %i_i_cast1

]]></Node>
<StgValue><ssdm name="pbhat7_addr"/></StgValue>
</operation>

<operation id="860" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:23  store i1 %prHat_bufA7_load, i1* %pbhat7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %.preheader304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
