$comment
	File created using the following command:
		vcd file ShiftRegister_Demo.msim.vcd -direction
$end
$date
	Thu Apr 04 09:48:40 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module shiftregister4_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataOut [3] $end
$var wire 1 # dataOut [2] $end
$var wire 1 $ dataOut [1] $end
$var wire 1 % dataOut [0] $end
$var wire 1 & sin $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_clk $end
$var wire 1 1 ww_sin $end
$var wire 1 2 ww_dataOut [3] $end
$var wire 1 3 ww_dataOut [2] $end
$var wire 1 4 ww_dataOut [1] $end
$var wire 1 5 ww_dataOut [0] $end
$var wire 1 6 \clk~input_o\ $end
$var wire 1 7 \sin~input_o\ $end
$var wire 1 8 \dataOut[0]~output_o\ $end
$var wire 1 9 \dataOut[1]~output_o\ $end
$var wire 1 : \dataOut[2]~output_o\ $end
$var wire 1 ; \dataOut[3]~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
06
07
08
09
0:
0;
02
03
04
05
0"
0#
0$
0%
$end
#30000
1!
10
16
#40000
1&
11
17
#60000
0!
00
06
#90000
1!
10
16
#150000
0!
00
06
#160000
0&
01
07
#200000
1&
11
17
#210000
1!
10
16
#240000
0&
01
07
#270000
0!
00
06
#280000
1&
11
17
#330000
1!
10
16
#360000
0&
01
07
#400000
1&
11
17
#440000
0&
01
07
#450000
0!
00
06
#510000
1!
10
16
#560000
1&
11
17
#570000
0!
00
06
#600000
0&
01
07
#750000
1!
10
16
#840000
0!
1&
00
11
17
06
#870000
1!
10
16
#880000
0&
01
07
#900000
0!
00
06
#930000
1!
10
16
#960000
0!
1&
00
11
17
06
#1000000
