# compile verilog/system verilog design source files
verilog xil_defaultlib  "TDC_tb_time_impl.v" --include "../../../../TDCTwoStage.srcs/sources_1/ip/clk_wiz_0_1"

# Do not sort compile order
nosort
