Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\psf\home\coding\fpga\RAMTest\MemoryController.vhd" into library work
Parsing entity <MemoryController>.
Parsing architecture <Behavioural> of entity <memorycontroller>.
Parsing VHDL file "\\psf\home\coding\fpga\Binary7SegCounter\clockDivider2.vhd" into library work
Parsing entity <clockDivider>.
Parsing architecture <Behavioral> of entity <clockdivider>.
WARNING:HDLCompiler:1369 - "\\psf\home\coding\fpga\Binary7SegCounter\clockDivider2.vhd" Line 43: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "\\psf\home\coding\fpga\RAMTest\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockDivider> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoryController> (architecture <Behavioural>) from library <work>.
WARNING:HDLCompiler:634 - "\\psf\home\coding\fpga\RAMTest\main.vhd" Line 79: Net <memOp[1]> does not have a driver.
WARNING:HDLCompiler:634 - "\\psf\home\coding\fpga\RAMTest\main.vhd" Line 81: Net <mcrAddrInput[22]> does not have a driver.
WARNING:HDLCompiler:634 - "\\psf\home\coding\fpga\RAMTest\main.vhd" Line 82: Net <mcrDataInput[15]> does not have a driver.
WARNING:Xst:2972 - "//psf/home/coding/fpga/ramtest/main.vhd" line 88. All outputs of instance <ClockDivider25> of block <clockDivider> are unconnected in block <main>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "//psf/home/coding/fpga/ramtest/main.vhd".
WARNING:Xst:647 - Input <btnl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "//psf/home/coding/fpga/ramtest/main.vhd" line 88: Output port <clk_out> of the instance <ClockDivider25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "//psf/home/coding/fpga/ramtest/main.vhd" line 89: Output port <mcrDataOutput> of the instance <Mem> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "//psf/home/coding/fpga/ramtest/main.vhd" line 89: Output port <busy> of the instance <Mem> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <memOp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcrAddrInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcrDataInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "//psf/home/coding/fpga/ramtest/memorycontroller.vhd".
    Found 4-bit register for signal <iThisCount>.
    Found 4-bit register for signal <iThisState>.
    Found 16-bit register for signal <iThisMCRDataOutput>.
    Found 1-bit register for signal <iThisRamClk>.
INFO:Xst:1799 - State state_prepare_write is never reached in FSM <iThisState>.
INFO:Xst:1799 - State state_request_write is never reached in FSM <iThisState>.
INFO:Xst:1799 - State state_wait_write is never reached in FSM <iThisState>.
INFO:Xst:1799 - State state_finish_write is never reached in FSM <iThisState>.
    Found finite state machine <FSM_0> for signal <iThisState>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 51                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_reset                                    |
    | Power Up State     | state_reset                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_21_o_GND_21_o_sub_8_OUT<3:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <dataBus<15>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<14>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<13>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<12>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<11>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<10>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<9>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<8>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<7>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<6>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<5>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<4>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<3>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<2>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<1>> created at line 96
    Found 1-bit tristate buffer for signal <dataBus<0>> created at line 96
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <MemoryController> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MemoryController>.
The following registers are absorbed into counter <iThisCount>: 1 register on signal <iThisCount>.
Unit <MemoryController> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Mem/FSM_0> on signal <iThisState[1:11]> with one-hot encoding.
-----------------------------------------
 State                    | Encoding
-----------------------------------------
 state_reset              | 00000000001
 state_request_bcr_write0 | 00000000010
 state_request_bcr_write1 | 00000000100
 state_request_bcr_write2 | 00000001000
 state_wait_bcr_write     | 00000010000
 state_finish_bcr_write   | 00000100000
 state_prepare_read       | 00001000000
 state_request_read       | 00010000000
 state_wait_read          | 00100000000
 state_finish_read        | 01000000000
 state_prepare_write      | unreached
 state_request_write      | unreached
 state_wait_write         | unreached
 state_finish_write       | unreached
 state_idle               | 10000000000
-----------------------------------------
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Mem/iThisMCRDataOutput_0> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 29
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 5
#      LUT3                        : 6
#      LUT4                        : 5
#      LUT6                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 16
#      FDC                         : 11
#      FDCE                        : 4
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 10
#      OBUF                        : 39
#      OBUFT                       : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  18224     0%  
 Number of Slice LUTs:                   27  out of   9112     0%  
    Number used as Logic:                27  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:      12  out of     28    42%  
   Number with an unused LUT:             1  out of     28     3%  
   Number of fully used LUT-FF pairs:    15  out of     28    53%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  66  out of    232    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.711ns (Maximum Frequency: 368.922MHz)
   Minimum input arrival time before clock: 2.656ns
   Maximum output required time after clock: 5.302ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.711ns (frequency: 368.922MHz)
  Total number of paths / destination ports: 89 / 20
-------------------------------------------------------------------------
Delay:               2.711ns (Levels of Logic = 2)
  Source:            Mem/iThisState_FSM_FFd4 (FF)
  Destination:       Mem/iThisCount_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mem/iThisState_FSM_FFd4 to Mem/iThisCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Mem/iThisState_FSM_FFd4 (Mem/iThisState_FSM_FFd4)
     LUT6:I1->O            1   0.203   0.580  Mem/iThisCount_0_dpot_F (N24)
     LUT3:I2->O            1   0.205   0.000  Mem/iThisCount_0_dpot1 (Mem/iThisCount_0_dpot)
     FDCE:D                    0.102          Mem/iThisCount_0
    ----------------------------------------
    Total                      2.711ns (0.957ns logic, 1.754ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.656ns (Levels of Logic = 1)
  Source:            btnr (PAD)
  Destination:       Mem/iThisState_FSM_FFd8 (FF)
  Destination Clock: clk rising

  Data Path: btnr to Mem/iThisState_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  btnr_IBUF (btnr_IBUF)
     FDC:CLR                   0.430          Mem/iThisRamClk
    ----------------------------------------
    Total                      2.656ns (1.652ns logic, 1.004ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 152 / 45
-------------------------------------------------------------------------
Offset:              5.302ns (Levels of Logic = 2)
  Source:            Mem/iThisState_FSM_FFd4 (FF)
  Destination:       MemAdr<22> (PAD)
  Source Clock:      clk rising

  Data Path: Mem/iThisState_FSM_FFd4 to MemAdr<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.077  Mem/iThisState_FSM_FFd4 (Mem/iThisState_FSM_FFd4)
     LUT4:I0->O           16   0.203   1.004  Mem/_n0132<10>1 (MemAdr_10_OBUF)
     OBUF:I->O                 2.571          MemAdr_22_OBUF (MemAdr<22>)
    ----------------------------------------
    Total                      5.302ns (3.221ns logic, 2.081ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            sw<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: sw<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_7_IBUF (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.711|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.47 secs
 
--> 

Total memory usage is 244272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    7 (   0 filtered)

