#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jul 17 12:58:38 2024
# Process ID: 11724
# Current directory: C:/work/research/Accelerator/VIT/vit_accel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent59244 C:\work\research\Accelerator\VIT\vit_accel\vit_accel.xpr
# Log file: C:/work/research/Accelerator/VIT/vit_accel/vivado.log
# Journal file: C:/work/research/Accelerator/VIT/vit_accel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.305 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg484-1
Top: PE_wrapper
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1589.137 ; gain = 259.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PE_wrapper' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'config_regs' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v:23]
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'config_regs' (1#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'A_buff' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sp_ram' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sp_ram' (2#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:90]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:90]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:90]
INFO: [Synth 8-6155] done synthesizing module 'A_buff' (3#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:25]
INFO: [Synth 8-6157] synthesizing module 'B_buff' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:60]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:60]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:60]
INFO: [Synth 8-6155] done synthesizing module 'B_buff' (4#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:25]
INFO: [Synth 8-6157] synthesizing module 'O_buff' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sp_ram__parameterized0' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sp_ram__parameterized0' (4#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:88]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:88]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:88]
INFO: [Synth 8-6155] done synthesizing module 'O_buff' (5#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:23]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
INFO: [Synth 8-6157] synthesizing module 'pe_array_v2' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:50]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_row' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v:116]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:157]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v:52]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (6#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v:52]
INFO: [Synth 8-226] default block is never used [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:209]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (7#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:157]
INFO: [Synth 8-6155] done synthesizing module 'pe_row' (8#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v:116]
INFO: [Synth 8-6157] synthesizing module 'noc_v2' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v:28]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_col' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v:43]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_col' (10#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v:43]
INFO: [Synth 8-6155] done synthesizing module 'noc_v2' (11#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v:28]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
INFO: [Synth 8-6155] done synthesizing module 'pe_array_v2' (12#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:50]
INFO: [Synth 8-226] default block is never used [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:276]
INFO: [Synth 8-6155] done synthesizing module 'PE_wrapper' (13#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.855 ; gain = 311.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.855 ; gain = 311.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.855 ; gain = 311.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1641.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1770.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1920.297 ; gain = 590.227
33 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1920.297 ; gain = 783.992
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 19:40:11 2024...
