Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 319ce6cab2ba44559d99534e4b1098a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_TB_behav xil_defaultlib.UART_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'RAM' is out of bounds [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/UART_Testing/UART_Testing.srcs/sources_1/new/UART_Wrapper.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.bin2bcd(W=16)
Compiling module xil_defaultlib.UART_TX_Flow_ctrl
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_RX_Flow_ctrl
Compiling module xil_defaultlib.UART_Wrapper
Compiling module xil_defaultlib.UART_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_TB_behav
