v 20040710 1
C 68100 56000 1 0 0 versionsym_basic.sym
{
T 68400 56900 5 10 1 1 0 0 1
refdes=U1
T 69500 56500 5 10 1 1 0 0 1
blah=1.0 only inside
}
C 69700 52400 1 0 0 versionsym_basic.sym
{
T 71000 53100 5 10 1 1 0 0 1
blah=equal inside and outside
T 70000 53300 5 10 1 1 0 0 1
refdes=U2
T 71000 53100 5 10 0 0 0 0 1
symversion=24.0
}
C 68100 54700 1 0 0 versionsym_basic.sym
{
T 69500 55300 5 10 1 1 0 0 1
blah=outside younger
T 68400 55600 5 10 1 1 0 0 1
refdes=U3
T 69400 55400 5 10 0 0 0 0 1
symversion=0.5
}
C 71600 54900 1 0 0 versionsym_basic.sym
{
T 72600 55000 5 10 1 1 0 0 1
blah=outside older
T 71900 55800 5 10 1 1 0 0 1
refdes=U4
T 72900 55600 5 10 0 0 0 0 1
symversion=26.0
}
C 71700 56400 1 0 0 7400-1.sym
{
T 72000 57300 5 10 1 1 0 0 1
refdes=U5
T 71700 56200 5 10 1 1 0 0 1
blah=outside only
T 71600 56400 5 10 1 1 0 0 1
symversion=1.5
}
C 68200 52400 1 0 0 7400-1.sym
{
T 68500 53300 5 10 1 1 0 0 1
refdes=U6
T 68500 52200 5 10 1 1 0 0 1
blah=none
}
C 75100 52700 1 0 0 versionsym_basic.sym
{
T 75100 52500 5 10 1 1 0 0 1
blah=parse outside error
T 75400 53600 5 10 1 1 0 0 1
refdes=U7
T 76400 53400 5 10 0 0 0 0 1
symversion=asdf
}
C 75100 54200 1 0 0 versionsym_invalid.sym
{
T 75000 54000 5 10 1 1 0 0 1
blah=parse inside error
T 75400 55100 5 10 1 1 0 0 1
refdes=U8
T 76400 54900 5 10 0 0 0 0 1
symversion=!!!-1.0
}
B 67800 52100 5400 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 67700 54300 3400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 71400 54500 2300 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 74400 52100 2600 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 67900 53700 9 10 1 0 0 0 1
OK!
T 67800 57300 9 10 1 0 0 0 1
newer library
T 71500 54600 9 10 1 0 0 0 1
oddities
T 74500 55500 9 10 1 0 0 0 1
errors
C 74500 57800 1 0 0 EMBEDDEDversionsym_basic.sym
[
L 74800 58000 74800 58600 3 0 0 0 -1 -1
T 74800 57800 9 8 1 0 0 0 1
7400
L 74800 58600 75200 58600 3 0 0 0 -1 -1
T 75000 58700 5 10 0 0 0 0 1
device=7400
T 75000 58900 5 10 0 0 0 0 1
slot=1
T 75000 59100 5 10 0 0 0 0 1
numslots=4
T 75000 59300 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 75000 59500 5 10 0 0 0 0 1
slotdef=2:4,5,6
T 75000 59700 5 10 0 0 0 0 1
slotdef=3:9,10,8
T 75000 59900 5 10 0 0 0 0 1
slotdef=4:12,13,11
L 74800 58000 75200 58000 3 0 0 0 -1 -1
A 75200 58300 300 270 180 3 0 0 0 -1 -1
T 75500 57900 8 10 0 1 0 0 1
blah=This needs to be outside!
V 75550 58300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 75600 58300 75800 58300 1 0 1
{
T 75600 58350 5 8 1 1 0 0 1
pinnumber=3
T 75600 58250 5 8 0 1 0 2 1
pinseq=3
T 75450 58300 9 8 0 1 0 6 1
pinlabel=Y
T 75450 58300 5 8 0 1 0 8 1
pintype=out
}
P 74800 58100 74500 58100 1 0 1
{
T 74700 58150 5 8 1 1 0 6 1
pinnumber=2
T 74700 58050 5 8 0 1 0 8 1
pinseq=2
T 74850 58100 9 8 0 1 0 0 1
pinlabel=B
T 74850 58100 5 8 0 1 0 2 1
pintype=in
}
P 74800 58500 74500 58500 1 0 1
{
T 74700 58550 5 8 1 1 0 6 1
pinnumber=1
T 74700 58450 5 8 0 1 0 8 1
pinseq=1
T 74850 58500 9 8 0 1 0 0 1
pinlabel=A
T 74850 58500 5 8 0 1 0 2 1
pintype=in
}
T 74800 58700 8 10 0 1 0 0 1
refdes=U?
T 75000 60050 5 10 0 0 0 0 1
footprint=DIP14
T 75000 60250 5 10 0 0 0 0 1
description=4 NAND gates with 2 inputs
T 75000 60650 5 10 0 0 0 0 1
net=Vcc:14
T 75000 60850 5 10 0 0 0 0 1
net=GND:7
T 75000 60450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc00.pdf
T 75800 58500 5 10 0 0 0 0 1
symversion=24.0
T 74900 58100 9 10 1 0 0 0 1
local
]
{
T 74800 58700 5 10 1 1 0 0 1
refdes=U1
T 75900 58300 5 10 1 1 0 0 1
blah=1.0 only inside
}
C 74500 56500 1 0 0 EMBEDDEDversionsym_basic.sym
[
L 74800 56700 74800 57300 3 0 0 0 -1 -1
T 74800 56500 9 8 1 0 0 0 1
7400
L 74800 57300 75200 57300 3 0 0 0 -1 -1
T 75000 57400 5 10 0 0 0 0 1
device=7400
T 75000 57600 5 10 0 0 0 0 1
slot=1
T 75000 57800 5 10 0 0 0 0 1
numslots=4
T 75000 58000 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 75000 58200 5 10 0 0 0 0 1
slotdef=2:4,5,6
T 75000 58400 5 10 0 0 0 0 1
slotdef=3:9,10,8
T 75000 58600 5 10 0 0 0 0 1
slotdef=4:12,13,11
L 74800 56700 75200 56700 3 0 0 0 -1 -1
A 75200 57000 300 270 180 3 0 0 0 -1 -1
T 75500 56600 8 10 0 1 0 0 1
blah=This needs to be outside!
V 75550 57000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 75600 57000 75800 57000 1 0 1
{
T 75600 57050 5 8 1 1 0 0 1
pinnumber=3
T 75600 56950 5 8 0 1 0 2 1
pinseq=3
T 75450 57000 9 8 0 1 0 6 1
pinlabel=Y
T 75450 57000 5 8 0 1 0 8 1
pintype=out
}
P 74800 56800 74500 56800 1 0 1
{
T 74700 56850 5 8 1 1 0 6 1
pinnumber=2
T 74700 56750 5 8 0 1 0 8 1
pinseq=2
T 74850 56800 9 8 0 1 0 0 1
pinlabel=B
T 74850 56800 5 8 0 1 0 2 1
pintype=in
}
P 74800 57200 74500 57200 1 0 1
{
T 74700 57250 5 8 1 1 0 6 1
pinnumber=1
T 74700 57150 5 8 0 1 0 8 1
pinseq=1
T 74850 57200 9 8 0 1 0 0 1
pinlabel=A
T 74850 57200 5 8 0 1 0 2 1
pintype=in
}
T 74800 57400 8 10 0 1 0 0 1
refdes=U?
T 75000 58750 5 10 0 0 0 0 1
footprint=DIP14
T 75000 58950 5 10 0 0 0 0 1
description=4 NAND gates with 2 inputs
T 75000 59350 5 10 0 0 0 0 1
net=Vcc:14
T 75000 59550 5 10 0 0 0 0 1
net=GND:7
T 75000 59150 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc00.pdf
T 75800 57200 5 10 0 0 0 0 1
symversion=24.0
T 74900 56800 9 10 1 0 0 0 1
local
]
{
T 75900 57100 5 10 1 1 0 0 1
blah=outside younger
T 74800 57400 5 10 1 1 0 0 1
refdes=U3
T 75800 57200 5 10 0 0 0 0 1
symversion=0.5
}
B 74100 56100 3400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 74200 59100 9 10 1 0 0 0 1
newer library (embedded; ignored)
