$date
	Mon Dec 15 11:02:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stos_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_acc [7:0] $end
$var reg 8 & data_pc [7:0] $end
$var reg 1 ' pop $end
$var reg 1 ( push $end
$var reg 1 ) rst $end
$var reg 1 * stos_MUX $end
$scope module u_stos $end
$var wire 1 $ clk $end
$var wire 8 + data_acc [7:0] $end
$var wire 8 , data_pc [7:0] $end
$var wire 1 ' pop $end
$var wire 1 ( push $end
$var wire 1 ) rst $end
$var wire 1 * stos_MUX $end
$var wire 8 - data_in [7:0] $end
$var reg 8 . data_out [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var reg 3 / stos_ptr [2:0] $end
$scope begin blockName $end
$upscope $end
$scope begin stos $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
bx /
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
0'
b0 &
b0 %
1$
b0 #
x"
x!
$end
#5000
0$
#10000
1"
0!
b0 /
b101 0
1$
1)
#15000
0$
#20000
1$
0)
#25000
0$
#30000
b10101010 -
1$
b10111011 &
b10111011 ,
b10101010 %
b10101010 +
#35000
0$
#40000
0"
b1 /
1$
1(
#45000
0$
#50000
1$
0(
#55000
0$
#60000
1"
b0 /
b0 #
b0 .
1$
1'
#65000
0$
#70000
1$
0'
#75000
0$
#80000
1$
#85000
0$
#90000
1$
#95000
0$
#100000
1$
#105000
0$
#110000
1$
#115000
0$
#120000
1$
#125000
0$
#130000
1$
#135000
0$
#140000
1$
#145000
0$
#150000
1$
#155000
0$
#160000
1$
#165000
0$
#170000
1$
#175000
0$
#180000
1$
#185000
0$
#190000
1$
#195000
0$
#200000
1$
#205000
0$
#210000
1$
#215000
0$
#220000
1$
#225000
0$
#230000
1$
#235000
0$
#240000
1$
#245000
0$
#250000
1$
#255000
0$
#260000
1$
#265000
0$
#270000
1$
#275000
0$
#280000
1$
#285000
0$
#290000
1$
#295000
0$
#300000
1$
#305000
0$
#310000
1$
#315000
0$
#320000
1$
#325000
0$
#330000
1$
#335000
0$
#340000
1$
#345000
0$
#350000
1$
#355000
0$
#360000
1$
#365000
0$
#370000
1$
#375000
0$
#380000
1$
