# Legend
* Green Line - FPGA infered Bounding Box
* Blue Line  - Actual Bounding Box
