// Seed: 1379950516
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    output uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri1 id_9,
    output tri id_10,
    input wand void id_11,
    output supply0 id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    input wire id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19,
    input wor id_20,
    output wor id_21,
    output uwire id_22,
    input uwire id_23
);
  wire id_25, id_26;
  wire id_27;
  wire id_28;
  wire id_29;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6
);
  assign id_3 = 1;
  module_0(
      id_4,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0,
      id_6,
      id_1,
      id_0,
      id_5,
      id_3,
      id_2,
      id_6,
      id_2,
      id_1,
      id_1,
      id_1,
      id_5,
      id_2,
      id_5,
      id_1,
      id_3,
      id_6,
      id_4
  );
endmodule
