TimeQuest Timing Analyzer report for Simulations
Mon Feb 05 13:38:00 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. MTBF Summary
 17. Synchronizer Summary
 18. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 19. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 20. Slow 1100mV 0C Model Fmax Summary
 21. Slow 1100mV 0C Model Setup Summary
 22. Slow 1100mV 0C Model Hold Summary
 23. Slow 1100mV 0C Model Recovery Summary
 24. Slow 1100mV 0C Model Removal Summary
 25. Slow 1100mV 0C Model Minimum Pulse Width Summary
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 34. Fast 1100mV 85C Model Setup Summary
 35. Fast 1100mV 85C Model Hold Summary
 36. Fast 1100mV 85C Model Recovery Summary
 37. Fast 1100mV 85C Model Removal Summary
 38. Fast 1100mV 85C Model Minimum Pulse Width Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 47. Fast 1100mV 0C Model Setup Summary
 48. Fast 1100mV 0C Model Hold Summary
 49. Fast 1100mV 0C Model Recovery Summary
 50. Fast 1100mV 0C Model Removal Summary
 51. Fast 1100mV 0C Model Minimum Pulse Width Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. MTBF Summary
 57. Synchronizer Summary
 58. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Signal Integrity Metrics (Slow 1100mv 0c Model)
 68. Signal Integrity Metrics (Slow 1100mv 85c Model)
 69. Signal Integrity Metrics (Fast 1100mv 0c Model)
 70. Signal Integrity Metrics (Fast 1100mv 85c Model)
 71. Setup Transfers
 72. Hold Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Simulations                                        ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CGXFC7C7F23C8                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                 ; Source                                                                      ; Targets                                                                      ;
+--------------------------------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ; 50.00      ; 2         ; 6           ;       ;        ;           ;            ; false    ; refclk                                                                 ; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }   ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; 16.666 ; 60.0 MHz   ; 0.000 ; 8.333 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] ; { inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk } ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                        ;                                                                             ; { readSideDriver:inst1|currentState.CLOCKDOWN }                              ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                        ;                                                                             ; { readSideDriver:inst1|currentState.WRITEDATABIT }                           ;
; refclk                                                                   ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                        ;                                                                             ; { refclk }                                                                   ;
; writeSideDriver:inst|state.s0                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                        ;                                                                             ; { writeSideDriver:inst|state.s0 }                                            ;
+--------------------------------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------+------------------------------------------------+
; 105.64 MHz ; 105.64 MHz      ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                                                ;
; 285.06 MHz ; 240.04 MHz      ; writeSideDriver:inst|state.s0                                            ; limit due to minimum period restriction (tmin) ;
; 287.44 MHz ; 240.04 MHz      ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; -12.861 ; -12.861       ;
; writeSideDriver:inst|state.s0                                            ; -9.215  ; -134.676      ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -9.077  ; -124.569      ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -4.621  ; -135.991      ;
+--------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -7.301 ; -11.705       ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.365  ; 0.000         ;
; writeSideDriver:inst|state.s0                                            ; 0.807  ; 0.000         ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 0.822  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; writeSideDriver:inst|state.s0                                            ; -3.166 ; -187.569      ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -3.166 ; -97.789       ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.432  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.666  ; 0.000         ;
; refclk                                                                   ; 4.965  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.545  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; -2.349 ; -2.101 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; -1.939 ; -1.329 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; -0.831 ; -0.590 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; 5.596  ; 5.993  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; 5.399  ; 5.671  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; 2.683  ; 3.038  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; 3.861  ; 4.468  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; 2.635  ; 2.867  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; 3.756  ; 4.166  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; 3.527  ; 4.472  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; 2.702  ; 3.190  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; 3.530  ; 4.443  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; 2.565  ; 3.066  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; 5.330  ; 5.782  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; 5.420  ; 5.737  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; 3.508  ; 3.928  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; 5.518  ; 5.987  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; 2.516  ; 2.798  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; 2.114  ; 2.249  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; 5.596  ; 5.993  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; 2.636  ; 3.020  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; 2.246  ; 2.429  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; 2.888  ; 3.236  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; 2.757  ; 3.264  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; 4.120  ; 3.954  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; 3.871  ; 3.525  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; 3.624  ; 3.779  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; -1.034 ; -1.093 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; -2.217 ; -2.397 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; -1.566 ; -1.815 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; -2.653 ; -3.071 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; -1.501 ; -1.617 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; -2.495 ; -2.744 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; -2.205 ; -2.842 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; -1.499 ; -1.807 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; -2.199 ; -2.781 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; -1.365 ; -1.648 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; -2.131 ; -2.481 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; -2.218 ; -2.442 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; -2.339 ; -2.627 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; -2.318 ; -2.660 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; -1.405 ; -1.604 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; -1.034 ; -1.093 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; -2.356 ; -2.634 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; -1.476 ; -1.680 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; -1.157 ; -1.276 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; -1.755 ; -1.992 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; -1.568 ; -1.851 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 17.966 ; 18.939 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 14.463 ; 15.121 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 19.282 ; 17.818 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 14.892 ; 14.671 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.853  ; 8.798  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 9.014  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 13.612 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 10.302 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 15.825 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;        ; 10.566 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 12.478 ;        ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 6.353  ;        ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;        ; 5.864  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 9.808  ; 10.369 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 12.168 ; 12.679 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 12.168 ; 12.679 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 11.237 ; 10.838 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 9.042  ; 9.727  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 14.908 ; 15.919 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 13.018 ; 13.515 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 17.081 ; 15.988 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 13.226 ; 13.114 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.175  ; 7.887  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 8.277  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 12.226 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 9.067  ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 13.783 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;        ; 9.567  ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 10.999 ;        ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 5.656  ;        ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;        ; 5.411  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 8.753  ; 9.032  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 8.103  ; 8.581  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 8.517  ; 8.819  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 9.561  ; 9.237  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 8.103  ; 8.581  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.497 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; newWordHPS  ; sync_2ff:inst3|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; OKIn        ; sync_2ff:inst4|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; newWordHPS             ;
; Synchronization Node    ; sync_2ff:inst3|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 15.497                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  newWordHPS                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst3|ff1                                                       ;                        ;              ;                  ; 15.497       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; OKIn                   ;
; Synchronization Node    ; sync_2ff:inst4|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 15.501                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  OKIn                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst4|ff1                                                       ;                        ;              ;                  ; 15.501       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                                        ;
+------------+-----------------+--------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------+------------------------------------------------+
; 106.58 MHz ; 106.58 MHz      ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                                                ;
; 273.6 MHz  ; 240.04 MHz      ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; limit due to minimum period restriction (tmin) ;
; 285.55 MHz ; 240.04 MHz      ; writeSideDriver:inst|state.s0                                            ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                 ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; -13.157 ; -13.157       ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -9.386  ; -127.345      ;
; writeSideDriver:inst|state.s0                                            ; -9.256  ; -136.069      ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -4.095  ; -122.298      ;
+--------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -7.346 ; -25.915       ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.322  ; 0.000         ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 0.823  ; 0.000         ;
; writeSideDriver:inst|state.s0                                            ; 0.841  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; writeSideDriver:inst|state.s0                                            ; -3.166 ; -188.459      ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -3.166 ; -96.635       ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.414  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.666  ; 0.000         ;
; refclk                                                                   ; 4.933  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.439  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; -2.644 ; -2.309 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; -2.344 ; -1.698 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; -1.201 ; -0.906 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; 5.516  ; 6.018  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; 5.361  ; 5.699  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; 2.628  ; 3.058  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; 3.699  ; 4.468  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; 2.509  ; 2.818  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; 3.576  ; 4.154  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; 3.297  ; 4.207  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; 2.536  ; 3.104  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; 3.311  ; 4.204  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; 2.443  ; 3.022  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; 5.293  ; 5.815  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; 5.324  ; 5.727  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; 3.327  ; 3.917  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; 5.483  ; 6.018  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; 2.433  ; 2.801  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; 1.984  ; 2.192  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; 5.516  ; 5.994  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; 2.493  ; 2.917  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; 2.130  ; 2.396  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; 2.875  ; 3.288  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; 2.634  ; 3.208  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; 4.355  ; 4.110  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; 4.185  ; 3.772  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; 3.970  ; 3.921  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; -0.887 ; -1.019 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; -2.129 ; -2.363 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; -1.472 ; -1.773 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; -2.430 ; -2.997 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; -1.354 ; -1.552 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; -2.255 ; -2.644 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; -1.947 ; -2.597 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; -1.323 ; -1.718 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; -1.962 ; -2.565 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; -1.246 ; -1.604 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; -2.031 ; -2.427 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; -2.069 ; -2.369 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; -2.091 ; -2.538 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; -2.225 ; -2.608 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; -1.281 ; -1.548 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; -0.887 ; -1.019 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; -2.235 ; -2.580 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; -1.331 ; -1.580 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; -1.029 ; -1.228 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; -1.704 ; -1.983 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; -1.445 ; -1.796 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 17.715 ; 18.755 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 14.312 ; 14.949 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 18.980 ; 17.403 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 14.813 ; 14.576 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.657  ; 8.577  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 8.496  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 12.843 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 9.987  ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 15.376 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;        ; 10.060 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 12.071 ;        ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 6.188  ;        ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;        ; 5.661  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 9.466  ; 10.075 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 11.781 ; 12.362 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 11.781 ; 12.362 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 10.932 ; 10.398 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 8.592  ; 9.336  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 14.826 ; 15.882 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 12.990 ; 13.490 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 16.968 ; 15.723 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 13.261 ; 13.119 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.001  ; 7.712  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 7.723  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 11.445 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 8.742  ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 13.301 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;        ; 9.091  ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 10.681 ;        ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 5.487  ;        ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;        ; 5.213  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 8.403  ; 8.743  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 7.696  ; 8.254  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 8.114  ; 8.457  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 9.263  ; 8.789  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 7.696  ; 8.254  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.499 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; OKIn        ; sync_2ff:inst4|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; newWordHPS  ; sync_2ff:inst3|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; OKIn                   ;
; Synchronization Node    ; sync_2ff:inst4|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 15.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  OKIn                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst4|ff1                                                       ;                        ;              ;                  ; 15.499       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; newWordHPS             ;
; Synchronization Node    ; sync_2ff:inst3|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 15.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  newWordHPS                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst3|ff1                                                       ;                        ;              ;                  ; 15.500       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; -5.385 ; -5.385        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -3.914 ; -44.593       ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -3.865 ; -98.368       ;
; writeSideDriver:inst|state.s0                                            ; -3.853 ; -46.306       ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -3.102 ; -3.102        ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.062  ; 0.000         ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 0.222  ; 0.000         ;
; writeSideDriver:inst|state.s0                                            ; 0.262  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; writeSideDriver:inst|state.s0                                            ; -2.174 ; -89.278       ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -2.174 ; -39.783       ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.394  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.666  ; 0.000         ;
; refclk                                                                   ; 4.643  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.883  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; -0.972 ; -0.323 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; -0.684 ; 0.244  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; -0.472 ; 0.182  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; 2.240  ; 2.939  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; 2.079  ; 2.698  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; 1.041  ; 1.677  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; 1.648  ; 2.543  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; 1.006  ; 1.638  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; 1.527  ; 2.252  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; 1.647  ; 2.741  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; 1.140  ; 1.925  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; 1.611  ; 2.683  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; 1.088  ; 1.839  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; 2.091  ; 2.773  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; 2.103  ; 2.743  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; 1.440  ; 2.221  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; 2.189  ; 2.881  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; 0.955  ; 1.563  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; 0.786  ; 1.320  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; 2.240  ; 2.939  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; 1.108  ; 1.805  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; 0.871  ; 1.444  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; 1.126  ; 1.764  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; 1.172  ; 1.933  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; 1.674  ; 1.076  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; 1.473  ; 0.687  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; 1.615  ; 1.040  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; -0.346 ; -0.856 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; -0.820 ; -1.392 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; -0.584 ; -1.174 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; -1.129 ; -1.939 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; -0.541 ; -1.125 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; -1.011 ; -1.680 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; -1.055 ; -2.001 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; -0.637 ; -1.323 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; -1.025 ; -1.937 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; -0.587 ; -1.230 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; -0.822 ; -1.453 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; -0.837 ; -1.432 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; -0.942 ; -1.665 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; -0.919 ; -1.556 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; -0.499 ; -1.066 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; -0.346 ; -0.856 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; -0.958 ; -1.596 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; -0.620 ; -1.228 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; -0.431 ; -0.981 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; -0.661 ; -1.250 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; -0.675 ; -1.325 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 8.568 ; 9.357 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 6.652 ; 7.258 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 9.802 ; 8.435 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 6.918 ; 6.629 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 4.093 ; 4.894 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 4.530 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 6.927 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 5.718 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 9.031 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;       ; 5.546 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 7.213 ;       ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 3.370 ;       ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;       ; 3.034 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 4.620 ; 5.168 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 5.546 ; 5.985 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 5.546 ; 5.985 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 5.492 ; 5.017 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 4.487 ; 5.141 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 7.239 ; 8.159 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 6.112 ; 6.632 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 8.880 ; 7.721 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 6.267 ; 6.049 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 3.817 ; 4.491 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 4.180 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 6.334 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 5.094 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 8.044 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;       ; 5.105 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 6.495 ;       ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 3.071 ;       ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;       ; 2.846 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 4.113 ; 4.531 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 3.991 ; 4.257 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 3.991 ; 4.346 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 4.670 ; 4.257 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 4.041 ; 4.574 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.171 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; newWordHPS  ; sync_2ff:inst3|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; OKIn        ; sync_2ff:inst4|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; newWordHPS             ;
; Synchronization Node    ; sync_2ff:inst3|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 16.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  newWordHPS                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst3|ff1                                                       ;                        ;              ;                  ; 16.171       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; OKIn                   ;
; Synchronization Node    ; sync_2ff:inst4|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 16.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  OKIn                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst4|ff1                                                       ;                        ;              ;                  ; 16.177       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; -5.132 ; -5.132        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -3.839 ; -41.883       ;
; writeSideDriver:inst|state.s0                                            ; -3.779 ; -42.808       ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -3.035 ; -79.374       ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -3.026 ; -3.272        ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.039  ; 0.000         ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 0.177  ; 0.000         ;
; writeSideDriver:inst|state.s0                                            ; 0.242  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; writeSideDriver:inst|state.s0                                            ; -2.174 ; -89.445       ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; -2.174 ; -37.698       ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 0.417  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.666  ; 0.000         ;
; refclk                                                                   ; 4.632  ; 0.000         ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.876  ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; -1.049 ; -0.411 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; -0.765 ; 0.074  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; -0.601 ; -0.005 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; 2.165  ; 2.844  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; 2.012  ; 2.622  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; 0.986  ; 1.617  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; 1.474  ; 2.334  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; 0.945  ; 1.574  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; 1.361  ; 2.097  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; 1.560  ; 2.529  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; 1.056  ; 1.797  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; 1.526  ; 2.481  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; 1.009  ; 1.723  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; 1.993  ; 2.659  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; 2.036  ; 2.674  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; 1.254  ; 2.026  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; 2.107  ; 2.785  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; 0.879  ; 1.487  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; 0.757  ; 1.304  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; 2.165  ; 2.844  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; 1.056  ; 1.718  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; 0.836  ; 1.409  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; 1.058  ; 1.689  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; 1.110  ; 1.833  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; 1.701  ; 1.122  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; 1.493  ; 0.773  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; 1.660  ; 1.086  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; -0.342 ; -0.859 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; -0.778 ; -1.340 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; -0.556 ; -1.130 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; -0.991 ; -1.754 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; -0.508 ; -1.091 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; -0.874 ; -1.536 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; -1.012 ; -1.854 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; -0.583 ; -1.242 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; -0.982 ; -1.802 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; -0.537 ; -1.156 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; -0.752 ; -1.358 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; -0.799 ; -1.384 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; -0.791 ; -1.493 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; -0.866 ; -1.476 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; -0.450 ; -1.011 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; -0.342 ; -0.859 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; -0.911 ; -1.522 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; -0.596 ; -1.181 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; -0.419 ; -0.962 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; -0.619 ; -1.191 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; -0.642 ; -1.267 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 8.020 ; 8.603 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 6.306 ; 6.753 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 8.944 ; 7.860 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 6.468 ; 6.238 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 3.761 ; 4.359 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 4.046 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 6.207 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 5.017 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.934 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;       ; 5.015 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 6.337 ;       ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 3.026 ;       ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;       ; 2.744 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 4.160 ; 4.629 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 5.064 ; 5.447 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 5.064 ; 5.447 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 4.874 ; 4.464 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 4.064 ; 4.566 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 6.827 ; 7.508 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 5.813 ; 6.185 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 8.110 ; 7.206 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 5.880 ; 5.709 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 3.506 ; 3.995 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 3.739 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 5.667 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 4.483 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.051 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;       ; 4.614 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 5.711 ;       ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 2.758 ;       ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;       ; 2.575 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 3.697 ; 4.045 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 3.588 ; 3.798 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 3.588 ; 3.880 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 4.136 ; 3.798 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 3.652 ; 4.060 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.198 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+
; newWordHPS  ; sync_2ff:inst3|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; OKIn        ; sync_2ff:inst4|ff1   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; newWordHPS             ;
; Synchronization Node    ; sync_2ff:inst3|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 16.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  newWordHPS                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst3|ff1                                                       ;                        ;              ;                  ; 16.198       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------+
; Chain Summary                                    ;
+-------------------------+------------------------+
; Property                ; Value                  ;
+-------------------------+------------------------+
; Source Node             ; OKIn                   ;
; Synchronization Node    ; sync_2ff:inst4|ff1     ;
; Worst-Case MTBF (years) ; Greater than 1 Billion ;
; Typical MTBF (years)    ; Greater than 1 Billion ;
; Included in Design MTBF ; Yes                    ;
+-------------------------+------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 1                      ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 16.203                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 7.5                    ;              ;                  ;              ;
; Source Clock                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                     ;                        ;              ;                  ;              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;                        ; 16.666       ; 60.0 MHz         ;              ;
; Asynchronous Source                                                       ;                        ;              ;                  ;              ;
;  OKIn                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                 ;                        ;              ;                  ;              ;
;  sync_2ff:inst4|ff1                                                       ;                        ;              ;                  ; 16.203       ;
+---------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+---------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                          ; -13.157  ; -7.346  ; N/A      ; N/A     ; -3.166              ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A      ; N/A     ; N/A      ; N/A     ; 1.666               ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -4.621   ; -7.346  ; N/A      ; N/A     ; 7.439               ;
;  readSideDriver:inst1|currentState.CLOCKDOWN                              ; -13.157  ; 0.039   ; N/A      ; N/A     ; 0.394               ;
;  readSideDriver:inst1|currentState.WRITEDATABIT                           ; -9.386   ; 0.177   ; N/A      ; N/A     ; -3.166              ;
;  refclk                                                                   ; N/A      ; N/A     ; N/A      ; N/A     ; 4.632               ;
;  writeSideDriver:inst|state.s0                                            ; -9.256   ; 0.242   ; N/A      ; N/A     ; -3.166              ;
; Design-wide TNS                                                           ; -408.097 ; -25.915 ; 0.0      ; 0.0     ; -285.358            ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -135.991 ; -25.915 ; N/A      ; N/A     ; 0.000               ;
;  readSideDriver:inst1|currentState.CLOCKDOWN                              ; -13.157  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  readSideDriver:inst1|currentState.WRITEDATABIT                           ; -127.345 ; 0.000   ; N/A      ; N/A     ; -97.789             ;
;  refclk                                                                   ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  writeSideDriver:inst|state.s0                                            ; -136.069 ; 0.000   ; N/A      ; N/A     ; -188.459            ;
+---------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; -0.972 ; -0.323 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; -0.684 ; 0.244  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; -0.472 ; 0.182  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; 5.596  ; 6.018  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; 5.399  ; 5.699  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; 2.683  ; 3.058  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; 3.861  ; 4.468  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; 2.635  ; 2.867  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; 3.756  ; 4.166  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; 3.527  ; 4.472  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; 2.702  ; 3.190  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; 3.530  ; 4.443  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; 2.565  ; 3.066  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; 5.330  ; 5.815  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; 5.420  ; 5.737  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; 3.508  ; 3.928  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; 5.518  ; 6.018  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; 2.516  ; 2.801  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; 2.114  ; 2.249  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; 5.596  ; 5.994  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; 2.636  ; 3.020  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; 2.246  ; 2.429  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; 2.888  ; 3.288  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; 2.757  ; 3.264  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; OKIn       ; refclk                        ; 4.355  ; 4.110  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; newWordHPS ; refclk                        ; 4.185  ; 3.772  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; reset      ; refclk                        ; 3.970  ; 3.921  ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; data[*]    ; writeSideDriver:inst|state.s0 ; -0.342 ; -0.856 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[0]   ; writeSideDriver:inst|state.s0 ; -0.778 ; -1.340 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[1]   ; writeSideDriver:inst|state.s0 ; -0.556 ; -1.130 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[2]   ; writeSideDriver:inst|state.s0 ; -0.991 ; -1.754 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[3]   ; writeSideDriver:inst|state.s0 ; -0.508 ; -1.091 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[4]   ; writeSideDriver:inst|state.s0 ; -0.874 ; -1.536 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[5]   ; writeSideDriver:inst|state.s0 ; -1.012 ; -1.854 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[6]   ; writeSideDriver:inst|state.s0 ; -0.583 ; -1.242 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[7]   ; writeSideDriver:inst|state.s0 ; -0.982 ; -1.802 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[8]   ; writeSideDriver:inst|state.s0 ; -0.537 ; -1.156 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[9]   ; writeSideDriver:inst|state.s0 ; -0.752 ; -1.358 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[10]  ; writeSideDriver:inst|state.s0 ; -0.799 ; -1.384 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[11]  ; writeSideDriver:inst|state.s0 ; -0.791 ; -1.493 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[12]  ; writeSideDriver:inst|state.s0 ; -0.866 ; -1.476 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[13]  ; writeSideDriver:inst|state.s0 ; -0.450 ; -1.011 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[14]  ; writeSideDriver:inst|state.s0 ; -0.342 ; -0.856 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[15]  ; writeSideDriver:inst|state.s0 ; -0.911 ; -1.522 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[16]  ; writeSideDriver:inst|state.s0 ; -0.596 ; -1.181 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[17]  ; writeSideDriver:inst|state.s0 ; -0.419 ; -0.962 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[18]  ; writeSideDriver:inst|state.s0 ; -0.619 ; -1.191 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  data[19]  ; writeSideDriver:inst|state.s0 ; -0.642 ; -1.267 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+------------+-------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 17.966 ; 18.939 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 14.463 ; 15.121 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 19.282 ; 17.818 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 14.892 ; 14.671 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.853  ; 8.798  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 9.014  ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;        ; 13.612 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 10.302 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 15.825 ;        ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;        ; 10.566 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 12.478 ;        ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 6.353  ;        ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;        ; 5.864  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 9.808  ; 10.369 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 12.168 ; 12.679 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 12.168 ; 12.679 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 11.237 ; 10.838 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 9.042  ; 9.727  ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port   ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+
; LDAC        ; refclk                                         ; 6.827 ; 7.508 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; RESET6      ; refclk                                         ; 5.813 ; 6.185 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SYNC        ; refclk                                         ; 8.110 ; 7.206 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; WSDBusy     ; refclk                                         ; 5.880 ; 5.709 ; Rise       ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; DATA_OUT    ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 3.506 ; 3.995 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 3.739 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ;       ; 5.667 ; Rise       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SCKOUT      ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 4.483 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.CLOCKDOWN    ; 7.051 ;       ; Fall       ; readSideDriver:inst1|currentState.CLOCKDOWN                              ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ;       ; 4.614 ; Rise       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; SYNC        ; readSideDriver:inst1|currentState.WRITEDATABIT ; 5.711 ;       ; Fall       ; readSideDriver:inst1|currentState.WRITEDATABIT                           ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ; 2.758 ;       ; Rise       ; writeSideDriver:inst|state.s0                                            ;
; WSDBusy     ; writeSideDriver:inst|state.s0                  ;       ; 2.575 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrfull      ; writeSideDriver:inst|state.s0                  ; 3.697 ; 4.045 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
; wrusedw[*]  ; writeSideDriver:inst|state.s0                  ; 3.588 ; 3.798 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[0] ; writeSideDriver:inst|state.s0                  ; 3.588 ; 3.880 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[1] ; writeSideDriver:inst|state.s0                  ; 4.136 ; 3.798 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
;  wrusedw[2] ; writeSideDriver:inst|state.s0                  ; 3.652 ; 4.060 ; Fall       ; writeSideDriver:inst|state.s0                                            ;
+-------------+------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin        ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; WSDBusy    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrfull     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_OUT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYNC       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESET6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLR        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCKOUT     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDAC       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrusedw[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrusedw[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrusedw[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; reset      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refclk     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[19]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[18]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[17]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[16]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OKIn       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; newWordHPS ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[14]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[15]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[13]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; WSDBusy    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.91e-08 V                   ; 2.35 V              ; -0.0136 V           ; 0.17 V                               ; 0.118 V                              ; 4.69e-10 s                  ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.91e-08 V                  ; 2.35 V             ; -0.0136 V          ; 0.17 V                              ; 0.118 V                             ; 4.69e-10 s                 ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; wrfull     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.86e-08 V                   ; 2.4 V               ; -0.0326 V           ; 0.227 V                              ; 0.16 V                               ; 4.73e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.86e-08 V                  ; 2.4 V              ; -0.0326 V          ; 0.227 V                             ; 0.16 V                              ; 4.73e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; DATA_OUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.72e-08 V                   ; 2.4 V               ; -0.0409 V           ; 0.192 V                              ; 0.125 V                              ; 4.59e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.72e-08 V                  ; 2.4 V              ; -0.0409 V          ; 0.192 V                             ; 0.125 V                             ; 4.59e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; SYNC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.86e-08 V                   ; 2.4 V               ; -0.0326 V           ; 0.227 V                              ; 0.16 V                               ; 4.73e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.86e-08 V                  ; 2.4 V              ; -0.0326 V          ; 0.227 V                             ; 0.16 V                              ; 4.73e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; RESET6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.72e-08 V                   ; 2.4 V               ; -0.041 V            ; 0.19 V                               ; 0.126 V                              ; 4.59e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.72e-08 V                  ; 2.4 V              ; -0.041 V           ; 0.19 V                              ; 0.126 V                             ; 4.59e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; CLR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.86e-08 V                   ; 2.4 V               ; -0.0326 V           ; 0.227 V                              ; 0.16 V                               ; 4.73e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.86e-08 V                  ; 2.4 V              ; -0.0326 V          ; 0.227 V                             ; 0.16 V                              ; 4.73e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; SCKOUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.72e-08 V                   ; 2.4 V               ; -0.0409 V           ; 0.192 V                              ; 0.125 V                              ; 4.59e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.72e-08 V                  ; 2.4 V              ; -0.0409 V          ; 0.192 V                             ; 0.125 V                             ; 4.59e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; LDAC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.72e-08 V                   ; 2.4 V               ; -0.0409 V           ; 0.192 V                              ; 0.125 V                              ; 4.59e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.72e-08 V                  ; 2.4 V              ; -0.0409 V          ; 0.192 V                             ; 0.125 V                             ; 4.59e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; wrusedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.91e-08 V                   ; 2.35 V              ; -0.0136 V           ; 0.17 V                               ; 0.118 V                              ; 4.69e-10 s                  ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.91e-08 V                  ; 2.35 V             ; -0.0136 V          ; 0.17 V                              ; 0.118 V                             ; 4.69e-10 s                 ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; wrusedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.72e-08 V                   ; 2.4 V               ; -0.041 V            ; 0.19 V                               ; 0.126 V                              ; 4.59e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.72e-08 V                  ; 2.4 V              ; -0.041 V           ; 0.19 V                              ; 0.126 V                             ; 4.59e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; wrusedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.86e-08 V                   ; 2.4 V               ; -0.0326 V           ; 0.227 V                              ; 0.16 V                               ; 4.73e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.86e-08 V                  ; 2.4 V              ; -0.0326 V          ; 0.227 V                             ; 0.16 V                              ; 4.73e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; WSDBusy    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.38e-06 V                   ; 2.34 V              ; -0.00733 V          ; 0.234 V                              ; 0.071 V                              ; 5.36e-10 s                  ; 5.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.38e-06 V                  ; 2.34 V             ; -0.00733 V         ; 0.234 V                             ; 0.071 V                             ; 5.36e-10 s                 ; 5.75e-10 s                 ; No                        ; Yes                       ;
; wrfull     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.05e-05 V                   ; 2.37 V              ; -0.0225 V           ; 0.277 V                              ; 0.104 V                              ; 5.22e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.05e-05 V                  ; 2.37 V             ; -0.0225 V          ; 0.277 V                             ; 0.104 V                             ; 5.22e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
; DATA_OUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.04e-05 V                   ; 2.38 V              ; -0.027 V            ; 0.226 V                              ; 0.08 V                               ; 4.84e-10 s                  ; 5.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.04e-05 V                  ; 2.38 V             ; -0.027 V           ; 0.226 V                             ; 0.08 V                              ; 4.84e-10 s                 ; 5.18e-10 s                 ; No                        ; Yes                       ;
; SYNC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.05e-05 V                   ; 2.37 V              ; -0.0225 V           ; 0.277 V                              ; 0.104 V                              ; 5.22e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.05e-05 V                  ; 2.37 V             ; -0.0225 V          ; 0.277 V                             ; 0.104 V                             ; 5.22e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
; RESET6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.04e-05 V                   ; 2.38 V              ; -0.0273 V           ; 0.226 V                              ; 0.08 V                               ; 4.84e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.04e-05 V                  ; 2.38 V             ; -0.0273 V          ; 0.226 V                             ; 0.08 V                              ; 4.84e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CLR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.05e-05 V                   ; 2.37 V              ; -0.0225 V           ; 0.277 V                              ; 0.104 V                              ; 5.22e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.05e-05 V                  ; 2.37 V             ; -0.0225 V          ; 0.277 V                             ; 0.104 V                             ; 5.22e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
; SCKOUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.04e-05 V                   ; 2.38 V              ; -0.027 V            ; 0.226 V                              ; 0.08 V                               ; 4.84e-10 s                  ; 5.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.04e-05 V                  ; 2.38 V             ; -0.027 V           ; 0.226 V                             ; 0.08 V                              ; 4.84e-10 s                 ; 5.18e-10 s                 ; No                        ; Yes                       ;
; LDAC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.04e-05 V                   ; 2.38 V              ; -0.027 V            ; 0.226 V                              ; 0.08 V                               ; 4.84e-10 s                  ; 5.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.04e-05 V                  ; 2.38 V             ; -0.027 V           ; 0.226 V                             ; 0.08 V                              ; 4.84e-10 s                 ; 5.18e-10 s                 ; No                        ; Yes                       ;
; wrusedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.38e-06 V                   ; 2.34 V              ; -0.00733 V          ; 0.234 V                              ; 0.071 V                              ; 5.36e-10 s                  ; 5.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.38e-06 V                  ; 2.34 V             ; -0.00733 V         ; 0.234 V                             ; 0.071 V                             ; 5.36e-10 s                 ; 5.75e-10 s                 ; No                        ; Yes                       ;
; wrusedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.04e-05 V                   ; 2.38 V              ; -0.0273 V           ; 0.226 V                              ; 0.08 V                               ; 4.84e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.04e-05 V                  ; 2.38 V             ; -0.0273 V          ; 0.226 V                             ; 0.08 V                              ; 4.84e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; wrusedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.05e-05 V                   ; 2.37 V              ; -0.0225 V           ; 0.277 V                              ; 0.104 V                              ; 5.22e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.05e-05 V                  ; 2.37 V             ; -0.0225 V          ; 0.277 V                             ; 0.104 V                             ; 5.22e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; WSDBusy    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; wrfull     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; DATA_OUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; SYNC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; RESET6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; CLR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; SCKOUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LDAC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; wrusedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; wrusedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; wrusedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; WSDBusy    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; wrfull     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; DATA_OUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; SYNC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; RESET6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; CLR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; SCKOUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; LDAC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; wrusedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; wrusedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; wrusedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 842      ; 0        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2        ; 2        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 29       ; 9        ; 0        ; 0        ;
; writeSideDriver:inst|state.s0                                            ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 3        ; 3        ; 0        ; 0        ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 39       ; 0        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 1        ; 1        ; 0        ; 0        ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 20       ; 0        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 70       ; 0        ; 0        ; 0        ;
; writeSideDriver:inst|state.s0                                            ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 0        ; 3        ; 0        ; 0        ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; writeSideDriver:inst|state.s0                                            ; 0        ; 0        ; 20       ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; writeSideDriver:inst|state.s0                                            ; 0        ; 0        ; 3        ; 0        ;
; writeSideDriver:inst|state.s0                                            ; writeSideDriver:inst|state.s0                                            ; 0        ; 0        ; 0        ; 87       ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 842      ; 0        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.CLOCKDOWN                              ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2        ; 2        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 29       ; 9        ; 0        ; 0        ;
; writeSideDriver:inst|state.s0                                            ; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 3        ; 3        ; 0        ; 0        ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 39       ; 0        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; readSideDriver:inst1|currentState.CLOCKDOWN                              ; 1        ; 1        ; 0        ; 0        ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 20       ; 0        ; 0        ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 70       ; 0        ; 0        ; 0        ;
; writeSideDriver:inst|state.s0                                            ; readSideDriver:inst1|currentState.WRITEDATABIT                           ; 0        ; 3        ; 0        ; 0        ;
; inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; writeSideDriver:inst|state.s0                                            ; 0        ; 0        ; 20       ; 0        ;
; readSideDriver:inst1|currentState.WRITEDATABIT                           ; writeSideDriver:inst|state.s0                                            ; 0        ; 0        ; 3        ; 0        ;
; writeSideDriver:inst|state.s0                                            ; writeSideDriver:inst|state.s0                                            ; 0        ; 0        ; 0        ; 87       ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 178   ; 178  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Feb 05 13:37:53 2018
Info: Command: quartus_sta Simulations -c Simulations
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_svs1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a* 
    Info (332165): Entity sync_2ff
        Info (332166): set_false_path -to *|sync_2ff:*|ff1 
Warning (332174): Ignored filter at qsta_default_script.tcl(1125): *|sync_2ff:*|ff1 could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1125): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Simulations.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name refclk refclk
    Info (332110): create_generated_clock -source {inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name {inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name writeSideDriver:inst|state.s0 writeSideDriver:inst|state.s0
    Info (332105): create_clock -period 1.000 -name readSideDriver:inst1|currentState.WRITEDATABIT readSideDriver:inst1|currentState.WRITEDATABIT
    Info (332105): create_clock -period 1.000 -name readSideDriver:inst1|currentState.CLOCKDOWN readSideDriver:inst1|currentState.CLOCKDOWN
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.861             -12.861 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):    -9.215            -134.676 writeSideDriver:inst|state.s0 
    Info (332119):    -9.077            -124.569 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):    -4.621            -135.991 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -7.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.301             -11.705 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.365               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     0.807               0.000 writeSideDriver:inst|state.s0 
    Info (332119):     0.822               0.000 readSideDriver:inst1|currentState.WRITEDATABIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.166            -187.569 writeSideDriver:inst|state.s0 
    Info (332119):    -3.166             -97.789 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.432               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     1.666               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.965               0.000 refclk 
    Info (332119):     7.545               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.497 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.157             -13.157 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):    -9.386            -127.345 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):    -9.256            -136.069 writeSideDriver:inst|state.s0 
    Info (332119):    -4.095            -122.298 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -7.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.346             -25.915 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.322               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     0.823               0.000 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.841               0.000 writeSideDriver:inst|state.s0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.166            -188.459 writeSideDriver:inst|state.s0 
    Info (332119):    -3.166             -96.635 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.414               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     1.666               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.933               0.000 refclk 
    Info (332119):     7.439               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.499 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.385              -5.385 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):    -3.914             -44.593 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):    -3.865             -98.368 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -3.853             -46.306 writeSideDriver:inst|state.s0 
Info (332146): Worst-case hold slack is -3.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.102              -3.102 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.062               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     0.222               0.000 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.262               0.000 writeSideDriver:inst|state.s0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174             -89.278 writeSideDriver:inst|state.s0 
    Info (332119):    -2.174             -39.783 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.394               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     1.666               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.643               0.000 refclk 
    Info (332119):     7.883               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.171 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.132              -5.132 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):    -3.839             -41.883 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):    -3.779             -42.808 writeSideDriver:inst|state.s0 
    Info (332119):    -3.035             -79.374 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -3.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.026              -3.272 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.039               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     0.177               0.000 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.242               0.000 writeSideDriver:inst|state.s0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174             -89.445 writeSideDriver:inst|state.s0 
    Info (332119):    -2.174             -37.698 readSideDriver:inst1|currentState.WRITEDATABIT 
    Info (332119):     0.417               0.000 readSideDriver:inst1|currentState.CLOCKDOWN 
    Info (332119):     1.666               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.632               0.000 refclk 
    Info (332119):     7.876               0.000 inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.198 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1194 megabytes
    Info: Processing ended: Mon Feb 05 13:38:00 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


