/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

#include <stdio.h>
#include <stdlib.h>

#ifndef __BF_TOFINO_COUNTER_H__
#define __BF_TOFINO_COUNTER_H__

typedef enum tofino_chip_level_counter_enums_ {
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_PCIE_BAR01_REGS_PCIE_REGS_FREERUN_CNT = 0,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR0_CTRL_LQ_IN,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR1_CTRL_LQ_IN,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR2_CTRL_LQ_IN,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR3_CTRL_LQ_IN,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR0_CTRL_LQ_DROPPED_STATE,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR1_CTRL_LQ_DROPPED_STATE,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR2_CTRL_LQ_DROPPED_STATE,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR3_CTRL_LQ_DROPPED_STATE,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR0_CTRL_LQ_DROPPED_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR1_CTRL_LQ_DROPPED_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR2_CTRL_LQ_DROPPED_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR3_CTRL_LQ_DROPPED_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR0_CTRL_LQ_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR1_CTRL_LQ_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR2_CTRL_LQ_LEARNED,
    BF_ASIC_COUNTER_TOFINO_DEVICE_SELECT_LFLTR3_CTRL_LQ_LEARNED
} tofino_chip_level_counter_enums;


typedef enum tofino_pipe_level_counter_enums_ {
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_WAC_TOP_WAC_PIPE_WAC_REG_CTR_DROP_NO_DST = 17,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_WAC_TOP_WAC_PIPE_WAC_REG_CTR_DROP_SOP_BY_SOP,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_WAC_TOP_WAC_PIPE_WAC_REG_CTR_VLD_SOP,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_WAC_TOP_WAC_PIPE_WAC_REG_WAC_DROP_BUF_FULL,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CAA_EPIPE_PKT_DROPCNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PSC_TOP_PSC_COMMON_EPIPE_PKT_DROPCNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QAC_TOP_QAC_PIPE_QAC_REG_QAC_CTR32_DROP_NO_DST,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QAC_TOP_QAC_PIPE_QAC_REG_QAC_CTR32_PRE_MC_DROP,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_CLC_INPORT_CELL_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_CLC_INPORT_PKT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_CLC_TOT_CELL_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_CLC_TOT_PKT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_TOT_PKT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_CLC_UC_CT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_CLC_MC_CT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_PORT_FIRST_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_PORT_SECOND_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_PORT_CELL_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_PORT_PKT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_TOT_CELL_CNT0,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_TOT_CELL_CNT1,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_TOT_CELL_CNT2,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_CLC_TOP_PEX_TOT_ERR_PKT_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_PEX_DIS_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_QAC_DIS_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_QID_EQ_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_QID_DEQ_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_TOT_EQ_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_TOT_DQ_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_QLC_TOP_QLC_TOT_DIS_DQ_CNT,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_CPU_COPIES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_PH_PROCESSED,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_TOTAL_COPIES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_XID_PRUNES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_YID_PRUNES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_FILTERED_PH_PROCESSED,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_FILTERED_TOTAL_COPIES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_FILTERED_XID_PRUNES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_FILTERED_YID_PRUNES,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_PH_LOST,
    BF_PIPE_COUNTER_TOFINO_DEVICE_SELECT_TM_TOP_TM_PRE_TOP_PRE_PACKET_DROP,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_HIPRI_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_CONG_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC0_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC1_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC2_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC3_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC4_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC5_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC6_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PFC7_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC0_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC1_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC2_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC3_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC4_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC5_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC6_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PFC7_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_HIPRI_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_BUBBLE_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_BUBBLE_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_EOP_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_E_EOP_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_NORM_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_NORM_EOP_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_RESUB_PHV_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_PMARB_PARB_REG_PARB_GROUP_I_RESUB_EOP_COUNT,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_MAIN_I_CNT_I_PHV,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IER_MAIN_E_CNT_I_PHV,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_MAIN_I_CNT_I_TPHV,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IER_MAIN_E_CNT_I_TPHV,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_INGR_CNT_I_READ,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_INGR_CNT_I_DISCARD,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_INGR_CNT_I_RESUBMIT,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_INGR_CNT_I_LEARN,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_MAU_ERR_I,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IIR_HDR_TOO_LONG_I,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IER_MAU_ERR_E,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_IER_HDR_TOO_LONG_E,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_PHV8_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_PHV8_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_PHV16_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_PHV16_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_PHV32_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_PHV32_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_TPHV_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_TPHV_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_META_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_INP_ICR_META_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_CNT_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_CNT_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_MIRR_HDR_I_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_MIRR_HDR_I_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_CTM_CRC_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_CTM_CRC_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_I_EGR_PKT_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_I_CTM_PKT_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_I_FWD_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_I_DISC_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_I_MIRR_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_MIRR_TM_FORCED_CRC_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_INGR_REGS_OFFSET_BEYOND_PKT_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_OFFSET_BEYOND_PKT_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_MIRR_HDR_E_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_MIRR_HDR_E_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_E_EGR_PKT_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_E_CTM_PKT_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_E_FWD_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_E_DISC_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_OUT_EGR_REGS_E_MIRR_PKTS,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_MIRROR_MIR_BUF_REGS_MIR_GLB_GROUP_INGR_PKTDROP,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_MIRROR_MIR_BUF_REGS_MIR_GLB_GROUP_EGR_PKTDROP,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_MIRROR_MIR_BUF_REGS_MIR_GLB_GROUP_NEG_PKTDROP,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_MIRROR_MIR_BUF_REGS_MIR_GLB_GROUP_COAL_PKTDROP,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_MIRROR_MIR_BUF_REGS_MIR_GLB_GROUP_COAL_PKTERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_HDR_HIR_INGR_PV_TBL_SBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_HDR_HIR_INGR_PV_TBL_MBE_ERR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_HDR_HIR_I_HDR_PKT_CTR,
    BF_PIPE_COUNTER_TOFINO_PIPES_DEPARSER_HDR_HER_E_HDR_PKT_CTR
} tofino_pipe_level_counter_enums;


typedef enum tofino_port_level_counter_enums_ {
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_HDR_BYTE_CNT = 143,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_HDR_BYTE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_IDLE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_IDLE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_PKT_DROP_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_PKT_DROP_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_OP_FIFO_FULL_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_OP_FIFO_FULL_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_OP_FIFO_FULL_STALL_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_OP_FIFO_FULL_STALL_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_NO_TCAM_MATCH_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_NO_TCAM_MATCH_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_PARTIAL_HDR_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_PARTIAL_HDR_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_CTR_RANGE_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_CTR_RANGE_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_TIMEOUT_ITER_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_TIMEOUT_ITER_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_TIMEOUT_CYCLE_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_TIMEOUT_CYCLE_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_SRC_EXT_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_SRC_EXT_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_DST_CONT_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_DST_CONT_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_PHV_OWNER_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_PHV_OWNER_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_MULTI_WR_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_MULTI_WR_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_ARAM_SBE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_ARAM_SBE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_ARAM_MBE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_ARAM_MBE_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_FCS_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_FCS_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_CSUM_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_CSUM_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_PRSR_REG_TCAM_PAR_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EBP_REG_PRSR_REG_TCAM_PAR_ERR_CNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_DEPARSER_DROP_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_DEPARSER_DROP_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_DEPARSER_DROP_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_DEPARSER_DROP_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_WSCH_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_WSCH_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_WSCH_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_WSCH_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_WSCH_TRUNC_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_WSCH_TRUNC_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_WSCH_TRUNC_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_WSCH_TRUNC_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_RECIRC_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_RECIRC_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_RECIRC_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_RECIRC_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_PARSER_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_PARSER_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_PARSER_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_PARSER_DISCARD_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_PARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_PARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_PARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_PARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_DEPARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_DEPARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_DEPARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_DEPARSER_SEND_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_MACS_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_MACS_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_MACS_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_MACS_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN0_GROUP_CHNL_RECIRC_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN1_GROUP_CHNL_RECIRC_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN2_GROUP_CHNL_RECIRC_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_IBP18_REG_IBP_REG_ING_BUF_REGS_CHAN3_GROUP_CHNL_RECIRC_RECEIVED_PKT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EGRNX_REG_EPB_DISP_PORT_REGS_EGR_BYPASS_COUNT,
    BF_PORT_COUNTER_TOFINO_PIPES_PMARB_EBP18_REG_EGRNX_REG_EPB_DISP_PORT_REGS_EGR_PIPE_COUNT,
    ENUM_TOFINO_COUNTER_LAST
} tofino_port_level_counter_enums;


#define ENUM_START_CHIP_LEVEL_COUNTER_ID 0
#define ENUM_MAX_CHIP_LEVEL_COUNTER_ID   17
#define ENUM_START_PIPE_LEVEL_COUNTER_ID 17
#define ENUM_MAX_PIPE_LEVEL_COUNTER_ID   143
#define ENUM_START_PORT_LEVEL_COUNTER_ID 143
#define ENUM_MAX_PORT_LEVEL_COUNTER_ID   ENUM_TOFINO_COUNTER_LAST


#endif
/* clang-format on */
