Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Mon Oct 10 17:55:14 2022
| Host             : mitrelab-OptiPlex-5050 running 64-bit Ubuntu 22.04.1 LTS
| Command          : report_power -file ringoscillator_power_routed.rpt -pb ringoscillator_power_summary_routed.pb -rpx ringoscillator_power_routed.rpx
| Design           : ringoscillator
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.700        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.598        |
| Device Static (W)        | 0.101        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 51.9         |
| Junction Temperature (C) | 58.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.053 |       38 |       --- |             --- |
|   LUT as Logic |     0.053 |       38 |     32600 |            0.12 |
| Signals        |     0.150 |       42 |       --- |             --- |
| I/O            |     6.395 |       12 |       210 |            5.71 |
| Static Power   |     0.101 |          |           |                 |
| Total          |     6.700 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.264 |       0.230 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.251 |       0.236 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.802 |       1.801 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| ringoscillator |     6.598 |
|   not0         |     0.002 |
|   not00        |     0.002 |
|   not000       |     0.002 |
|   not0000      |     0.002 |
|   not0001      |     0.001 |
|   not00010     |     0.003 |
|   not00011     |     0.002 |
|   not00012     |     0.002 |
|   not00013     |     0.001 |
|   not00014     |     0.012 |
|   not0002      |     0.003 |
|   not0003      |     0.003 |
|   not0004      |     0.002 |
|   not0005      |     0.001 |
|   not0006      |     0.002 |
|   not0007      |     0.001 |
|   not0008      |     0.002 |
|   not0009      |     0.001 |
|   not001       |     0.002 |
|   not002       |     0.003 |
|   not003       |     0.001 |
|   not004       |     0.026 |
|   not01        |     0.001 |
|   not02        |     0.032 |
|   not1         |     0.001 |
|   not10        |     0.005 |
|   not2         |     0.003 |
|   not3         |     0.003 |
|   not4         |     0.002 |
|   not5         |     0.001 |
|   not6         |     0.002 |
|   not7         |     0.001 |
|   not8         |     0.002 |
|   not9         |     0.001 |
+----------------+-----------+


