[Benchmarks] set sniper output to rundi /scratch/miz087/results/baseline_splash2_lu.ncont_large
/scratch/miz087/results/baseline_splash2_lu.ncont_large
[SPLASH] Benchmarks to run: lu.ncont

[SPLASH] [========== Running benchmark lu.ncont ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/baseline_splash2_lu.ncont_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/baseline_splash2_lu.ncont_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/lu/non_contiguous_blocks/LU -n1024 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/baseline_splash2_lu.ncont_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Blocked Dense LU Factorization
     1024 by 1024 Matrix
     4 Processors
     16 by 16 Element Blocks


[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 4419.85 seconds
[SNIPER] Simulated 2790.8M instructions, 432.5M cycles, 6.45 IPC
[SNIPER] Simulation speed 633.8 KIPS (158.4 KIPS / target core - 6311.2ns/instr)
[SNIPER] Sampling: executed 82.17% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI
                            PROCESS STATISTICS
              Total      Diagonal     Perimeter      Interior       Barrier
 Proc         Time         Time         Time           Time          Time
    0      87428566       1480000      72119999    4064895872     243307991

                            TIMING INFORMATION
Start time                        :        626922924
Initialization finish time        :        742350921
Overall finish time               :        829835487
Total time with initialization    :        202912563
Total time without initialization :         87484566


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 169459, miss: 15986, miss rate: 0.0943355
*** DRAM Total Access In ROI: 15106, miss: 668, miss rate: 0.0442208
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 42823648 reads, 3267864 writes, 43551637 row hits, 1165505 ACT time, 1165505 PRE time, 1054241 RD time, 74282 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 33009655

**Ramulator Active Cycles: 2.00988e+06

**DRAM Cycles: 3.30097e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 348258

**Serving Request**
Channel_0: serving reads(12651), serving writes(2129).
Channel_1: serving reads(11562), serving writes(1296).
Channel_2: serving reads(10000), serving writes(954).
Channel_3: serving reads(9142), serving writes(857).
Channel_4: serving reads(11538), serving writes(985).
Channel_5: serving reads(10935), serving writes(701).
Channel_6: serving reads(11828), serving writes(885).
Channel_7: serving reads(11076), serving writes(1070).
Channel_8: serving reads(11922), serving writes(952).
Channel_9: serving reads(10090), serving writes(886).
Channel_10: serving reads(9179), serving writes(640).
Channel_11: serving reads(7806), serving writes(294).
Channel_12: serving reads(9205), serving writes(558).
Channel_13: serving reads(8844), serving writes(559).
Channel_14: serving reads(9754), serving writes(708).
Channel_15: serving reads(9706), serving writes(937).
Channel_16: serving reads(10049), serving writes(899).
Channel_17: serving reads(8978), serving writes(742).
Channel_18: serving reads(9038), serving writes(615).
Channel_19: serving reads(7758), serving writes(281).
Channel_20: serving reads(8571), serving writes(369).
Channel_21: serving reads(8826), serving writes(559).
Channel_22: serving reads(9693), serving writes(677).
Channel_23: serving reads(9491), serving writes(792).
Channel_24: serving reads(10426), serving writes(995).
Channel_25: serving reads(9089), serving writes(755).
Channel_26: serving reads(9030), serving writes(636).
Channel_27: serving reads(8485), serving writes(544).
Channel_28: serving reads(8357), serving writes(332).
Channel_29: serving reads(8871), serving writes(523).
Channel_30: serving reads(9521), serving writes(670).
Channel_31: serving reads(9521), serving writes(771).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 12010, Cool Access: 339137

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 0, Total Inter-Vault remaps: 0, Total number of intervals: 0


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (5790), hot access (0), error acces (0).
/*BANK*/0->1: cool access (3726), hot access (0), error acces (0).
/*BANK*/0->2: cool access (2925), hot access (0), error acces (0).
/*BANK*/0->3: cool access (3018), hot access (0), error acces (0).
/*BANK*/0->4: cool access (2950), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (4842), hot access (0), error acces (0).
/*BANK*/1->1: cool access (2005), hot access (0), error acces (0).
/*BANK*/1->2: cool access (3580), hot access (0), error acces (0).
/*BANK*/1->3: cool access (2767), hot access (0), error acces (0).
/*BANK*/1->4: cool access (2237), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (2013), hot access (0), error acces (0).
/*BANK*/2->1: cool access (2210), hot access (0), error acces (0).
/*BANK*/2->2: cool access (2139), hot access (0), error acces (0).
/*BANK*/2->3: cool access (3741), hot access (0), error acces (0).
/*BANK*/2->4: cool access (2676), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (1236), hot access (0), error acces (0).
/*BANK*/3->1: cool access (2196), hot access (0), error acces (0).
/*BANK*/3->2: cool access (2075), hot access (0), error acces (0).
/*BANK*/3->3: cool access (2009), hot access (0), error acces (0).
/*BANK*/3->4: cool access (3968), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (5149), hot access (0), error acces (0).
/*BANK*/4->1: cool access (2561), hot access (0), error acces (0).
/*BANK*/4->2: cool access (2334), hot access (0), error acces (0).
/*BANK*/4->3: cool access (2210), hot access (0), error acces (0).
/*BANK*/4->4: cool access (2076), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (2695), hot access (0), error acces (0).
/*BANK*/5->1: cool access (3150), hot access (0), error acces (0).
/*BANK*/5->2: cool access (2432), hot access (0), error acces (0).
/*BANK*/5->3: cool access (2169), hot access (0), error acces (0).
/*BANK*/5->4: cool access (2135), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (3266), hot access (0), error acces (0).
/*BANK*/6->1: cool access (2801), hot access (0), error acces (0).
/*BANK*/6->2: cool access (3271), hot access (0), error acces (0).
/*BANK*/6->3: cool access (2601), hot access (0), error acces (0).
/*BANK*/6->4: cool access (2097), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (3813), hot access (0), error acces (0).
/*BANK*/7->1: cool access (2843), hot access (0), error acces (0).
/*BANK*/7->2: cool access (2485), hot access (0), error acces (0).
/*BANK*/7->3: cool access (3099), hot access (0), error acces (0).
/*BANK*/7->4: cool access (1505), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (2154), hot access (13), error acces (0).
/*BANK*/8->1: cool access (2564), hot access (1471), error acces (0).
/*BANK*/8->2: cool access (3097), hot access (0), error acces (0).
/*BANK*/8->3: cool access (2652), hot access (0), error acces (0).
/*BANK*/8->4: cool access (2462), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (2122), hot access (0), error acces (0).
/*BANK*/9->1: cool access (2012), hot access (0), error acces (0).
/*BANK*/9->2: cool access (3847), hot access (0), error acces (0).
/*BANK*/9->3: cool access (2801), hot access (0), error acces (0).
/*BANK*/9->4: cool access (1465), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (2306), hot access (66), error acces (0).
/*BANK*/10->1: cool access (2222), hot access (0), error acces (0).
/*BANK*/10->2: cool access (2172), hot access (0), error acces (0).
/*BANK*/10->3: cool access (4174), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (14), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (2268), hot access (0), error acces (0).
/*BANK*/11->1: cool access (2151), hot access (0), error acces (0).
/*BANK*/11->2: cool access (2076), hot access (0), error acces (0).
/*BANK*/11->3: cool access (2039), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (3161), hot access (410), error acces (410).
/*BANK*/12->1: cool access (2229), hot access (177), error acces (0).
/*BANK*/12->2: cool access (2256), hot access (30), error acces (0).
/*BANK*/12->3: cool access (2210), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (2241), hot access (203), error acces (0).
/*BANK*/13->1: cool access (2988), hot access (299), error acces (208).
/*BANK*/13->2: cool access (2119), hot access (161), error acces (0).
/*BANK*/13->3: cool access (2064), hot access (32), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (2605), hot access (407), error acces (407).
/*BANK*/14->1: cool access (2299), hot access (256), error acces (0).
/*BANK*/14->2: cool access (3131), hot access (280), error acces (0).
/*BANK*/14->3: cool access (2296), hot access (174), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (2490), hot access (1630), error acces (0).
/*BANK*/15->1: cool access (2381), hot access (422), error acces (0).
/*BANK*/15->2: cool access (2326), hot access (0), error acces (0).
/*BANK*/15->3: cool access (2818), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (2197), hot access (44), error acces (44).
/*BANK*/16->1: cool access (2620), hot access (1575), error acces (0).
/*BANK*/16->2: cool access (2536), hot access (488), error acces (0).
/*BANK*/16->3: cool access (2528), hot access (412), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (2007), hot access (0), error acces (0).
/*BANK*/17->1: cool access (2058), hot access (39), error acces (0).
/*BANK*/17->2: cool access (3954), hot access (52), error acces (0).
/*BANK*/17->3: cool access (2854), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (2229), hot access (0), error acces (0).
/*BANK*/18->1: cool access (2139), hot access (0), error acces (0).
/*BANK*/18->2: cool access (2242), hot access (82), error acces (0).
/*BANK*/18->3: cool access (2768), hot access (1171), error acces (0).
/*BANK*/18->4: cool access (37), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (2135), hot access (40), error acces (0).
/*BANK*/19->1: cool access (2095), hot access (0), error acces (0).
/*BANK*/19->2: cool access (2009), hot access (0), error acces (0).
/*BANK*/19->3: cool access (2258), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (2475), hot access (287), error acces (287).
/*BANK*/20->1: cool access (2281), hot access (40), error acces (0).
/*BANK*/20->2: cool access (2232), hot access (0), error acces (0).
/*BANK*/20->3: cool access (2145), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (2780), hot access (419), error acces (0).
/*BANK*/21->1: cool access (2334), hot access (280), error acces (0).
/*BANK*/21->2: cool access (2136), hot access (40), error acces (0).
/*BANK*/21->3: cool access (2104), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (2535), hot access (385), error acces (0).
/*BANK*/22->1: cool access (2937), hot access (414), error acces (0).
/*BANK*/22->2: cool access (2481), hot access (262), error acces (0).
/*BANK*/22->3: cool access (2254), hot access (46), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (2300), hot access (591), error acces (0).
/*BANK*/23->1: cool access (2496), hot access (286), error acces (0).
/*BANK*/23->2: cool access (3209), hot access (0), error acces (0).
/*BANK*/23->3: cool access (2539), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (2438), hot access (947), error acces (947).
/*BANK*/24->1: cool access (2446), hot access (582), error acces (415).
/*BANK*/24->2: cool access (2517), hot access (407), error acces (0).
/*BANK*/24->3: cool access (2958), hot access (430), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (2005), hot access (0), error acces (0).
/*BANK*/25->1: cool access (2293), hot access (943), error acces (646).
/*BANK*/25->2: cool access (2239), hot access (586), error acces (0).
/*BANK*/25->3: cool access (2382), hot access (434), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (2242), hot access (0), error acces (0).
/*BANK*/26->1: cool access (2141), hot access (0), error acces (0).
/*BANK*/26->2: cool access (2479), hot access (938), error acces (0).
/*BANK*/26->3: cool access (2224), hot access (482), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (2130), hot access (40), error acces (0).
/*BANK*/27->1: cool access (2098), hot access (0), error acces (0).
/*BANK*/27->2: cool access (2009), hot access (0), error acces (0).
/*BANK*/27->3: cool access (3584), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (2418), hot access (211), error acces (211).
/*BANK*/28->1: cool access (2263), hot access (43), error acces (0).
/*BANK*/28->2: cool access (2235), hot access (0), error acces (0).
/*BANK*/28->3: cool access (2003), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (2862), hot access (322), error acces (0).
/*BANK*/29->1: cool access (2272), hot access (212), error acces (0).
/*BANK*/29->2: cool access (2174), hot access (0), error acces (0).
/*BANK*/29->3: cool access (2212), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (2440), hot access (584), error acces (0).
/*BANK*/30->1: cool access (3017), hot access (299), error acces (0).
/*BANK*/30->2: cool access (2425), hot access (199), error acces (0).
/*BANK*/30->3: cool access (2197), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (2361), hot access (397), error acces (0).
/*BANK*/31->1: cool access (2886), hot access (0), error acces (0).
/*BANK*/31->2: cool access (3157), hot access (0), error acces (0).
/*BANK*/31->3: cool access (2577), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 21040 Hot Accesses, 352595 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core        24.55 W     3.30  J     33.91%
  core-ifetch       4.67 W     0.63  J      6.46%
  core-alu          1.54 W     0.21  J      2.13%
  core-int          4.08 W     0.55  J      5.63%
  core-fp           4.09 W     0.55  J      5.65%
  core-mem          5.79 W     0.78  J      7.99%
  core-other        3.79 W     0.51  J      5.24%
  icache            1.36 W     0.18  J      1.88%
  dcache           12.85 W     1.73  J     17.74%
  l2                1.85 W     0.25  J      2.56%
  l3                3.52 W     0.47  J      4.87%
  dram              4.27 W     0.57  J      5.89%
  other             0.03 W     4.40 mJ      0.05%

  core             48.52 W     6.52  J     67.01%
  cache            19.58 W     2.63  J     27.05%
  total            72.40 W     9.73  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 4532.01 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/baseline_splash2_lu.ncont_large
