From a6b318cfc935ecfcd0d40064d34a6d46323e1a70 Mon Sep 17 00:00:00 2001
From: Markus Niebel <Markus.Niebel@tq-group.com>
Date: Mon, 13 May 2019 12:23:00 +0200
Subject: [PATCH] arm64: dt: mbpa8xx-common: add UART0/2 with RX/TX

Signed-off-by: Markus Niebel <Markus.Niebel@tq-group.com>
---
 .../boot/dts/freescale/mbpa8xx-common.dtsi    | 26 +++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/mbpa8xx-common.dtsi b/arch/arm64/boot/dts/freescale/mbpa8xx-common.dtsi
index 9b41ec938081..b702c8f0ca73 100644
--- a/arch/arm64/boot/dts/freescale/mbpa8xx-common.dtsi
+++ b/arch/arm64/boot/dts/freescale/mbpa8xx-common.dtsi
@@ -120,6 +120,13 @@
 			>;
 		};
 
+		pinctrl_lpuart0: uart0grp {
+			fsl,pins = <
+				SC_P_UART0_RX_ADMA_UART0_RX		0x06000020
+				SC_P_UART0_TX_ADMA_UART0_TX		0x06000020
+			>;
+		};
+
 		pinctrl_lpuart1: lpuart1grp {
 			fsl,pins = <
 				SC_P_UART1_RX_ADMA_UART1_RX		0x06000020
@@ -127,6 +134,13 @@
 			>;
 		};
 
+		pinctrl_lpuart2: uart2grp {
+			fsl,pins = <
+				SC_P_UART2_RX_ADMA_UART2_RX		0x06000020
+				SC_P_UART2_TX_ADMA_UART2_TX		0x06000020
+			>;
+		};
+
 		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
 			fsl,pins = <
 				SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19	0x06000021
@@ -209,6 +223,12 @@
 	};
 };
 
+&lpuart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lpuart0>;
+	status = "okay";
+};
+
 &lpuart1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_lpuart1>;
@@ -219,6 +239,12 @@
 	debug_console;
 };
 
+&lpuart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lpuart2>;
+	status = "okay";
+};
+
 &usdhc2 {
 	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
