// Seed: 3789567841
module module_0 (
    input wand id_0,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9,
    output wor id_10,
    input supply1 id_11,
    input tri id_12
);
  id_14(
      - -1'b0, (-1), -1
  );
  assign id_7 = 1;
  wire id_15;
  wire id_16;
  wire id_17, id_18, id_19, id_20;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5,
    output supply1 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_9 = -1;
  wire id_11;
  parameter id_12 = id_11;
  integer id_13;
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_2,
      id_5,
      id_4,
      id_5,
      id_6,
      id_3,
      id_2,
      id_5,
      id_2,
      id_3
  );
  assign modCall_1.id_7 = 0;
  wire id_15;
  always #1
    do begin : LABEL_0
      id_0 <= -1;
    end while (1);
  localparam id_16 = -1;
endmodule
