/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  reg [29:0] _03_;
  reg [6:0] _04_;
  reg [25:0] _05_;
  reg [7:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [28:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [3:0] celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [35:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[57] ? _01_ : _00_;
  assign celloutsig_0_16z = ~((celloutsig_0_12z[2] | celloutsig_0_20z) & _01_);
  assign celloutsig_0_21z = ~((celloutsig_0_20z | celloutsig_0_11z) & in_data[88]);
  assign celloutsig_0_24z = ~((celloutsig_0_22z | celloutsig_0_5z) & celloutsig_0_10z);
  assign celloutsig_0_25z = ~((celloutsig_0_16z | celloutsig_0_12z[2]) & celloutsig_0_15z);
  assign celloutsig_0_28z = ~((celloutsig_0_22z | celloutsig_0_9z) & celloutsig_0_23z);
  reg [5:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 6'h00;
    else _13_ <= in_data[43:38];
  assign { _02_[5:4], _00_, _02_[2:1], _01_ } = _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 7'h00;
    else _04_ <= { in_data[52], _02_[5:4], _00_, _02_[2:1], _01_ };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 30'h00000000;
    else _03_ <= { in_data[158:137], celloutsig_1_0z, celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 26'h0000000;
    else _05_ <= in_data[143:118];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 8'h00;
    else _06_ <= celloutsig_0_4z[18:11];
  assign celloutsig_1_1z = { in_data[178:175], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[147:141] };
  assign celloutsig_1_2z = celloutsig_1_1z[7:1] / { 1'h1, celloutsig_1_1z[6:2], in_data[96] };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z } / { 1'h1, _05_[23], celloutsig_1_11z, celloutsig_1_7z, in_data[96] };
  assign celloutsig_0_2z = { in_data[40:37], celloutsig_0_1z } === { _02_[4], _00_, _02_[2:1], _01_ };
  assign celloutsig_1_0z = in_data[182:180] === in_data[181:179];
  assign celloutsig_0_15z = { celloutsig_0_14z[8:6], celloutsig_0_20z } === _04_[3:0];
  assign celloutsig_0_18z = _06_[3:0] === { in_data[11:10], celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_37z = { celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_19z } <= { celloutsig_0_14z[8:4], celloutsig_0_18z };
  assign celloutsig_0_46z = { celloutsig_0_4z[16:10], celloutsig_0_4z[10], celloutsig_0_4z[8:2], celloutsig_0_4z[10], celloutsig_0_4z[17], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_40z } <= { celloutsig_0_27z[20:3], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_12z } <= in_data[142:128];
  assign celloutsig_0_11z = { celloutsig_0_4z[14:12], celloutsig_0_1z, celloutsig_0_9z } <= { in_data[61:60], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_22z = { _06_[4:3], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_16z } <= { in_data[68:63], celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_9z } && { celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_7z = { celloutsig_1_1z[7:2], celloutsig_1_1z } && in_data[128:115];
  assign celloutsig_1_11z = { celloutsig_1_10z[3], celloutsig_1_5z } && { in_data[162:161], celloutsig_1_8z };
  assign celloutsig_1_13z = { in_data[160:127], celloutsig_1_5z } && { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_9z = { _02_[5:4], _00_, _02_[2:1], _01_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } && in_data[85:77];
  assign celloutsig_0_17z = { _02_[4], _00_, _02_[2], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z } && { celloutsig_0_14z[1], _02_[5:4], _00_, _02_[2:1], _01_ };
  assign celloutsig_0_20z = ! { in_data[39:35], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_4z = _03_[14:10] || celloutsig_1_1z[4:0];
  assign celloutsig_0_19z = { in_data[67:57], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2] } || { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_8z, _02_[5:4], _00_, _02_[2:1], _01_ };
  assign celloutsig_0_31z = celloutsig_0_14z[9:1] < { celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_40z = { celloutsig_0_4z[11:10], celloutsig_0_4z[10], celloutsig_0_4z[8] } < { celloutsig_0_38z[2:1], celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_4z[28:23], celloutsig_0_20z } < _06_[6:0];
  assign celloutsig_0_36z = _06_[2] ? { celloutsig_0_26z[2:1], celloutsig_0_28z, celloutsig_0_2z } : in_data[92:89];
  assign celloutsig_1_10z = celloutsig_1_7z ? { celloutsig_1_2z, celloutsig_1_0z } : celloutsig_1_1z;
  assign celloutsig_0_14z = _01_ ? { celloutsig_0_4z[13], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z } : { in_data[75:69], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_14z[7], _04_, celloutsig_0_18z } != { in_data[14:9], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_1_12z = ~ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_6z = & { celloutsig_1_4z, in_data[125:113] };
  assign celloutsig_0_5z = | in_data[63:55];
  assign celloutsig_1_8z = { in_data[142:141], celloutsig_1_7z, celloutsig_1_6z } << celloutsig_1_1z[7:4];
  assign celloutsig_1_19z = { _03_[22:18], celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_5z } >> { _05_[18:0], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_1z } >> { in_data[70:68], _06_, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_1_5z = { in_data[107:105], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[180:178], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_12z[6:4], celloutsig_1_0z, celloutsig_1_11z } <<< celloutsig_1_5z;
  assign celloutsig_0_8z = { _02_[5:4], _00_, _02_[2:1], _01_, celloutsig_0_1z } <<< { celloutsig_0_4z[17], _02_[5:4], _00_, _02_[2:1], _01_ };
  assign celloutsig_0_27z = { in_data[86:74], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_17z } <<< { celloutsig_0_26z[7:2], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_38z = 4'h0;
    else if (clkin_data[128]) celloutsig_0_38z = { celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_37z };
  assign { celloutsig_0_4z[8:2], celloutsig_0_4z[10], celloutsig_0_4z[17:11], celloutsig_0_4z[35:18] } = ~ { _04_, celloutsig_0_2z, celloutsig_0_1z, _02_[5:4], _00_, _02_[2:1], _01_, in_data[41:24] };
  assign celloutsig_0_12z[2] = ~ celloutsig_0_20z;
  assign { _02_[6], _02_[3], _02_[0] } = { in_data[52], _00_, _01_ };
  assign celloutsig_0_12z[1:0] = { celloutsig_0_12z[2], celloutsig_0_12z[2] };
  assign { celloutsig_0_4z[9], celloutsig_0_4z[1:0] } = { celloutsig_0_4z[10], celloutsig_0_4z[10], celloutsig_0_4z[17] };
  assign { out_data[128], out_data[116:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
