Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Tao Wang\Desktop\EEC180\lab5\Extra_Credit_2_Wrapper\ip\issp_booth\issp_booth.qsys" --block-symbol-file --output-directory="C:\Users\Tao Wang\Desktop\EEC180\lab5\Extra_Credit_2_Wrapper\ip\issp_booth\issp_booth" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading issp_booth/issp_booth.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 19.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Tao Wang\Desktop\EEC180\lab5\Extra_Credit_2_Wrapper\ip\issp_booth\issp_booth.qsys" --synthesis=VERILOG --output-directory="C:\Users\Tao Wang\Desktop\EEC180\lab5\Extra_Credit_2_Wrapper\ip\issp_booth\issp_booth\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading issp_booth/issp_booth.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 19.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: issp_booth: Generating issp_booth "issp_booth" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "issp_booth" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: issp_booth: Done "issp_booth" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
