Reading OpenROAD database at '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-13-57/39-openroad-repairantennas/1-diodeinsertion/comp32.odb'…
Reading library file at '/home/erwann/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/6kwxhhp4vfqxi9qpnqnwc7xg02y8ymv6-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   comp32
Die area:                 ( 0 0 ) ( 54765 65485 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     241
Number of terminals:      68
Number of snets:          2
Number of nets:           247

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 84.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3993.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 524.
[INFO DRT-0033] via shape region query size = 85.
[INFO DRT-0033] met2 shape region query size = 81.
[INFO DRT-0033] via2 shape region query size = 68.
[INFO DRT-0033] met3 shape region query size = 87.
[INFO DRT-0033] via3 shape region query size = 68.
[INFO DRT-0033] met4 shape region query size = 21.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 296 pins.
[INFO DRT-0081]   Complete 78 unique inst patterns.
[INFO DRT-0084]   Complete 83 groups.
#scanned instances     = 241
#unique  instances     = 84
#stdCellGenAp          = 2132
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1768
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 549
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 116.75 (MB), peak = 116.75 (MB)

Number of guides:     1199

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 412.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 307.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 177.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 44.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 592 vertical wires in 1 frboxes and 351 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 48 vertical wires in 1 frboxes and 67 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.35 (MB), peak = 120.35 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.35 (MB), peak = 120.35 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 130.89 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:01, memory = 137.07 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2   met3
Metal Spacing        2      1      7
Recheck              3      5      0
Short               15     11      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 489.47 (MB), peak = 489.47 (MB)
Total wire length = 2523 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1043 um.
Total wire length on LAYER met2 = 1147 um.
Total wire length on LAYER met3 = 301 um.
Total wire length on LAYER met4 = 31 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1045.
Up-via summary (total 1045):.

-----------------------
 FR_MASTERSLICE       0
            li1     549
           met1     442
           met2      48
           met3       6
           met4       0
-----------------------
                   1045


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 489.47 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 497.65 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 500.75 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:01, memory = 500.75 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1   met3
Metal Spacing        7      3
Short               25      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 446.05 (MB), peak = 501.17 (MB)
Total wire length = 2498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1044 um.
Total wire length on LAYER met2 = 1137 um.
Total wire length on LAYER met3 = 303 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1038.
Up-via summary (total 1038):.

-----------------------
 FR_MASTERSLICE       0
            li1     549
           met1     439
           met2      48
           met3       2
           met4       0
-----------------------
                   1038


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 446.05 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 446.05 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 446.05 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:01, memory = 472.21 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met3
Metal Spacing        4      4
Short                9      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 527.05 (MB), peak = 527.05 (MB)
Total wire length = 2468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1023 um.
Total wire length on LAYER met2 = 1150 um.
Total wire length on LAYER met3 = 281 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1043.
Up-via summary (total 1043):.

-----------------------
 FR_MASTERSLICE       0
            li1     549
           met1     446
           met2      46
           met3       2
           met4       0
-----------------------
                   1043


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 531.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 531.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 470.99 (MB), peak = 548.17 (MB)
Total wire length = 2471 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1006 um.
Total wire length on LAYER met2 = 1156 um.
Total wire length on LAYER met3 = 293 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1054.
Up-via summary (total 1054):.

-----------------------
 FR_MASTERSLICE       0
            li1     549
           met1     455
           met2      46
           met3       4
           met4       0
-----------------------
                   1054


[INFO DRT-0198] Complete detail routing.
Total wire length = 2471 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1006 um.
Total wire length on LAYER met2 = 1156 um.
Total wire length on LAYER met3 = 293 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1054.
Up-via summary (total 1054):.

-----------------------
 FR_MASTERSLICE       0
            li1     549
           met1     455
           met2      46
           met3       4
           met4       0
-----------------------
                   1054


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:04, memory = 470.99 (MB), peak = 548.17 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-13-57/41-openroad-detailedrouting/comp32.odb'…
Writing netlist to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-13-57/41-openroad-detailedrouting/comp32.nl.v'…
Writing powered netlist to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-13-57/41-openroad-detailedrouting/comp32.pnl.v'…
Writing layout to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-13-57/41-openroad-detailedrouting/comp32.def'…
Writing timing constraints to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-13-57/41-openroad-detailedrouting/comp32.sdc'…
