
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308513                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486884                       # Number of bytes of host memory used
host_op_rate                                   347795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9264.97                       # Real time elapsed on the host
host_tick_rate                              114690061                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2858358227                       # Number of instructions simulated
sim_ops                                    3222308037                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    73                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       695957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1391872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 169355735                       # Number of branches fetched
system.switch_cpus.committedInsts           858358226                       # Number of instructions committed
system.switch_cpus.committedOps             974550583                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200323                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    262442553                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    252888546                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    136081628                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19190798                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     787776043                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            787776043                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1330974627                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    693864396                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           192702413                       # Number of load instructions
system.switch_cpus.num_mem_refs             323517204                       # number of memory refs
system.switch_cpus.num_store_insts          130814791                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     152146076                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            152146076                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    204370791                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    121663614                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         546633889     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3597366      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        19864621      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        13137101      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5407549      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       17914053      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     21559730      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         3017516      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       18707415      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1194212      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        192702413     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       130814791     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          974550656                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1888507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3777014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            600                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             695103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       372055                       # Transaction distribution
system.membus.trans_dist::CleanEvict           323857                       # Transaction distribution
system.membus.trans_dist::ReadExReq               857                       # Transaction distribution
system.membus.trans_dist::ReadExResp              857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        695103                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1043975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1043857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2087832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2087832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     68384128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     68321792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    136705920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               136705920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              695960                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2502349052                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2498553670                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6623333335                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1887586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1086895                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1497701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             921                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1887586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5665521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5665521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    333228416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              333228416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          696089                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47623040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2584596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2583950     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    646      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2584596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2767367958                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3937537095                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     44544384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          44544384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     23839744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       23839744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       348003                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             348003                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       186248                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            186248                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     41920199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             41920199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      22435304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            22435304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      22435304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     41920199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            64355503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    372496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    693763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000783769818                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        20786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        20786                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1498465                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            351948                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     348003                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    186248                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   696006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  372496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2243                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            50962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            41950                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            42104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            39948                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            39801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            43501                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            40656                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            33529                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            28842                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            30196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           44985                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           54750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           59854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           45884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           45457                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           51344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            25288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            18684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19428                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            23438                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            21179                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            20504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            17700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            20244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           34690                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           30896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           20162                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           21554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           30798                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 15223709714                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3468815000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            28231765964                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21943.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40693.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  355044                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 192743                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.18                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               51.74                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               696006                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              372496                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 346936                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 346827                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19897                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 20789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 20790                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 20787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 20787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 20787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 20787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 20786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    51                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       518456                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.620597                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.412588                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    39.545242                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        32506      6.27%      6.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       457944     88.33%     94.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255         4080      0.79%     95.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319        19428      3.75%     99.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383          937      0.18%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447         2700      0.52%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511          218      0.04%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575          493      0.10%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639           32      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           83      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       518456                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        20786                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     33.376359                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.603265                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.853127                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              5      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            76      0.37%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          397      1.91%      2.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1009      4.85%      7.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1989      9.57%     16.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2805     13.49%     30.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3070     14.77%     44.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3069     14.76%     59.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2573     12.38%     72.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2092     10.06%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1431      6.88%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          922      4.44%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          592      2.85%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          352      1.69%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          198      0.95%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           90      0.43%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           62      0.30%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           29      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           12      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        20786                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        20786                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.919802                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.914993                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.401184                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             839      4.04%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              50      0.24%      4.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           19842     95.46%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              49      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        20786                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              44400832                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 143552                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               23838784                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               44544384                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            23839744                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       41.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       22.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    41.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    22.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.50                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062596529789                       # Total gap between requests
system.mem_ctrls0.avgGap                   1988946.26                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     44400832                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     23838784                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 41785103.927630066872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 22434400.935287084430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       696006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       372496                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  28231765964                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24491925433526                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40562.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  65750841.44                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1930120500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1025879580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2579767680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1086094080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    220446206100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    222398385120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      533346988500                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       501.926616                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 575960961457                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 451156113461                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1771662480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           941660940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2373700140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         858256740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    217113078660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    225203572320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      532142466720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       500.793054                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 583271485457                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 443845589461                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     44538496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          44538496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     23783296                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       23783296                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       347957                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             347957                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       185807                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            185807                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     41914658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             41914658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      22382182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            22382182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      22382182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     41914658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            64296840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    371614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    693795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000766833780                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1498110                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            351096                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     347957                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    185807                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   695914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  371614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            51535                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            42678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            41392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39876                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            40241                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            44068                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            40752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            33544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            28295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            29488                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           43951                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           54942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           60561                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           46205                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           45218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           51049                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17844                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            19924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            23914                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            21514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            20205                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            17098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            19636                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           33878                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           32142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           31294                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           19984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           21852                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           30260                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 15302818002                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3468975000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            28311474252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22056.69                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40806.69                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  354879                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 192415                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.15                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               51.78                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               695914                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              371614                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 346948                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 346847                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 19921                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 20741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20743                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 20736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 20736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    52                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       518096                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.606806                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.416644                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    39.563151                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        32274      6.23%      6.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       462235     89.22%     95.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        19989      3.86%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2924      0.56%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          555      0.11%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           90      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       518096                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20733                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     33.462451                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.663702                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.955451                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              8      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            72      0.35%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          381      1.84%      2.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1050      5.06%      7.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1971      9.51%     16.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2761     13.32%     30.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3095     14.93%     45.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2946     14.21%     59.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2650     12.78%     72.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2031      9.80%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1438      6.94%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          944      4.55%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          587      2.83%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          369      1.78%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          184      0.89%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          129      0.62%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           67      0.32%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           26      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           11      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20733                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20733                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.922877                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.918154                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.397857                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             813      3.92%      3.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              50      0.24%      4.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19806     95.53%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              51      0.25%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              13      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20733                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              44402880                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 135616                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               23782080                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               44538496                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            23783296                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       41.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       22.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    41.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    22.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.50                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062596476830                       # Total gap between requests
system.mem_ctrls1.avgGap                   1990760.85                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     44402880                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     23782080                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 41787031.276487939060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 22381037.463784743100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       695914                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       371614                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  28311474252                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24475848840679                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40682.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  65863634.96                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1920517200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1020779100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2568322260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1076071680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    219857637210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    222893972160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      533217835050                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       501.805071                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 577252631269                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 449864443649                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1778688240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           945395220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2385374040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         863654220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    217566991890                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    224822796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      532243435530                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       500.888075                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 582275330455                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 444841744463                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1192547                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1192547                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1192547                       # number of overall hits
system.l2.overall_hits::total                 1192547                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       695960                       # number of demand (read+write) misses
system.l2.demand_misses::total                 695960                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       695960                       # number of overall misses
system.l2.overall_misses::total                695960                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  63611666154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63611666154                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  63611666154                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63611666154                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1888507                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1888507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1888507                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1888507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.368524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368524                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.368524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368524                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91401.325010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91401.325010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91401.325010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91401.325010                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              372055                       # number of writebacks
system.l2.writebacks::total                    372055                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       695960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            695960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       695960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           695960                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  57656178633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57656178633                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  57656178633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57656178633                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.368524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368524                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.368524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368524                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82844.098271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82844.098271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82844.098271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82844.098271                       # average overall mshr miss latency
system.l2.replacements                         696089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       714840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           714840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       714840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       714840                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    64                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 857                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     71392485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      71392485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.930510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83305.116686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83305.116686                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     64064386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     64064386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.930510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74754.242707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74754.242707                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1192483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1192483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       695103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          695103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  63540273669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63540273669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1887586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1887586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.368250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91411.306913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91411.306913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       695103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       695103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  57592114247                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57592114247                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.368250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.368250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82854.072342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82854.072342                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     6357833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    698137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.106856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.478007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       146.506929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1899.015064                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.927253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61127577                       # Number of tag accesses
system.l2.tags.data_accesses                 61127577                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    858358300                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2858562726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    858358300                       # number of overall hits
system.cpu.icache.overall_hits::total      2858562726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    858358300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2858563594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    858358300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2858563594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    858358300                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2858562726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    858358300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2858563594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2858563594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3293276.029954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111483981034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111483981034                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    301326669                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        975710106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    301326669                       # number of overall hits
system.cpu.dcache.overall_hits::total       975710106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1888475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6586233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1888475                       # number of overall misses
system.cpu.dcache.overall_misses::total       6586233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  77992013319                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77992013319                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  77992013319                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77992013319                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    303215144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    982296339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    303215144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    982296339                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006705                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006705                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41298.938730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11841.672367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41298.938730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11841.672367                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2957541                       # number of writebacks
system.cpu.dcache.writebacks::total           2957541                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1888475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1888475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1888475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1888475                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  76417025169                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76417025169                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  76417025169                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76417025169                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40464.938730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40464.938730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40464.938730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40464.938730                       # average overall mshr miss latency
system.cpu.dcache.replacements                6586108                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    181261145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       565601466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1887554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5833039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  77918140101                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  77918140101                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    183148699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    571434505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41279.952839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13358.069456                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1887554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1887554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  76343920065                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  76343920065                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40445.952839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40445.952839                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    120065524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      410108640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     73873218                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73873218                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    120066445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    410861834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80209.791531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    98.079934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     73105104                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73105104                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79375.791531                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79375.791531                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10748314                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33433457                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           32                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       352782                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       352782                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10748346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33433588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11024.437500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2692.992366                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       326094                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       326094                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10190.437500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10190.437500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10748346                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33433588                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10748346                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33433588                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1049163515                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6586364                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.293279                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.662498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.336816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33579818844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33579818844                       # Number of data accesses

---------- End Simulation Statistics   ----------
