# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_addr_treefYi.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_buddy_trebkb.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_group_trecud.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_group_tredEe.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_mark_mask_V.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_mux_164_6g8j.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_shift_coneOg.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/log_2_64bit.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ip/design_1_Ext_HTA_0_0/sim/design_1_Ext_HTA_0_0.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/hdl/design_1.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_extrajbC.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_groupfYi.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_groupg8j.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_heap_cud.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_maintbkb.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_mark_ibs.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_mux_3kbM.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_mux_3lbW.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_mux_3mb6.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k_shifthbi.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/4294/hdl/verilog/Ext_KWTA16k.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ip/design_1_Ext_KWTA16k_0_0/sim/design_1_Ext_KWTA16k_0_0.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/3ff2/hdl/verilog/acc16kmau_req_cmd.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/3ff2/hdl/verilog/acc16kmau_req_list.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/3ff2/hdl/verilog/acc16kmau_req_size.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/3ff2/hdl/verilog/HLS_free_1_s.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/3ff2/hdl/verilog/HLS_malloc_1_s.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/ipshared/3ff2/hdl/verilog/acc16kmau.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ip/design_1_acc16kmau_0_0/sim/design_1_acc16kmau_0_0.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ipshared/bce8/address_display.v" \
"../../../../test16kmau.ip_user_files/bd/design_1/ip/design_1_address_display_0_0/sim/design_1_address_display_0_0.v" \
"../../../../test16kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
