# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 16bAccumulator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v 
# -- Compiling module mem16
# 
# Top level modules:
# 	mem16
# End time: 09:43:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project 16Accu
