<stg><name>rdc_mont.140</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %u_024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_024"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %v_025 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_025"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %mc_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_offset

]]></Node>
<StgValue><ssdm name="mc_offset_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %t_30_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_30_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %u_46_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_46_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %v_72_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_72_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %t_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %u_54_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_54_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %v_68_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_68_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
entry:10 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="1">
<![CDATA[
entry:14 %call_ln181 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_180_1, i64 %mc, i4 %tmp_s, i1 %mc_offset_read

]]></Node>
<StgValue><ssdm name="call_ln181"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %store_ln178 = store i64 0, i64 %v_025

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %store_ln178 = store i64 0, i64 %u_024

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:17 %store_ln177 = store i4 0, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
entry:11 %tmp_77 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 7

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
entry:12 %zext_ln223 = zext i4 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13 %mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln223

]]></Node>
<StgValue><ssdm name="mc_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="1">
<![CDATA[
entry:14 %call_ln181 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_180_1, i64 %mc, i4 %tmp_s, i1 %mc_offset_read

]]></Node>
<StgValue><ssdm name="call_ln181"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:0 %i = load i4 %i_11

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:1 %u_61 = load i64 %u_024

]]></Node>
<StgValue><ssdm name="u_61"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:2 %v_68 = load i64 %v_025

]]></Node>
<StgValue><ssdm name="v_68"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:3 %icmp_ln184 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:4 %add_ln184 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3:5 %br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:0 %trunc_ln184 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:7 %zext_ln185_7 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185_7"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:8 %add_ln185 = add i4 %zext_ln185_7, i4 14

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="1" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:9 %call_ln184 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_185_3, i64 %v_68, i64 %u_61, i3 %trunc_ln184, i4 %add_ln185, i1 %mc_offset_read, i64 %mc, i3 %trunc_ln184, i64 %v_68_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:34 %store_ln177 = store i4 %add_ln184, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.body56.preheader:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:1 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:2 %v_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_56"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:3 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:4 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:5 %store_ln177 = store i4 8, i4 %i_12

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:6 %store_ln0 = store i4 1, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:7 %store_ln178 = store i64 %v_68, i64 %v_56

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:8 %store_ln178 = store i64 %u_61, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.preheader:9 %store_ln177 = store i32 3, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.body56.preheader:10 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:3 %zext_ln185 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="1" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:9 %call_ln184 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_185_3, i64 %v_68, i64 %u_61, i3 %trunc_ln184, i4 %add_ln185, i1 %mc_offset_read, i64 %mc, i3 %trunc_ln184, i64 %v_68_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:13 %ma_addr_11 = getelementptr i64 %ma, i32 0, i32 %zext_ln185

]]></Node>
<StgValue><ssdm name="ma_addr_11"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:14 %ma_load_11 = load i4 %ma_addr_11

]]></Node>
<StgValue><ssdm name="ma_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:10 %v_68_loc_load = load i64 %v_68_loc

]]></Node>
<StgValue><ssdm name="v_68_loc_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:14 %ma_load_11 = load i4 %ma_addr_11

]]></Node>
<StgValue><ssdm name="ma_load_11"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:15 %v_69 = add i64 %ma_load_11, i64 %v_68_loc_load

]]></Node>
<StgValue><ssdm name="v_69"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:4 %tmp_78 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:5 %zext_ln196 = zext i4 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:6 %mc_addr_5 = getelementptr i64 %mc, i32 0, i32 %zext_ln196

]]></Node>
<StgValue><ssdm name="mc_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:11 %u_54_loc_load = load i64 %u_54_loc

]]></Node>
<StgValue><ssdm name="u_54_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:12 %t_loc_load = load i64 %t_loc

]]></Node>
<StgValue><ssdm name="t_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:16 %xor_ln105 = xor i64 %v_68_loc_load, i64 %v_69

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:17 %xor_ln105_127 = xor i64 %ma_load_11, i64 %v_68_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_127"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:18 %or_ln105 = or i64 %xor_ln105_127, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:19 %xor_ln105_128 = xor i64 %or_ln105, i64 %v_69

]]></Node>
<StgValue><ssdm name="xor_ln105_128"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:20 %carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_128, i32 63

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:21 %zext_ln105 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:22 %v_74 = add i64 %u_54_loc_load, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="v_74"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:23 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_74, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:24 %xor_ln105_129 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_129"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:25 %trunc_ln105 = trunc i64 %v_74

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
VITIS_LOOP_185_3.split:26 %xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_129, i63 %trunc_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_s"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:27 %and_ln105 = and i64 %u_54_loc_load, i64 %xor_ln105_s

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:28 %carry_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63

]]></Node>
<StgValue><ssdm name="carry_37"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:29 %zext_ln105_37 = zext i1 %carry_37

]]></Node>
<StgValue><ssdm name="zext_ln105_37"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:30 %u_66 = add i64 %t_loc_load, i64 %zext_ln105_37

]]></Node>
<StgValue><ssdm name="u_66"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:31 %store_ln196 = store i64 %v_69, i4 %mc_addr_5

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:32 %store_ln178 = store i64 %v_74, i64 %v_025

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:1 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:2 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:33 %store_ln178 = store i64 %u_66, i64 %u_024

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:35 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56:0 %i_16 = load i4 %i_12

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56:1 %icmp_ln202 = icmp_eq  i4 %i_16, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body56:2 %br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.split:0 %count_load = load i32 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:8 %icmp_ln203 = icmp_ne  i32 %count_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:9 %add_ln204 = add i32 %count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:10 %count_7 = select i1 %icmp_ln203, i32 %add_ln204, i32 0

]]></Node>
<StgValue><ssdm name="count_7"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:11 %sub66 = sub i32 8, i32 %count_7

]]></Node>
<StgValue><ssdm name="sub66"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:39 %add_ln202 = add i4 %i_16, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:41 %store_ln177 = store i4 %add_ln202, i4 %i_12

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:45 %store_ln177 = store i32 %count_7, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:1 %ma_addr = getelementptr i64 %ma, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="ma_addr"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:1 %u_load = load i64 %u

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:2 %v_56_load_2 = load i64 %v_56

]]></Node>
<StgValue><ssdm name="v_56_load_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56.split:3 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:4 %trunc_ln202 = trunc i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:5 %trunc_ln202_8 = trunc i4 %i_16

]]></Node>
<StgValue><ssdm name="trunc_ln202_8"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="4" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_2, i64 %u_load, i32 %sub66, i4 %tmp_s, i64 %mc, i3 %trunc_ln202_8, i64 %v_72_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:40 %add_ln202_6 = add i4 %indvars_iv_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202_6"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:42 %store_ln202 = store i4 %add_ln202_6, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="4" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_2, i64 %u_load, i32 %sub66, i4 %tmp_s, i64 %mc, i3 %trunc_ln202_8, i64 %v_72_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.body56.split:16 %zext_ln214 = zext i4 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:17 %ma_addr_12 = getelementptr i64 %ma, i32 0, i32 %zext_ln214

]]></Node>
<StgValue><ssdm name="ma_addr_12"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_12 = load i4 %ma_addr_12

]]></Node>
<StgValue><ssdm name="ma_load_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:13 %v_72_loc_load = load i64 %v_72_loc

]]></Node>
<StgValue><ssdm name="v_72_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_12 = load i4 %ma_addr_12

]]></Node>
<StgValue><ssdm name="ma_load_12"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:19 %v_72 = add i64 %ma_load_12, i64 %v_72_loc_load

]]></Node>
<StgValue><ssdm name="v_72"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:14 %u_46_loc_load = load i64 %u_46_loc

]]></Node>
<StgValue><ssdm name="u_46_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:15 %t_30_loc_load = load i64 %t_30_loc

]]></Node>
<StgValue><ssdm name="t_30_loc_load"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:20 %xor_ln105_130 = xor i64 %v_72_loc_load, i64 %v_72

]]></Node>
<StgValue><ssdm name="xor_ln105_130"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:21 %xor_ln105_131 = xor i64 %ma_load_12, i64 %v_72_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_131"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:22 %or_ln105_23 = or i64 %xor_ln105_131, i64 %xor_ln105_130

]]></Node>
<StgValue><ssdm name="or_ln105_23"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:23 %xor_ln105_132 = xor i64 %or_ln105_23, i64 %v_72

]]></Node>
<StgValue><ssdm name="xor_ln105_132"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:24 %carry_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_132, i32 63

]]></Node>
<StgValue><ssdm name="carry_38"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:25 %zext_ln105_38 = zext i1 %carry_38

]]></Node>
<StgValue><ssdm name="zext_ln105_38"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:26 %tempReg = add i64 %u_46_loc_load, i64 %zext_ln105_38

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body56.split:27 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body56.split:28 %xor_ln105_133 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_133"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
for.body56.split:29 %trunc_ln105_25 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln105_25"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.body56.split:30 %xor_ln105_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_133, i63 %trunc_ln105_25

]]></Node>
<StgValue><ssdm name="xor_ln105_6"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:31 %and_ln105_7 = and i64 %u_46_loc_load, i64 %xor_ln105_6

]]></Node>
<StgValue><ssdm name="and_ln105_7"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:32 %carry_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_7, i32 63

]]></Node>
<StgValue><ssdm name="carry_39"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:33 %zext_ln105_39 = zext i1 %carry_39

]]></Node>
<StgValue><ssdm name="zext_ln105_39"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:34 %t = add i64 %t_30_loc_load, i64 %zext_ln105_39

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.body56.split:35 %tmp_79 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 %trunc_ln202_8

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
for.body56.split:36 %zext_ln217 = zext i4 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:37 %mc_addr_6 = getelementptr i64 %mc, i32 0, i32 %zext_ln217

]]></Node>
<StgValue><ssdm name="mc_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body56.split:38 %store_ln217 = store i64 %v_72, i4 %mc_addr_6

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:43 %store_ln178 = store i64 %tempReg, i64 %v_56

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body56.split:6 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body56.split:7 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:44 %store_ln178 = store i64 %t, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.body56.split:46 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end120:0 %v_56_load = load i64 %v_56

]]></Node>
<StgValue><ssdm name="v_56_load"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:3 %v = add i64 %ma_load, i64 %v_56_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.end120:4 %store_ln223 = store i64 %v, i4 %mc_addr

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
for.end120:5 %ret_ln224 = ret

]]></Node>
<StgValue><ssdm name="ret_ln224"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="169" name="ma" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="mc" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="mc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="mc_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mc_offset"/></StgValue>
</port>
<port id="172" name="p503p1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="174" from="StgValue_173" to="i_11" fromId="173" toId="16">
</dataflow>
<dataflow id="175" from="StgValue_173" to="u_024" fromId="173" toId="17">
</dataflow>
<dataflow id="176" from="StgValue_173" to="v_025" fromId="173" toId="18">
</dataflow>
<dataflow id="178" from="_ssdm_op_Read.ap_auto.i1" to="mc_offset_read" fromId="177" toId="19">
</dataflow>
<dataflow id="179" from="mc_offset" to="mc_offset_read" fromId="171" toId="19">
</dataflow>
<dataflow id="180" from="StgValue_173" to="t_30_loc" fromId="173" toId="20">
</dataflow>
<dataflow id="181" from="StgValue_173" to="u_46_loc" fromId="173" toId="21">
</dataflow>
<dataflow id="182" from="StgValue_173" to="v_72_loc" fromId="173" toId="22">
</dataflow>
<dataflow id="183" from="StgValue_173" to="t_loc" fromId="173" toId="23">
</dataflow>
<dataflow id="184" from="StgValue_173" to="u_54_loc" fromId="173" toId="24">
</dataflow>
<dataflow id="185" from="StgValue_173" to="v_68_loc" fromId="173" toId="25">
</dataflow>
<dataflow id="187" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_s" fromId="186" toId="26">
</dataflow>
<dataflow id="188" from="mc_offset_read" to="tmp_s" fromId="19" toId="26">
</dataflow>
<dataflow id="190" from="StgValue_189" to="tmp_s" fromId="189" toId="26">
</dataflow>
<dataflow id="192" from="rdc_mont.140_Pipeline_VITIS_LOOP_180_1" to="call_ln181" fromId="191" toId="27">
</dataflow>
<dataflow id="193" from="mc" to="call_ln181" fromId="170" toId="27">
</dataflow>
<dataflow id="194" from="tmp_s" to="call_ln181" fromId="26" toId="27">
</dataflow>
<dataflow id="195" from="mc_offset_read" to="call_ln181" fromId="19" toId="27">
</dataflow>
<dataflow id="197" from="StgValue_196" to="store_ln178" fromId="196" toId="28">
</dataflow>
<dataflow id="198" from="v_025" to="store_ln178" fromId="18" toId="28">
</dataflow>
<dataflow id="199" from="StgValue_196" to="store_ln178" fromId="196" toId="29">
</dataflow>
<dataflow id="200" from="u_024" to="store_ln178" fromId="17" toId="29">
</dataflow>
<dataflow id="202" from="StgValue_201" to="store_ln177" fromId="201" toId="30">
</dataflow>
<dataflow id="203" from="i_11" to="store_ln177" fromId="16" toId="30">
</dataflow>
<dataflow id="204" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_77" fromId="186" toId="31">
</dataflow>
<dataflow id="205" from="mc_offset_read" to="tmp_77" fromId="19" toId="31">
</dataflow>
<dataflow id="207" from="StgValue_206" to="tmp_77" fromId="206" toId="31">
</dataflow>
<dataflow id="208" from="tmp_77" to="zext_ln223" fromId="31" toId="32">
</dataflow>
<dataflow id="209" from="mc" to="mc_addr" fromId="170" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_210" to="mc_addr" fromId="210" toId="33">
</dataflow>
<dataflow id="212" from="zext_ln223" to="mc_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="213" from="rdc_mont.140_Pipeline_VITIS_LOOP_180_1" to="call_ln181" fromId="191" toId="34">
</dataflow>
<dataflow id="214" from="mc" to="call_ln181" fromId="170" toId="34">
</dataflow>
<dataflow id="215" from="tmp_s" to="call_ln181" fromId="26" toId="34">
</dataflow>
<dataflow id="216" from="mc_offset_read" to="call_ln181" fromId="19" toId="34">
</dataflow>
<dataflow id="217" from="i_11" to="i" fromId="16" toId="36">
</dataflow>
<dataflow id="218" from="u_024" to="u_61" fromId="17" toId="37">
</dataflow>
<dataflow id="219" from="v_025" to="v_68" fromId="18" toId="38">
</dataflow>
<dataflow id="220" from="i" to="icmp_ln184" fromId="36" toId="39">
</dataflow>
<dataflow id="222" from="StgValue_221" to="icmp_ln184" fromId="221" toId="39">
</dataflow>
<dataflow id="223" from="i" to="add_ln184" fromId="36" toId="40">
</dataflow>
<dataflow id="225" from="StgValue_224" to="add_ln184" fromId="224" toId="40">
</dataflow>
<dataflow id="226" from="icmp_ln184" to="br_ln184" fromId="39" toId="41">
</dataflow>
<dataflow id="227" from="i" to="trunc_ln184" fromId="36" toId="42">
</dataflow>
<dataflow id="228" from="trunc_ln184" to="zext_ln185_7" fromId="42" toId="43">
</dataflow>
<dataflow id="229" from="zext_ln185_7" to="add_ln185" fromId="43" toId="44">
</dataflow>
<dataflow id="231" from="StgValue_230" to="add_ln185" fromId="230" toId="44">
</dataflow>
<dataflow id="233" from="rdc_mont.140_Pipeline_VITIS_LOOP_185_3" to="call_ln184" fromId="232" toId="45">
</dataflow>
<dataflow id="234" from="v_68" to="call_ln184" fromId="38" toId="45">
</dataflow>
<dataflow id="235" from="u_61" to="call_ln184" fromId="37" toId="45">
</dataflow>
<dataflow id="236" from="trunc_ln184" to="call_ln184" fromId="42" toId="45">
</dataflow>
<dataflow id="237" from="add_ln185" to="call_ln184" fromId="44" toId="45">
</dataflow>
<dataflow id="238" from="mc_offset_read" to="call_ln184" fromId="19" toId="45">
</dataflow>
<dataflow id="239" from="mc" to="call_ln184" fromId="170" toId="45">
</dataflow>
<dataflow id="240" from="trunc_ln184" to="call_ln184" fromId="42" toId="45">
</dataflow>
<dataflow id="241" from="v_68_loc" to="call_ln184" fromId="25" toId="45">
</dataflow>
<dataflow id="242" from="u_54_loc" to="call_ln184" fromId="24" toId="45">
</dataflow>
<dataflow id="243" from="t_loc" to="call_ln184" fromId="23" toId="45">
</dataflow>
<dataflow id="244" from="p503p1_1" to="call_ln184" fromId="172" toId="45">
</dataflow>
<dataflow id="245" from="add_ln184" to="store_ln177" fromId="40" toId="46">
</dataflow>
<dataflow id="246" from="i_11" to="store_ln177" fromId="16" toId="46">
</dataflow>
<dataflow id="247" from="StgValue_173" to="count" fromId="173" toId="47">
</dataflow>
<dataflow id="248" from="StgValue_173" to="u" fromId="173" toId="48">
</dataflow>
<dataflow id="249" from="StgValue_173" to="v_56" fromId="173" toId="49">
</dataflow>
<dataflow id="250" from="StgValue_173" to="indvars_iv" fromId="173" toId="50">
</dataflow>
<dataflow id="251" from="StgValue_173" to="i_12" fromId="173" toId="51">
</dataflow>
<dataflow id="252" from="StgValue_221" to="store_ln177" fromId="221" toId="52">
</dataflow>
<dataflow id="253" from="i_12" to="store_ln177" fromId="51" toId="52">
</dataflow>
<dataflow id="254" from="StgValue_224" to="store_ln0" fromId="224" toId="53">
</dataflow>
<dataflow id="255" from="indvars_iv" to="store_ln0" fromId="50" toId="53">
</dataflow>
<dataflow id="256" from="v_68" to="store_ln178" fromId="38" toId="54">
</dataflow>
<dataflow id="257" from="v_56" to="store_ln178" fromId="49" toId="54">
</dataflow>
<dataflow id="258" from="u_61" to="store_ln178" fromId="37" toId="55">
</dataflow>
<dataflow id="259" from="u" to="store_ln178" fromId="48" toId="55">
</dataflow>
<dataflow id="261" from="StgValue_260" to="store_ln177" fromId="260" toId="56">
</dataflow>
<dataflow id="262" from="count" to="store_ln177" fromId="47" toId="56">
</dataflow>
<dataflow id="263" from="trunc_ln184" to="zext_ln185" fromId="42" toId="58">
</dataflow>
<dataflow id="264" from="rdc_mont.140_Pipeline_VITIS_LOOP_185_3" to="call_ln184" fromId="232" toId="59">
</dataflow>
<dataflow id="265" from="v_68" to="call_ln184" fromId="38" toId="59">
</dataflow>
<dataflow id="266" from="u_61" to="call_ln184" fromId="37" toId="59">
</dataflow>
<dataflow id="267" from="trunc_ln184" to="call_ln184" fromId="42" toId="59">
</dataflow>
<dataflow id="268" from="add_ln185" to="call_ln184" fromId="44" toId="59">
</dataflow>
<dataflow id="269" from="mc_offset_read" to="call_ln184" fromId="19" toId="59">
</dataflow>
<dataflow id="270" from="mc" to="call_ln184" fromId="170" toId="59">
</dataflow>
<dataflow id="271" from="trunc_ln184" to="call_ln184" fromId="42" toId="59">
</dataflow>
<dataflow id="272" from="v_68_loc" to="call_ln184" fromId="25" toId="59">
</dataflow>
<dataflow id="273" from="u_54_loc" to="call_ln184" fromId="24" toId="59">
</dataflow>
<dataflow id="274" from="t_loc" to="call_ln184" fromId="23" toId="59">
</dataflow>
<dataflow id="275" from="p503p1_1" to="call_ln184" fromId="172" toId="59">
</dataflow>
<dataflow id="276" from="ma" to="ma_addr_11" fromId="169" toId="60">
</dataflow>
<dataflow id="277" from="StgValue_210" to="ma_addr_11" fromId="210" toId="60">
</dataflow>
<dataflow id="278" from="zext_ln185" to="ma_addr_11" fromId="58" toId="60">
</dataflow>
<dataflow id="279" from="ma_addr_11" to="ma_load_11" fromId="60" toId="61">
</dataflow>
<dataflow id="280" from="v_68_loc" to="v_68_loc_load" fromId="25" toId="62">
</dataflow>
<dataflow id="281" from="ma_addr_11" to="ma_load_11" fromId="60" toId="63">
</dataflow>
<dataflow id="282" from="ma_load_11" to="v_69" fromId="63" toId="64">
</dataflow>
<dataflow id="283" from="v_68_loc_load" to="v_69" fromId="62" toId="64">
</dataflow>
<dataflow id="284" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_78" fromId="186" toId="65">
</dataflow>
<dataflow id="285" from="mc_offset_read" to="tmp_78" fromId="19" toId="65">
</dataflow>
<dataflow id="286" from="trunc_ln184" to="tmp_78" fromId="42" toId="65">
</dataflow>
<dataflow id="287" from="tmp_78" to="zext_ln196" fromId="65" toId="66">
</dataflow>
<dataflow id="288" from="mc" to="mc_addr_5" fromId="170" toId="67">
</dataflow>
<dataflow id="289" from="StgValue_210" to="mc_addr_5" fromId="210" toId="67">
</dataflow>
<dataflow id="290" from="zext_ln196" to="mc_addr_5" fromId="66" toId="67">
</dataflow>
<dataflow id="291" from="u_54_loc" to="u_54_loc_load" fromId="24" toId="68">
</dataflow>
<dataflow id="292" from="t_loc" to="t_loc_load" fromId="23" toId="69">
</dataflow>
<dataflow id="293" from="v_68_loc_load" to="xor_ln105" fromId="62" toId="70">
</dataflow>
<dataflow id="294" from="v_69" to="xor_ln105" fromId="64" toId="70">
</dataflow>
<dataflow id="295" from="ma_load_11" to="xor_ln105_127" fromId="63" toId="71">
</dataflow>
<dataflow id="296" from="v_68_loc_load" to="xor_ln105_127" fromId="62" toId="71">
</dataflow>
<dataflow id="297" from="xor_ln105_127" to="or_ln105" fromId="71" toId="72">
</dataflow>
<dataflow id="298" from="xor_ln105" to="or_ln105" fromId="70" toId="72">
</dataflow>
<dataflow id="299" from="or_ln105" to="xor_ln105_128" fromId="72" toId="73">
</dataflow>
<dataflow id="300" from="v_69" to="xor_ln105_128" fromId="64" toId="73">
</dataflow>
<dataflow id="302" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry" fromId="301" toId="74">
</dataflow>
<dataflow id="303" from="xor_ln105_128" to="carry" fromId="73" toId="74">
</dataflow>
<dataflow id="305" from="StgValue_304" to="carry" fromId="304" toId="74">
</dataflow>
<dataflow id="306" from="carry" to="zext_ln105" fromId="74" toId="75">
</dataflow>
<dataflow id="307" from="u_54_loc_load" to="v_74" fromId="68" toId="76">
</dataflow>
<dataflow id="308" from="zext_ln105" to="v_74" fromId="75" toId="76">
</dataflow>
<dataflow id="310" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel1" fromId="309" toId="77">
</dataflow>
<dataflow id="311" from="v_74" to="bit_sel1" fromId="76" toId="77">
</dataflow>
<dataflow id="313" from="StgValue_312" to="bit_sel1" fromId="312" toId="77">
</dataflow>
<dataflow id="314" from="bit_sel1" to="xor_ln105_129" fromId="77" toId="78">
</dataflow>
<dataflow id="316" from="StgValue_315" to="xor_ln105_129" fromId="315" toId="78">
</dataflow>
<dataflow id="317" from="v_74" to="trunc_ln105" fromId="76" toId="79">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln105_s" fromId="318" toId="80">
</dataflow>
<dataflow id="320" from="xor_ln105_129" to="xor_ln105_s" fromId="78" toId="80">
</dataflow>
<dataflow id="321" from="trunc_ln105" to="xor_ln105_s" fromId="79" toId="80">
</dataflow>
<dataflow id="322" from="u_54_loc_load" to="and_ln105" fromId="68" toId="81">
</dataflow>
<dataflow id="323" from="xor_ln105_s" to="and_ln105" fromId="80" toId="81">
</dataflow>
<dataflow id="324" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_37" fromId="301" toId="82">
</dataflow>
<dataflow id="325" from="and_ln105" to="carry_37" fromId="81" toId="82">
</dataflow>
<dataflow id="326" from="StgValue_304" to="carry_37" fromId="304" toId="82">
</dataflow>
<dataflow id="327" from="carry_37" to="zext_ln105_37" fromId="82" toId="83">
</dataflow>
<dataflow id="328" from="t_loc_load" to="u_66" fromId="69" toId="84">
</dataflow>
<dataflow id="329" from="zext_ln105_37" to="u_66" fromId="83" toId="84">
</dataflow>
<dataflow id="330" from="v_69" to="store_ln196" fromId="64" toId="85">
</dataflow>
<dataflow id="331" from="mc_addr_5" to="store_ln196" fromId="67" toId="85">
</dataflow>
<dataflow id="332" from="v_74" to="store_ln178" fromId="76" toId="86">
</dataflow>
<dataflow id="333" from="v_025" to="store_ln178" fromId="18" toId="86">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="334" toId="87">
</dataflow>
<dataflow id="337" from="StgValue_336" to="speclooptripcount_ln177" fromId="336" toId="87">
</dataflow>
<dataflow id="338" from="StgValue_336" to="speclooptripcount_ln177" fromId="336" toId="87">
</dataflow>
<dataflow id="339" from="StgValue_336" to="speclooptripcount_ln177" fromId="336" toId="87">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecLoopName" to="specloopname_ln184" fromId="340" toId="88">
</dataflow>
<dataflow id="343" from="empty_19" to="specloopname_ln184" fromId="342" toId="88">
</dataflow>
<dataflow id="344" from="u_66" to="store_ln178" fromId="84" toId="89">
</dataflow>
<dataflow id="345" from="u_024" to="store_ln178" fromId="17" toId="89">
</dataflow>
<dataflow id="346" from="i_12" to="i_16" fromId="51" toId="91">
</dataflow>
<dataflow id="347" from="i_16" to="icmp_ln202" fromId="91" toId="92">
</dataflow>
<dataflow id="349" from="StgValue_348" to="icmp_ln202" fromId="348" toId="92">
</dataflow>
<dataflow id="350" from="icmp_ln202" to="br_ln202" fromId="92" toId="93">
</dataflow>
<dataflow id="351" from="count" to="count_load" fromId="47" toId="94">
</dataflow>
<dataflow id="352" from="count_load" to="icmp_ln203" fromId="94" toId="95">
</dataflow>
<dataflow id="353" from="StgValue_210" to="icmp_ln203" fromId="210" toId="95">
</dataflow>
<dataflow id="354" from="count_load" to="add_ln204" fromId="94" toId="96">
</dataflow>
<dataflow id="356" from="StgValue_355" to="add_ln204" fromId="355" toId="96">
</dataflow>
<dataflow id="357" from="icmp_ln203" to="count_7" fromId="95" toId="97">
</dataflow>
<dataflow id="358" from="add_ln204" to="count_7" fromId="96" toId="97">
</dataflow>
<dataflow id="359" from="StgValue_210" to="count_7" fromId="210" toId="97">
</dataflow>
<dataflow id="361" from="StgValue_360" to="sub66" fromId="360" toId="98">
</dataflow>
<dataflow id="362" from="count_7" to="sub66" fromId="97" toId="98">
</dataflow>
<dataflow id="363" from="i_16" to="add_ln202" fromId="91" toId="99">
</dataflow>
<dataflow id="364" from="StgValue_224" to="add_ln202" fromId="224" toId="99">
</dataflow>
<dataflow id="365" from="add_ln202" to="store_ln177" fromId="99" toId="100">
</dataflow>
<dataflow id="366" from="i_12" to="store_ln177" fromId="51" toId="100">
</dataflow>
<dataflow id="367" from="count_7" to="store_ln177" fromId="97" toId="101">
</dataflow>
<dataflow id="368" from="count" to="store_ln177" fromId="47" toId="101">
</dataflow>
<dataflow id="369" from="ma" to="ma_addr" fromId="169" toId="102">
</dataflow>
<dataflow id="370" from="StgValue_210" to="ma_addr" fromId="210" toId="102">
</dataflow>
<dataflow id="372" from="StgValue_371" to="ma_addr" fromId="371" toId="102">
</dataflow>
<dataflow id="373" from="ma_addr" to="ma_load" fromId="102" toId="103">
</dataflow>
<dataflow id="374" from="u" to="u_load" fromId="48" toId="104">
</dataflow>
<dataflow id="375" from="v_56" to="v_56_load_2" fromId="49" toId="105">
</dataflow>
<dataflow id="376" from="indvars_iv" to="indvars_iv_load" fromId="50" toId="106">
</dataflow>
<dataflow id="377" from="indvars_iv_load" to="trunc_ln202" fromId="106" toId="107">
</dataflow>
<dataflow id="378" from="i_16" to="trunc_ln202_8" fromId="91" toId="108">
</dataflow>
<dataflow id="380" from="rdc_mont.140_Pipeline_VITIS_LOOP_206_5" to="call_ln202" fromId="379" toId="109">
</dataflow>
<dataflow id="381" from="trunc_ln202" to="call_ln202" fromId="107" toId="109">
</dataflow>
<dataflow id="382" from="v_56_load_2" to="call_ln202" fromId="105" toId="109">
</dataflow>
<dataflow id="383" from="u_load" to="call_ln202" fromId="104" toId="109">
</dataflow>
<dataflow id="384" from="sub66" to="call_ln202" fromId="98" toId="109">
</dataflow>
<dataflow id="385" from="tmp_s" to="call_ln202" fromId="26" toId="109">
</dataflow>
<dataflow id="386" from="mc" to="call_ln202" fromId="170" toId="109">
</dataflow>
<dataflow id="387" from="trunc_ln202_8" to="call_ln202" fromId="108" toId="109">
</dataflow>
<dataflow id="388" from="v_72_loc" to="call_ln202" fromId="22" toId="109">
</dataflow>
<dataflow id="389" from="u_46_loc" to="call_ln202" fromId="21" toId="109">
</dataflow>
<dataflow id="390" from="t_30_loc" to="call_ln202" fromId="20" toId="109">
</dataflow>
<dataflow id="391" from="p503p1_1" to="call_ln202" fromId="172" toId="109">
</dataflow>
<dataflow id="392" from="indvars_iv_load" to="add_ln202_6" fromId="106" toId="110">
</dataflow>
<dataflow id="393" from="StgValue_224" to="add_ln202_6" fromId="224" toId="110">
</dataflow>
<dataflow id="394" from="add_ln202_6" to="store_ln202" fromId="110" toId="111">
</dataflow>
<dataflow id="395" from="indvars_iv" to="store_ln202" fromId="50" toId="111">
</dataflow>
<dataflow id="396" from="rdc_mont.140_Pipeline_VITIS_LOOP_206_5" to="call_ln202" fromId="379" toId="112">
</dataflow>
<dataflow id="397" from="trunc_ln202" to="call_ln202" fromId="107" toId="112">
</dataflow>
<dataflow id="398" from="v_56_load_2" to="call_ln202" fromId="105" toId="112">
</dataflow>
<dataflow id="399" from="u_load" to="call_ln202" fromId="104" toId="112">
</dataflow>
<dataflow id="400" from="sub66" to="call_ln202" fromId="98" toId="112">
</dataflow>
<dataflow id="401" from="tmp_s" to="call_ln202" fromId="26" toId="112">
</dataflow>
<dataflow id="402" from="mc" to="call_ln202" fromId="170" toId="112">
</dataflow>
<dataflow id="403" from="trunc_ln202_8" to="call_ln202" fromId="108" toId="112">
</dataflow>
<dataflow id="404" from="v_72_loc" to="call_ln202" fromId="22" toId="112">
</dataflow>
<dataflow id="405" from="u_46_loc" to="call_ln202" fromId="21" toId="112">
</dataflow>
<dataflow id="406" from="t_30_loc" to="call_ln202" fromId="20" toId="112">
</dataflow>
<dataflow id="407" from="p503p1_1" to="call_ln202" fromId="172" toId="112">
</dataflow>
<dataflow id="408" from="i_16" to="zext_ln214" fromId="91" toId="113">
</dataflow>
<dataflow id="409" from="ma" to="ma_addr_12" fromId="169" toId="114">
</dataflow>
<dataflow id="410" from="StgValue_210" to="ma_addr_12" fromId="210" toId="114">
</dataflow>
<dataflow id="411" from="zext_ln214" to="ma_addr_12" fromId="113" toId="114">
</dataflow>
<dataflow id="412" from="ma_addr_12" to="ma_load_12" fromId="114" toId="115">
</dataflow>
<dataflow id="413" from="v_72_loc" to="v_72_loc_load" fromId="22" toId="116">
</dataflow>
<dataflow id="414" from="ma_addr_12" to="ma_load_12" fromId="114" toId="117">
</dataflow>
<dataflow id="415" from="ma_load_12" to="v_72" fromId="117" toId="118">
</dataflow>
<dataflow id="416" from="v_72_loc_load" to="v_72" fromId="116" toId="118">
</dataflow>
<dataflow id="417" from="u_46_loc" to="u_46_loc_load" fromId="21" toId="119">
</dataflow>
<dataflow id="418" from="t_30_loc" to="t_30_loc_load" fromId="20" toId="120">
</dataflow>
<dataflow id="419" from="v_72_loc_load" to="xor_ln105_130" fromId="116" toId="121">
</dataflow>
<dataflow id="420" from="v_72" to="xor_ln105_130" fromId="118" toId="121">
</dataflow>
<dataflow id="421" from="ma_load_12" to="xor_ln105_131" fromId="117" toId="122">
</dataflow>
<dataflow id="422" from="v_72_loc_load" to="xor_ln105_131" fromId="116" toId="122">
</dataflow>
<dataflow id="423" from="xor_ln105_131" to="or_ln105_23" fromId="122" toId="123">
</dataflow>
<dataflow id="424" from="xor_ln105_130" to="or_ln105_23" fromId="121" toId="123">
</dataflow>
<dataflow id="425" from="or_ln105_23" to="xor_ln105_132" fromId="123" toId="124">
</dataflow>
<dataflow id="426" from="v_72" to="xor_ln105_132" fromId="118" toId="124">
</dataflow>
<dataflow id="427" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_38" fromId="301" toId="125">
</dataflow>
<dataflow id="428" from="xor_ln105_132" to="carry_38" fromId="124" toId="125">
</dataflow>
<dataflow id="429" from="StgValue_304" to="carry_38" fromId="304" toId="125">
</dataflow>
<dataflow id="430" from="carry_38" to="zext_ln105_38" fromId="125" toId="126">
</dataflow>
<dataflow id="431" from="u_46_loc_load" to="tempReg" fromId="119" toId="127">
</dataflow>
<dataflow id="432" from="zext_ln105_38" to="tempReg" fromId="126" toId="127">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel7" fromId="309" toId="128">
</dataflow>
<dataflow id="434" from="tempReg" to="bit_sel7" fromId="127" toId="128">
</dataflow>
<dataflow id="435" from="StgValue_312" to="bit_sel7" fromId="312" toId="128">
</dataflow>
<dataflow id="436" from="bit_sel7" to="xor_ln105_133" fromId="128" toId="129">
</dataflow>
<dataflow id="437" from="StgValue_315" to="xor_ln105_133" fromId="315" toId="129">
</dataflow>
<dataflow id="438" from="tempReg" to="trunc_ln105_25" fromId="127" toId="130">
</dataflow>
<dataflow id="439" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln105_6" fromId="318" toId="131">
</dataflow>
<dataflow id="440" from="xor_ln105_133" to="xor_ln105_6" fromId="129" toId="131">
</dataflow>
<dataflow id="441" from="trunc_ln105_25" to="xor_ln105_6" fromId="130" toId="131">
</dataflow>
<dataflow id="442" from="u_46_loc_load" to="and_ln105_7" fromId="119" toId="132">
</dataflow>
<dataflow id="443" from="xor_ln105_6" to="and_ln105_7" fromId="131" toId="132">
</dataflow>
<dataflow id="444" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_39" fromId="301" toId="133">
</dataflow>
<dataflow id="445" from="and_ln105_7" to="carry_39" fromId="132" toId="133">
</dataflow>
<dataflow id="446" from="StgValue_304" to="carry_39" fromId="304" toId="133">
</dataflow>
<dataflow id="447" from="carry_39" to="zext_ln105_39" fromId="133" toId="134">
</dataflow>
<dataflow id="448" from="t_30_loc_load" to="t" fromId="120" toId="135">
</dataflow>
<dataflow id="449" from="zext_ln105_39" to="t" fromId="134" toId="135">
</dataflow>
<dataflow id="450" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_79" fromId="186" toId="136">
</dataflow>
<dataflow id="451" from="mc_offset_read" to="tmp_79" fromId="19" toId="136">
</dataflow>
<dataflow id="452" from="trunc_ln202_8" to="tmp_79" fromId="108" toId="136">
</dataflow>
<dataflow id="453" from="tmp_79" to="zext_ln217" fromId="136" toId="137">
</dataflow>
<dataflow id="454" from="mc" to="mc_addr_6" fromId="170" toId="138">
</dataflow>
<dataflow id="455" from="StgValue_210" to="mc_addr_6" fromId="210" toId="138">
</dataflow>
<dataflow id="456" from="zext_ln217" to="mc_addr_6" fromId="137" toId="138">
</dataflow>
<dataflow id="457" from="v_72" to="store_ln217" fromId="118" toId="139">
</dataflow>
<dataflow id="458" from="mc_addr_6" to="store_ln217" fromId="138" toId="139">
</dataflow>
<dataflow id="459" from="tempReg" to="store_ln178" fromId="127" toId="140">
</dataflow>
<dataflow id="460" from="v_56" to="store_ln178" fromId="49" toId="140">
</dataflow>
<dataflow id="461" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="334" toId="141">
</dataflow>
<dataflow id="463" from="StgValue_462" to="speclooptripcount_ln177" fromId="462" toId="141">
</dataflow>
<dataflow id="464" from="StgValue_462" to="speclooptripcount_ln177" fromId="462" toId="141">
</dataflow>
<dataflow id="465" from="StgValue_462" to="speclooptripcount_ln177" fromId="462" toId="141">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecLoopName" to="specloopname_ln202" fromId="340" toId="142">
</dataflow>
<dataflow id="468" from="empty_38" to="specloopname_ln202" fromId="467" toId="142">
</dataflow>
<dataflow id="469" from="t" to="store_ln178" fromId="135" toId="143">
</dataflow>
<dataflow id="470" from="u" to="store_ln178" fromId="48" toId="143">
</dataflow>
<dataflow id="471" from="ma_addr" to="ma_load" fromId="102" toId="145">
</dataflow>
<dataflow id="472" from="v_56" to="v_56_load" fromId="49" toId="146">
</dataflow>
<dataflow id="473" from="ma_load" to="v" fromId="145" toId="147">
</dataflow>
<dataflow id="474" from="v_56_load" to="v" fromId="146" toId="147">
</dataflow>
<dataflow id="475" from="v" to="store_ln223" fromId="147" toId="148">
</dataflow>
<dataflow id="476" from="mc_addr" to="store_ln223" fromId="33" toId="148">
</dataflow>
<dataflow id="477" from="icmp_ln184" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="478" from="icmp_ln202" to="StgValue_8" fromId="92" toId="8">
</dataflow>
</dataflows>


</stg>
