/pkgs/mentor/questa/2024.2/questasim/linux_x86_64/VisualizerRls/bin/viscom -nolock -quiet -jmem_size 393216 work.debug_element3 -quiet -auto_acc_if_foreign -work work -allow_unnamed -o _opt -id 1-5254006cf05e-683684e8-16075-6cc0 +__design_bin_path+/u/ezhou/verilog/ece410/systolic_design