// SPDX-License-Identifier: MIT
// ds4_mmq.cu - host wrapper around llama.cpp's vendored mul_mat_q kernels.
//
// The fused target-prefill MoE dispatcher (ds4_mmq_fused_down,
// ds4_swiglu_weighted_f32, the fused_down branches of
// ds4_mmq_moe_pair_impl, and the ds4_mmq_iq2_xxs_q2_K_moe_fused_* entry
// points) is Portions Copyright (c) 2026 Marco Palaferri (MIT), adapted
// from xangel82/DS4-GB10-GX10-DSpark-CUDA commit 910501e (v0.5 inc-9).
//
// Implements the public ds4_mmq_* entry points and explicitly instantiates
// the mul_mat_q_case<T> template for each quant type the caller needs.
//
// Status:
//   Q8_0 dense ............ implemented, parity-tested against CPU reference
//   Q2_K dense ............ pending (Phase 3)
//   IQ2_XXS dense ......... pending (Phase 3)
//   Q8_0 MoE _id .......... pending (Phase 4)
//   Q2_K MoE _id .......... pending (Phase 4)
//   IQ2_XXS MoE _id ....... pending (Phase 4)

#include "ds4_mmq.h"

#include "common.cuh"
#include "mmq.cuh"
#include "quantize.cuh"
#include "mmid.cuh"
#include "ds4_mmq_d2r.cuh"
#include "ds4_mmq_pipe.cuh"
#include "ds4_mimo2_swiglu.cuh"
#include "ds4_glm_q2.h"
#include "ds4_glm_shared.cuh"

#include <climits>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <cstring>

#if defined(__has_include)
#if __has_include(<nvtx3/nvToolsExt.h>)
#include <nvtx3/nvToolsExt.h>
#define DS4_MMQ_HAS_NVTX 1
#endif
#endif
#ifndef DS4_MMQ_HAS_NVTX
#define DS4_MMQ_HAS_NVTX 0
#endif

static bool ds4_mmq_nvtx_requested() {
    static int enabled = -1;
    if (enabled < 0) {
        const char *nvtx = getenv("DS4_CUDA_NVTX");
        const char *capture = getenv("DS4_CUDA_NSYS_PREFILL_START_POS");
        enabled = (nvtx != nullptr && std::strcmp(nvtx, "1") == 0) ||
                  (capture != nullptr && capture[0] != '\0');
    }
    return enabled != 0;
}

static uint64_t ds4_mmq_nvtx_payload(uint32_t first, uint32_t second) {
    return ((uint64_t)first << 32) | second;
}

class ds4_mmq_nvtx_scope {
public:
    ds4_mmq_nvtx_scope(const char *name, uint64_t payload, bool enabled)
        : active_(enabled) {
#if DS4_MMQ_HAS_NVTX
        if (active_) {
            nvtxEventAttributes_t attr = {};
            attr.version = NVTX_VERSION;
            attr.size = NVTX_EVENT_ATTRIB_STRUCT_SIZE;
            attr.payloadType = NVTX_PAYLOAD_TYPE_UNSIGNED_INT64;
            attr.payload.ullValue = payload;
            attr.messageType = NVTX_MESSAGE_TYPE_ASCII;
            attr.message.ascii = name;
            (void)nvtxRangePushEx(&attr);
        }
#else
        (void)name;
        (void)payload;
        active_ = false;
#endif
    }

    ~ds4_mmq_nvtx_scope() {
#if DS4_MMQ_HAS_NVTX
        if (active_) (void)nvtxRangePop();
#endif
    }

    ds4_mmq_nvtx_scope(const ds4_mmq_nvtx_scope &) = delete;
    ds4_mmq_nvtx_scope &operator=(const ds4_mmq_nvtx_scope &) = delete;

private:
    bool active_;
};

// ----------------------------------------------------------------------------
// Init
// ----------------------------------------------------------------------------

// Step 7 task #29: experimental persistent Q8_1 scratch buffer.
//
// Hypothesis: ggml_cuda_pool_alloc inside ds4_mmq_moe_vec_impl records a
// cudaMallocAsync graph node into the captured layer graph.  At replay
// time the alloc node returns a (potentially different) address, but the
// matvec kernel's pointer argument was baked in at capture time.  Result:
// the matvec reads stale/wrong memory and produces a different output
// than eager execution, even with identical inputs.
//
// Mitigation under test: pre-allocate a persistent device buffer at
// startup via plain cudaMalloc (NOT cudaMallocAsync, NOT inside any
// capture).  When the env flag DS4_CUDA_MMQ_Q81_PERSISTENT=1 is set,
// ds4_mmq_moe_vec_impl uses this persistent buffer instead of pool_alloc.
// If slot 213 (routed_gate) now matches OFF, the pool's interaction with
// graph capture was the root cause.  If it still differs, the bug is in
// the captured matvec kernel itself.
//
// Sized for V4 Flash decode shapes: gate Q8_1 ~8 KB, down Q8_1 ~14 KB.
// 256 KB allocation gives generous headroom for short prefill batches.
static void *g_q81_scratch_ptr   = nullptr;
static size_t g_q81_scratch_bytes = 0;
static bool   g_q81_scratch_enabled = false;

// Read by ds4_mmq_moe_vec_impl; non-zero means use the persistent buffer.
// Set by ds4_mmq_init once based on env.  (Single-threaded GPU work; no
// atomicity needed.)
extern "C" int ds4_mmq_q81_persistent_enabled(void) {
    return g_q81_scratch_enabled ? 1 : 0;
}

extern "C" void *ds4_mmq_q81_scratch_ptr(void) {
    return g_q81_scratch_ptr;
}

// M2-Inc2a: registry of producer-emitted q8_1 activations (ds4_cuda.cu).
// A hit returns canonical block_q8_1 codes for this exact activation
// pointer (bit-exact vs quantize_row_q8_1_cuda), letting the caller skip
// its quantize prelude.  Only valid for single-token unpadded rows
// (ne10_padded == K); the registry itself guarantees freshness (slots are
// reset by the producing entry every layer and pops are one-shot).
extern "C" int ds4_cuda_q8_fold_take_q81(const void *src, uint64_t in_dim,
                                         const void **q81);
static char *ds4_mmq_folded_q81(const float *X_f32, int64_t K, int n_tokens,
                                int64_t ne10_padded) {
    if (n_tokens != 1 || ne10_padded != K) return nullptr;
    const void *p = nullptr;
    if (!ds4_cuda_q8_fold_take_q81((const void *)X_f32, (uint64_t)K, &p)) return nullptr;
    static int logged = 0;
    if (!logged) {
        logged = 1;
        fprintf(stderr, "ds4: M2-Inc2a q8_1 activation fold active (mmvq decode)\n");
    }
    return (char *)(uintptr_t)p;
}

// Default ON (2026-07-09 gated increment: same-boot ABBA 427->493 tok/s @12k,
// gsm8k 97.5 / mbpp 90). DS4_MMQ_D2R=0 is the kill switch back to the
// mul_mat_q SoA-tile down path.
static bool d2r_enabled() {
    static int cached = -1;
    if (cached < 0) {
        const char *env = getenv("DS4_MMQ_D2R");
        cached = (env && env[0] == '0') ? 0 : 1;
    }
    return cached != 0;
}

static bool d2r_iq2_enabled() {
    static int cached = -1;
    if (cached < 0) {
        const char *env = getenv("DS4_MMQ_D2R_IQ2");
        cached = (env && env[0] == '0') ? 0 : 1;
    }
    return cached != 0;
}

// Compact routed Q3/Q4/Q5/IQ MMQ schedules instead of making stream-K walk the
// rectangular [expert, proven-max-bucket] launch space.  Keep independent
// rollback switches for production A/Bs.
static bool moe_worklist_enabled(ggml_type type) {
    const char *global = getenv("DS4_MMQ_WORKLIST");
    const char *specific = type == GGML_TYPE_Q3_K
        ? getenv("DS4_MMQ_Q3_WORKLIST")
        : type == GGML_TYPE_Q4_K ? getenv("DS4_MMQ_Q4_WORKLIST")
        : type == GGML_TYPE_Q5_K ? getenv("DS4_MMQ_Q5_WORKLIST")
        : type == GGML_TYPE_IQ2_XXS ? getenv("DS4_MMQ_IQ2XXS_WORKLIST")
        : type == GGML_TYPE_IQ1_S ? getenv("DS4_MMQ_IQ1S_WORKLIST")
        : type == GGML_TYPE_IQ1_M ? getenv("DS4_MMQ_IQ1M_WORKLIST")
        : type == GGML_TYPE_IQ2_XS ? getenv("DS4_MMQ_IQ2XS_WORKLIST") : NULL;
    return !(global && global[0] == '0') &&
           !(specific && specific[0] == '0');
}

// Raw IQ routing joins the compact worklist without a host bucket bound
// from this width; below it the rectangular schedule (or, for IQ1_M, the
// assign-major MMVQ) stays.
static constexpr int64_t DS4_MMQ_WIDE_IQ_MIN_ROWS = 256;
static constexpr int DS4_MMQ_WIDE_IQ_MIN_EXPERTS = 32;

// A ragged final 128-column tile can use the smallest native 8/16/32/64
// MMQ tile that contains it.  Keep the original TAIL64 switch name as the
// production rollback knob for the whole narrow-tail refinement.
static bool moe_worklist_tail64_enabled() {
    const char *env = getenv("DS4_MMQ_WORKLIST_TAIL64");
    return !(env && env[0] == '0');
}

// ds4 (K2 round 6): DS4_MMQ_PIPE=0 restores the upstream K loop in the
// compact worklist kernel (see ds4_mmq_pipe.cuh).  Read per call so the
// kernel tests can toggle it.
static bool moe_worklist_pipe_enabled() {
    const char *env = getenv("DS4_MMQ_PIPE");
    return !(env && env[0] == '0');
}

// Blanket output zeroing on the dense/MoE-down/pair GEMM entries.  Added by
// 82b2622 as belt-and-suspenders while root-causing the cont BOS spam; the
// actual roots were fixed in the same commit (stream-K fixup write_back goes
// dense + tmp_fixup zeroed + ncols_max=ne_get_rows), after which every
// element a consumer reads is stored by the GEMM itself and the zeroing was
// ~1.0 s/12k-admission of pure memset tax.  Default OFF (2026-07-09 gated
// increment: L42 deep tensors BIT-IDENTICAL with/without, same-boot ABBA
// 641.5 -> 678 tok/s @12k, gsm8k 119/120 / mbpp 36/40 / canary=[]).
// DS4_MMQ_OUT_MEMSET=1 restores the zeroing.
static bool out_memset_enabled() {
    static int cached = -1;
    if (cached < 0) {
        const char *env = getenv("DS4_MMQ_OUT_MEMSET");
        cached = (env && env[0] == '1') ? 1 : 0;
        if (cached) {
            fprintf(stderr, "ds4: DS4_MMQ_OUT_MEMSET=1 - blanket GEMM output zeroing restored\n");
        }
    }
    return cached != 0;
}

/* IQ2/Q3 handoff writes Q3 down then used to sanitize the whole buffer.
 * Solar moe_residual and EXAONE moe_sum already skip non-finite at read.
 * DS4_CUDA_MOE_HANDOFF_SANITIZE=1 restores the pass. */
static bool handoff_down_sanitize() {
    static int cached = -1;
    if (cached < 0) {
        const char *env = getenv("DS4_CUDA_MOE_HANDOFF_SANITIZE");
        cached = (env && env[0] == '1') ? 1 : 0;
        if (cached) {
            fprintf(stderr,
                    "ds4: DS4_CUDA_MOE_HANDOFF_SANITIZE=1 - Q3 handoff "
                    "down sanitize restored\n");
        }
    }
    return cached != 0;
}

/* v0.5 inc-12 slice 2: Y-buffer (q8_1 activation) memset diet.  The S1.1a-era
 * zero of every quantize staging buffer before quantize_mmq_q8_1 cost ~2.3
 * s/180k of stream time (reslice10 MEMSET table: 56.6/28.3/18.9/9.45/4.7 MB
 * classes = the gateup/down/o_proj/dense/shexp Y buffers).  quantize writes
 * every valid column; only the never-written pad/slack tail is at stake, and
 * the mmq write_back masks tail lanes out of the output (the D2R kernels
 * guard their token loops outright).  Modes, same contract as the cublas ws
 * knob:
 *   DS4_MMQ_YBUF_MEMSET unset/0 -> no zero (default; bit-exact IFF no tail
 *     byte can reach an output, proven by the poison gate)
 *   =1      -> S1.1a always-zero (the old behavior)
 *   =poison -> fill 0xFF: the bit-exactness instrument.  Exact twins vs
 *     always-zero across the gate battery prove the masking claim; any
 *     drift means some path DOES leak tail bytes and OFF must not ship. */
static int ybuf_memset_mode() {
    static int cached = -1;
    if (cached < 0) {
        const char *env = getenv("DS4_MMQ_YBUF_MEMSET");
        cached = 0;
        if (env && env[0] == '1') cached = 1;
        else if (env && (env[0] == 'p' || env[0] == 'P')) cached = 2;
        if (cached) {
            fprintf(stderr, "ds4: DS4_MMQ_YBUF_MEMSET=%s - q8_1 staging %s\n",
                    cached == 1 ? "1" : "poison",
                    cached == 1 ? "zeroing restored" : "poisoned (0xFF)");
        }
    }
    return cached;
}

static void ybuf_memset(void *ptr, size_t bytes, cudaStream_t stream) {
    const int mode = ybuf_memset_mode();
    if (mode == 0 || ptr == NULL || bytes == 0) return;
    (void)cudaMemsetAsync(ptr, mode == 1 ? 0 : 0xFF, bytes, stream);
}

/* flat-pool p5b: the direct fused gate/up path stages its input Q8 through
 * the ids_src1 column->token map inside the D2R kernel, so the activation
 * quantize runs once per TOKEN (n_tokens rows) instead of once per
 * assignment slot (n_tokens * top-k rows and bytes).  Bit-identical by
 * construction: the quantize is row-local, so a gathered slot for token t
 * holds exactly the bytes of compact row t; the kernel consumes the same
 * blocks in the same tile order through the indirection.  DS4_MMQ_NO_YIND
 * restores the slot-gathered quantize; DS4_MMQ_YIND_VERIFY byte-compares
 * the two buffers in situ (expect bad=0). */
static int moe_yind_enabled(void) {
    static int cached = -1;
    if (cached < 0) {
        cached = getenv("DS4_MMQ_NO_YIND") == NULL ? 1 : 0;
        if (!cached) {
            fprintf(stderr, "ds4: DS4_MMQ_NO_YIND - moe gate/up y-indirect staging disabled\n");
        }
    }
    return cached;
}

static int moe_yind_verify_enabled(void) {
    static int cached = -1;
    if (cached < 0) {
        cached = getenv("DS4_MMQ_YIND_VERIFY") != NULL ? 1 : 0;
    }
    return cached;
}

static int64_t d2r_min_cols() {
    static int64_t cached = -1;
    if (cached < 0) {
        cached = 1024;
        const char *env = getenv("DS4_MMQ_D2R_MIN_COLS");
        if (env && env[0] != '\0') {
            char *end = nullptr;
            const long v = strtol(env, &end, 10);
            if (end != env && v > 0) {
                cached = (int64_t)v;
            }
        }
    }
    return cached;
}

extern "C" size_t ds4_mmq_q81_scratch_bytes(void) {
    return g_q81_scratch_bytes;
}

extern "C" int ds4_mmq_init(int device) {
    if (device < 0) {
        fprintf(stderr, "ds4_mmq_init: invalid device %d\n", device);
        return -1;
    }
    ggml_cuda_set_device(device);
    // Trigger lazy population of the device-info singleton.
    const auto & info = ggml_cuda_info();
    if (info.device_count == 0) {
        fprintf(stderr, "ds4_mmq_init: no CUDA devices found\n");
        return -1;
    }
    if (device >= info.device_count) {
        fprintf(stderr, "ds4_mmq_init: device %d out of range (have %d)\n",
                device, info.device_count);
        return -1;
    }

    // Step 7 task #29: pre-allocate persistent Q8_1 scratch if enabled.
    // Must happen here (before any layer-graph capture) so the cudaMalloc
    // is not forbidden by capture-mode restrictions, and so the kernel
    // pointer arg baked into the captured graph stays valid at replay.
    if (getenv("DS4_CUDA_MMQ_Q81_PERSISTENT") && !g_q81_scratch_ptr) {
        const size_t bytes = 256 * 1024;
        cudaError_t err = cudaMalloc(&g_q81_scratch_ptr, bytes);
        if (err != cudaSuccess) {
            fprintf(stderr, "ds4_mmq_init: cudaMalloc(q81_scratch %zu B) failed: %s; "
                            "falling back to pool_alloc\n",
                    bytes, cudaGetErrorString(err));
            g_q81_scratch_ptr = nullptr;
            g_q81_scratch_enabled = false;
        } else {
            g_q81_scratch_bytes = bytes;
            g_q81_scratch_enabled = true;
            fprintf(stderr, "ds4_mmq_init: persistent Q8_1 scratch enabled (%zu B at %p)\n",
                    bytes, g_q81_scratch_ptr);
        }
    }
    return 0;
}

// ----------------------------------------------------------------------------
// Gating: when should the caller choose mmq over dequant+cublas?
//
// Body lifted verbatim from llama.cpp's ggml/src/ggml-cuda/mmq.cu:267-372
// (we do not vendor mmq.cu itself, since its other half talks to ggml_tensor
// and ggml_backend internals we don't carry over).
// ----------------------------------------------------------------------------

static bool ds4_should_use_mmq_impl(enum ggml_type type, int cc, int64_t ne11, int64_t n_experts) {
#ifdef GGML_CUDA_FORCE_CUBLAS
    GGML_UNUSED(type); GGML_UNUSED(cc); GGML_UNUSED(ne11); GGML_UNUSED(n_experts);
    return false;
#endif

    bool mmq_supported;
    switch (type) {
        case GGML_TYPE_Q1_0:
        case GGML_TYPE_PQ2_0:
        case GGML_TYPE_Q4_0:
        case GGML_TYPE_Q4_1:
        case GGML_TYPE_Q5_0:
        case GGML_TYPE_Q5_1:
        case GGML_TYPE_Q8_0:
        case GGML_TYPE_MXFP4:
        case GGML_TYPE_NVFP4:
        case GGML_TYPE_Q2_K:
        case GGML_TYPE_Q3_K:
        case GGML_TYPE_Q4_K:
        case GGML_TYPE_Q5_K:
        case GGML_TYPE_Q6_K:
        case GGML_TYPE_IQ2_XXS:
        case GGML_TYPE_IQ2_XS:
        case GGML_TYPE_IQ2_S:
        case GGML_TYPE_IQ3_XXS:
        case GGML_TYPE_IQ3_S:
        case GGML_TYPE_IQ1_S:
        case GGML_TYPE_IQ1_M:
        case GGML_TYPE_IQ4_XS:
        case GGML_TYPE_IQ4_NL:
            mmq_supported = true;
            break;
        default:
            mmq_supported = false;
            break;
    }
    if (!mmq_supported) return false;

    if (turing_mma_available(cc)) {
        return true;
    }
    if (ggml_cuda_highest_compiled_arch(cc) < GGML_CUDA_CC_DP4A) {
        return false;
    }
#ifdef GGML_CUDA_FORCE_MMQ
    GGML_UNUSED(ne11); GGML_UNUSED(n_experts);
    return true;
#endif

    if (GGML_CUDA_CC_IS_NVIDIA(cc)) {
        return !fp16_mma_hardware_available(cc) || ne11 < MMQ_DP4A_MAX_BATCH_SIZE;
    }
    if (amd_mfma_available(cc)) {
        if (GGML_CUDA_CC_IS_CDNA3(cc)) return true;
        if (n_experts > 64 || ne11 <= 128) return true;
        if (type == GGML_TYPE_Q4_0 || type == GGML_TYPE_Q4_1 ||
            type == GGML_TYPE_Q5_0 || type == GGML_TYPE_Q5_1) return true;
        if (ne11 <= 256 && (type == GGML_TYPE_Q4_K || type == GGML_TYPE_Q5_K)) return true;
        return false;
    }
    if (amd_wmma_available(cc)) {
        if (GGML_CUDA_CC_IS_RDNA3(cc)) {
            if (n_experts >= 64) return true;
            switch (type) {
                case GGML_TYPE_Q2_K: return ne11 <= 128;
                case GGML_TYPE_Q6_K: return ne11 <= (GGML_CUDA_CC_IS_RDNA3_0(cc) ? 128 : 256);
                case GGML_TYPE_IQ2_XS:
                case GGML_TYPE_IQ2_S:
                    return GGML_CUDA_CC_IS_RDNA3_5(cc) || ne11 <= 128;
                default: return true;
            }
        }
        return true;
    }
    return (!GGML_CUDA_CC_IS_CDNA(cc)) || ne11 < MMQ_DP4A_MAX_BATCH_SIZE;
}

extern "C" int ds4_mmq_should_use(int type_x, int64_t ne11, int64_t n_experts) {
    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;
    const enum ggml_type t = (enum ggml_type) type_x;
    return ds4_should_use_mmq_impl(t, cc, ne11, n_experts) ? 1 : 0;
}

// ----------------------------------------------------------------------------
// Dense matmul implementation, shared across all three quant types.
//
// Computes  out[col, row] = sum_k W[row, k] * X[k, col]   with W in the
// type-specific block layout and X / out in F32 (X K-innermost row-major,
// out column-major out[col*M + row]).
//
// Mirrors upstream mmq.cu:154-159 (the no-ids branch) but builds mmq_args
// from plain pointers + shape ints instead of ggml_tensor introspection.
// ----------------------------------------------------------------------------

// Per-device singleton context. Owns the pool for stream-K fixup scratch.
// Phase 4 will make this per-stream as well; for now a single context per
// device is sufficient for the dense path.
namespace {

__global__ static void ds4_mmq_sanitize_f32_kernel(float *p, uint64_t n) {
    const uint64_t i = (uint64_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= n) return;
    const float v = p[i];
    if (!isfinite(v)) p[i] = 0.0f;
}

static void ds4_mmq_sanitize_f32(float *p, uint64_t n, cudaStream_t stream) {
    if (!p || n == 0) return;
    ds4_mmq_sanitize_f32_kernel<<<(unsigned)((n + 255u) / 256u), 256, 0, stream>>>(p, n);
}

/* Q4_K/Q5_K decode vec is finite on finite activations (Ling).  Other
 * quants keep the scrub.  DS4_MMQ_VEC_SANITIZE=1 restores Q4/Q5 scrub. */
static bool ds4_mmq_keep_vec_sanitize(ggml_type type) {
    if (type != GGML_TYPE_Q4_K && type != GGML_TYPE_Q5_K) {
        return true;
    }
    const char *env = getenv("DS4_MMQ_VEC_SANITIZE");
    return env && env[0] == '1';
}

ggml_backend_cuda_context * get_ctx_for_device(int device) {
    static ggml_backend_cuda_context * cached[GGML_CUDA_MAX_DEVICES] = {};
    if (device < 0 || device >= GGML_CUDA_MAX_DEVICES) return nullptr;
    if (!cached[device]) {
        cached[device] = new ggml_backend_cuda_context(device);
    }
    return cached[device];
}

template <ggml_type type>
int ds4_mmq_dense_impl(
        const char  * tag,
        const void  * W,
        const float * X_f32,
        float       * out_f32,
        int           M,
        int           N,
        int           K,
        cudaStream_t  stream) {

    if (!W || !X_f32 || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (K <= 0 || M <= 0 || N <= 0) {
        fprintf(stderr, "%s: bad shape M=%d N=%d K=%d\n", tag, M, N, K);
        return -1;
    }
    if (K % 256 != 0) {
        // mmq requires K to be a multiple of the largest super-block size
        // it sees during the inner tile loop, which is QK_K=256.
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;

    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    /* Task #22 fix: order the pool's cudaMallocAsync/cudaFreeAsync on the SAME
     * stream the kernels below launch on.  The pool defaults to
     * cudaStreamPerThread; with kernels on the legacy stream the RAII free is
     * ordered on an EMPTY stream, so the driver can recycle/remap the scratch
     * while the in-flight quantize/GEMM still reads it -> intermittent illegal
     * access under shape churn (the batched-draft early-step crash).  The vec
     * impls already do this (graph-capture fix); the batched impls were missed. */
    ds4_pool_set_stream(stream);

    // 1. Quantize the F32 activation into the mmq Q8_1 format. The
    //    target_type parameter only affects the activation scale strategy
    //    that the quantizer picks (matched to the weight type's K-block
    //    layout); the output buffer is always Q8_1.
    const int64_t ne00         = K;
    const int64_t ne10_padded  = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const int64_t ne11         = N;
    const int64_t ne12         = 1;
    const int64_t ne13         = 1;

    const size_t nbytes_src1_q8_1 =
        ne13 * ne12 * ne11 * ne10_padded * sizeof(block_q8_1) / QK8_1 +
        get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);

    ggml_cuda_pool_alloc<char> src1_q8_1(ctx->pool(), nbytes_src1_q8_1);

    // S1.1a fix: the mmq Y (activation) buffer is over-allocated for the kernel's
    // tail-tile reads (the +mmq_x_max blocks above), and ne11 columns may not fill
    // the final column tile -- but quantize_mmq_q8_1_cuda only writes the ne11 valid
    // columns.  The mmq kernel (mmq.cuh:3528) unconditionally loads the full column
    // tile, reading the never-written tail.  Pool allocs reuse stale device memory,
    // so that tail is non-deterministic: any allocator/stream perturbation (e.g. an
    // MTP draft's cudaMalloc) changes it and flips a near-threshold argmax in the
    // batched forward (confirmed by compute-sanitizer --tool initcheck on a PRO6000
    // / sm_120: 4-byte uninitialized __global__ read in mul_mat_q_process_tile).
    // The tail's dot-products are masked out by write_back, so only their
    // non-determinism matters; zero the buffer so the tail is a deterministic zero
    // (a zero q8_1 block contributes 0 to the dot product).
    ybuf_memset(src1_q8_1.get(), nbytes_src1_q8_1, stream);

    quantize_mmq_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1.get(),
        type, /*ne00=*/K, /*s11=*/(int64_t)K, /*s12=*/0, /*s13=*/0,
        /*ne0=*/ne10_padded, /*ne1=*/ne11, /*ne2=*/ne12, /*ne3=*/ne13,
        stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }

    // 2. Build mmq_args. stride_row_x is in WEIGHT BLOCKS per row, which
    //    is K / blck_size(type). Q8_0 has block size 32; Q2_K and IQ2_XXS
    //    are K-quants with block size 256.
    const int64_t blck   = ggml_blck_size(type);
    const int64_t s01    = (int64_t)K / blck;
    const int64_t s1     = (int64_t)M;
    const int64_t s12    = ne11 * ne10_padded * sizeof(block_q8_1) / (QK8_1 * sizeof(int));
    const int64_t s13    = ne12 * s12;

    const bool use_stream_k =
        (GGML_CUDA_CC_IS_NVIDIA(cc) && ggml_cuda_highest_compiled_arch(cc) >= GGML_CUDA_CC_VOLTA) ||
        GGML_CUDA_CC_IS_CDNA(cc);

    if (out_memset_enabled()) {
        cudaMemsetAsync(out_f32, 0, (size_t)M * (size_t)N * sizeof(float), stream);
    }

    const mmq_args args = {
        /*x=*/(const char *)W,
        /*type_x=*/type,
        /*y=*/(const int *)src1_q8_1.get(),
        /*ids_dst=*/nullptr,
        /*expert_bounds=*/nullptr,
        /*dst=*/out_f32,
        /*ncols_x=*/ne00,    /*nrows_x=*/(int64_t)M,    /*ncols_dst=*/ne11,
        /*stride_row_x=*/s01,/*ncols_y=*/ne11,          /*nrows_dst=*/s1,
        /*nchannels_x=*/1,   /*nchannels_y=*/1,
        /*stride_channel_x=*/0, /*stride_channel_y=*/s12, /*stride_channel_dst=*/0,
        /*nsamples_x=*/1,    /*nsamples_y=*/1,
        /*stride_sample_x=*/0, /*stride_sample_y=*/s13, /*stride_sample_dst=*/0,
        /*use_stream_k=*/use_stream_k,
        /*ncols_max=*/ne11,
    };

    mul_mat_q_case<type>(*ctx, args, stream);

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mul_mat_q_case launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    ds4_mmq_sanitize_f32(out_f32, (uint64_t)M * (uint64_t)N, stream);
    return 0;
}

} // anonymous namespace

extern "C" int ds4_mmq_q8_0_dense(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_impl<GGML_TYPE_Q8_0>("ds4_mmq_q8_0_dense", W, X, out, M, N, K, stream);
}

/* Prism Bonsai (qwen35/PQ2_0) dense matmul.  MMQ covers every batch size,
 * including the N=1 decode step; the vec twin below is the MMVQ decode
 * entry for callers that want the lighter kernel for a single column. */
extern "C" int ds4_mmq_pq2_0_dense(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_impl<GGML_TYPE_PQ2_0>("ds4_mmq_pq2_0_dense", W, X, out, M, N, K, stream);
}

/* Row lookup (token embeddings) for PQ2_0: dequantize the rows of a
 * [n_rows, in_dim] matrix named by row0 (dense rows) or by a device token
 * array.  Element-for-element the same arithmetic as ds4_ref_row's pq2_0
 * branch: the fp16 block scale times (code - 1), with element j in code byte
 * j/4 at bits (j % 4)*2. */
__global__ static void ds4_mmq_pq2_0_rows_kernel(
        float * __restrict__ out, const block_pq2_0 * __restrict__ w,
        const int32_t * __restrict__ tokens, uint64_t row0, uint32_t n_rows,
        uint32_t in_dim) {
    const uint64_t total = (uint64_t) n_rows * in_dim;
    const uint64_t gid = (uint64_t) blockIdx.x * blockDim.x + threadIdx.x;
    if (gid >= total) {
        return;
    }
    const uint32_t r = (uint32_t) (gid / in_dim);
    const uint32_t i = (uint32_t) (gid - (uint64_t) r * in_dim);
    const int32_t src = tokens ? tokens[r] : (int32_t) (row0 + r);
    if (src < 0) {
        out[gid] = 0.0f;
        return;
    }
    const block_pq2_0 * blk = w + (uint64_t) (uint32_t) src * (in_dim / QK2_0) + (i / QK2_0);
    const uint32_t j = i % QK2_0;
    const uint8_t code = (uint8_t) ((blk->qs[j >> 2] >> (2u * (j & 3u))) & 0x03u);
    out[gid] = __half2float(blk->d) * (float) ((int) code - 1);
}

extern "C" int ds4_mmq_pq2_0_rows_f32(
        float * out, const void * W, const int32_t * tokens,
        uint64_t row0, uint32_t n_rows, uint32_t in_dim, cudaStream_t stream) {
    if (!out || !W || n_rows == 0u || in_dim == 0u || in_dim % QK2_0 != 0u) {
        fprintf(stderr, "ds4_mmq_pq2_0_rows_f32: bad arguments (n_rows=%u in_dim=%u)\n",
                n_rows, in_dim);
        return -1;
    }
    const uint64_t total = (uint64_t) n_rows * in_dim;
    ds4_mmq_pq2_0_rows_kernel<<<(unsigned) ((total + 255u) / 256u), 256, 0, stream>>>(
        out, (const block_pq2_0 *) W, tokens, row0, n_rows, in_dim);
    const cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "ds4_mmq_pq2_0_rows_f32: launch failed: %s\n",
                cudaGetErrorString(err));
        return -2;
    }
    return 0;
}

/* p5a verify instrument: run the REFERENCE quantizer (exact dense_impl
 * parameters) into a caller buffer so producers can be diffed
 * byte-for-byte against it (DS4_CUDA_OUTA_Q8EMIT_VERIFY). */
extern "C" int ds4_mmq_q8_0_quantize_ref(
        const float * X, void * y, size_t y_bytes, int N, int K,
        cudaStream_t stream) {
    if (!X || !y || N <= 0 || K <= 0 || K % 256 != 0) return -1;
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) return -1;
    ds4_pool_set_stream(stream);
    const size_t need = (size_t)N * ne10_padded * sizeof(block_q8_1) / QK8_1;
    if (y_bytes < need) return -1;
    cudaMemsetAsync(y, 0, y_bytes, stream);
    quantize_mmq_q8_1_cuda(
        X, /*ids=*/nullptr, y, GGML_TYPE_Q8_0,
        /*ne00=*/K, /*s11=*/(int64_t)K, /*s12=*/0, /*s13=*/0,
        /*ne0=*/ne10_padded, /*ne1=*/(int64_t)N, /*ne2=*/1, /*ne3=*/1, stream);
    return cudaGetLastError() == cudaSuccess ? 0 : -2;
}

/* v0.5 flat-pool p5a: dense Q8_0 mmq consuming a PRODUCER-EMITTED
 * block_q8_1_mmq activation buffer (the fused own out_a kernel dual-emits
 * the q8_1 of `low` in its epilogue, op-for-op equal to
 * quantize_mmq_q8_1<D4> -- the batched sibling of the M2-Inc2a
 * producer-codes affordance on the vec entry).  The caller owns the
 * buffer: all N*(K/128) blocks written by the producer, PLUS the
 * mmq_x_max tail-tile slack which THIS entry zeroes (S1.1a determinism;
 * the producer's sticky scratch may hold stale bytes).  Requires the
 * padded row width to equal K so the producer's block addressing
 * (ib = kseg*N + row) matches the quantizer's exactly. */
extern "C" int ds4_mmq_q8_0_dense_preq(
        const void * W, const void * Y_q8_mmq, size_t y_bytes, float * out,
        int M, int N, int K, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q8_0_dense_preq";
    if (!W || !Y_q8_mmq || !out) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (K <= 0 || M <= 0 || N <= 0 || K % 256 != 0) {
        fprintf(stderr, "%s: bad shape M=%d N=%d K=%d\n", tag, M, N, K);
        return -1;
    }
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    if (ne10_padded != (int64_t)K) return -1;  /* producer layout requires no row padding */

    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);

    const size_t data_bytes =
        (size_t)N * (size_t)ne10_padded * sizeof(block_q8_1) / QK8_1;
    const size_t slack_bytes =
        (size_t)get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);
    if (y_bytes < data_bytes + slack_bytes) {
        fprintf(stderr, "%s: y buffer too small (%zu < %zu)\n", tag,
                y_bytes, data_bytes + slack_bytes);
        return -1;
    }
    /* Tail-tile slack: deterministic zeros (S1.1a).  ~18 KiB, stream-ordered
     * after the producer's emit on the same stream. */
    cudaMemsetAsync((char *)Y_q8_mmq + data_bytes, 0, slack_bytes, stream);

    const int64_t s01 = (int64_t)K / QK8_0;
    const int64_t s12 = (int64_t)N * ne10_padded * sizeof(block_q8_1) / (QK8_1 * sizeof(int));

    const bool use_stream_k =
        (GGML_CUDA_CC_IS_NVIDIA(cc) && ggml_cuda_highest_compiled_arch(cc) >= GGML_CUDA_CC_VOLTA) ||
        GGML_CUDA_CC_IS_CDNA(cc);

    if (out_memset_enabled()) {
        cudaMemsetAsync(out, 0, (size_t)M * (size_t)N * sizeof(float), stream);
    }

    const mmq_args args = {
        /*x=*/(const char *)W,
        /*type_x=*/GGML_TYPE_Q8_0,
        /*y=*/(const int *)Y_q8_mmq,
        /*ids_dst=*/nullptr,
        /*expert_bounds=*/nullptr,
        /*dst=*/out,
        /*ncols_x=*/(int64_t)K, /*nrows_x=*/(int64_t)M, /*ncols_dst=*/(int64_t)N,
        /*stride_row_x=*/s01,   /*ncols_y=*/(int64_t)N, /*nrows_dst=*/(int64_t)M,
        /*nchannels_x=*/1,   /*nchannels_y=*/1,
        /*stride_channel_x=*/0, /*stride_channel_y=*/s12, /*stride_channel_dst=*/0,
        /*nsamples_x=*/1,    /*nsamples_y=*/1,
        /*stride_sample_x=*/0, /*stride_sample_y=*/s12, /*stride_sample_dst=*/0,
        /*use_stream_k=*/use_stream_k,
        /*ncols_max=*/(int64_t)N,
    };
    mul_mat_q_case<GGML_TYPE_Q8_0>(*ctx, args, stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mul_mat_q_case launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    ds4_mmq_sanitize_f32(out, (uint64_t)M * (uint64_t)N, stream);
    return 0;
}

extern "C" int ds4_mmq_q8_0_dense_pair(
        const void * W0, const void * W1, const float * X,
        float * out0, float * out1, int M0, int M1, int N, int K,
        cudaStream_t stream) {
    if (!W0 || !W1 || !X || !out0 || !out1 ||
        M0 <= 0 || M1 <= 0 || N <= 0 || K <= 0 || K % 256 != 0) {
        return -1;
    }
    const int dev = ggml_cuda_get_device();
    const int cc = ggml_cuda_info().devices[dev].cc;
    ggml_backend_cuda_context *ctx = get_ctx_for_device(dev);
    if (!ctx) return -1;
    ds4_pool_set_stream(stream);

    const int64_t padded_k = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t q8_bytes =
        (size_t)N * (size_t)padded_k * sizeof(block_q8_1) / QK8_1 +
        (size_t)get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);
    ggml_cuda_pool_alloc<char> q8(ctx->pool(), q8_bytes);
    ybuf_memset(q8.get(), q8_bytes, stream);
    quantize_mmq_q8_1_cuda(
        X, /*ids=*/nullptr, q8.get(), GGML_TYPE_Q8_0,
        /*ne00=*/K, /*s11=*/(int64_t)K, /*s12=*/0, /*s13=*/0,
        /*ne0=*/padded_k, /*ne1=*/(int64_t)N, /*ne2=*/1, /*ne3=*/1,
        stream);
    if (cudaGetLastError() != cudaSuccess) return -2;
    const int rc = ds4_mmq_q8_0_dense_preq(
        W0, q8.get(), q8_bytes, out0, M0, N, K, stream);
    return rc != 0 ? rc : ds4_mmq_q8_0_dense_preq(
        W1, q8.get(), q8_bytes, out1, M1, N, K, stream);
}

// Dense Q8_0 D2R entry: same activation quantize + scratch treatment as
// ds4_mmq_dense_impl (incl. the S1.1a zero for the never-written tail), then
// the D2R kernel on the kind-5 aligned artifact instead of mul_mat_q_case.
// No out-memset / trailing sanitize: the D2R epilogue writes every element
// through an isfinite guard.  Caller (ds4_cuda.cu) resolves W_aligned and
// gates on shape (M%128, K%128, K<=4096) + n_tok.
extern "C" int ds4_mmq_q8_0_dense_d2r(
        const void * W_aligned, const float * X_f32, float * out_f32,
        int M, int N, int K, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q8_0_dense_d2r";
    if (!W_aligned || !X_f32 || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || (M % 128) != 0 || N <= 0 || K <= 0 || (K % 128) != 0) {
        fprintf(stderr, "%s: bad shape M=%d N=%d K=%d\n", tag, M, N, K);
        return -1;
    }
    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;
    if (!ds4_mmq_q8_0_dense_d2r_available(cc)) {
        return -1;
    }
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);

    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    // Slack: the guarded last col tile reads up to 128 blocks past N*K/128.
    const int64_t slack_blocks = std::max<int64_t>(get_mmq_x_max_host(cc), 128);
    const size_t nbytes_src1_q8_1 =
        (int64_t)N * ne10_padded * sizeof(block_q8_1) / QK8_1 +
        slack_blocks * sizeof(block_q8_1_mmq);

    ggml_cuda_pool_alloc<char> src1_q8_1(ctx->pool(), nbytes_src1_q8_1);
    ybuf_memset(src1_q8_1.get(), nbytes_src1_q8_1, stream);

    quantize_mmq_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1.get(),
        GGML_TYPE_Q8_0, /*ne00=*/K, /*s11=*/(int64_t)K, /*s12=*/0, /*s13=*/0,
        /*ne0=*/ne10_padded, /*ne1=*/(int64_t)N, /*ne2=*/1, /*ne3=*/1,
        stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }
    return ds4_mmq_q8_0_dense_d2r_launch(W_aligned, src1_q8_1.get(), out_f32,
                                         M, N, K, stream);
}

/* flat-pool p5c: D2R dense entry over a producer-quantized Y (token-major
 * block_q8_1_mmq, ib = kseg*N + row, no row padding).  Same contract as
 * ds4_mmq_q8_0_dense_d2r minus the activation quantize; the caller's
 * buffer must carry the guarded-tail slack (zeroed here each call, S1.1a:
 * the producer rewrites every payload byte, the slack region may hold a
 * previous larger emit's bytes). */
extern "C" int ds4_mmq_q8_0_dense_d2r_preq(
        const void * W_aligned, const void * Y_q8_mmq, size_t y_bytes,
        float * out_f32, int M, int N, int K, cudaStream_t stream) {
    if (!W_aligned || !Y_q8_mmq || !out_f32) {
        return -1;
    }
    if (M <= 0 || (M % 128) != 0 || N <= 0 || K <= 0 || (K % 128) != 0) {
        return -1;
    }
    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;
    if (!ds4_mmq_q8_0_dense_d2r_available(cc)) {
        return -1;
    }
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    if (ne10_padded != (int64_t)K) return -1;  /* producer layout requires no row padding */
    const int64_t slack_blocks = std::max<int64_t>(get_mmq_x_max_host(cc), 128);
    const size_t data_bytes =
        (size_t)N * (size_t)ne10_padded * sizeof(block_q8_1) / QK8_1;
    const size_t slack_bytes = (size_t)slack_blocks * sizeof(block_q8_1_mmq);
    if (y_bytes < data_bytes + slack_bytes) {
        return -1;
    }
    cudaMemsetAsync((char *)Y_q8_mmq + data_bytes, 0, slack_bytes, stream);
    return ds4_mmq_q8_0_dense_d2r_launch(W_aligned, Y_q8_mmq, out_f32,
                                         M, N, K, stream);
}

extern "C" int ds4_mmq_q2_K_dense(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_impl<GGML_TYPE_Q2_K>("ds4_mmq_q2_K_dense", W, X, out, M, N, K, stream);
}

extern "C" int ds4_mmq_iq2_xxs_dense(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_impl<GGML_TYPE_IQ2_XXS>("ds4_mmq_iq2_xxs_dense", W, X, out, M, N, K, stream);
}

extern "C" int ds4_mmq_q3_K_dense(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_impl<GGML_TYPE_Q3_K>("ds4_mmq_q3_K_dense", W, X, out, M, N, K, stream);
}

extern "C" int ds4_mmq_q4_K_dense(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_impl<GGML_TYPE_Q4_K>("ds4_mmq_q4_K_dense", W, X, out, M, N, K, stream);
}

// ----------------------------------------------------------------------------
// MoE matmul implementation, shared across all three quant types.
//
// Mirrors upstream mmq.cu:163-222 (the ids != nullptr branch).  Caller
// provides:
//   - per-expert weights stacked contiguously
//   - per-token activations [n_tokens, K]
//   - routing table ids[t, s] = expert id
// The wrapper invokes:
//   1. ggml_cuda_launch_mm_ids_helper to build (ids_src1, ids_dst,
//      expert_bounds) - permutations that sort assignments by expert.
//   2. quantize_mmq_q8_1_cuda with ids_src1 - gathers and quantizes the
//      activation into the expert-major flat layout.
//   3. mul_mat_q_case<type> with ids_dst + expert_bounds - the matmul.
// ----------------------------------------------------------------------------

namespace {

// Compact routed-MMQ schedule.  The generic stream-K kernel enumerates a
// rectangular maximum-bucket width for every expert, then rejects most tiles
// after reading expert_bounds.  Solar Open2 spreads each token's top-k rows
// over hundreds of experts, so those empty tiles dominate wide Q3/Q4 prefill.
//
// Build exactly the non-empty (expert, column tile, output-row tile) triples
// on device, then let one persistent block per SM consume the list.  No host
// readback or synchronization is needed; expert_bounds stays authoritative.
static constexpr int DS4_MOE_WORKLIST_MMQ_X = 128;
static constexpr int DS4_MOE_WORKLIST_TAIL_X = 64;
static constexpr uint32_t DS4_MOE_WORKLIST_COL_MASK = 0x1fffffffu;
static constexpr int DS4_MOE_WORKLIST_WIDTH_SHIFT = 29;
static constexpr uint32_t DS4_MOE_WORKLIST_WIDTH_128 = 0u;
static constexpr uint32_t DS4_MOE_WORKLIST_WIDTH_64  = 1u;
static constexpr uint32_t DS4_MOE_WORKLIST_WIDTH_32  = 2u;
static constexpr uint32_t DS4_MOE_WORKLIST_WIDTH_16  = 3u;
static constexpr uint32_t DS4_MOE_WORKLIST_WIDTH_8   = 4u;

template <int max_x = DS4_MOE_WORKLIST_MMQ_X>
__global__ static void ds4_moe_build_tile_worklist(
        const int32_t * __restrict__ expert_bounds,
        uint3         * __restrict__ worklist,
        uint32_t      * __restrict__ work_count,
        int n_experts,
        int nty,
        int enable_narrow_tails) {
    const int expert = (int)blockIdx.x;
    if (expert >= n_experts) return;

    const int col_low  = expert_bounds[expert + 0];
    const int col_high = expert_bounds[expert + 1];
    const int rows = col_high - col_low;
    if (rows <= 0) return;

    static_assert(max_x == 64 || max_x == 128, "unsupported worklist width");
    const int ntx = (rows + max_x - 1) / max_x;
    const uint32_t nwork = (uint32_t)ntx * (uint32_t)nty;
    __shared__ uint32_t base;
    if (threadIdx.x == 0) base = atomicAdd(work_count, nwork);
    __syncthreads();

    for (uint32_t local = threadIdx.x; local < nwork;
         local += blockDim.x) {
        const uint32_t jt = local / (uint32_t)nty;
        const uint32_t it = local - jt * (uint32_t)nty;
        const uint32_t col_offset = jt * max_x;
        const int remaining = rows - (int)col_offset;
        uint32_t width_code = max_x == 64
            ? DS4_MOE_WORKLIST_WIDTH_64 : DS4_MOE_WORKLIST_WIDTH_128;
        if (enable_narrow_tails && remaining > 0 &&
            remaining <= DS4_MOE_WORKLIST_TAIL_X) {
            width_code = remaining <= 8
                ? DS4_MOE_WORKLIST_WIDTH_8
                : remaining <= 16
                    ? DS4_MOE_WORKLIST_WIDTH_16
                    : remaining <= 32
                        ? DS4_MOE_WORKLIST_WIDTH_32
                        : DS4_MOE_WORKLIST_WIDTH_64;
        }
        worklist[base + local] =
            make_uint3(
                (uint32_t)expert,
                col_offset | (width_code << DS4_MOE_WORKLIST_WIDTH_SHIFT),
                it);
    }
}

// One worklist tile of the given width.  The K2 IQ types take the
// software-pipelined K loop (ds4_mmq_pipe.cuh) unless the caller passed
// pipe = 0 (DS4_MMQ_PIPE=0); every other type and the 128-wide tile keep
// the upstream loop.  pipe is block-uniform.
template <ggml_type type, int width, bool need_check>
static __device__ __forceinline__ void ds4_moe_worklist_tile(
        const int pipe,
        const char * __restrict__ x, const int offset_x,
        const int * __restrict__ y, const int * __restrict__ ids_dst,
        float * __restrict__ dst,
        const int stride_row_x, const int ncols_y, const int stride_col_dst,
        const int tile_x_max_i, const int tile_y_max_j,
        const int blocks_per_ne00) {
#if defined(TURING_MMA_AVAILABLE)
    if constexpr (ds4_mmq_pipe_supported(type) && width <= DS4_MMQ_PIPE_MAX_X) {
        if (pipe) {
            ds4_mul_mat_q_process_tile_pipe<type, width, need_check>(
                x, offset_x, y, ids_dst, dst,
                stride_row_x, ncols_y, stride_col_dst,
                tile_x_max_i, tile_y_max_j, blocks_per_ne00);
            return;
        }
    }
#endif // defined(TURING_MMA_AVAILABLE)
    (void)pipe;
    mul_mat_q_process_tile<type, width, need_check, false>(
        x, offset_x, y, ids_dst, dst, nullptr,
        stride_row_x, ncols_y, stride_col_dst,
        tile_x_max_i, tile_y_max_j,
        /*kb0_start=*/0, /*kb0_stop=*/blocks_per_ne00,
        /*x_soa=*/nullptr, /*soa_blocks=*/0);
}

template <ggml_type type, bool need_check, int max_x = DS4_MOE_WORKLIST_MMQ_X>
__launch_bounds__(ggml_cuda_get_physical_warp_size()*mmq_get_nwarps_device(), 1)
__global__ static void ds4_moe_worklist_mmq_kernel(
        const char     * __restrict__ x,
        const int      * __restrict__ y,
        const int32_t  * __restrict__ ids_dst,
        const int32_t  * __restrict__ expert_bounds,
        float          * __restrict__ dst,
        const uint3    * __restrict__ worklist,
        const uint32_t * __restrict__ work_count,
        int nrows_x,
        int ncols_y,
        int stride_row_x,
        int stride_channel_x,
        int stride_col_dst,
        int blocks_per_ne00,
        int pipe) {
    constexpr int mmq_x = max_x;
    constexpr int mmq_y = get_mmq_y_device();
    constexpr int nwarps = mmq_get_nwarps_device();
    constexpr int warp_size = ggml_cuda_get_physical_warp_size();
    const int tid = (int)threadIdx.y * warp_size + (int)threadIdx.x;

    extern __shared__ int data_mul_mat_q[];
    int *ids_dst_shared = data_mul_mat_q;
    __shared__ uint32_t nwork;
    if (tid == 0) nwork = *work_count;
    __syncthreads();

    for (uint32_t iw = (uint32_t)blockIdx.x; iw < nwork;
         iw += (uint32_t)gridDim.x) {
        const uint3 item = worklist[iw];
        const int expert = (int)item.x;
        const uint32_t width_code =
            item.y >> DS4_MOE_WORKLIST_WIDTH_SHIFT;
        const int col_offset =
            (int)(item.y & DS4_MOE_WORKLIST_COL_MASK);
        const int it = (int)item.z;
        const int col_low = expert_bounds[expert + 0];
        const int col_high = expert_bounds[expert + 1];
        const int col_diff = col_high - col_low;

        const int tile_cols = width_code == DS4_MOE_WORKLIST_WIDTH_8
            ? 8
            : width_code == DS4_MOE_WORKLIST_WIDTH_16
                ? 16
                : width_code == DS4_MOE_WORKLIST_WIDTH_32
                    ? 32
                    : width_code == DS4_MOE_WORKLIST_WIDTH_64
                        ? 64
                        : mmq_x;
        for (int j = tid; j < tile_cols; j += nwarps * warp_size) {
            const int j_col = col_offset + j;
            ids_dst_shared[j] = j_col < col_diff
                ? ids_dst[col_low + j_col] : 0;
        }
        __syncthreads();

        const int offset_x = expert * stride_channel_x +
                             it * mmq_y * stride_row_x;
        const int offset_y = (col_low + col_offset) *
                             (int)(sizeof(block_q8_1_mmq) / sizeof(int));
        const int tile_x_max_i = nrows_x - it * mmq_y - 1;
        const int tile_y_max_j = col_diff - col_offset - 1;

        if (width_code == DS4_MOE_WORKLIST_WIDTH_8) {
            ds4_moe_worklist_tile<type, 8, need_check>(
                pipe, x, offset_x, y + offset_y, ids_dst_shared,
                dst + it * mmq_y,
                stride_row_x, ncols_y, stride_col_dst,
                tile_x_max_i, tile_y_max_j, blocks_per_ne00);
        } else if (width_code == DS4_MOE_WORKLIST_WIDTH_16) {
            ds4_moe_worklist_tile<type, 16, need_check>(
                pipe, x, offset_x, y + offset_y, ids_dst_shared,
                dst + it * mmq_y,
                stride_row_x, ncols_y, stride_col_dst,
                tile_x_max_i, tile_y_max_j, blocks_per_ne00);
        } else if (width_code == DS4_MOE_WORKLIST_WIDTH_32) {
            ds4_moe_worklist_tile<type, 32, need_check>(
                pipe, x, offset_x, y + offset_y, ids_dst_shared,
                dst + it * mmq_y,
                stride_row_x, ncols_y, stride_col_dst,
                tile_x_max_i, tile_y_max_j, blocks_per_ne00);
        } else if (width_code == DS4_MOE_WORKLIST_WIDTH_64) {
            ds4_moe_worklist_tile<type, DS4_MOE_WORKLIST_TAIL_X, need_check>(
                pipe, x, offset_x, y + offset_y, ids_dst_shared,
                dst + it * mmq_y,
                stride_row_x, ncols_y, stride_col_dst,
                tile_x_max_i, tile_y_max_j, blocks_per_ne00);
        } else {
            ds4_moe_worklist_tile<type, mmq_x, need_check>(
                pipe, x, offset_x, y + offset_y, ids_dst_shared,
                dst + it * mmq_y,
                stride_row_x, ncols_y, stride_col_dst,
                tile_x_max_i, tile_y_max_j, blocks_per_ne00);
        }
        __syncthreads();
    }
}

// ----------------------------------------------------------------------------
// Fused K-quant main + 128-wide tail expert-down (Qwen3.8-Flash-Next).
//
// The expert-down projection has K = 640, which is not a multiple of the
// 256-value K-quant super-block, so the recipe stores a 512-wide K-quant
// main tensor plus a 128-wide Q5_0 tail tensor (Q8_0 + Q8_0 in the MTP
// block).  MMQ walks K in 256-wide iterations, and every iteration is two
// 128-wide halves that the MMA dot addresses at k00 = 0 and
// k00 = MMQ_TILE_NE_K.  The tail is exactly one such half:
//
//   main K loop : blocks_per_ne00 K-quant blocks, two vec_dot halves each
//   tail step   : x tile <- four tail blocks per row in the Q8_0 MMA layout
//                 (upper half zeroed); y tile <- one block_q8_1_mmq per
//                 column from a separately quantized tail activation;
//                 vec_dot_q8_0_q8_1_mma(k00 = 0) into the same sum[]
//   write_back  : once, main + tail
//
// Every MMA dot indexes sum[] identically (tile<16,8> C fragments, ntx
// minitiles per warp), which is what makes the shared accumulator legal.
// This replaces a separate F32 tail pass over the [assignments x M] output
// (35 ms/layer at 8K prefill against ~7 ms for the whole main GEMM).
static constexpr int DS4_MMQ_TAIL_K = 4 * QK8_1;   // one MMQ half-iteration

template <ggml_type tail_type, int mmq_y, bool need_check>
static __device__ __forceinline__ void ds4_load_tiles_tail_half(
        const char * __restrict__ x, int * __restrict__ x_tile,
        const int kbx0, const int i_max, const int stride) {
    static_assert(tail_type == GGML_TYPE_Q5_0 || tail_type == GGML_TYPE_Q8_0,
                  "tail loader supports Q5_0 and Q8_0");
    constexpr int nwarps = mmq_get_nwarps_device();
    constexpr int warp_size = ggml_cuda_get_physical_warp_size();
    static_assert(warp_size == 32, "tail loader assumes one tile row per warp pass");
    constexpr int half_blocks = DS4_MMQ_TAIL_K / QK8_0;   // four 32-value blocks

    int   * x_qs = (int   *)  x_tile;
    float * x_df = (float *) (x_qs + 2*MMQ_TILE_NE_K);

    // Quants: the tail fills the lower half of each 256-wide tile row; the
    // upper half is zeroed so the tile stays deterministic even though the
    // k00 = 0 dot never reads it.
    const int txi = threadIdx.x;
#pragma unroll
    for (int i0 = 0; i0 < mmq_y; i0 += nwarps) {
        int i = i0 + threadIdx.y;
        if (need_check) {
            i = min(i, i_max);
        }
        int * row = x_qs + i*MMQ_MMA_TILE_X_K_Q8_0;
        if constexpr (tail_type == GGML_TYPE_Q8_0) {
            const int kbx  = txi / QI8_0;
            const int kqsx = txi % QI8_0;
            const block_q8_0 * bxi = (const block_q8_0 *) x + kbx0 + i*stride + kbx;
            row[txi]                 = get_int_b2(bxi->qs, kqsx);
            row[MMQ_TILE_NE_K + txi] = 0;
        } else {
            const int kbx  = txi / QI5_0;
            const int kqsx = txi % QI5_0;
            int qs0 = 0;
            int qs1 = 0;
            if (kbx < half_blocks) {
                const block_q5_0 * bxi = (const block_q5_0 *) x + kbx0 + i*stride + kbx;
                const int ql = get_int_b2(bxi->qs, kqsx);
                const int qh = get_int_b2(bxi->qh, 0) >> (4 * kqsx);
                qs0  = (ql >>  0)   & 0x0F0F0F0F;
                qs0 |= (qh <<  4)   & 0x00000010;  // 0 ->  4
                qs0 |= (qh << 11)   & 0x00001000;  // 1 -> 12
                qs0 |= (qh << 18)   & 0x00100000;  // 2 -> 20
                qs0 |= (qh << 25)   & 0x10000000;  // 3 -> 28
                qs0  = __vsubss4(qs0, 0x10101010); // subtract 16
                qs1  = (ql >>  4)   & 0x0F0F0F0F;
                qs1 |= (qh >> 12)   & 0x00000010;  // 16 ->  4
                qs1 |= (qh >>  5)   & 0x00001000;  // 17 -> 12
                qs1 |= (qh <<  2)   & 0x00100000;  // 18 -> 20
                qs1 |= (qh <<  9)   & 0x10000000;  // 19 -> 28
                qs1  = __vsubss4(qs1, 0x10101010); // subtract 16
            }
            row[kbx*(2*QI5_0) + kqsx + 0]     = qs0;
            row[kbx*(2*QI5_0) + kqsx + QI5_0] = qs1;
        }
    }

    // Per-block scales: eight slots per tile row, the first four carry the
    // tail, the rest are zero.
    constexpr int blocks_per_tile_x_row = 2*MMQ_TILE_NE_K / QI8_0;
    constexpr int rows_per_warp = warp_size / blocks_per_tile_x_row;
    const int kbxd = threadIdx.x % blocks_per_tile_x_row;
#pragma unroll
    for (int i0 = 0; i0 < mmq_y; i0 += nwarps * rows_per_warp) {
        int i = i0 + threadIdx.y * rows_per_warp + threadIdx.x / blocks_per_tile_x_row;
        if (need_check) {
            i = min(i, i_max);
        }
        float d = 0.0f;
        if (kbxd < half_blocks) {
            if constexpr (tail_type == GGML_TYPE_Q8_0) {
                d = __half2float(((const block_q8_0 *) x + kbx0 + i*stride + kbxd)->d);
            } else {
                d = __half2float(((const block_q5_0 *) x + kbx0 + i*stride + kbxd)->d);
            }
        }
        x_df[i*MMQ_MMA_TILE_X_K_Q8_0 + kbxd] = d;
    }
}

// mul_mat_q_process_tile with the tail half-iteration folded in before the
// single write-back.  y / y_tail already carry the column offset of the tile.
template <ggml_type type, ggml_type tail_type, int mmq_x, bool need_check>
static __device__ __forceinline__ void ds4_mmq_process_tile_tail(
        const char * __restrict__ x, const int offset_x, const int * __restrict__ y,
        const char * __restrict__ x_tail, const int offset_x_tail,
        const int * __restrict__ y_tail,
        const int * __restrict__ ids_dst, float * __restrict__ dst,
        const int stride_row_x, const int stride_row_x_tail,
        const int ncols_y, const int stride_col_dst,
        const int tile_x_max_i, const int tile_y_max_j, const int kb0_stop) {
#if defined(TURING_MMA_AVAILABLE)
    constexpr int              warp_size  = ggml_cuda_get_physical_warp_size();
    constexpr int              nwarps     = mmq_get_nwarps_device();
    constexpr int              qk         = ggml_cuda_type_traits<type>::qk;
    constexpr int              mmq_y      = get_mmq_y_device();
    constexpr load_tiles_mmq_t load_tiles = mmq_type_traits<mmq_x, mmq_y, need_check, type>::load_tiles;
    constexpr vec_dot_mmq_t    vec_dot    = mmq_type_traits<mmq_x, mmq_y, need_check, type>::vec_dot_mma;
    constexpr mmq_write_back_t write_back = mmq_write_back_mma<type, mmq_x, mmq_y, need_check>;
    static_assert(mmq_get_mma_tile_x_k(type) >= MMQ_MMA_TILE_X_K_Q8_0,
                  "tail x tile must fit inside the main type's x tile");
    constexpr int ne_block        = 4 * QK8_1;
    constexpr int blocks_per_iter = MMQ_ITER_K / qk;
    constexpr int sz              = sizeof(block_q8_1_mmq) / sizeof(int);

    extern __shared__ int data_mul_mat_q[];
    int * tile_y = data_mul_mat_q + mmq_x;
    int * tile_x = tile_y + GGML_PAD(mmq_x*MMQ_TILE_Y_K, nwarps*warp_size);

    float sum[mmq_x*mmq_y / (nwarps*warp_size)] = {0.0f};

    for (int kb0 = 0; kb0 < kb0_stop; kb0 += blocks_per_iter) {
        load_tiles(x, tile_x, offset_x + kb0, tile_x_max_i, stride_row_x);
        {
            const int * by0 = y + ncols_y * (kb0 * qk / ne_block) * sz;
#pragma unroll
            for (int l0 = 0; l0 < mmq_x * MMQ_TILE_Y_K; l0 += nwarps * warp_size) {
                const int l = l0 + threadIdx.y*warp_size + threadIdx.x;
                tile_y[l] = by0[l];
            }
        }
        __syncthreads();
        vec_dot(tile_x, tile_y, sum, 0);
        __syncthreads();
        {
            const int * by0 = y + ncols_y * ((kb0 * qk / ne_block) * sz + sz);
#pragma unroll
            for (int l0 = 0; l0 < mmq_x * MMQ_TILE_Y_K; l0 += nwarps * warp_size) {
                const int l = l0 + threadIdx.y*warp_size + threadIdx.x;
                tile_y[l] = by0[l];
            }
        }
        __syncthreads();
        vec_dot(tile_x, tile_y, sum, MMQ_TILE_NE_K);
        __syncthreads();
    }

    ds4_load_tiles_tail_half<tail_type, mmq_y, need_check>(
        x_tail, tile_x, offset_x_tail, tile_x_max_i, stride_row_x_tail);
#pragma unroll
    for (int l0 = 0; l0 < mmq_x * MMQ_TILE_Y_K; l0 += nwarps * warp_size) {
        const int l = l0 + threadIdx.y*warp_size + threadIdx.x;
        tile_y[l] = y_tail[l];
    }
    __syncthreads();
    vec_dot_q8_0_q8_1_mma<mmq_x, mmq_y, MMQ_Q8_1_DS_LAYOUT_D4>(tile_x, tile_y, sum, 0);
    __syncthreads();

    write_back(sum, ids_dst, dst, stride_col_dst, tile_x_max_i, tile_y_max_j);
#else
    GGML_UNUSED_VARS(x, offset_x, y, x_tail, offset_x_tail, y_tail, ids_dst, dst);
    GGML_UNUSED_VARS(stride_row_x, stride_row_x_tail, ncols_y, stride_col_dst,
                     tile_x_max_i, tile_y_max_j, kb0_stop);
    NO_DEVICE_CODE;
#endif // defined(TURING_MMA_AVAILABLE)
}

// Same persistent worklist walk as ds4_moe_worklist_mmq_kernel; the tail
// tensor is addressed with its own row/expert block strides.
template <ggml_type type, ggml_type tail_type, bool need_check>
__launch_bounds__(ggml_cuda_get_physical_warp_size()*mmq_get_nwarps_device(), 1)
__global__ static void ds4_moe_worklist_mmq_tail_kernel(
        const char     * __restrict__ x,
        const int      * __restrict__ y,
        const char     * __restrict__ x_tail,
        const int      * __restrict__ y_tail,
        const int32_t  * __restrict__ ids_dst,
        const int32_t  * __restrict__ expert_bounds,
        float          * __restrict__ dst,
        const uint3    * __restrict__ worklist,
        const uint32_t * __restrict__ work_count,
        int nrows_x,
        int ncols_y,
        int stride_row_x,
        int stride_channel_x,
        int stride_row_x_tail,
        int stride_channel_x_tail,
        int stride_col_dst,
        int blocks_per_ne00) {
    constexpr int mmq_x = DS4_MOE_WORKLIST_MMQ_X;
    constexpr int mmq_y = get_mmq_y_device();
    constexpr int nwarps = mmq_get_nwarps_device();
    constexpr int warp_size = ggml_cuda_get_physical_warp_size();
    constexpr int sz = sizeof(block_q8_1_mmq) / sizeof(int);
    const int tid = (int)threadIdx.y * warp_size + (int)threadIdx.x;

    extern __shared__ int data_mul_mat_q[];
    int *ids_dst_shared = data_mul_mat_q;
    __shared__ uint32_t nwork;
    if (tid == 0) nwork = *work_count;
    __syncthreads();

    for (uint32_t iw = (uint32_t)blockIdx.x; iw < nwork;
         iw += (uint32_t)gridDim.x) {
        const uint3 item = worklist[iw];
        const int expert = (int)item.x;
        const uint32_t width_code =
            item.y >> DS4_MOE_WORKLIST_WIDTH_SHIFT;
        const int col_offset =
            (int)(item.y & DS4_MOE_WORKLIST_COL_MASK);
        const int it = (int)item.z;
        const int col_low = expert_bounds[expert + 0];
        const int col_high = expert_bounds[expert + 1];
        const int col_diff = col_high - col_low;

        const int tile_cols = width_code == DS4_MOE_WORKLIST_WIDTH_8
            ? 8
            : width_code == DS4_MOE_WORKLIST_WIDTH_16
                ? 16
                : width_code == DS4_MOE_WORKLIST_WIDTH_32
                    ? 32
                    : width_code == DS4_MOE_WORKLIST_WIDTH_64
                        ? 64
                        : mmq_x;
        for (int j = tid; j < tile_cols; j += nwarps * warp_size) {
            const int j_col = col_offset + j;
            ids_dst_shared[j] = j_col < col_diff
                ? ids_dst[col_low + j_col] : 0;
        }
        __syncthreads();

        const int offset_x = expert * stride_channel_x +
                             it * mmq_y * stride_row_x;
        const int offset_x_tail = expert * stride_channel_x_tail +
                                  it * mmq_y * stride_row_x_tail;
        const int offset_y = (col_low + col_offset) * sz;
        const int tile_x_max_i = nrows_x - it * mmq_y - 1;
        const int tile_y_max_j = col_diff - col_offset - 1;

#define DS4_MMQ_TAIL_TILE(width)                                          \
        ds4_mmq_process_tile_tail<type, tail_type, width, need_check>(    \
            x, offset_x, y + offset_y, x_tail, offset_x_tail,             \
            y_tail + offset_y, ids_dst_shared, dst + it * mmq_y,          \
            stride_row_x, stride_row_x_tail, ncols_y, stride_col_dst,     \
            tile_x_max_i, tile_y_max_j, blocks_per_ne00)
        if (width_code == DS4_MOE_WORKLIST_WIDTH_8) {
            DS4_MMQ_TAIL_TILE(8);
        } else if (width_code == DS4_MOE_WORKLIST_WIDTH_16) {
            DS4_MMQ_TAIL_TILE(16);
        } else if (width_code == DS4_MOE_WORKLIST_WIDTH_32) {
            DS4_MMQ_TAIL_TILE(32);
        } else if (width_code == DS4_MOE_WORKLIST_WIDTH_64) {
            DS4_MMQ_TAIL_TILE(DS4_MOE_WORKLIST_TAIL_X);
        } else {
            DS4_MMQ_TAIL_TILE(mmq_x);
        }
#undef DS4_MMQ_TAIL_TILE
        __syncthreads();
    }
}

template <ggml_type type>
struct ds4_mmq_moe_worklist_plan {
    int mmq_y;
    int nty;
    size_t work_capacity;
};

static bool ds4_mmq_u64_mul(uint64_t a, uint64_t b, uint64_t *result) {
    if (!result || (a != 0u && b > UINT64_MAX / a)) return false;
    *result = a * b;
    return true;
}

static bool ds4_mmq_u64_add(uint64_t a, uint64_t b, uint64_t *result) {
    if (!result || b > UINT64_MAX - a) return false;
    *result = a + b;
    return true;
}

// Dynamic shared bytes of the worklist kernel: the widest upstream tile or,
// for the pipelined IQ types, the 64-wide pipelined tile with its two-stage
// activation buffer (ds4_mmq_pipe.cuh), whichever is larger.
template <ggml_type type>
static size_t ds4_mmq_moe_worklist_nbytes_shared(
        int mmq_x, int mmq_y, int cc, int warp_size, int nwarps) {
    size_t nbytes = mmq_get_nbytes_shared<type>(
        mmq_x, mmq_y, cc, warp_size, nwarps);
    if (ds4_mmq_pipe_supported(type)) {
        const size_t pipe_bytes = ds4_mmq_pipe_nbytes_shared(
            type, DS4_MMQ_PIPE_MAX_X, mmq_y);
        if (pipe_bytes > nbytes) nbytes = pipe_bytes;
    }
    return nbytes;
}

template <ggml_type type>
cudaError_t ds4_mmq_moe_worklist_prepare_attributes(
        int cc, int warp_size, int nwarps) {
#if !defined(GGML_USE_HIP) && !defined(GGML_USE_MUSA)
    const int dev = ggml_cuda_get_device();
    if (dev < 0 || dev >= GGML_CUDA_MAX_DEVICES) {
        return cudaErrorInvalidDevice;
    }
    const size_t nbytes = ds4_mmq_moe_worklist_nbytes_shared<type>(
        DS4_MOE_WORKLIST_MMQ_X, get_mmq_y_host(cc), cc, warp_size, nwarps);
    if (nbytes > (size_t)INT_MAX) return cudaErrorInvalidValue;

    static bool unchecked_raised[GGML_CUDA_MAX_DEVICES] = {};
    static bool checked_raised[GGML_CUDA_MAX_DEVICES] = {};
    if (!unchecked_raised[dev]) {
        const cudaError_t err = cudaFuncSetAttribute(
            (ds4_moe_worklist_mmq_kernel<type, false>),
            cudaFuncAttributeMaxDynamicSharedMemorySize, (int)nbytes);
        if (err != cudaSuccess) return err;
        unchecked_raised[dev] = true;
    }
    if (!checked_raised[dev]) {
        const cudaError_t err = cudaFuncSetAttribute(
            (ds4_moe_worklist_mmq_kernel<type, true>),
            cudaFuncAttributeMaxDynamicSharedMemorySize, (int)nbytes);
        if (err != cudaSuccess) return err;
        checked_raised[dev] = true;
    }
#else
    (void)cc;
    (void)warp_size;
    (void)nwarps;
#endif
    return cudaSuccess;
}

template <ggml_type type, int max_x = DS4_MOE_WORKLIST_MMQ_X>
bool ds4_mmq_moe_worklist_preflight(
        int cc,
        int nsm,
        int M,
        int K,
        int64_t ne_get_rows,
        int n_experts,
        int64_t stride_row_x,
        int64_t stride_channel_x,
        ds4_mmq_moe_worklist_plan<type> *plan) {
    constexpr int mmq_x = max_x;
    const int mmq_y = get_mmq_y_host(cc);
    if (get_mmq_x_max_host(cc) < mmq_x || mmq_y != 128 || nsm <= 0 ||
        M <= 0 || K <= 0 || K % ggml_blck_size(type) != 0 ||
        ne_get_rows <= 0 ||
        ne_get_rows > (int64_t)DS4_MOE_WORKLIST_COL_MASK ||
        n_experts <= 0 || n_experts >= INT_MAX ||
        stride_row_x <= 0 || stride_row_x > INT_MAX ||
        stride_channel_x <= 0 || stride_channel_x > INT_MAX) {
        return false;
    }

    /* The compact worklist kernel and the inherited MMQ tile helpers use
     * signed-int element offsets.  Prove the complete spans here, before the
     * builder or producer can launch, rather than merely checking each
     * stride in isolation. */
    uint64_t weight_expert = 0;
    uint64_t weight_row = 0;
    uint64_t weight_last = 0;
    uint64_t q8_blocks = 0;
    uint64_t q8_span_ints = 0;
    uint64_t dst_span_floats = 0;
    const uint64_t weight_blocks_per_row =
        (uint64_t)K / (uint64_t)ggml_blck_size(type);
    const uint64_t q8_blocks_per_row =
        (uint64_t)K / (uint64_t)(4 * QK8_1);
    const uint64_t q8_ints_per_block =
        sizeof(block_q8_1_mmq) / sizeof(int);
    if (weight_blocks_per_row == 0u || q8_blocks_per_row == 0u ||
        q8_ints_per_block == 0u ||
        !ds4_mmq_u64_mul((uint64_t)(n_experts - 1),
                         (uint64_t)stride_channel_x, &weight_expert) ||
        !ds4_mmq_u64_mul((uint64_t)(M - 1),
                         (uint64_t)stride_row_x, &weight_row) ||
        !ds4_mmq_u64_add(weight_expert, weight_row, &weight_last) ||
        !ds4_mmq_u64_add(weight_last, weight_blocks_per_row - 1u,
                         &weight_last) ||
        !ds4_mmq_u64_mul((uint64_t)ne_get_rows, q8_blocks_per_row,
                         &q8_blocks) ||
        !ds4_mmq_u64_mul(q8_blocks, q8_ints_per_block,
                         &q8_span_ints) ||
        !ds4_mmq_u64_mul((uint64_t)ne_get_rows, (uint64_t)M,
                         &dst_span_floats) ||
        weight_last > (uint64_t)INT_MAX ||
        q8_span_ints > (uint64_t)INT_MAX ||
        dst_span_floats > (uint64_t)INT_MAX) {
        return false;
    }

    const int64_t nty64 =
        ((int64_t)M + (int64_t)mmq_y - 1) / (int64_t)mmq_y;
    if (nty64 <= 0 || nty64 > INT_MAX) return false;
    // For non-negative bucket sizes summing to ne_get_rows:
    // sum ceil(bucket/mmq_x) <=
    // floor((ne_get_rows + n_experts*(mmq_x-1))/mmq_x).
    const int64_t max_col_tiles =
        (ne_get_rows + (int64_t)n_experts * (mmq_x - 1)) / mmq_x;
    if (max_col_tiles <= 0 || max_col_tiles > INT_MAX / nty64) return false;
    if (plan) {
        plan->mmq_y = mmq_y;
        plan->nty = (int)nty64;
        plan->work_capacity =
            (size_t)max_col_tiles * (size_t)nty64;
    }
    return true;
}

extern "C" int ds4_mmq_q3_K_worklist_preflight_test(
        int M, int K, int64_t ne_get_rows, int n_experts,
        int64_t stride_row_x, int64_t stride_channel_x) {
    const int dev = ggml_cuda_get_device();
    if (dev < 0 || dev >= GGML_CUDA_MAX_DEVICES) return 0;
    return ds4_mmq_moe_worklist_preflight<GGML_TYPE_Q3_K>(
        ggml_cuda_info().devices[dev].cc,
        ggml_cuda_info().devices[dev].nsm,
        M, K, ne_get_rows, n_experts,
        stride_row_x, stride_channel_x, nullptr) ? 1 : 0;
}

template <ggml_type type, int max_x = DS4_MOE_WORKLIST_MMQ_X>
int ds4_mmq_moe_worklist_launch(
        const char *tag,
        ggml_backend_cuda_context &ctx,
        const void *W,
        const int *Y_q8,
        const int32_t *ids_dst,
        const int32_t *expert_bounds,
        float *out,
        int M,
        int K,
        int64_t ne_get_rows,
        int n_experts,
        int64_t stride_row_x,
        int64_t stride_channel_x,
        cudaStream_t stream,
        bool attributes_prepared = false) {
    constexpr int mmq_x = max_x;
    const int dev = ggml_cuda_get_device();
    const int cc = ggml_cuda_info().devices[dev].cc;
    const int nsm = ggml_cuda_info().devices[dev].nsm;
    const int warp_size = ggml_cuda_info().devices[dev].warp_size;
    const int nwarps = mmq_get_nwarps_host(cc, warp_size);
    ds4_mmq_moe_worklist_plan<type> plan = {};
    if (!ds4_mmq_moe_worklist_preflight<type, max_x>(
            cc, nsm, M, K, ne_get_rows, n_experts,
            stride_row_x, stride_channel_x, &plan)) {
        return -1;
    }
    const int mmq_y = plan.mmq_y;
    const int nty = plan.nty;

    ggml_cuda_pool_alloc<uint3> worklist(ctx.pool(), plan.work_capacity);
    ggml_cuda_pool_alloc<uint32_t> work_count(ctx.pool(), 1);
    cudaError_t err = cudaMemsetAsync(
        work_count.get(), 0, sizeof(uint32_t), stream);
    if (err != cudaSuccess) return -2;
    ds4_moe_build_tile_worklist<max_x><<<n_experts, 128, 0, stream>>>(
        expert_bounds, worklist.get(), work_count.get(), n_experts, nty,
        moe_worklist_tail64_enabled() ? 1 : 0);
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: worklist builder failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    const int nbytes_shared =
        (int)ds4_mmq_moe_worklist_nbytes_shared<type>(
            mmq_x, mmq_y, cc, warp_size, nwarps);
    if (!attributes_prepared) {
        CUDA_SET_SHARED_MEMORY_LIMIT(
            (ds4_moe_worklist_mmq_kernel<type, false, max_x>), nbytes_shared);
        CUDA_SET_SHARED_MEMORY_LIMIT(
            (ds4_moe_worklist_mmq_kernel<type, true, max_x>), nbytes_shared);
    }
    const dim3 block_dims((unsigned)warp_size, (unsigned)nwarps, 1u);
    const int blocks_per_ne00 = K / ggml_blck_size(type);
    const int pipe = moe_worklist_pipe_enabled() ? 1 : 0;
    if (M % mmq_y == 0) {
        ds4_moe_worklist_mmq_kernel<type, false, max_x>
            <<<nsm, block_dims, nbytes_shared, stream>>>(
                (const char *)W, Y_q8, ids_dst, expert_bounds, out,
                worklist.get(), work_count.get(), M, (int)ne_get_rows,
                (int)stride_row_x, (int)stride_channel_x, M,
                blocks_per_ne00, pipe);
    } else {
        ds4_moe_worklist_mmq_kernel<type, true, max_x>
            <<<nsm, block_dims, nbytes_shared, stream>>>(
                (const char *)W, Y_q8, ids_dst, expert_bounds, out,
                worklist.get(), work_count.get(), M, (int)ne_get_rows,
                (int)stride_row_x, (int)stride_channel_x, M,
                blocks_per_ne00, pipe);
    }
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: compact worklist MMQ failed: %s\n",
                tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

template <ggml_type type, ggml_type tail_type>
int ds4_mmq_moe_worklist_tail_launch(
        const char *tag,
        ggml_backend_cuda_context &ctx,
        const void *W,
        const int *Y_q8,
        const void *W_tail,
        const int *Y_tail_q8,
        const int32_t *ids_dst,
        const int32_t *expert_bounds,
        float *out,
        int M,
        int K,
        int64_t ne_get_rows,
        int n_experts,
        int64_t stride_row_x,
        int64_t stride_channel_x,
        int64_t stride_row_x_tail,
        int64_t stride_channel_x_tail,
        cudaStream_t stream) {
    constexpr int mmq_x = DS4_MOE_WORKLIST_MMQ_X;
    const int dev = ggml_cuda_get_device();
    const int cc = ggml_cuda_info().devices[dev].cc;
    const int nsm = ggml_cuda_info().devices[dev].nsm;
    const int warp_size = ggml_cuda_info().devices[dev].warp_size;
    const int nwarps = mmq_get_nwarps_host(cc, warp_size);
    ds4_mmq_moe_worklist_plan<type> plan = {};
    if (!turing_mma_available(cc) || warp_size != 32 ||
        !ds4_mmq_moe_worklist_preflight<type>(
            cc, nsm, M, K, ne_get_rows, n_experts,
            stride_row_x, stride_channel_x, &plan)) {
        return -1;
    }

    /* The tail spans are proven like the main spans in the preflight: the
     * kernel addresses both tensors with signed-int block offsets. */
    constexpr uint64_t tail_blocks_per_row = DS4_MMQ_TAIL_K / QK8_0;
    uint64_t tail_expert = 0;
    uint64_t tail_row = 0;
    uint64_t tail_last = 0;
    if (stride_row_x_tail <= 0 || stride_row_x_tail > INT_MAX ||
        stride_channel_x_tail <= 0 || stride_channel_x_tail > INT_MAX ||
        !ds4_mmq_u64_mul((uint64_t)(n_experts - 1),
                         (uint64_t)stride_channel_x_tail, &tail_expert) ||
        !ds4_mmq_u64_mul((uint64_t)(M - 1),
                         (uint64_t)stride_row_x_tail, &tail_row) ||
        !ds4_mmq_u64_add(tail_expert, tail_row, &tail_last) ||
        !ds4_mmq_u64_add(tail_last, tail_blocks_per_row - 1u, &tail_last) ||
        tail_last > (uint64_t)INT_MAX) {
        return -1;
    }
    const int mmq_y = plan.mmq_y;
    const int nty = plan.nty;

    ggml_cuda_pool_alloc<uint3> worklist(ctx.pool(), plan.work_capacity);
    ggml_cuda_pool_alloc<uint32_t> work_count(ctx.pool(), 1);
    cudaError_t err = cudaMemsetAsync(
        work_count.get(), 0, sizeof(uint32_t), stream);
    if (err != cudaSuccess) return -2;
    ds4_moe_build_tile_worklist<><<<n_experts, 128, 0, stream>>>(
        expert_bounds, worklist.get(), work_count.get(), n_experts, nty,
        moe_worklist_tail64_enabled() ? 1 : 0);
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: worklist builder failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    const int nbytes_shared =
        (int)mmq_get_nbytes_shared<type>(
            mmq_x, mmq_y, cc, warp_size, nwarps);
    CUDA_SET_SHARED_MEMORY_LIMIT(
        (ds4_moe_worklist_mmq_tail_kernel<type, tail_type, false>),
        nbytes_shared);
    CUDA_SET_SHARED_MEMORY_LIMIT(
        (ds4_moe_worklist_mmq_tail_kernel<type, tail_type, true>),
        nbytes_shared);
    const dim3 block_dims((unsigned)warp_size, (unsigned)nwarps, 1u);
    const int blocks_per_ne00 = K / ggml_blck_size(type);
    if (M % mmq_y == 0) {
        ds4_moe_worklist_mmq_tail_kernel<type, tail_type, false>
            <<<nsm, block_dims, nbytes_shared, stream>>>(
                (const char *)W, Y_q8, (const char *)W_tail, Y_tail_q8,
                ids_dst, expert_bounds, out,
                worklist.get(), work_count.get(), M, (int)ne_get_rows,
                (int)stride_row_x, (int)stride_channel_x,
                (int)stride_row_x_tail, (int)stride_channel_x_tail, M,
                blocks_per_ne00);
    } else {
        ds4_moe_worklist_mmq_tail_kernel<type, tail_type, true>
            <<<nsm, block_dims, nbytes_shared, stream>>>(
                (const char *)W, Y_q8, (const char *)W_tail, Y_tail_q8,
                ids_dst, expert_bounds, out,
                worklist.get(), work_count.get(), M, (int)ne_get_rows,
                (int)stride_row_x, (int)stride_channel_x,
                (int)stride_row_x_tail, (int)stride_channel_x_tail, M,
                blocks_per_ne00);
    }
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: fused main+tail worklist MMQ failed: %s\n",
                tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

/* Weighted SwiGLU straight into the fused expert-down's two Q8_1 operands
 * (Qwen3.8 [main | tail] rows, width = K + 128).  One block per sorted
 * assignment, one warp per 128-value block: warps 0..K/128-1 write the
 * main operand, the last warp the tail block.  Lane mapping, shuffle order
 * and rounding mirror quantize_mmq_q8_1, and the SwiGLU expression mirrors
 * the F32 kernel it replaces, so both operands are byte-identical to the
 * F32 mid + two gathered quantize passes; the [assignments x width] mid is
 * never written or read back.  Layouts are the main/tail types' scale
 * layouts (D4 or DS4), warp-uniform. */
static __global__ void ds4_swiglu_weighted_q8_tail_emit(
        const float * __restrict__ gate,
        const float * __restrict__ up,
        const float * __restrict__ router_weights,
        const int32_t * __restrict__ ids_src1,
        block_q8_1_mmq * __restrict__ out_main,
        block_q8_1_mmq * __restrict__ out_tail,
        int main_layout,
        int tail_layout,
        int width,
        int n_assign) {
    const int sorted = (int)blockIdx.x;
    const int warp = (int)threadIdx.x >> 5;
    const int lane = (int)threadIdx.x & 31;
    const int k128_count = width / 128;
    if (sorted >= n_assign || warp >= k128_count) return;
    const int src = ids_src1[sorted];
    const uint64_t at = (uint64_t)src * width + warp * 128 + lane * 4;
    const float4 g4 = *reinterpret_cast<const float4 *>(gate + at);
    const float4 u4 = *reinterpret_cast<const float4 *>(up + at);
    const float weight = router_weights[src];
    const float *gp = reinterpret_cast<const float *>(&g4);
    const float *uptr = reinterpret_cast<const float *>(&u4);
    float v[4];
#pragma unroll
    for (int j = 0; j < 4; ++j) {
        float g = gp[j];
        float u = uptr[j];
        if (!isfinite(g)) g = 0.0f;
        if (!isfinite(u)) u = 0.0f;
        v[j] = (g / (1.0f + expf(-g))) * u * weight;
    }
    float amax = fabsf(v[0]);
    amax = fmaxf(amax, fabsf(v[1]));
    amax = fmaxf(amax, fabsf(v[2]));
    amax = fmaxf(amax, fabsf(v[3]));
#pragma unroll
    for (int offset = 4; offset > 0; offset >>= 1) {
        amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, offset, 32));
    }
    float sum = v[0] + v[1] + v[2] + v[3];
#pragma unroll
    for (int offset = 4; offset > 0; offset >>= 1) {
        sum += __shfl_xor_sync(0xffffffffu, sum, offset, 32);
    }
    const bool tail = warp == k128_count - 1;
    const int layout = tail ? tail_layout : main_layout;
    block_q8_1_mmq &b = tail
        ? out_tail[sorted]
        : out_main[(uint64_t)warp * n_assign + sorted];
    const float d_inv = 127.0f / amax;
    char4 q;
    q.x = roundf(v[0] * d_inv);
    q.y = roundf(v[1] * d_inv);
    q.z = roundf(v[2] * d_inv);
    q.w = roundf(v[3] * d_inv);
    reinterpret_cast<char4 *>(b.qs)[lane] = q;
    if ((lane & 7) != 0) return;
    const float d = 1.0f / d_inv;
    if (layout == (int)MMQ_Q8_1_DS_LAYOUT_DS4) {
        b.ds4[lane >> 3] = make_half2(d, sum);
    } else {
        b.d4[lane >> 3] = d;
    }
}

/* Routed MoE matmul over a [main | tail] activation row: main is the
 * K-column input read with x_stride floats between rows, the tail is read
 * in place through x_tail_stride.  w_row_blocks / w_tail_row_blocks give
 * the weight row strides in blocks (0 = contiguous rows of K / 128
 * columns), so one tensor can serve as both main and tail when the tail is
 * simply its last four blocks.  One expert map, one worklist, one output
 * store.  Returns -1 without launching when the compact worklist cannot
 * take the shape, so the caller keeps its separate main + tail path. */
template <ggml_type type, ggml_type tail_type>
int ds4_mmq_moe_tail_impl(
        const char    * tag,
        const void    * W,
        const void    * W_tail,
        const float   * X_f32,
        int             x_stride,
        const float   * X_tail_f32,
        int             x_tail_stride,
        const int32_t * ids,
        float         * out_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        int             max_rows_per_expert,
        int             w_row_blocks,
        int             w_tail_row_blocks,
        /* false skips the whole-buffer non-finite pass; only valid when
         * every consumer zeroes non-finite values at read. */
        bool            sanitize_out,
        cudaStream_t    stream,
        /* Weighted-SwiGLU emit mode: gate/up rows of x_stride = K + 128
         * floats and one router weight per row replace X_f32 / X_tail_f32
         * (both NULL); the operands are quantized straight from them. */
        const float   * gate = NULL,
        const float   * up = NULL,
        const float   * router_weights = NULL) {
    const bool emit = gate != NULL;
    if (!W || !W_tail || !ids || !out_f32 ||
        (emit ? (!up || !router_weights || X_f32 || X_tail_f32)
              : (!X_f32 || !X_tail_f32))) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    constexpr int tail_blocks = DS4_MMQ_TAIL_K / QK8_0;
    const uintptr_t x_align = emit
        ? ((uintptr_t)gate | (uintptr_t)up)
        : ((uintptr_t)X_f32 | (uintptr_t)X_tail_f32);
    if (M <= 0 || K <= 0 || K % 256 != 0 || n_tokens <= 0 ||
        n_experts <= 0 || n_expert_used <= 0 || n_expert_used > n_experts ||
        x_stride < K || x_stride % 4 != 0 || (x_align & 15u) != 0u ||
        (emit ? x_stride != K + DS4_MMQ_TAIL_K
              : (x_tail_stride < DS4_MMQ_TAIL_K || x_tail_stride % 4 != 0)) ||
        max_rows_per_expert <= 0 ||
        w_row_blocks < 0 ||
        (w_row_blocks > 0 && w_row_blocks < K / ggml_blck_size(type)) ||
        w_tail_row_blocks < 0 ||
        (w_tail_row_blocks > 0 && w_tail_row_blocks < tail_blocks)) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d "
                "x_stride=%d tail_stride=%d bound=%d rows=%d/%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used,
                x_stride, x_tail_stride, max_rows_per_expert,
                w_row_blocks, w_tail_row_blocks);
        return -1;
    }
    if (!moe_worklist_enabled(type)) return -1;

    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);

    const int64_t ne_get_rows = (int64_t)n_tokens * n_expert_used;
    if (max_rows_per_expert > ne_get_rows) {
        fprintf(stderr, "%s: invalid expert bucket bound %d for %lld rows\n",
                tag, max_rows_per_expert, (long long)ne_get_rows);
        return -1;
    }
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const int64_t blck        = ggml_blck_size(type);
    const int64_t s01         = w_row_blocks > 0
        ? (int64_t)w_row_blocks : (int64_t)K / blck;
    const int64_t s02         = (int64_t)M * s01;
    const int64_t s01_tail    = w_tail_row_blocks > 0
        ? (int64_t)w_tail_row_blocks : (int64_t)tail_blocks;
    const int64_t s02_tail    = (int64_t)M * s01_tail;

    // 1. Expert-major work map (zeroed first: see ds4_mmq_moe_impl).
    ggml_cuda_pool_alloc<int32_t> ids_src1(ctx->pool(), ne_get_rows);
    ggml_cuda_pool_alloc<int32_t> ids_dst(ctx->pool(), ne_get_rows);
    ggml_cuda_pool_alloc<int32_t> expert_bounds(ctx->pool(), n_experts + 1);
    cudaMemsetAsync(ids_src1.get(), 0, ne_get_rows * sizeof(int32_t), stream);
    cudaMemsetAsync(ids_dst.get(),  0, ne_get_rows * sizeof(int32_t), stream);
    if ((size_t)n_tokens * 4u > ggml_cuda_info().devices[dev].smpbo &&
        !ds4_mmid_large_enabled()) {
        fprintf(stderr, "%s: n_tokens=%d exceeds mm_ids_helper shared-mem cap; falling back\n",
                tag, n_tokens);
        return -1;
    }
    const size_t mmid_bytes =
        ds4_mmid_fast_scratch_bytes(n_experts, n_tokens, n_expert_used);
    ggml_cuda_pool_alloc<char> mmid_scratch(ctx->pool(), mmid_bytes ? mmid_bytes : 1u);
    ggml_cuda_launch_mm_ids_helper_scratch(
        ids, ids_src1.get(), ids_dst.get(), expert_bounds.get(),
        n_experts, n_tokens, n_expert_used, /*nchannels_y=*/1,
        /*si1=*/n_expert_used, /*sis1=*/1,
        mmid_scratch.get(), mmid_bytes, stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mm_ids_helper failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }

    // 2. Main activation -> Q8_1 in the main type's scale layout.
    const size_t slack_bytes =
        (size_t)get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);
    const size_t nbytes_main =
        (size_t)ne_get_rows * ne10_padded * sizeof(block_q8_1) / QK8_1 +
        slack_bytes;
    ggml_cuda_pool_alloc<char> src1_q8_1(ctx->pool(), nbytes_main);
    ybuf_memset(src1_q8_1.get(), nbytes_main, stream);
    // 3. Tail activation -> one block per row, gathered through the same
    //    map straight out of the wide mid buffer.
    const size_t nbytes_tail =
        (size_t)ne_get_rows * sizeof(block_q8_1_mmq) + slack_bytes;
    ggml_cuda_pool_alloc<char> tail_q8_1(ctx->pool(), nbytes_tail);
    ybuf_memset(tail_q8_1.get(), nbytes_tail, stream);
    if (emit) {
        // Both operands straight from the gate/up rows: no F32 mid.
        const int k128_count = x_stride / 128;
        ds4_swiglu_weighted_q8_tail_emit<<<
            (unsigned)ne_get_rows, (unsigned)(32 * k128_count), 0, stream>>>(
            gate, up, router_weights, ids_src1.get(),
            (block_q8_1_mmq *)src1_q8_1.get(),
            (block_q8_1_mmq *)tail_q8_1.get(),
            (int)mmq_get_q8_1_ds_layout(type),
            (int)mmq_get_q8_1_ds_layout(tail_type),
            x_stride, (int)ne_get_rows);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: swiglu emit failed: %s\n", tag, cudaGetErrorString(err));
            return -3;
        }
    } else {
        quantize_mmq_q8_1_cuda(
            X_f32, ids_src1.get(), (void *)src1_q8_1.get(),
            type, /*ne00=*/K, /*s01=*/(int64_t)x_stride,
            /*s02=*/(int64_t)x_stride, /*s03=*/(int64_t)x_stride * n_tokens,
            /*ne0=*/ne10_padded, /*ne1=*/ne_get_rows, /*ne2=*/1, /*ne3=*/1,
            stream);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: main quantize failed: %s\n", tag, cudaGetErrorString(err));
            return -3;
        }
        quantize_mmq_q8_1_cuda(
            X_tail_f32, ids_src1.get(), (void *)tail_q8_1.get(),
            tail_type, /*ne00=*/DS4_MMQ_TAIL_K, /*s01=*/(int64_t)x_tail_stride,
            /*s02=*/0, /*s03=*/0,
            /*ne0=*/DS4_MMQ_TAIL_K, /*ne1=*/ne_get_rows, /*ne2=*/1, /*ne3=*/1,
            stream);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: tail quantize failed: %s\n", tag, cudaGetErrorString(err));
            return -3;
        }
    }

    const int rc = ds4_mmq_moe_worklist_tail_launch<type, tail_type>(
        tag, *ctx, W, (const int *)src1_q8_1.get(),
        W_tail, (const int *)tail_q8_1.get(),
        ids_dst.get(), expert_bounds.get(), out_f32,
        M, K, ne_get_rows, n_experts, s01, s02, s01_tail, s02_tail, stream);
    if (rc != 0) return rc;
    static bool logged_tail_worklist = false;
    if (!logged_tail_worklist) {
        logged_tail_worklist = true;
        fprintf(stderr,
                "ds4: fused routed MMQ main+tail worklist active "
                "(type=%d tail=%d rows=%lld experts=%d)\n",
                (int)type, (int)tail_type, (long long)ne_get_rows, n_experts);
    }
    if (sanitize_out) {
        ds4_mmq_sanitize_f32(out_f32, (uint64_t)M * (uint64_t)ne_get_rows, stream);
    }
    return 0;
}

template <ggml_type type>
int ds4_mmq_moe_impl(
        const char    * tag,
        const void    * W,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream,
        /* ds4 (P4 Inc3): optional aligned-SoA artifact; when non-null the mmq
         * kernel loads tiles from it directly and W is ignored (see mmq_args). */
        const char    * x_soa      = NULL,
        int64_t         soa_blocks = 0,
        /* ds4 (P3): false skips the whole-buffer nonfinite pass; only valid
         * when every consumer sanitizes at read (the routed-MoE swiglu/sum
         * kernels do). */
        bool            sanitize_out = true,
        /* Optional caller-proven maximum expert bucket size.  Router ids are
         * still authoritative through expert_bounds; this value only removes
         * launch tiles that cannot contain a routed row. */
        int64_t         ncols_max_hint = 0,
        /* Optional D2R engagement floor.  The global d2r_min_cols() default
         * (1024) was tuned on the DeepSeek prefill mix; a family whose
         * decode shape measures faster on the D2R schedule passes its own
         * floor here instead of moving the shared default. */
        int64_t         d2r_ncols_floor = 0,
        /* Unweighted SwiGLU can emit the Down consumer's D4 Q8 directly. */
        const float   * up_f32 = nullptr,
        SwiGLUOutput    activation = SwiGLUOutput::F32,
        int64_t         expert_stride = 0,
        MoePolicy       policy = MoePolicy::Generic) {

    if (!W || !X_f32 || !ids || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }
    /* K-quants use 256-value super-blocks. Qwen's expert-down tail is a
     * deliberately separate Q5_0 tensor with K=128, so its legacy 32-value
     * block is the one legal exception to the 256-wide routed contract. */
    constexpr int k_alignment = type == GGML_TYPE_Q5_0 ? QK5_0 : 256;
    if (K % k_alignment != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of %d\n",
                tag, K, k_alignment);
        return -1;
    }
    if (n_expert_used > n_experts) {
        fprintf(stderr, "%s: n_expert_used=%d > n_experts=%d\n", tag, n_expert_used, n_experts);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;

    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    ds4_pool_set_stream(stream);  /* task #22: pool ops must be stream-ordered with the kernels (see ds4_mmq_dense_impl) */

    const int64_t ne_get_rows  = (int64_t)n_tokens * n_expert_used;
    if (ncols_max_hint < 0 || ncols_max_hint > ne_get_rows) {
        fprintf(stderr, "%s: invalid expert bucket bound %lld for %lld rows\n",
                tag, (long long)ncols_max_hint, (long long)ne_get_rows);
        return -1;
    }
    const int64_t routed_ncols_max = ncols_max_hint > 0
        ? ncols_max_hint : ne_get_rows;
    const int64_t ne00         = K;
    const int64_t ne10_padded  = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const int64_t ne11         = 1;             // src1 rows per channel (one per token)
    const int64_t ne12         = n_tokens;      // src1 channels (= tokens)
    const int64_t blck         = ggml_blck_size(type);
    const int64_t s01          = (int64_t)K / blck;
    const int64_t natural_stride = (int64_t)M * s01;
    const int64_t s02 = expert_stride ? expert_stride : natural_stride;
    if (s02 < natural_stride || s02 > INT_MAX ||
        (int64_t)(n_experts - 1) * s02 + natural_stride > INT_MAX) {
        fprintf(stderr, "%s: invalid expert weight stride\n", tag);
        return -1;
    }

    // 1. Build the expert-major work map.
    ggml_cuda_pool_alloc<int32_t> ids_src1(ctx->pool(), ne_get_rows);
    ggml_cuda_pool_alloc<int32_t> ids_dst(ctx->pool(), ne_get_rows);
    ggml_cuda_pool_alloc<int32_t> expert_bounds(ctx->pool(), n_experts + 1);

    // Task #22 root-cause fix: mm_ids_helper COMPACTS - it only writes ids_src1
    // entries for in-range router ids and drops invalid ones (the router's NaN
    // path emits -1 by design), so with any dropped id the tail of ids_src1
    // stays unwritten pool memory.  quantize_mmq_q8_1's grid covers all
    // ne_get_rows rows and gathers x rows via ids_src1[i1] unconditionally
    // (quantize.cu:304), so a stale/garbage tail entry becomes a wild OOB read
    // (the intermittent batched-draft illegal access; B200 memcheck-convicted).
    // Zero both id maps so unwritten tail slots gather/scatter row 0 instead:
    // those lanes' output is never consumed (the mmq write-back loop is
    // expert_bounds-bounded), the cost is a few KB of memset on-stream.
    cudaMemsetAsync(ids_src1.get(), 0, ne_get_rows * sizeof(int32_t), stream);
    cudaMemsetAsync(ids_dst.get(),  0, ne_get_rows * sizeof(int32_t), stream);

    // si1 = stride between tokens in the ids tensor, in elements. Our ids is
    // contiguous [n_tokens, n_expert_used] so si1 = n_expert_used.
    // sis1 = stride between src1 channels in row-units. With ne11=1, sis1=1
    //        means each "channel" of src1 is one row of K floats.
    const int si1  = n_expert_used;
    const int sis1 = 1;

    // The smem mm_ids_helper uses n_tokens * 4 bytes of dynamic shared memory;
    // the down matmul reaches here with n_tokens = assignments (6x the forward
    // width), so 8192-row prefill chunks pass 48384 "tokens" > cap.  P5: past
    // the cap the launcher dispatches the bit-identical two-pass global
    // variant instead (mmid.cu mm_ids_helper_global) — refusing here used to
    // throw the WHOLE MoE block (including gate/up mmq work) onto the legacy
    // expert-tile fallback, the W8192 prefill cliff.  DS4_MMID_LARGE=0
    // restores the refusal.
    if ((size_t)n_tokens * 4u > ggml_cuda_info().devices[dev].smpbo && !ds4_mmid_large_enabled()) {
        fprintf(stderr, "%s: n_tokens=%d exceeds mm_ids_helper shared-mem cap; falling back\n",
                tag, n_tokens);
        return -1;
    }

    const size_t mmid_bytes =
        ds4_mmid_fast_scratch_bytes(n_experts, n_tokens, n_expert_used);
    ggml_cuda_pool_alloc<char> mmid_scratch(ctx->pool(), mmid_bytes ? mmid_bytes : 1u);
    ggml_cuda_launch_mm_ids_helper_scratch(
        ids, ids_src1.get(), ids_dst.get(), expert_bounds.get(),
        n_experts, n_tokens, n_expert_used, /*nchannels_y=*/(int)ne11, si1, sis1,
        mmid_scratch.get(), mmid_bytes, stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mm_ids_helper failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }

    // 2. Gather + quantize the activation into Q8_1.
    const size_t nbytes_src1_q8_1 =
        ne_get_rows * ne10_padded * sizeof(block_q8_1) / QK8_1 +
        get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);
    ggml_cuda_pool_alloc<char> src1_q8_1(ctx->pool(), nbytes_src1_q8_1);

    // S1.1a fix (same as the dense path): the mmq Y buffer is over-allocated for the
    // kernel's tail-tile reads and ne_get_rows columns need not fill the final mmq
    // column tile, but quantize only writes the valid columns.  The mmq kernel
    // (mmq.cuh:3528) unconditionally loads the full tile, reading the never-written
    // tail from stale pool memory -> allocator-perturbation-dependent garbage in the
    // (write_back-masked) tail lanes -> non-deterministic batched-forward output.
    // Zero it so the masked-out tail is a deterministic zero.
    ybuf_memset(src1_q8_1.get(), nbytes_src1_q8_1, stream);

    // src1 logical [K, ne11=1, ne12=n_tokens, ne13=1] - K innermost, then
    // one row per channel, channels = tokens.
    const int64_t s11_src = (int64_t)K;                                 // stride between rows of a channel
    const int64_t s12_src = (int64_t)K * ne11;                          // stride between channels = K*1
    const int64_t s13_src = (int64_t)K * ne11 * ne12;                   // stride between samples

    if (up_f32) {
        const dim3 grid((unsigned)ne_get_rows, (K + 511) / 512);
        if (activation == SwiGLUOutput::NaiveBF16) {
            mimo2_swiglu_q8<SwiGLUOutput::NaiveBF16><<<grid, 128, 0, stream>>>(
                X_f32, up_f32, ids_src1.get(), (block_q8_1_mmq *)src1_q8_1.get(),
                K, (int)ne_get_rows);
        } else {
            mimo2_swiglu_q8<<<grid, 128, 0, stream>>>(
                X_f32, up_f32, ids_src1.get(), (block_q8_1_mmq *)src1_q8_1.get(),
                K, (int)ne_get_rows);
        }
    } else {
        quantize_mmq_q8_1_cuda(
            X_f32, ids_src1.get(), (void *)src1_q8_1.get(),
            type, /*ne00=*/K, s11_src, s12_src, s13_src,
            /*ne0=*/ne10_padded, /*ne1=*/ne_get_rows, /*ne2=*/1, /*ne3=*/1,
            stream);
    }

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_mmq_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }

    /* Wide raw IQ routing can use the same worklist without a host bucket
     * bound: the device expert_bounds still defines every non-empty tile. */
    const bool wide_iq = (type == GGML_TYPE_IQ2_XXS || type == GGML_TYPE_IQ1_S ||
                          type == GGML_TYPE_IQ1_M || type == GGML_TYPE_IQ2_XS) &&
                         ne_get_rows >= DS4_MMQ_WIDE_IQ_MIN_ROWS &&
                         n_experts >= DS4_MMQ_WIDE_IQ_MIN_EXPERTS;
    const bool glm_q2 = policy == MoePolicy::GlmQ2Down && type == GGML_TYPE_Q2_K;
    if ((ncols_max_hint > 0 || wide_iq || glm_q2) &&
        x_soa == NULL && moe_worklist_enabled(type)) {
        int worklist_rc = -1;
        if constexpr (type == GGML_TYPE_Q3_K || type == GGML_TYPE_Q4_K ||
                      type == GGML_TYPE_Q5_K || type == GGML_TYPE_IQ2_XXS ||
                      type == GGML_TYPE_IQ1_S || type == GGML_TYPE_IQ1_M ||
                      type == GGML_TYPE_IQ2_XS || type == GGML_TYPE_Q2_K) {
            if constexpr (type == GGML_TYPE_IQ2_XS) {
                enum {
                    kMimoDownRows = 4096, kMimoDownColumns = 2048,
                    kMimoExperts = 256, kMimoUsed = 8,
                    kMimoMinTokens = 256, kMimoMaxTokens = 8192
                };
                const char *env = getenv("DS4_MIMO2_DOWN_PIPE64");
                // MiMo's unweighted SwiGLU Down uses the native pipelined
                // 64-column tile throughout. Keep decode and generic IQ
                // callers on 128; this trades more weight reads for overlap.
                const bool pipe64 = up_f32 && activation == SwiGLUOutput::F32 &&
                    (!env || strcmp(env, "0") != 0) &&
                    moe_worklist_pipe_enabled() && moe_worklist_tail64_enabled() &&
                    cc == GGML_CUDA_CC_DGX_SPARK &&
                    M == kMimoDownRows && K == kMimoDownColumns &&
                    n_experts == kMimoExperts && n_expert_used == 1 &&
                    n_tokens % kMimoUsed == 0 &&
                    n_tokens >= kMimoMinTokens * kMimoUsed &&
                    n_tokens <= kMimoMaxTokens * kMimoUsed;
                if (pipe64) {
                    worklist_rc = ds4_mmq_moe_worklist_launch<type, DS4_MMQ_PIPE_MAX_X>(
                        tag, *ctx, W, (const int *)src1_q8_1.get(),
                        ids_dst.get(), expert_bounds.get(), out_f32,
                        M, K, ne_get_rows, n_experts, s01, s02, stream);
                }
            }
            if (worklist_rc == -1 && (type != GGML_TYPE_Q2_K || glm_q2)) {
                worklist_rc = ds4_mmq_moe_worklist_launch<type>(
                    tag, *ctx, W, (const int *)src1_q8_1.get(),
                    ids_dst.get(), expert_bounds.get(), out_f32,
                    M, K, ne_get_rows, n_experts, s01, s02, stream);
            }
        }
        if (worklist_rc == 0) {
            static bool logged_worklist = false;
            if (!logged_worklist) {
                logged_worklist = true;
                fprintf(stderr,
                        "ds4: compact routed MMQ worklist active "
                        "(type=%d rows=%lld experts=%d)\n",
                        (int)type, (long long)ne_get_rows, n_experts);
            }
            if (sanitize_out) {
                ds4_mmq_sanitize_f32(
                    out_f32, (uint64_t)M * (uint64_t)ne_get_rows, stream);
            }
            return 0;
        }
        if (worklist_rc != -1) return worklist_rc;
    }

    /* IQ1_M only has the ds4 worklist tile (mmq.cuh load_tiles_iq1_m), no
     * rectangular mul_mat_q instantiation. -1 returns the caller to the
     * assign-major MMVQ. */
    if constexpr (type == GGML_TYPE_IQ1_M) {
        return -1;
    }

    // 3. Build mmq_args for the MoE path.
    //
    // dst layout convention matches upstream's MoE branch
    // (mmq.cu:215-220): dst is interpreted as [M, n_expert_used, n_tokens]
    // with M innermost and n_expert_used as the second dim that mmq writes
    // through ids_dst.  s1 = M (the column stride in the flat dst buffer
    // mmq writes into).  The output is column-major: out[col*M + row].
    const int64_t s1            = (int64_t)M;
    // stride_channel_y per upstream: ne11 * ne10_padded * sizeof(block_q8_1)
    //                                     / (QK8_1 * sizeof(int))
    // In MoE mode the kernel zeroes out the channel-stride contribution to
    // offset_y after reading expert_bounds, so the value is permissive -
    // but we set it consistently with upstream.
    const int64_t s12_mmq = ne11 * ne10_padded * sizeof(block_q8_1) / (QK8_1 * sizeof(int));
    const int64_t s13_mmq = ne12 * s12_mmq;

    const bool use_stream_k =
        (GGML_CUDA_CC_IS_NVIDIA(cc) && ggml_cuda_highest_compiled_arch(cc) >= GGML_CUDA_CC_VOLTA) ||
        GGML_CUDA_CC_IS_CDNA(cc);

    if (out_memset_enabled()) {
        cudaMemsetAsync(out_f32, 0, (size_t)M * (size_t)ne_get_rows * sizeof(float), stream);
    }

    if (type == GGML_TYPE_Q2_K && x_soa != nullptr && d2r_enabled() &&
        K % 256 == 0 && M % 2 == 0 &&
        ne_get_rows >= (d2r_ncols_floor > 0 ? d2r_ncols_floor
                                            : d2r_min_cols())) {
        static int d2r_avail_cc = -1;
        static int d2r_avail = 0;
        if (d2r_avail_cc != cc) {
            d2r_avail_cc = cc;
            d2r_avail = ds4_mmq_q2_K_moe_d2r_available(cc) ? 1 : 0;
        }
        if (d2r_avail) {
            const size_t d2r_work_bytes =
                ds4_mmq_q2_K_moe_d2r_scratch_bytes(ne_get_rows, n_experts);
            if (d2r_work_bytes != 0) {
                ggml_cuda_pool_alloc<char> d2r_work(ctx->pool(), d2r_work_bytes);
                const int d2r_rc = ds4_mmq_q2_K_moe_d2r_launch(
                    x_soa, soa_blocks, src1_q8_1.get(), ids_dst.get(), expert_bounds.get(),
                    out_f32, M, K, ne_get_rows, n_experts, d2r_work.get(), d2r_work_bytes,
                    stream);
                if (d2r_rc == 0) {
                    return 0;
                }
            }
        }
    }

    const mmq_args args = {
        /*x=*/(const char *)W,
        /*type_x=*/type,
        /*y=*/(const int *)src1_q8_1.get(),
        /*ids_dst=*/ids_dst.get(),
        /*expert_bounds=*/expert_bounds.get(),
        /*dst=*/out_f32,
        /*ncols_x=*/ne00,
        /*nrows_x=*/(int64_t)M,
        /*ncols_dst=*/ne_get_rows,
        /*stride_row_x=*/s01,
        /*ncols_y=*/ne_get_rows,
        /*nrows_dst=*/s1,
        /*nchannels_x=*/(int64_t)n_experts,
        /*nchannels_y=*/(int64_t)n_experts,
        /*stride_channel_x=*/s02,
        /*stride_channel_y=*/s12_mmq,
        /*stride_channel_dst=*/(int64_t)0,
        /*nsamples_x=*/1,
        /*nsamples_y=*/1,
        /*stride_sample_x=*/0,
        /*stride_sample_y=*/s13_mmq,
        /*stride_sample_dst=*/0,
        /*use_stream_k=*/use_stream_k,
        /*ncols_max=*/routed_ncols_max,
        /*x_soa=*/x_soa,
        /*soa_blocks=*/soa_blocks,
    };

    if constexpr (type != GGML_TYPE_IQ1_M) {
        mul_mat_q_case<type>(*ctx, args, stream);
    }

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mul_mat_q_case (moe) launch failed: %s\n", tag, cudaGetErrorString(err));
        return -4;
    }
    if (sanitize_out) {
        ds4_mmq_sanitize_f32(out_f32, (uint64_t)M * (uint64_t)ne_get_rows, stream);
    }
    return 0;
}

struct ds4_mmq_fused_down {
    const void  * W;
    const char  * W_soa;
    int64_t       soa_blocks;
    const float * router_weights;
    float       * mid_f32;
    float       * out;
    int           out_dim;
    float         clamp;
    bool          direct_gateup_q8;
    void        * input_q8_scratch;
    size_t        input_q8_scratch_bytes;
    void        * q8_scratch;
    size_t        q8_scratch_bytes;
    void        * work_scratch;
    size_t        work_scratch_bytes;
    /* flat-pool p5c: producer-emitted token-compact q8 of X (see the
     * fused_direct_soa doc in ds4_mmq.h); NULL = quantize internally. */
    const void  * input_q8_ext;
    size_t        input_q8_ext_bytes;
};

struct ds4_mmq_q3_handoff {
    const void  * W;
    const float * router_weights;
    void        * q8_scratch;
    size_t        q8_scratch_bytes;
    float       * out;
    int           out_dim;
};

static bool ds4_mmq_take_scratch(
        void *base, size_t capacity, size_t *offset,
        size_t bytes, size_t alignment, void **result) {
    if (!base || !offset || !result || alignment == 0 ||
        (alignment & (alignment - 1)) != 0) {
        return false;
    }
    if (*offset > capacity) return false;
    const uintptr_t address = (uintptr_t)base + *offset;
    const size_t padding = (size_t)(-(uintptr_t)address) & (alignment - 1);
    if (padding > capacity - *offset) return false;
    const size_t aligned = *offset + padding;
    if (bytes > capacity - aligned) return false;
    *result = (char *)base + aligned;
    *offset = aligned + bytes;
    return true;
}

static bool ds4_mmq_size_mul(size_t a, size_t b, size_t *result) {
    if (!result || (a != 0 && b > SIZE_MAX / a)) return false;
    *result = a * b;
    return true;
}

static bool ds4_mmq_size_add(size_t a, size_t b, size_t *result) {
    if (!result || b > SIZE_MAX - a) return false;
    *result = a + b;
    return true;
}

static bool ds4_mmq_scratch_overlaps(
        const void *a, size_t a_bytes, const void *b, size_t b_bytes) {
    const uintptr_t a_addr = (uintptr_t)a;
    const uintptr_t b_addr = (uintptr_t)b;
    return a_addr <= b_addr
        ? b_addr - a_addr < a_bytes
        : a_addr - b_addr < b_bytes;
}

// Scatter a token-compact Q8_1 activation (block ib = kseg * n_tokens +
// token) into the expert-sorted layout the worklist tiles stream (ib = kseg
// * n_sorted + column).  One int per thread, consecutive threads on
// consecutive ints of one 144-byte block, so both sides stay coalesced; the
// compact source (23 MB at 8K tokens) mostly comes from L2 while the sorted
// destination is written once.  Replaces the slot-gathered quantize, which
// read every token row once per assignment (~0.84 GB per 8K Qwen layer).
static __global__ void ds4_q8_1_mmq_gather_rows(
        const int * __restrict__ src, int * __restrict__ dst,
        const int32_t * __restrict__ ids_src1,
        int n_sorted, int n_tokens, int ksegs) {
    constexpr int sz = sizeof(block_q8_1_mmq) / sizeof(int);
    const size_t total = (size_t)n_sorted * (size_t)ksegs * sz;
    const size_t idx = (size_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (idx >= total) return;
    const int w = (int)(idx % sz);
    const size_t b = idx / sz;
    const int r = (int)(b % (size_t)n_sorted);
    const int k = (int)(b / (size_t)n_sorted);
    dst[idx] = src[((size_t)k * n_tokens + ids_src1[r]) * sz + w];
}

// Produce the weighted SwiGLU rows in their canonical pair-major order. The
// proven upstream quantizer below gathers them through the already available
// ids_dst map, so gate/up and down share one expert-major schedule without a
// second mm_ids_helper.
static __global__ void ds4_swiglu_weighted_f32(
        const float * __restrict__ gate,
        const float * __restrict__ up,
        const float * __restrict__ router_weights,
        float * __restrict__ mid,
        uint64_t n,
        int K,
        float clamp) {
    const uint64_t i = (uint64_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= n) return;
    const uint64_t pair = i / (uint64_t)K;
    float g = isfinite(gate[i]) ? gate[i] : 0.0f;
    float u = isfinite(up[i]) ? up[i] : 0.0f;
    if (clamp > 1.0e-6f) {
        g = fminf(g, clamp);
        u = fminf(fmaxf(u, -clamp), clamp);
    }
    mid[i] = (g / (1.0f + expf(-g))) * u * router_weights[pair];
}

/* One 32-thread warp owns one (sorted-assignment, k128) D4 block; a 128-thread
 * CTA handles four consecutive k128 blocks, matching the canonical
 * quantizer's four-warp launch density. Each lane
 * reads a float4 exactly like quantize_mmq_q8_1<D4>; its 8-lane subgroup
 * owns one 32-value d4 scale.  The already-built map converts the sorted
 * column back to the canonical [token,slot] pair; this is deliberately
 * ids_dst, not ids_src1 (which indexes the original token activation). */
static __global__ void ds4_swiglu_weighted_q8_d4_emit(
        const float * __restrict__ gate,
        const float * __restrict__ up,
        const float * __restrict__ router_weights,
        const int32_t * __restrict__ ids_dst,
        block_q8_1_mmq * __restrict__ out,
        int K,
        int n_assign) {
    const int sorted = (int)blockIdx.x;
    const int warp = (int)threadIdx.x >> 5;
    const int lane = (int)threadIdx.x & 31;
    const int k128_count = K / 128;
    const int k128 = (int)blockIdx.y * 4 + warp;
    if (sorted >= n_assign || k128 >= k128_count) return;
    const int pair = ids_dst[sorted];
    const int row = k128 * 128 + lane * 4;
    const float4 g4 = *reinterpret_cast<const float4 *>(
        gate + (uint64_t)pair * K + row);
    const float4 u4 = *reinterpret_cast<const float4 *>(
        up + (uint64_t)pair * K + row);
    float v[4];
    const float *gp = reinterpret_cast<const float *>(&g4);
    const float *uptr = reinterpret_cast<const float *>(&u4);
    const float weight = router_weights[pair];
    float amax = 0.0f;
#pragma unroll
    for (int j = 0; j < 4; ++j) {
        const float g = isfinite(gp[j]) ? gp[j] : 0.0f;
        const float u = isfinite(uptr[j]) ? uptr[j] : 0.0f;
        v[j] = (g / (1.0f + expf(-g))) * u * weight;
        amax = fmaxf(amax, fabsf(v[j]));
    }
#pragma unroll
    for (int offset = 4; offset > 0; offset >>= 1) {
        amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, offset, 32));
    }
    const float d_inv = 127.0f / amax;
    block_q8_1_mmq &b = out[(uint64_t)k128 * n_assign + sorted];
    char4 q;
    q.x = (int8_t)roundf(v[0] * d_inv);
    q.y = (int8_t)roundf(v[1] * d_inv);
    q.z = (int8_t)roundf(v[2] * d_inv);
    q.w = (int8_t)roundf(v[3] * d_inv);
    reinterpret_cast<char4 *>(b.qs)[lane] = q;
    if ((lane & 7) == 0) {
        b.d4[lane >> 3] = 1.0f / d_inv;
    }
}

static bool ds4_mmq_q8_d4_emit_grid(
        int K, int n_assign, dim3 *grid) {
    if (!grid || K <= 0 || K % 256 != 0 || n_assign <= 0) return false;
    const uint64_t grid_y = ((uint64_t)K + 511u) / 512u;
    /* CUDA's portable grid limits are 2^31-1 in X and 65535 in Y/Z. */
    if ((uint64_t)n_assign > 0x7fffffffu || grid_y == 0u ||
        grid_y > 65535u) {
        return false;
    }
    *grid = dim3((unsigned)n_assign, (unsigned)grid_y, 1u);
    return true;
}

extern "C" int ds4_mmq_swiglu_weighted_q8_d4_emit_test(
        const float *gate, const float *up, const float *router_weights,
        const int32_t *ids_dst, void *q8_out, int K, int n_assign,
        cudaStream_t stream) {
    dim3 grid;
    if (!gate || !up || !router_weights || !ids_dst || !q8_out ||
        !ds4_mmq_q8_d4_emit_grid(K, n_assign, &grid)) return -1;
    ds4_swiglu_weighted_q8_d4_emit<<<grid, 128, 0, stream>>>(
        gate, up, router_weights, ids_dst,
        (block_q8_1_mmq *)q8_out, K, n_assign);
    return cudaGetLastError() == cudaSuccess ? 0 : -2;
}

extern "C" int ds4_mmq_q3_K_quantize_ref(
        const float *x, const int32_t *ids_dst, void *q8_out,
        int K, int n_assign, cudaStream_t stream) {
    if (!x || !ids_dst || !q8_out || K <= 0 || K % 256 != 0 ||
        n_assign <= 0) return -1;
    quantize_mmq_q8_1_cuda(
        x, ids_dst, q8_out, GGML_TYPE_Q3_K,
        K, K, K, (int64_t)K * n_assign,
        K, n_assign, 1, 1, stream);
    return cudaGetLastError() == cudaSuccess ? 0 : -2;
}

// Paired MoE: one helper + one quantize covers both weights.  See the
// header comment on ds4_mmq_iq2_xxs_moe_pair for motivation.  Internal
// structure mirrors ds4_mmq_moe_impl above; the only differences are the
// two W pointers, the two output pointers, and the second mul_mat_q_case
// launch with a fresh (x, dst) pair.
template <ggml_type type, bool profile_fused_prefill = false>
int ds4_mmq_moe_pair_impl(
        const char    * tag,
        const void    * W_a,
        const void    * W_b,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_a,
        float         * out_b,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream,
        /* ds4 (P4 Inc3): optional aligned-SoA artifacts for W_a / W_b (same
         * shape, so one block count); see ds4_mmq_moe_impl. */
        const char    * xa_soa     = NULL,
        const char    * xb_soa     = NULL,
        int64_t         soa_blocks = 0,
        /* ds4 (P3): see ds4_mmq_moe_impl. */
        bool            sanitize_out = true,
        const ds4_mmq_fused_down *fused_down = nullptr,
        /* Optional caller-proven maximum expert bucket size. Router ids are
         * still authoritative through expert_bounds. A positive hint also
         * opts Q3_K/Q4_K pairs into the compact routed worklist. */
        int64_t         ncols_max_hint = 0,
        const ds4_mmq_q3_handoff *q3_handoff = nullptr,
        /* See ds4_mmq_moe_impl: family D2R engagement floor (0 = policy). */
        int64_t         d2r_ncols_floor = 0,
        /* Raw GLM cache slots may include whole-quant-block padding. */
        int64_t         expert_stride = 0) {

    const bool direct_gateup_q8 =
        fused_down != nullptr && fused_down->direct_gateup_q8;
    if (!W_a || !W_b || !X_f32 || !ids ||
        (!direct_gateup_q8 && (!out_a || !out_b))) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }
    if (K % 256 != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }
    if (n_expert_used > n_experts) {
        fprintf(stderr, "%s: n_expert_used=%d > n_experts=%d\n", tag, n_expert_used, n_experts);
        return -1;
    }
    if (fused_down &&
        (type != GGML_TYPE_IQ2_XXS || !fused_down->W ||
         !fused_down->router_weights ||
         (!direct_gateup_q8 && !fused_down->mid_f32) ||
         (direct_gateup_q8 &&
          (!xa_soa || !xb_soa || !fused_down->W_soa ||
           !fused_down->input_q8_scratch ||
           fused_down->input_q8_scratch_bytes == 0 ||
           !fused_down->q8_scratch || fused_down->q8_scratch_bytes == 0 ||
           !fused_down->work_scratch || fused_down->work_scratch_bytes == 0)) ||
         !fused_down->out || fused_down->out_dim <= 0 || M % 256 != 0)) {
        fprintf(stderr, "%s: invalid fused Q2_K down configuration\n", tag);
        return -1;
    }
    if (q3_handoff &&
        (type != GGML_TYPE_IQ2_XXS || fused_down || !xa_soa || !xb_soa ||
         !q3_handoff->W || !q3_handoff->router_weights ||
         !q3_handoff->q8_scratch || !q3_handoff->out ||
         q3_handoff->out_dim <= 0 || M % 256 != 0 || K % 256 != 0 ||
         n_tokens < 512 || n_tokens >= (1 << 22) ||
         n_expert_used >= (1 << 10) || n_experts > 32768 ||
         !moe_worklist_enabled(GGML_TYPE_Q3_K))) {
        return -1;
    }

    const bool nvtx_prefill = profile_fused_prefill &&
                              fused_down != nullptr &&
                              n_tokens >= 1024 &&
                              ds4_mmq_nvtx_requested();
    ds4_mmq_nvtx_scope fused_scope(
            "ds4/prefill/moe/mmq_fused",
            ds4_mmq_nvtx_payload((uint32_t)n_tokens, (uint32_t)n_expert_used),
            nvtx_prefill);

    const int dev = ggml_cuda_get_device();
    const int cc  = ggml_cuda_info().devices[dev].cc;

    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    ds4_pool_set_stream(stream);  /* task #22: pool ops must be stream-ordered with the kernels (see ds4_mmq_dense_impl) */

    const int64_t ne_get_rows  = (int64_t)n_tokens * n_expert_used;
    if (ncols_max_hint < 0 || ncols_max_hint > ne_get_rows) {
        fprintf(stderr, "%s: invalid expert bucket bound %lld for %lld rows\n",
                tag, (long long)ncols_max_hint, (long long)ne_get_rows);
        return -1;
    }
    /* The default IQ2 gate/up D2R schedule packs each expert index into the
     * upper 16 bits of a signed int and launches its work capacity in grid.y.
     * Keep both limits in range before any shared-map handoff launch.  This
     * conservative gate also keeps atomic refusal valid if D2R policy changes
     * between call sites. */
    const uint64_t d2r_capacity64 =
        ((uint64_t)ne_get_rows + 63u) / 64u + (uint64_t)n_experts;
    if (q3_handoff &&
        (n_experts > 32768 || d2r_capacity64 > 65535u)) {
        return -1;
    }
    const int64_t ne00         = K;
    const int64_t ne10_padded  = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const int64_t ne11         = 1;
    const int64_t ne12         = n_tokens;
    const int64_t blck         = ggml_blck_size(type);
    const int64_t s01          = (int64_t)K / blck;
    const int64_t natural_stride = (int64_t)M * s01;
    const int64_t s02 = expert_stride ? expert_stride : natural_stride;
    if (s02 < natural_stride || s02 > INT_MAX ||
        (int64_t)(n_experts - 1) * s02 + natural_stride > INT_MAX) {
        fprintf(stderr, "%s: invalid expert weight stride\n", tag);
        return -1;
    }
    size_t q3_payload = 0;
    size_t q3_slack = 0;
    size_t q3_required = 0;
    bool q3_worklist_attributes_prepared = false;
    dim3 q3_emit_grid;

    /* Complete handoff refusal gate.  This is intentionally before the id
     * memsets/helper, activation quantize, or pair producer launch so -1 is
     * always safe for the high-level caller to replay from the beginning. */
    if (q3_handoff) {
        const int64_t q3_s01 =
            (int64_t)M / ggml_blck_size(GGML_TYPE_Q3_K);
        const int64_t q3_s02 =
            (int64_t)q3_handoff->out_dim * q3_s01;
        const int nsm = ggml_cuda_info().devices[dev].nsm;
        if (!ds4_mmq_moe_worklist_preflight<GGML_TYPE_Q3_K>(
                cc, nsm, q3_handoff->out_dim, M, ne_get_rows, n_experts,
                q3_s01, q3_s02, nullptr)) {
            return -1;
        }
        if (!ds4_mmq_q8_d4_emit_grid(
                M, (int)ne_get_rows, &q3_emit_grid)) {
            return -1;
        }
        dim3 input_quant_grid;
        if (!ds4_mmq_q8_d4_emit_grid(
                K, (int)ne_get_rows, &input_quant_grid)) {
            return -1;
        }
        const int warp_size = ggml_cuda_info().devices[dev].warp_size;
        const int nwarps = mmq_get_nwarps_host(cc, warp_size);
        const cudaError_t attribute_err =
            ds4_mmq_moe_worklist_prepare_attributes<GGML_TYPE_Q3_K>(
                cc, warp_size, nwarps);
        if (attribute_err != cudaSuccess) {
            fprintf(stderr, "%s: Q3 worklist shared-memory preflight failed: %s\n",
                    tag, cudaGetErrorString(attribute_err));
            /* Attribute errors are reported before this handoff launches, so
             * clear the runtime's sticky launch status before classic replay. */
            (void)cudaGetLastError();
            return -1;
        }
        q3_worklist_attributes_prepared = true;
        /* M is a multiple of 256 for this path, so compute whole D4 blocks
         * before multiplying. This avoids an overflowing rows*M*36
         * intermediate even when the final byte count would be rejected. */
        const size_t q3_blocks_per_row = (size_t)M / 128u;
        if (q3_blocks_per_row > SIZE_MAX / sizeof(block_q8_1_mmq)) {
            return -1;
        }
        const size_t q3_bytes_per_row =
            q3_blocks_per_row * sizeof(block_q8_1_mmq);
        if ((size_t)ne_get_rows > SIZE_MAX / q3_bytes_per_row) return -1;
        q3_payload = (size_t)ne_get_rows * q3_bytes_per_row;
        const int q3_x_max = get_mmq_x_max_host(cc);
        if (q3_x_max <= 0 ||
            (size_t)q3_x_max > SIZE_MAX / sizeof(block_q8_1_mmq)) {
            return -1;
        }
        q3_slack = (size_t)q3_x_max * sizeof(block_q8_1_mmq);
        if (q3_payload > SIZE_MAX - q3_slack) return -1;
        q3_required = q3_payload + q3_slack;
        if (q3_handoff->q8_scratch_bytes < q3_required) {
            return -1;
        }
    }

    ggml_cuda_pool_alloc<int32_t> ids_src1_alloc;
    ggml_cuda_pool_alloc<int32_t> ids_dst_alloc;
    ggml_cuda_pool_alloc<int32_t> expert_bounds_alloc;
    int32_t *ids_src1 = nullptr;
    int32_t *ids_dst = nullptr;
    int32_t *expert_bounds = nullptr;
    void *direct_work = nullptr;
    size_t direct_work_bytes = 0;

    size_t nbytes_src1_q8_1 = 0;
    size_t src1_values = 0;
    size_t src1_payload = 0;
    size_t src1_slack = 0;
    const int src1_x_max = get_mmq_x_max_host(cc);
    if ((uint64_t)ne_get_rows > (uint64_t)SIZE_MAX ||
        (uint64_t)ne10_padded > (uint64_t)SIZE_MAX || src1_x_max <= 0 ||
        !ds4_mmq_size_mul((size_t)ne_get_rows, (size_t)ne10_padded,
                          &src1_values) ||
        src1_values % QK8_1 != 0 ||
        !ds4_mmq_size_mul(src1_values / QK8_1, sizeof(block_q8_1),
                          &src1_payload) ||
        !ds4_mmq_size_mul((size_t)src1_x_max, sizeof(block_q8_1_mmq),
                          &src1_slack) ||
        !ds4_mmq_size_add(src1_payload, src1_slack,
                          &nbytes_src1_q8_1)) {
        return -1;
    }
    if (q3_handoff &&
        (src1_payload % sizeof(int) != 0u ||
         src1_payload / sizeof(int) > (size_t)INT_MAX)) {
        return -1;
    }
    size_t direct_down_q8_bytes = 0;
    if (direct_gateup_q8) {
        const int64_t down_ne10_padded = GGML_PAD((int64_t)M, MATRIX_ROW_PADDING);
        direct_down_q8_bytes =
            (size_t)ne_get_rows * (size_t)down_ne10_padded *
                sizeof(block_q8_1) / QK8_1 +
            (size_t)get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);
        const size_t gateup_work_bytes =
            ds4_mmq_iq2_xxs_moe_d2r_fused_scratch_bytes(
                ne_get_rows, n_experts);
        const size_t down_work_bytes =
            ds4_mmq_q2_K_moe_d2r_scratch_bytes(ne_get_rows, n_experts);
        if (fused_down->input_q8_scratch_bytes < nbytes_src1_q8_1) return -91;
        if (fused_down->q8_scratch_bytes < direct_down_q8_bytes) return -92;
        if (gateup_work_bytes == 0 || down_work_bytes == 0) return -93;
        if (!d2r_enabled() || !d2r_iq2_enabled()) return -94;
        if (ne_get_rows < d2r_min_cols()) return -95;
        if (!ds4_mmq_iq2_xxs_moe_d2r_available(cc) ||
            !ds4_mmq_q2_K_moe_d2r_available(cc)) {
            return -96;
        }

        size_t offset = 0;
        void *ids_src1_raw = nullptr;
        void *ids_dst_raw = nullptr;
        void *expert_bounds_raw = nullptr;
        direct_work_bytes = gateup_work_bytes > down_work_bytes
            ? gateup_work_bytes : down_work_bytes;
        if (!ds4_mmq_take_scratch(
                fused_down->work_scratch, fused_down->work_scratch_bytes,
                &offset, (size_t)ne_get_rows * sizeof(int32_t), 256,
                &ids_src1_raw) ||
            !ds4_mmq_take_scratch(
                fused_down->work_scratch, fused_down->work_scratch_bytes,
                &offset, (size_t)ne_get_rows * sizeof(int32_t), 256,
                &ids_dst_raw) ||
            !ds4_mmq_take_scratch(
                fused_down->work_scratch, fused_down->work_scratch_bytes,
                &offset, (size_t)(n_experts + 1) * sizeof(int32_t), 256,
                &expert_bounds_raw) ||
            !ds4_mmq_take_scratch(
                fused_down->work_scratch, fused_down->work_scratch_bytes,
                &offset, direct_work_bytes, 256, &direct_work)) {
            return -97;
        }
        ids_src1 = (int32_t *)ids_src1_raw;
        ids_dst = (int32_t *)ids_dst_raw;
        expert_bounds = (int32_t *)expert_bounds_raw;
    } else {
        ids_src1 = ids_src1_alloc.alloc(ctx->pool(), ne_get_rows);
        ids_dst = ids_dst_alloc.alloc(ctx->pool(), ne_get_rows);
        expert_bounds = expert_bounds_alloc.alloc(ctx->pool(), n_experts + 1);
    }

    const int si1  = n_expert_used;
    const int sis1 = 1;

    // Same cap guard as ds4_mmq_moe_impl (see comment there): past the smem
    // cap the launcher takes the bit-identical global variant (P5); only
    // refuse with DS4_MMID_LARGE=0.
    if ((size_t)n_tokens * 4u > ggml_cuda_info().devices[dev].smpbo && !ds4_mmid_large_enabled()) {
        fprintf(stderr, "%s: n_tokens=%d exceeds mm_ids_helper shared-mem cap; falling back\n",
                tag, n_tokens);
        return -1;
    }

    cudaError_t err = cudaSuccess;
    {
        ds4_mmq_nvtx_scope stage(
                "ds4/prefill/moe/expert_map",
                ds4_mmq_nvtx_payload((uint32_t)n_tokens, (uint32_t)n_experts),
                nvtx_prefill);
        // Task #22 root-cause fix (same as ds4_mmq_moe_impl): zero the id maps
        // so entries dropped by mm_ids_helper never expose stale pool memory.
        cudaMemsetAsync(ids_src1, 0, ne_get_rows * sizeof(int32_t), stream);
        cudaMemsetAsync(ids_dst,  0, ne_get_rows * sizeof(int32_t), stream);
        const size_t mmid_bytes =
            ds4_mmid_fast_scratch_bytes(n_experts, n_tokens, n_expert_used);
        ggml_cuda_pool_alloc<char> mmid_scratch(ctx->pool(), mmid_bytes ? mmid_bytes : 1u);
        ggml_cuda_launch_mm_ids_helper_scratch(
            ids, ids_src1, ids_dst, expert_bounds,
            n_experts, n_tokens, n_expert_used, /*nchannels_y=*/(int)ne11,
            si1, sis1, mmid_scratch.get(), mmid_bytes, stream);

        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: mm_ids_helper failed: %s\n", tag, cudaGetErrorString(err));
            return -2;
        }
    }

    const bool use_stream_k =
        (GGML_CUDA_CC_IS_NVIDIA(cc) && ggml_cuda_highest_compiled_arch(cc) >= GGML_CUDA_CC_VOLTA) ||
        GGML_CUDA_CC_IS_CDNA(cc);
    /* The fused target-prefill path receives a true top-k assignment: one
     * token cannot select the same expert twice, so no expert bucket can
     * exceed n_tokens rows. Keep the conservative gathered-row bound for all
     * generic MMQ callers, including DSpark/MTP. */
    const int64_t routed_ncols_max = ncols_max_hint > 0
        ? ncols_max_hint
        : fused_down ? (int64_t)n_tokens : ne_get_rows;

    enum {
        kMimoRows = 2048, kMimoColumns = 4096, kMimoExperts = 256, kMimoUsed = 8,
        kMimoMinTokens = 256, kMimoMaxTokens = 8192
    };
    static const bool mimo_compact_enabled = [] {
        const char *env = getenv("DS4_MIMO2_INPUT_Q8_COMPACT");
        return !env || strcmp(env, "0") != 0;
    }();
    // The D2R consumer reads token Q8 directly. Generic MMQ still gets the
    // sorted format; the fallback below reconstructs it if D2R refuses.
    const bool mimo_input_compact = type == GGML_TYPE_IQ2_XXS &&
        !direct_gateup_q8 && !fused_down && !q3_handoff &&
        mimo_compact_enabled && moe_yind_enabled() &&
        cc == GGML_CUDA_CC_DGX_SPARK && M == kMimoRows && K == kMimoColumns &&
        n_experts == kMimoExperts && n_expert_used == kMimoUsed &&
        n_tokens >= kMimoMinTokens && n_tokens <= kMimoMaxTokens &&
        xa_soa && xb_soa && soa_blocks >= (int64_t)n_experts * M * (K / 256) &&
        d2r_enabled() && d2r_iq2_enabled() &&
        ne_get_rows >= (d2r_ncols_floor > 0 ? d2r_ncols_floor : d2r_min_cols()) &&
        ds4_mmq_iq2_xxs_moe_d2r_available(cc);
    const size_t input_q8_bytes = mimo_input_compact
        ? (size_t)n_tokens * (size_t)ne10_padded * sizeof(block_q8_1) / QK8_1 + src1_slack
        : nbytes_src1_q8_1;

    /* The materialized path stream-frees gate/up Q8_1 before allocating the
     * down Q8_1. The direct path needs both simultaneously, but writes down
     * Q8_1 into caller-owned gate scratch instead of growing the CUDA pool. */
    {
    ggml_cuda_pool_alloc<char> src1_q8_1_alloc;
    char *src1_q8_1 = direct_gateup_q8
        ? (char *)fused_down->input_q8_scratch
        : src1_q8_1_alloc.alloc(ctx->pool(), input_q8_bytes);

    // S1.1a fix (same as the dense/moe paths): zero the over-allocated mmq Y buffer
    // so the kernel's unconditional masked-out tail-tile read (mmq.cuh:3528) returns
    // a deterministic zero instead of allocator-perturbation-dependent stale memory.
    const int64_t s11_src = (int64_t)K;
    const int64_t s12_src = (int64_t)K * ne11;
    const int64_t s13_src = (int64_t)K * ne11 * ne12;
    /* p5b: token-compact input quantize on the direct fused path (the
     * materialized paths below keep the slot-gathered form: their pair/mmq
     * consumers address Y by assignment slot).
     * p5c: a producer-emitted token-compact buffer replaces even the
     * compact quantize — same layout by construction (ib = kseg*n_tokens
     * + row), so the p5b indirection consumes it unchanged. */
    const bool moe_yind = direct_gateup_q8 && moe_yind_enabled();
    /* The compact worklist pair (Q4_K / Q5_K / Q8_0 gate/up) quantizes once
     * per token too and scatters the blocks into the sorted layout its
     * tiles stream (ds4_q8_1_mmq_gather_rows).  Decided here, before the
     * quantize, on the launch's own shape test, so the generic fallback
     * never meets a compact buffer.  DS4_MMQ_NO_YIND restores the
     * slot-gathered quantize. */
    bool pair_worklist_yind = false;
    if constexpr (type == GGML_TYPE_Q4_K || type == GGML_TYPE_Q5_K ||
                  type == GGML_TYPE_Q8_0) {
        pair_worklist_yind =
            !direct_gateup_q8 && !fused_down && !q3_handoff &&
            !expert_stride &&
            ncols_max_hint > 0 && xa_soa == nullptr && xb_soa == nullptr &&
            moe_worklist_enabled(type) && moe_yind_enabled() &&
            ds4_mmq_moe_worklist_preflight<type>(
                cc, ggml_cuda_info().devices[dev].nsm, M, K, ne_get_rows,
                n_experts, s01, s02, nullptr);
    }
    const void *input_q8_ext = nullptr;
    if (moe_yind && fused_down && fused_down->input_q8_ext) {
        const size_t ext_need =
            (size_t)n_tokens * (size_t)ne10_padded * sizeof(block_q8_1) / QK8_1;
        if (fused_down->input_q8_ext_bytes >= ext_need) {
            input_q8_ext = fused_down->input_q8_ext;
        }
    }
    if (input_q8_ext) {
        src1_q8_1 = (char *)const_cast<void *>(input_q8_ext);
        static bool ext_logged = false;
        if (!ext_logged) {
            ext_logged = true;
            fprintf(stderr, "ds4: moe gateup consuming producer q8 "
                    "(flat-pool p5c, first n_tokens=%d)\n", n_tokens);
        }
    }
    const int64_t quant_rows = (moe_yind || pair_worklist_yind || mimo_input_compact)
        ? (int64_t)n_tokens : ne_get_rows;
    ggml_cuda_pool_alloc<char> compact_q8_1_alloc;
    if (!input_q8_ext) {
        ds4_mmq_nvtx_scope stage(
                "ds4/prefill/moe/input_quant_q8_1",
                ds4_mmq_nvtx_payload((uint32_t)quant_rows, (uint32_t)K),
                nvtx_prefill);
        ybuf_memset(src1_q8_1, input_q8_bytes, stream);
        if (pair_worklist_yind) {
            const size_t compact_bytes =
                (size_t)n_tokens * (size_t)ne10_padded * sizeof(block_q8_1) / QK8_1;
            char *compact = compact_q8_1_alloc.alloc(ctx->pool(), compact_bytes);
            quantize_mmq_q8_1_cuda(
                X_f32, /*ids=*/nullptr, (void *)compact,
                type, /*ne00=*/K, s11_src, s12_src, s13_src,
                /*ne0=*/ne10_padded, /*ne1=*/(int64_t)n_tokens, /*ne2=*/1,
                /*ne3=*/1, stream);
            err = cudaGetLastError();
            if (err != cudaSuccess) {
                fprintf(stderr, "%s: quantize_mmq_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
                return -3;
            }
            const int ksegs = (int)(ne10_padded / (4 * QK8_1));
            const size_t total = (size_t)ne_get_rows * (size_t)ksegs *
                                 (sizeof(block_q8_1_mmq) / sizeof(int));
            ds4_q8_1_mmq_gather_rows<<<(unsigned)((total + 255u) / 256u), 256, 0, stream>>>(
                (const int *)compact, (int *)src1_q8_1, ids_src1,
                (int)ne_get_rows, n_tokens, ksegs);
        } else {
            quantize_mmq_q8_1_cuda(
                X_f32, (moe_yind || mimo_input_compact) ? nullptr : ids_src1, (void *)src1_q8_1,
                type, /*ne00=*/K, s11_src, s12_src, s13_src,
                /*ne0=*/ne10_padded, /*ne1=*/quant_rows, /*ne2=*/1, /*ne3=*/1,
                stream);
        }

        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: quantize_mmq_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
            return -3;
        }
    }

    if (direct_gateup_q8) {
        if (moe_yind) {
            static bool yind_logged = false;
            if (!yind_logged) {
                yind_logged = true;
                fprintf(stderr, "ds4: moe gateup y-indirect q8 staging engage "
                        "(flat-pool p5b, first n_tokens=%d n_assign=%lld)\n",
                        n_tokens, (long long)ne_get_rows);
            }
        }
        if (moe_yind && moe_yind_verify_enabled()) {
            /* In-situ byte-diff (p5a VERIFY pattern): run the slot-gathered
             * reference quantize into a temp buffer and compare every
             * assignment slot's blocks against the token-compact buffer
             * through ids_src1.  Instrument only - synchronous. */
            const size_t blk = sizeof(block_q8_1_mmq);
            const int nkseg = (int)(ne10_padded / (4 * QK8_1));
            const size_t ref_payload = (size_t)nkseg * (size_t)ne_get_rows * blk;
            const size_t cmp_payload = (size_t)nkseg * (size_t)n_tokens * blk;
            char *ref = nullptr;
            if (cudaMalloc((void **)&ref, ref_payload) == cudaSuccess) {
                quantize_mmq_q8_1_cuda(
                    X_f32, ids_src1, (void *)ref,
                    type, K, s11_src, s12_src, s13_src,
                    ne10_padded, ne_get_rows, 1, 1, stream);
                char *h_ref = (char *)malloc(ref_payload);
                char *h_cmp = (char *)malloc(cmp_payload);
                int32_t *h_ids = (int32_t *)malloc((size_t)ne_get_rows * sizeof(int32_t));
                if (h_ref && h_cmp && h_ids) {
                    cudaMemcpyAsync(h_ref, ref, ref_payload, cudaMemcpyDeviceToHost, stream);
                    cudaMemcpyAsync(h_cmp, src1_q8_1, cmp_payload, cudaMemcpyDeviceToHost, stream);
                    cudaMemcpyAsync(h_ids, ids_src1, (size_t)ne_get_rows * sizeof(int32_t),
                                    cudaMemcpyDeviceToHost, stream);
                    cudaStreamSynchronize(stream);
                    long long bad = 0;
                    long long first_slot = -1, first_kseg = -1;
                    for (int ks = 0; ks < nkseg; ++ks) {
                        for (int64_t slot = 0; slot < ne_get_rows; ++slot) {
                            const char *a = h_ref + ((size_t)ks * (size_t)ne_get_rows + (size_t)slot) * blk;
                            const char *b = h_cmp + ((size_t)ks * (size_t)n_tokens + (size_t)h_ids[slot]) * blk;
                            if (memcmp(a, b, blk) != 0) {
                                if (first_slot < 0) { first_slot = slot; first_kseg = ks; }
                                ++bad;
                            }
                        }
                    }
                    fprintf(stderr, "ds4: moe yind VERIFY n_tokens=%d n_assign=%lld ksegs=%d "
                            "bad=%lld/%lld first_slot=%lld first_kseg=%lld\n",
                            n_tokens, (long long)ne_get_rows, nkseg,
                            bad, (long long)nkseg * (long long)ne_get_rows,
                            first_slot, first_kseg);
                }
                free(h_ref); free(h_cmp); free(h_ids);
                cudaFree(ref);
            }
        }
        ybuf_memset(fused_down->q8_scratch, direct_down_q8_bytes, stream);
        const size_t gateup_work_bytes =
            ds4_mmq_iq2_xxs_moe_d2r_fused_scratch_bytes(
                ne_get_rows, n_experts);
        if (gateup_work_bytes == 0) {
            return -9;
        }
        {
            ds4_mmq_nvtx_scope stage(
                    "ds4/prefill/moe/iq2_gate_up_swiglu_q8_d2r",
                    ds4_mmq_nvtx_payload((uint32_t)ne_get_rows, (uint32_t)M),
                    nvtx_prefill);
            const int d2r_rc = ds4_mmq_iq2_xxs_moe_d2r_fused_launch(
                    xa_soa, xb_soa, soa_blocks,
                    src1_q8_1,
                    moe_yind ? ids_src1 : nullptr,
                    moe_yind ? n_tokens : 0,
                    ids_dst, expert_bounds,
                    fused_down->router_weights, fused_down->q8_scratch,
                    M, K, ne_get_rows, n_experts, fused_down->clamp,
                    direct_work, gateup_work_bytes, stream);
            if (d2r_rc != 0) {
                return -10;
            }
        }

        if (out_memset_enabled()) {
            cudaMemsetAsync(fused_down->out, 0,
                    (size_t)fused_down->out_dim * (size_t)ne_get_rows * sizeof(float),
                    stream);
        }
        const size_t down_work_bytes =
            ds4_mmq_q2_K_moe_d2r_scratch_bytes(ne_get_rows, n_experts);
        if (down_work_bytes == 0) {
            return -11;
        }
        {
            ds4_mmq_nvtx_scope stage(
                    "ds4/prefill/moe/q2_down_d2r",
                    ds4_mmq_nvtx_payload((uint32_t)ne_get_rows,
                                         (uint32_t)fused_down->out_dim),
                    nvtx_prefill);
            const int down_rc = ds4_mmq_q2_K_moe_d2r_launch(
                    fused_down->W_soa,
                    fused_down->soa_blocks,
                    fused_down->q8_scratch,
                    ids_dst, expert_bounds,
                    fused_down->out,
                    fused_down->out_dim, M, ne_get_rows, n_experts,
                    direct_work, down_work_bytes, stream);
            if (down_rc != 0) {
                return -12;
            }
        }
        return 0;
    }

    const int64_t s1      = (int64_t)M;
    const int64_t s12_mmq = ne11 * ne10_padded * sizeof(block_q8_1) / (QK8_1 * sizeof(int));
    const int64_t s13_mmq = ne12 * s12_mmq;

    if (out_memset_enabled()) {
        cudaMemsetAsync(out_a, 0, (size_t)M * (size_t)ne_get_rows * sizeof(float), stream);
        cudaMemsetAsync(out_b, 0, (size_t)M * (size_t)ne_get_rows * sizeof(float), stream);
    }

    bool gate_up_done = false;
    if (type == GGML_TYPE_IQ2_XXS && xa_soa != nullptr && xb_soa != nullptr &&
        d2r_enabled() && d2r_iq2_enabled() && K % 256 == 0 &&
        ne_get_rows >= (d2r_ncols_floor > 0 ? d2r_ncols_floor
                                            : d2r_min_cols())) {
        static int d2r_iq2_avail_cc = -1;
        static int d2r_iq2_avail = 0;
        if (d2r_iq2_avail_cc != cc) {
            d2r_iq2_avail_cc = cc;
            d2r_iq2_avail = ds4_mmq_iq2_xxs_moe_d2r_available(cc) ? 1 : 0;
        }
        if (d2r_iq2_avail) {
            const size_t d2r_work_bytes =
                ds4_mmq_iq2_xxs_moe_d2r_pair_scratch_bytes(ne_get_rows, n_experts);
            if (d2r_work_bytes != 0) {
                ggml_cuda_pool_alloc<char> d2r_work(ctx->pool(), d2r_work_bytes);
                ds4_mmq_nvtx_scope stage(
                        "ds4/prefill/moe/iq2_gate_up_d2r",
                        ds4_mmq_nvtx_payload((uint32_t)ne_get_rows, (uint32_t)M),
                        nvtx_prefill);
                const int d2r_rc = ds4_mmq_iq2_xxs_moe_d2r_pair_launch(
                        xa_soa, xb_soa, soa_blocks, src1_q8_1, ids_dst,
                        expert_bounds, out_a, out_b, M, K, ne_get_rows, n_experts,
                        n_expert_used, d2r_work.get(), d2r_work_bytes, stream,
                        mimo_input_compact ? ids_src1 : nullptr,
                        mimo_input_compact ? n_tokens : 0);
                if (d2r_rc == 0) {
                    gate_up_done = true;
                }
            }
        }
    }

    ggml_cuda_pool_alloc<char> fallback_q8_alloc;
    if (mimo_input_compact && !gate_up_done) {
        // A refused fast path must not feed token-compact rows into generic MMQ.
        src1_q8_1 = fallback_q8_alloc.alloc(ctx->pool(), nbytes_src1_q8_1);
        ybuf_memset(src1_q8_1, nbytes_src1_q8_1, stream);
        quantize_mmq_q8_1_cuda(
                X_f32, ids_src1, src1_q8_1, type, K, s11_src, s12_src, s13_src,
                ne10_padded, ne_get_rows, 1, 1, stream);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: fallback Q8 quantize failed: %s\n", tag, cudaGetErrorString(err));
            return -3;
        }
    }

    if (!gate_up_done && ncols_max_hint > 0 && xa_soa == nullptr &&
        xb_soa == nullptr && moe_worklist_enabled(type)) {
        int pair_a_rc = -1;
        int pair_b_rc = -1;
        if constexpr (type == GGML_TYPE_Q3_K || type == GGML_TYPE_Q4_K ||
                      type == GGML_TYPE_Q5_K || type == GGML_TYPE_Q8_0 ||
                      type == GGML_TYPE_IQ1_S || type == GGML_TYPE_IQ1_M ||
                      type == GGML_TYPE_IQ2_XXS || type == GGML_TYPE_IQ2_XS) {
            pair_a_rc = ds4_mmq_moe_worklist_launch<type>(
                tag, *ctx, W_a, (const int *)src1_q8_1,
                ids_dst, expert_bounds, out_a,
                M, K, ne_get_rows, n_experts, s01, s02, stream);
            if (pair_a_rc == 0) {
                pair_b_rc = ds4_mmq_moe_worklist_launch<type>(
                    tag, *ctx, W_b, (const int *)src1_q8_1,
                    ids_dst, expert_bounds, out_b,
                    M, K, ne_get_rows, n_experts, s01, s02, stream);
            }
        }
        if (pair_a_rc == 0 && pair_b_rc == 0) {
            gate_up_done = true;
            static bool logged_pair_worklist = false;
            if (!logged_pair_worklist) {
                logged_pair_worklist = true;
                fprintf(stderr,
                        "ds4: compact routed MMQ pair worklist active "
                        "(type=%d rows=%lld experts=%d%s)\n",
                        (int)type, (long long)ne_get_rows, n_experts,
                        pair_worklist_yind ? ", token-compact quantize" : "");
            }
        } else if (pair_a_rc != -1 || pair_b_rc != -1) {
            /* A launched first output cannot safely fall back to the generic
             * pair if the second launch fails. The same shape validation is
             * shared by both calls, so -1 can only be an all-or-none refusal. */
            return pair_a_rc != 0 ? pair_a_rc : pair_b_rc;
        }
    }

    if (!gate_up_done) {
    /* IQ1_M has the ds4 worklist tile only (see ds4_mmq_moe_impl); a refused
     * shape goes back to the caller's two single calls. */
    if constexpr (type == GGML_TYPE_IQ1_M) {
        return -1;
    }
    mmq_args args = {
        /*x=*/(const char *)W_a,
        /*type_x=*/type,
        /*y=*/(const int *)src1_q8_1,
        /*ids_dst=*/ids_dst,
        /*expert_bounds=*/expert_bounds,
        /*dst=*/out_a,
        /*ncols_x=*/ne00,
        /*nrows_x=*/(int64_t)M,
        /*ncols_dst=*/ne_get_rows,
        /*stride_row_x=*/s01,
        /*ncols_y=*/ne_get_rows,
        /*nrows_dst=*/s1,
        /*nchannels_x=*/(int64_t)n_experts,
        /*nchannels_y=*/(int64_t)n_experts,
        /*stride_channel_x=*/s02,
        /*stride_channel_y=*/s12_mmq,
        /*stride_channel_dst=*/(int64_t)0,
        /*nsamples_x=*/1,
        /*nsamples_y=*/1,
        /*stride_sample_x=*/0,
        /*stride_sample_y=*/s13_mmq,
        /*stride_sample_dst=*/0,
        /*use_stream_k=*/use_stream_k,
        /*ncols_max=*/routed_ncols_max,
        /*x_soa=*/xa_soa,
        /*soa_blocks=*/soa_blocks,
    };

    {
        ds4_mmq_nvtx_scope stage(
                "ds4/prefill/moe/iq2_gate",
                ds4_mmq_nvtx_payload((uint32_t)ne_get_rows, (uint32_t)M),
                nvtx_prefill);
        if constexpr (type != GGML_TYPE_IQ1_M) {
            mul_mat_q_case<type>(*ctx, args, stream);
        }
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: mul_mat_q_case (pair a) launch failed: %s\n", tag, cudaGetErrorString(err));
            return -4;
        }
    }

    // Second matmul over the same activation buffer and same routing map.
    args.x     = (const char *)W_b;
    args.dst   = out_b;
    args.x_soa = xb_soa;
    {
        ds4_mmq_nvtx_scope stage(
                "ds4/prefill/moe/iq2_up",
                ds4_mmq_nvtx_payload((uint32_t)ne_get_rows, (uint32_t)M),
                nvtx_prefill);
        if constexpr (type != GGML_TYPE_IQ1_M) {
            mul_mat_q_case<type>(*ctx, args, stream);
        }
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: mul_mat_q_case (pair b) launch failed: %s\n", tag, cudaGetErrorString(err));
            return -5;
        }
    }
    }
    }

    if (fused_down) {
        const int64_t down_ne10_padded = GGML_PAD((int64_t)M, MATRIX_ROW_PADDING);
        const size_t logical_q8_bytes =
            (size_t)ne_get_rows * (size_t)down_ne10_padded * sizeof(block_q8_1) / QK8_1;
        const size_t tail_q8_bytes =
            (size_t)get_mmq_x_max_host(cc) * sizeof(block_q8_1_mmq);
        ggml_cuda_pool_alloc<char> down_q8_1(
            ctx->pool(), logical_q8_bytes + tail_q8_bytes);

        const uint64_t mid_values = (uint64_t)ne_get_rows * (uint64_t)M;
        {
            ds4_mmq_nvtx_scope stage(
                    "ds4/prefill/moe/swiglu_down_quant",
                    ds4_mmq_nvtx_payload((uint32_t)ne_get_rows, (uint32_t)M),
                    nvtx_prefill);
            ybuf_memset(down_q8_1.get(), logical_q8_bytes + tail_q8_bytes, stream);
            ds4_swiglu_weighted_f32<<<
                (uint32_t)((mid_values + 255u) / 256u), 256, 0, stream>>>(
                    out_a, out_b, fused_down->router_weights,
                    fused_down->mid_f32, mid_values, M, fused_down->clamp);
            err = cudaGetLastError();
            if (err != cudaSuccess) {
                fprintf(stderr, "%s: weighted SwiGLU launch failed: %s\n",
                        tag, cudaGetErrorString(err));
                return -6;
            }

            quantize_mmq_q8_1_cuda(
                fused_down->mid_f32, ids_dst, (void *)down_q8_1.get(),
                GGML_TYPE_Q2_K, /*ne00=*/M, /*s01=*/M,
                /*s02=*/(int64_t)M, /*s03=*/(int64_t)M * ne_get_rows,
                /*ne0=*/down_ne10_padded, /*ne1=*/ne_get_rows,
                /*ne2=*/1, /*ne3=*/1, stream);
            err = cudaGetLastError();
            if (err != cudaSuccess) {
                fprintf(stderr, "%s: down quantize_mmq_q8_1_cuda failed: %s\n",
                        tag, cudaGetErrorString(err));
                return -7;
            }
        }

        if (out_memset_enabled()) {
            cudaMemsetAsync(fused_down->out, 0,
                    (size_t)fused_down->out_dim * (size_t)ne_get_rows * sizeof(float),
                    stream);
        }
        const int64_t down_s01 = (int64_t)M / ggml_blck_size(GGML_TYPE_Q2_K);
        const int64_t down_s02 = (int64_t)fused_down->out_dim * down_s01;
        const int64_t down_s12 =
            down_ne10_padded * sizeof(block_q8_1) / (QK8_1 * sizeof(int));
        const mmq_args down_args = {
            /*x=*/(const char *)fused_down->W,
            /*type_x=*/GGML_TYPE_Q2_K,
            /*y=*/(const int *)down_q8_1.get(),
            /*ids_dst=*/ids_dst,
            /*expert_bounds=*/expert_bounds,
            /*dst=*/fused_down->out,
            /*ncols_x=*/(int64_t)M,
            /*nrows_x=*/(int64_t)fused_down->out_dim,
            /*ncols_dst=*/ne_get_rows,
            /*stride_row_x=*/down_s01,
            /*ncols_y=*/ne_get_rows,
            /*nrows_dst=*/(int64_t)fused_down->out_dim,
            /*nchannels_x=*/(int64_t)n_experts,
            /*nchannels_y=*/(int64_t)n_experts,
            /*stride_channel_x=*/down_s02,
            /*stride_channel_y=*/down_s12,
            /*stride_channel_dst=*/(int64_t)0,
            /*nsamples_x=*/1,
            /*nsamples_y=*/1,
            /*stride_sample_x=*/0,
            /*stride_sample_y=*/ne_get_rows * down_s12,
            /*stride_sample_dst=*/0,
            /*use_stream_k=*/use_stream_k,
            /*ncols_max=*/routed_ncols_max,
            /*x_soa=*/fused_down->W_soa,
            /*soa_blocks=*/fused_down->soa_blocks,
        };
        bool down_done = false;
        if (fused_down->W_soa != nullptr && d2r_enabled() &&
            ne_get_rows >= d2r_min_cols() &&
            ds4_mmq_q2_K_moe_d2r_available(cc)) {
            const size_t work_bytes =
                ds4_mmq_q2_K_moe_d2r_scratch_bytes(ne_get_rows, n_experts);
            if (work_bytes != 0u) {
                ggml_cuda_pool_alloc<char> work(ctx->pool(), work_bytes);
                ds4_mmq_nvtx_scope stage(
                        "ds4/prefill/moe/q2_down_d2r",
                        ds4_mmq_nvtx_payload((uint32_t)ne_get_rows,
                                             (uint32_t)fused_down->out_dim),
                        nvtx_prefill);
                down_done = ds4_mmq_q2_K_moe_d2r_launch(
                        fused_down->W_soa,
                        fused_down->soa_blocks,
                        down_q8_1.get(),
                        ids_dst,
                        expert_bounds,
                        fused_down->out,
                        fused_down->out_dim,
                        M,
                        ne_get_rows,
                        n_experts,
                        work.get(),
                        work_bytes,
                        stream) == 0;
            }
        }
        if (!down_done) {
            ds4_mmq_nvtx_scope stage(
                    "ds4/prefill/moe/q2_down",
                    ds4_mmq_nvtx_payload((uint32_t)ne_get_rows,
                                         (uint32_t)fused_down->out_dim),
                    nvtx_prefill);
            mul_mat_q_case<GGML_TYPE_Q2_K>(*ctx, down_args, stream);
            err = cudaGetLastError();
            if (err != cudaSuccess) {
                fprintf(stderr, "%s: fused Q2_K down launch failed: %s\n",
                        tag, cudaGetErrorString(err));
                return -8;
            }
        }
    }
    if (q3_handoff) {
        if (q3_handoff->q8_scratch_bytes < q3_required) return -20;

        /* All refusal checks above precede the pair producer.  From this
         * point on, every error is a hard post-launch failure. */
        cudaError_t q3_err = cudaMemsetAsync(
            (char *)q3_handoff->q8_scratch + q3_payload, 0, q3_slack,
            stream);
        if (q3_err != cudaSuccess) return -20;
        ds4_swiglu_weighted_q8_d4_emit<<<q3_emit_grid, 128, 0, stream>>>(
            out_a, out_b, q3_handoff->router_weights, ids_dst,
            (block_q8_1_mmq *)q3_handoff->q8_scratch,
            M, (int)ne_get_rows);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: weighted SwiGLU D4 emit failed: %s\n",
                    tag, cudaGetErrorString(err));
            return -21;
        }
        const int64_t q3_s01 = (int64_t)M / ggml_blck_size(GGML_TYPE_Q3_K);
        const int64_t q3_s02 = (int64_t)q3_handoff->out_dim * q3_s01;
        const int q3_rc = ds4_mmq_moe_worklist_launch<GGML_TYPE_Q3_K>(
            tag, *ctx, q3_handoff->W,
            (const int *)q3_handoff->q8_scratch,
            ids_dst, expert_bounds, q3_handoff->out,
            q3_handoff->out_dim, M, ne_get_rows, n_experts,
            q3_s01, q3_s02, stream, q3_worklist_attributes_prepared);
        if (q3_rc != 0) return q3_rc == -1 ? -22 : -23;
        /* Consumer-guarded paths (sanitize_out=false) skip this pass.
         * DS4_CUDA_MOE_HANDOFF_SANITIZE=1 restores it for A/B. */
        if (sanitize_out || handoff_down_sanitize()) {
            ds4_mmq_sanitize_f32(
                q3_handoff->out,
                (uint64_t)q3_handoff->out_dim * (uint64_t)ne_get_rows,
                stream);
            err = cudaGetLastError();
            if (err != cudaSuccess) {
                fprintf(stderr, "%s: Q3 output sanitize launch failed: %s\n",
                        tag, cudaGetErrorString(err));
                return -24;
            }
        }
    }
    if (sanitize_out) {
        ds4_mmq_sanitize_f32(out_a, (uint64_t)M * (uint64_t)ne_get_rows, stream);
        ds4_mmq_sanitize_f32(out_b, (uint64_t)M * (uint64_t)ne_get_rows, stream);
    }
    return 0;
}

/* Qwen3.8's 128-wide Q5_0 down tail is too narrow for the tensor-core MMQ
 * path. Sort assignments once, then keep each expert row's four Q5 blocks
 * resident while walking that expert's routed activations in F32. */
__global__ static void ds4_q5_0_f32_expert_major_accum_kernel(
        const block_q5_0 * __restrict__ W,
        const float      * __restrict__ X,
        const int32_t    * __restrict__ ids_src1,
        const int32_t    * __restrict__ ids_dst,
        const int32_t    * __restrict__ expert_bounds,
        float            * __restrict__ out,
        int M,
        int x_stride,
        int x_offset) {
    constexpr int k_tail = 128;
    constexpr int k_blocks = k_tail / QK5_0;
    constexpr int k_rows_per_warp = 5;
    constexpr int k_warps = 8;
    constexpr int k_rows_per_block = k_rows_per_warp * k_warps;

    const int expert = (int)blockIdx.y;
    const int lane = threadIdx.x & 31;
    const int warp = threadIdx.x >> 5;
    const int row_base = (int)blockIdx.x * k_rows_per_block + warp;
    const int blocks_per_expert = M * k_blocks;

    float dequants[k_rows_per_warp][k_blocks];
#pragma unroll
    for (int row_i = 0; row_i < k_rows_per_warp; ++row_i) {
        const int row = row_base + row_i * k_warps;
#pragma unroll
        for (int block_i = 0; block_i < k_blocks; ++block_i) {
            float scale = 0.0f;
            int quant = 0;
            if (row < M) {
                const block_q5_0 *block = W + expert * blocks_per_expert +
                    row * k_blocks + block_i;
                const uint32_t qh = (uint32_t)block->qh[0] |
                                    ((uint32_t)block->qh[1] << 8) |
                                    ((uint32_t)block->qh[2] << 16) |
                                    ((uint32_t)block->qh[3] << 24);
                const uint8_t packed = block->qs[lane & 15];
                const int low = lane < 16 ? packed & 15 : packed >> 4;
                quant = (low | (int)(((qh >> lane) & 1u) << 4)) - 16;
                scale = __half2float(block->d);
            }
            dequants[row_i][block_i] = scale * quant;
        }
    }

    __shared__ float input[k_tail];
    __shared__ float result[k_rows_per_block];
    const int begin = expert_bounds[expert];
    const int end = expert_bounds[expert + 1];
    for (int sorted = begin; sorted < end; ++sorted) {
        const int src = ids_src1[sorted];
        const int dst = ids_dst[sorted];
        if (threadIdx.x < k_tail)
            input[threadIdx.x] = X[(int64_t)src * x_stride + x_offset +
                                   threadIdx.x];
        __syncthreads();
        float inputs[k_blocks];
#pragma unroll
        for (int block_i = 0; block_i < k_blocks; ++block_i)
            inputs[block_i] = input[block_i * QK5_0 + lane];

#pragma unroll
        for (int row_i = 0; row_i < k_rows_per_warp; ++row_i) {
            const int row = row_base + row_i * k_warps;
            if (row >= M) continue;
            float sum = 0.0f;
#pragma unroll
            for (int block_i = 0; block_i < k_blocks; ++block_i)
                sum += inputs[block_i] * dequants[row_i][block_i];
#pragma unroll
            for (int offset = 16; offset > 0; offset >>= 1)
                sum += __shfl_down_sync(0xffffffffu, sum, offset);
            if (lane == 0)
                result[row_i * k_warps + warp] = sum;
        }
        __syncthreads();
        if (threadIdx.x < k_rows_per_block) {
            const int row = (int)blockIdx.x * k_rows_per_block + threadIdx.x;
            if (row < M)
                out[(int64_t)dst * M + row] += result[threadIdx.x];
        }
    }
}

} // anonymous namespace

extern "C" int ds4_mmq_q8_0_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q8_0>("ds4_mmq_q8_0_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q2_K_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q2_K>("ds4_mmq_q2_K_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq2_xxs_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_IQ2_XXS>("ds4_mmq_iq2_xxs_moe", W, X, ids, out, M, K,
                                               n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q3_K_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q3_K>("ds4_mmq_q3_K_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q3_K_moe_bounded(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr, "ds4_mmq_q3_K_moe_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_impl<GGML_TYPE_Q3_K>(
        "ds4_mmq_q3_K_moe_bounded", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream,
        /*x_soa=*/NULL, /*soa_blocks=*/0, /*sanitize_out=*/true,
        /*ncols_max_hint=*/max_rows_per_expert);
}

/* ds4 (P4 Inc3): mmq MoE over the aligned row-pair-SoA Q2_K artifact
 * (weight server --repack-q2k-aligned) -- no raw-layout weights and no
 * derepack scratch involved; the mul_mat_q tile loader reads the SoA
 * sections directly (load_tiles_q2_K_soa, bit-identical tiles). */
extern "C" int ds4_mmq_q2_K_moe_soa(
        const void * W_soa, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int d2r_ncols_floor,
        cudaStream_t stream) {
    if (M <= 0 || M % 2 != 0 || K <= 0 || K % 256 != 0 || n_experts <= 0) {
        fprintf(stderr, "ds4_mmq_q2_K_moe_soa: bad shape M=%d K=%d nexp=%d\n", M, K, n_experts);
        return -1;
    }
    const int64_t npair = (int64_t)n_experts * (int64_t)(M/2) * (int64_t)(K/256);
    /* W_soa doubles as the (unused) raw pointer so the impl's null checks
     * hold.  sanitize_out=false: the routed-MoE consumers (swiglu / moe_sum)
     * sanitize at read, saving the whole-buffer pass (P3). */
    return ds4_mmq_moe_impl<GGML_TYPE_Q2_K>("ds4_mmq_q2_K_moe_soa", W_soa, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream,
                                            (const char *)W_soa, npair,
                                            /*sanitize_out=*/false,
                                            /*ncols_max_hint=*/0,
                                            (int64_t)d2r_ncols_floor);
}

extern "C" int ds4_mmq_q4_K_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q4_K>("ds4_mmq_q4_K_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_K_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q5_K>("ds4_mmq_q5_K_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_K_moe_bounded(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr, "ds4_mmq_q5_K_moe_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_impl<GGML_TYPE_Q5_K>(
        "ds4_mmq_q5_K_moe_bounded", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream,
        /*x_soa=*/NULL, /*soa_blocks=*/0, /*sanitize_out=*/true,
        /*ncols_max_hint=*/max_rows_per_expert);
}

extern "C" int ds4_mmq_q6_K_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q6_K>("ds4_mmq_q6_K_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_0_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_Q5_0>("ds4_mmq_q5_0_moe", W, X, ids, out, M, K,
                                            n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_0_f32_moe_accum(
        const void *W, const float *X, const int32_t *ids, float *out,
        int M, int K, int x_stride, int x_offset, int n_tokens,
        int n_experts, int n_expert_used, cudaStream_t stream) {
    if (!W || !X || !ids || !out || M <= 0 || K != 128 ||
        x_offset < 0 || x_stride < x_offset + K || n_tokens <= 0 ||
        n_experts <= 0 || n_expert_used <= 0 ||
        n_expert_used > n_experts ||
        (int64_t)n_tokens * n_expert_used > INT_MAX) {
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context *ctx = get_ctx_for_device(dev);
    if (!ctx) return -1;
    if ((size_t)n_tokens * sizeof(int32_t) >
            ggml_cuda_info().devices[dev].smpbo &&
        !ds4_mmid_large_enabled()) {
        return -1;
    }

    ds4_pool_set_stream(stream);
    const int assignments = n_tokens * n_expert_used;
    ggml_cuda_pool_alloc<int32_t> ids_src1(ctx->pool(), assignments);
    ggml_cuda_pool_alloc<int32_t> ids_dst(ctx->pool(), assignments);
    ggml_cuda_pool_alloc<int32_t> expert_bounds(ctx->pool(), n_experts + 1);
    cudaMemsetAsync(ids_src1.get(), 0, assignments * sizeof(int32_t), stream);
    cudaMemsetAsync(ids_dst.get(), 0, assignments * sizeof(int32_t), stream);
    const size_t mmid_bytes =
        ds4_mmid_fast_scratch_bytes(n_experts, n_tokens, n_expert_used);
    ggml_cuda_pool_alloc<char> mmid_scratch(ctx->pool(), mmid_bytes ? mmid_bytes : 1u);
    ggml_cuda_launch_mm_ids_helper_scratch(
        ids, ids_src1.get(), ids_dst.get(), expert_bounds.get(),
        n_experts, n_tokens, n_expert_used, 1, n_expert_used, 1,
        mmid_scratch.get(), mmid_bytes, stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) return -2;

    const dim3 grid((unsigned)(M + 39) / 40u, (unsigned)n_experts);
    ds4_q5_0_f32_expert_major_accum_kernel<<<grid, 256, 0, stream>>>(
        (const block_q5_0 *)W, X, ids_src1.get(), ids_dst.get(),
        expert_bounds.get(), out, M, x_stride, x_offset);
    return cudaGetLastError() == cudaSuccess ? 0 : -3;
}

extern "C" int ds4_mmq_q5_K_moe_bounded_q5_0_tail(
        const void * W, const void * W_tail,
        const float * X_f32, int x_stride,
        const float * X_tail_f32, int x_tail_stride,
        const int32_t * ids, float * out_f32,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    return ds4_mmq_moe_tail_impl<GGML_TYPE_Q5_K, GGML_TYPE_Q5_0>(
        "ds4_mmq_q5_K_moe_bounded_q5_0_tail", W, W_tail, X_f32, x_stride,
        X_tail_f32, x_tail_stride, ids, out_f32, M, K, n_tokens,
        n_experts, n_expert_used, max_rows_per_expert,
        /*w_row_blocks=*/0, /*w_tail_row_blocks=*/0,
        /* moe_sum reads with guard_nonfinite: no standalone pass. */
        /*sanitize_out=*/false, stream);
}

extern "C" int ds4_mmq_q6_K_moe_bounded_q5_0_tail(
        const void * W, const void * W_tail,
        const float * X_f32, int x_stride,
        const float * X_tail_f32, int x_tail_stride,
        const int32_t * ids, float * out_f32,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    return ds4_mmq_moe_tail_impl<GGML_TYPE_Q6_K, GGML_TYPE_Q5_0>(
        "ds4_mmq_q6_K_moe_bounded_q5_0_tail", W, W_tail, X_f32, x_stride,
        X_tail_f32, x_tail_stride, ids, out_f32, M, K, n_tokens,
        n_experts, n_expert_used, max_rows_per_expert,
        /*w_row_blocks=*/0, /*w_tail_row_blocks=*/0,
        /* moe_sum reads with guard_nonfinite: no standalone pass. */
        /*sanitize_out=*/false, stream);
}

extern "C" int ds4_mmq_q8_0_moe_bounded_q8_0_tail(
        const void * W, const void * W_tail,
        const float * X_f32, int x_stride,
        const float * X_tail_f32, int x_tail_stride,
        const int32_t * ids, float * out_f32,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    return ds4_mmq_moe_tail_impl<GGML_TYPE_Q8_0, GGML_TYPE_Q8_0>(
        "ds4_mmq_q8_0_moe_bounded_q8_0_tail", W, W_tail, X_f32, x_stride,
        X_tail_f32, x_tail_stride, ids, out_f32, M, K, n_tokens,
        n_experts, n_expert_used, max_rows_per_expert,
        /*w_row_blocks=*/0, /*w_tail_row_blocks=*/0,
        /* moe_sum reads with guard_nonfinite: no standalone pass. */
        /*sanitize_out=*/false, stream);
}

/* Weighted-SwiGLU emit variants of the three fused tail entries: the
 * operands come straight from the [n_tokens x width] gate/up rows and the
 * per-row router weights (width = K + 128); no F32 mid is involved. */
#define DS4_MMQ_TAIL_SWIGLU_ENTRY(name, type, tail_type)                    \
extern "C" int name(                                                       \
        const void * W, const void * W_tail,                               \
        const float * gate, const float * up,                              \
        const float * router_weights, int width,                           \
        const int32_t * ids, float * out_f32,                              \
        int M, int K, int n_tokens, int n_experts, int n_expert_used,      \
        int max_rows_per_expert, cudaStream_t stream) {                    \
    return ds4_mmq_moe_tail_impl<type, tail_type>(                         \
        #name, W, W_tail, NULL, width, NULL, width, ids, out_f32,          \
        M, K, n_tokens, n_experts, n_expert_used, max_rows_per_expert,     \
        /*w_row_blocks=*/0, /*w_tail_row_blocks=*/0,                       \
        /*sanitize_out=*/false, stream, gate, up, router_weights);         \
}
DS4_MMQ_TAIL_SWIGLU_ENTRY(ds4_mmq_q5_K_moe_bounded_q5_0_tail_swiglu,
                          GGML_TYPE_Q5_K, GGML_TYPE_Q5_0)
DS4_MMQ_TAIL_SWIGLU_ENTRY(ds4_mmq_q6_K_moe_bounded_q5_0_tail_swiglu,
                          GGML_TYPE_Q6_K, GGML_TYPE_Q5_0)
DS4_MMQ_TAIL_SWIGLU_ENTRY(ds4_mmq_q8_0_moe_bounded_q8_0_tail_swiglu,
                          GGML_TYPE_Q8_0, GGML_TYPE_Q8_0)
#undef DS4_MMQ_TAIL_SWIGLU_ENTRY

/* Dense Q8_0 GEMM with K = 256n + 128 (the Qwen shared-expert down,
 * K = 640).  Generic MMQ needs K % 256 == 0 and the warp-per-row batch
 * kernel is ~15x slower at prefill width, so the tensor serves as its own
 * main (first K - 128 columns) and tail (last four blocks), walked by the
 * fused worklist kernel as a single expert with an identity row map. */
extern "C" int ds4_mmq_q8_0_dense_tail(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q8_0_dense_tail";
    if (!W || !X || !out) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || N <= 0 || K < 256 + DS4_MMQ_TAIL_K ||
        K % 256 != DS4_MMQ_TAIL_K) {
        fprintf(stderr, "%s: bad shape M=%d N=%d K=%d\n", tag, M, N, K);
        return -1;
    }
    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);
    const int k_main = K - DS4_MMQ_TAIL_K;
    const int row_blocks = K / QK8_0;
    ggml_cuda_pool_alloc<int32_t> ids(ctx->pool(), N);
    cudaMemsetAsync(ids.get(), 0, (size_t)N * sizeof(int32_t), stream);
    return ds4_mmq_moe_tail_impl<GGML_TYPE_Q8_0, GGML_TYPE_Q8_0>(
        tag, W, (const block_q8_0 *)W + k_main / QK8_0,
        X, /*x_stride=*/K, X + k_main, /*x_tail_stride=*/K,
        ids.get(), out, M, k_main, /*n_tokens=*/N, /*n_experts=*/1,
        /*n_expert_used=*/1, /*max_rows_per_expert=*/N,
        row_blocks, row_blocks, /*sanitize_out=*/true, stream);
}

extern "C" int ds4_mmq_q4_K_moe_bounded(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr, "ds4_mmq_q4_K_moe_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_bounded", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream,
        /*x_soa=*/NULL, /*soa_blocks=*/0, /*sanitize_out=*/true,
        /*ncols_max_hint=*/max_rows_per_expert);
}

extern "C" int ds4_mmq_iq2_xxs_moe_pair(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_pair", W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream);
}

/* ds4 (P4 Inc3): paired mmq MoE over the aligned-SoA IQ2_XXS gate/up
 * artifacts (weight server --repack-iq2-aligned); same contract as
 * ds4_mmq_q2_K_moe_soa. */
extern "C" int ds4_mmq_iq2_xxs_moe_pair_soa(
        const void * Wa_soa, const void * Wb_soa,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int d2r_ncols_floor,
        cudaStream_t stream) {
    if (M <= 0 || K <= 0 || K % 256 != 0 || n_experts <= 0) {
        fprintf(stderr, "ds4_mmq_iq2_xxs_moe_pair_soa: bad shape M=%d K=%d nexp=%d\n", M, K, n_experts);
        return -1;
    }
    const int64_t nblk = (int64_t)n_experts * (int64_t)M * (int64_t)(K/256);
    /* sanitize_out=false: see ds4_mmq_q2_K_moe_soa. */
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_pair_soa", Wa_soa, Wb_soa, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream,
        (const char *)Wa_soa, (const char *)Wb_soa, nblk,
        /*sanitize_out=*/false,
        /*fused_down=*/nullptr,
        /*ncols_max_hint=*/0,
        /*q3_handoff=*/nullptr,
        (int64_t)d2r_ncols_floor);
}

extern "C" int ds4_mmq_iq2_xxs_q3_K_moe_handoff_soa(
        const void *W_gate, const void *W_up, const void *W_down,
        const float *X, const int32_t *ids, const float *router_weights,
        float *gate, float *up, void *q8_scratch, size_t q8_scratch_bytes,
        float *down, int expert_mid_dim, int expert_in_dim, int out_dim,
        int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    if (!W_gate || !W_up || !W_down || !X || !ids || !router_weights ||
        !gate || !up || !q8_scratch || !down || expert_mid_dim <= 0 ||
        expert_in_dim <= 0 || out_dim <= 0 || n_tokens < 512 ||
        n_tokens >= (1 << 22) ||
        n_experts <= 0 || n_experts > 65535 || n_expert_used <= 0 ||
        n_expert_used >= (1 << 10) || n_expert_used > n_experts ||
        expert_mid_dim % 256 != 0 ||
        expert_in_dim % 256 != 0) {
        return -1;
    }
    size_t assignments = 0;
    size_t gate_values = 0;
    size_t down_values = 0;
    size_t x_values = 0;
    size_t gate_bytes = 0;
    size_t down_bytes = 0;
    size_t x_bytes = 0;
    size_t map_bytes = 0;
    size_t weight_bytes = 0;
    if (!ds4_mmq_size_mul((size_t)n_tokens, (size_t)n_expert_used,
                          &assignments) ||
        !ds4_mmq_size_mul(assignments, (size_t)expert_mid_dim,
                          &gate_values) ||
        !ds4_mmq_size_mul(assignments, (size_t)out_dim, &down_values) ||
        !ds4_mmq_size_mul((size_t)n_tokens, (size_t)expert_in_dim,
                          &x_values) ||
        !ds4_mmq_size_mul(gate_values, sizeof(float), &gate_bytes) ||
        !ds4_mmq_size_mul(down_values, sizeof(float), &down_bytes) ||
        !ds4_mmq_size_mul(x_values, sizeof(float), &x_bytes) ||
        !ds4_mmq_size_mul(assignments, sizeof(int32_t), &map_bytes) ||
        !ds4_mmq_size_mul(assignments, sizeof(float), &weight_bytes)) {
        return -1;
    }
    /* The established IQ2 MMQ fallback writes gate/up with signed-int
     * dst_j*stride+i indexing.  Keep its full pair-major destination span in
     * range before any map, quantize, or producer launch. */
    if (gate_values > (size_t)INT_MAX) return -1;
    if (ds4_mmq_scratch_overlaps(q8_scratch, q8_scratch_bytes, gate, gate_bytes) ||
        ds4_mmq_scratch_overlaps(q8_scratch, q8_scratch_bytes, up, gate_bytes) ||
        ds4_mmq_scratch_overlaps(q8_scratch, q8_scratch_bytes, down, down_bytes) ||
        ds4_mmq_scratch_overlaps(q8_scratch, q8_scratch_bytes, X, x_bytes) ||
        ds4_mmq_scratch_overlaps(q8_scratch, q8_scratch_bytes, ids, map_bytes) ||
        ds4_mmq_scratch_overlaps(
            q8_scratch, q8_scratch_bytes, router_weights, weight_bytes)) {
        return -1;
    }
    const int64_t iq2_blocks_per_row = expert_in_dim / 256;
    if ((int64_t)n_experts > INT64_MAX / (int64_t)expert_mid_dim) return -1;
    const int64_t iq2_expert_rows =
        (int64_t)n_experts * (int64_t)expert_mid_dim;
    if (iq2_expert_rows > INT64_MAX / iq2_blocks_per_row) return -1;
    const int64_t iq2_blocks = iq2_expert_rows * iq2_blocks_per_row;
    const uint64_t iq2_soa_block_limit =
        ((uint64_t)UINT32_MAX + 1u) / 8u;
    if ((uint64_t)iq2_blocks > iq2_soa_block_limit) return -1;
    const ds4_mmq_q3_handoff handoff = {
        W_down, router_weights, q8_scratch, q8_scratch_bytes,
        down, out_dim,
    };
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ2_XXS, true>(
        "ds4_mmq_iq2_xxs_q3_K_moe_handoff_soa",
        W_gate, W_up, X, ids, gate, up,
        expert_mid_dim, expert_in_dim, n_tokens, n_experts,
        n_expert_used, stream,
        (const char *)W_gate, (const char *)W_up, iq2_blocks,
        /*sanitize_out=*/false, /*fused_down=*/nullptr,
        /*ncols_max_hint=*/n_tokens, &handoff);
}

/* v0.5 inc-9 (F7, derived from Marco Palaferri's GB10 fork, MIT): fused
 * target-prefill MoE pipeline over the aligned-SoA artifacts.  One
 * mm_ids_helper + one input quantize serve gate/up AND down; clamp + SwiGLU +
 * router weighting run in the pair-major mid buffer, which is gathered and
 * quantized for the Q2_K down MMQ through the same ids_dst/expert_bounds.
 * gate/up/mid/down keep the standard pair-major output layout. */
extern "C" int ds4_mmq_iq2_xxs_q2_K_moe_fused_soa(
        const void * W_gate, const void * W_up, const void * W_down,
        const float * X, const int32_t * ids, const float * router_weights,
        float * gate, float * up, float * mid_f32, float * down,
        int expert_mid_dim, int expert_in_dim, int out_dim,
        int n_tokens, int n_experts, int n_expert_used,
        float clamp, cudaStream_t stream) {
    if (expert_mid_dim <= 0 || expert_in_dim <= 0 || out_dim <= 0 ||
        n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0 ||
        n_expert_used > n_experts || expert_in_dim % 256 != 0 ||
        expert_mid_dim % 256 != 0 || out_dim % 2 != 0) {
        return -1;
    }
    const int64_t iq2_blocks =
        (int64_t)n_experts * expert_mid_dim * (expert_in_dim / 256);
    const int64_t q2_pairs =
        (int64_t)n_experts * (out_dim / 2) * (expert_mid_dim / 256);
    const ds4_mmq_fused_down fused_down = {
        W_down,
        (const char *)W_down,
        q2_pairs,
        router_weights,
        mid_f32,
        down,
        out_dim,
        clamp,
        false,
        nullptr,
        0,
        nullptr,
        0,
        nullptr,
        0,
        nullptr,
        0,
    };
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ2_XXS, true>(
        "ds4_mmq_iq2_xxs_q2_K_moe_fused_soa",
        W_gate, W_up, X, ids, gate, up,
        expert_mid_dim, expert_in_dim, n_tokens, n_experts, n_expert_used,
        stream,
        (const char *)W_gate, (const char *)W_up, iq2_blocks,
        /*sanitize_out=*/false, &fused_down);
}

/* Aligned-artifact production fast path: gate/up accumulators stay in
 * registers, weighted SwiGLU is quantized directly into down_q8_scratch by
 * the fused D2R kernel, and only the pair-major down output is materialized.
 * Caller-owned scratch keeps the hot path free of stream-ordered pool
 * allocations; all three ranges must be distinct and sized to their LOGICAL
 * segments (never an owning arena's capacity - the overlap guard would
 * falsely cover adjacent views). */
extern "C" int ds4_mmq_iq2_xxs_q2_K_moe_fused_direct_soa(
        const void * W_gate, const void * W_up, const void * W_down,
        const float * X, const int32_t * ids, const float * router_weights,
        void * input_q8_scratch, size_t input_q8_scratch_bytes,
        void * down_q8_scratch, size_t down_q8_scratch_bytes,
        void * work_scratch, size_t work_scratch_bytes,
        const void * input_q8_ext, size_t input_q8_ext_bytes,
        float * down,
        int expert_mid_dim, int expert_in_dim, int out_dim,
        int n_tokens, int n_experts, int n_expert_used,
        float clamp, cudaStream_t stream) {
    if (expert_mid_dim <= 0 || expert_in_dim <= 0 || out_dim <= 0 ||
        n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0 ||
        n_expert_used > n_experts || expert_in_dim % 256 != 0 ||
        expert_mid_dim % 256 != 0 || out_dim % 2 != 0 ||
        !input_q8_scratch || input_q8_scratch_bytes == 0 ||
        !down_q8_scratch || down_q8_scratch_bytes == 0 ||
        !work_scratch || work_scratch_bytes == 0 || !down) {
        return -1;
    }
    const size_t down_bytes =
        (size_t)n_tokens * (size_t)n_expert_used *
        (size_t)out_dim * sizeof(float);
    if (ds4_mmq_scratch_overlaps(
            input_q8_scratch, input_q8_scratch_bytes,
            down_q8_scratch, down_q8_scratch_bytes) ||
        ds4_mmq_scratch_overlaps(
            input_q8_scratch, input_q8_scratch_bytes,
            work_scratch, work_scratch_bytes) ||
        ds4_mmq_scratch_overlaps(
            down_q8_scratch, down_q8_scratch_bytes,
            work_scratch, work_scratch_bytes) ||
        ds4_mmq_scratch_overlaps(
            input_q8_scratch, input_q8_scratch_bytes, down, down_bytes) ||
        ds4_mmq_scratch_overlaps(
            down_q8_scratch, down_q8_scratch_bytes, down, down_bytes) ||
        ds4_mmq_scratch_overlaps(
            work_scratch, work_scratch_bytes, down, down_bytes)) {
        return -1;
    }
    const int64_t iq2_blocks =
        (int64_t)n_experts * expert_mid_dim * (expert_in_dim / 256);
    const int64_t q2_pairs =
        (int64_t)n_experts * (out_dim / 2) * (expert_mid_dim / 256);
    const ds4_mmq_fused_down fused_down = {
        W_down,
        (const char *)W_down,
        q2_pairs,
        router_weights,
        nullptr,
        down,
        out_dim,
        clamp,
        true,
        input_q8_scratch,
        input_q8_scratch_bytes,
        down_q8_scratch,
        down_q8_scratch_bytes,
        work_scratch,
        work_scratch_bytes,
        input_q8_ext,
        input_q8_ext_bytes,
    };
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ2_XXS, true>(
        "ds4_mmq_iq2_xxs_q2_K_moe_fused_direct_soa",
        W_gate, W_up, X, ids, nullptr, nullptr,
        expert_mid_dim, expert_in_dim, n_tokens, n_experts, n_expert_used,
        stream,
        (const char *)W_gate, (const char *)W_up, iq2_blocks,
        /*sanitize_out=*/false, &fused_down);
}

extern "C" int ds4_mmq_q4_K_moe_pair(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_pair", W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q4_K_moe_pair_bounded(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr,
                "ds4_mmq_q4_K_moe_pair_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    /* Every consumer of the bounded gate/up pair is the weighted SwiGLU,
     * which zeroes non-finite inputs at read: the standalone pass over
     * both [rows x M] outputs (~1.6 ms per 8K Qwen layer) adds nothing. */
    return ds4_mmq_moe_pair_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_pair_bounded",
        W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream,
        /*xa_soa=*/NULL, /*xb_soa=*/NULL, /*soa_blocks=*/0,
        /*sanitize_out=*/false, /*fused_down=*/nullptr,
        /*ncols_max_hint=*/max_rows_per_expert);
}

/* Qwen3.8's edge layers carry Q5_K gate/up and its MTP block Q8_0 gate/up;
 * both fell to the rectangular stream-K MoE launch (~34 ms per projection at
 * 8K tokens against ~5 ms on the compact worklist).  Same contract as the
 * Q4_K pair; the weighted SwiGLU consumer zeroes non-finite values. */
extern "C" int ds4_mmq_q5_K_moe_pair_bounded(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr,
                "ds4_mmq_q5_K_moe_pair_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_pair_impl<GGML_TYPE_Q5_K>(
        "ds4_mmq_q5_K_moe_pair_bounded",
        W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream,
        /*xa_soa=*/NULL, /*xb_soa=*/NULL, /*soa_blocks=*/0,
        /*sanitize_out=*/false, /*fused_down=*/nullptr,
        /*ncols_max_hint=*/max_rows_per_expert);
}

extern "C" int ds4_mmq_q8_0_moe_pair_bounded(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr,
                "ds4_mmq_q8_0_moe_pair_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_pair_impl<GGML_TYPE_Q8_0>(
        "ds4_mmq_q8_0_moe_pair_bounded",
        W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream,
        /*xa_soa=*/NULL, /*xb_soa=*/NULL, /*soa_blocks=*/0,
        /*sanitize_out=*/false, /*fused_down=*/nullptr,
        /*ncols_max_hint=*/max_rows_per_expert);
}

/* K2 MQ87 IQ1_S (layers 7-56) and IQ1_M (edge layers) gate/up ran as two
 * single routed calls, each building its own expert map, Q8_1 activation
 * and standalone sanitize pass.  Same contract as the K-quant pairs: the
 * weighted SwiGLU consumer zeroes non-finite values at read. */
extern "C" int ds4_mmq_iq1_s_moe_pair_bounded(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr,
                "ds4_mmq_iq1_s_moe_pair_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ1_S>(
        "ds4_mmq_iq1_s_moe_pair_bounded",
        W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream,
        /*xa_soa=*/NULL, /*xb_soa=*/NULL, /*soa_blocks=*/0,
        /*sanitize_out=*/false, /*fused_down=*/nullptr,
        /*ncols_max_hint=*/max_rows_per_expert);
}

extern "C" int ds4_mmq_iq1_m_moe_pair_bounded(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        int max_rows_per_expert, cudaStream_t stream) {
    if (max_rows_per_expert <= 0) {
        fprintf(stderr,
                "ds4_mmq_iq1_m_moe_pair_bounded: invalid bound %d\n",
                max_rows_per_expert);
        return -1;
    }
    return ds4_mmq_moe_pair_impl<GGML_TYPE_IQ1_M>(
        "ds4_mmq_iq1_m_moe_pair_bounded",
        W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream,
        /*xa_soa=*/NULL, /*xb_soa=*/NULL, /*soa_blocks=*/0,
        /*sanitize_out=*/false, /*fused_down=*/nullptr,
        /*ncols_max_hint=*/max_rows_per_expert);
}

// ----------------------------------------------------------------------------
// mmvq-backed entry points (Step 6 of the optimization plan).
//
// mmvq is upstream's matrix-vector matmul family, optimised for the
// n_tokens <= MMVQ_MAX_BATCH_SIZE=8 regime. Unlike mmq it consumes the
// CANONICAL block_q8_1 layout (via quantize_row_q8_1_cuda), not the
// interleaved block_q8_1_mmq that quantize_mmq_q8_1_cuda produces.
//
// The single-W _moe_vec entries cover:
//   - the down matmul at decode (treating [n_tokens=1, n_expert_used=6]
//     as [n_tokens=6, n_expert_used=1])
//   - dense attention projections at decode (n_tokens=1, no MoE)
//   - any small-batch path where mmvq's per-token grid wins over mmq's
//     tile-based approach
//
// The pair-fused _moe_pair_vec entries cover the gate+up matmuls at
// decode using mmvq's built-in fusion. fusion.gate is the up_w pointer
// and fusion.glu_op is GGML_GLU_OP_SWIGLU - the kernel computes
// silu(gate@x) * (up@x) in a single launch. mmvq's fusion is supported
// only at ncols_dst=1, so n_tokens=1 is the only valid case.
// ----------------------------------------------------------------------------

#include "mmvq.cuh"

enum { INKLING_MMQ_HIDDEN = 4096, INKLING_MMQ_MIDDLE = 2048,
       INKLING_MMQ_EXPERTS = 256, INKLING_MMQ_ROWS = 2 };

extern "C" uint64_t ds4_mmq_inkling_wbytes(int type, int m, int k, int experts) {
    if (type != GGML_TYPE_Q8_0 && type != GGML_TYPE_Q3_K && type != GGML_TYPE_Q4_K &&
        type != GGML_TYPE_IQ2_XXS && type != GGML_TYPE_IQ2_XS) { return 0; }
    if (m <= 0 || m > INKLING_MMQ_HIDDEN || m % INKLING_MMQ_ROWS ||
        (k != INKLING_MMQ_HIDDEN && k != INKLING_MMQ_MIDDLE) ||
        experts <= 0 || experts > INKLING_MMQ_EXPERTS) { return 0; }
    return (uint64_t)experts * m * (k / ggml_blck_size((ggml_type)type)) *
        ggml_type_size((ggml_type)type);
}

extern "C" int ds4_mmq_inkling_moe(
        const void *weights, int type, const float *x, const int32_t *ids,
        float *out, int m, int k, int rows, int experts, int used,
        cudaStream_t stream) {
    const uint64_t work_bytes = ds4_mmvq_inkling_bytes(rows, experts, used);
    if (!weights || !x || !ids || !out || !work_bytes ||
        !ds4_mmq_inkling_wbytes(type, m, k, experts) ||
        (used > 1 ? k != INKLING_MMQ_HIDDEN : k != INKLING_MMQ_MIDDLE)) {
        fprintf(stderr, "Inkling MMVQ: invalid batch\n");
        return -1;
    }
    ggml_backend_cuda_context *ctx = get_ctx_for_device(ggml_cuda_get_device());
    if (!ctx) { return -1; }
    ds4_pool_set_stream(stream);
    ggml_cuda_pool_alloc<char> q8(ctx->pool(),
        (size_t)rows * k / QK8_1 * sizeof(block_q8_1));
    ggml_cuda_pool_alloc<char> work(ctx->pool(), work_bytes);
    // The per-row quantizer and half scale/sum match the decode oracle.
    quantize_row_q8_1_cuda(x, nullptr, q8.get(), (ggml_type)type, k,
                          k, k, (int64_t)k * rows, k, 1, rows, 1, stream);
    if (cudaGetLastError() != cudaSuccess) { return -2; }
    const int rc = ds4_mmvq_inkling(weights, (ggml_type)type, q8.get(), ids,
        out, work.get(), work_bytes, m, k, rows, experts, used, stream);
    if (rc) { fprintf(stderr, "Inkling MMVQ: batch failed (%d)\n", rc); }
    return rc;
}

extern "C" int ds4_mmq_inkling_moe_iq2_aligned(
        const void *weights, const float *x, const int32_t *ids,
        float *out, int m, int k, int rows, int experts, int used,
        cudaStream_t stream) {
    const uint64_t work_bytes = ds4_mmvq_inkling_bytes(rows, experts, used);
    if (!weights || !x || !ids || !out || !work_bytes ||
        !ds4_mmq_inkling_wbytes(GGML_TYPE_IQ2_XXS, m, k, experts) ||
        k != INKLING_MMQ_HIDDEN || used <= 1) {
        fprintf(stderr, "Inkling MMVQ: invalid IQ2 aligned batch\n");
        return -1;
    }
    ggml_backend_cuda_context *ctx = get_ctx_for_device(ggml_cuda_get_device());
    if (!ctx) { return -1; }
    ds4_pool_set_stream(stream);
    ggml_cuda_pool_alloc<char> q8(ctx->pool(),
        (size_t)rows * k / QK8_1 * sizeof(block_q8_1));
    ggml_cuda_pool_alloc<char> work(ctx->pool(), work_bytes);
    quantize_row_q8_1_cuda(x, nullptr, q8.get(), GGML_TYPE_IQ2_XXS, k,
                          k, k, (int64_t)k * rows, k, 1, rows, 1, stream);
    if (cudaGetLastError() != cudaSuccess) { return -2; }
    const int rc = ds4_mmvq_inkling_iq2_aligned(weights, q8.get(), ids,
        out, work.get(), work_bytes, m, k, rows, experts, used, stream);
    if (rc) { fprintf(stderr, "Inkling MMVQ: IQ2 aligned batch failed (%d)\n", rc); }
    return rc;
}

extern "C" int ds4_mmq_inkling_moe_iq2_xs_aligned(
        const void *weights, const float *x, const int32_t *ids,
        float *out, int m, int k, int rows, int experts, int used,
        cudaStream_t stream) {
    const uint64_t work_bytes = ds4_mmvq_inkling_bytes(rows, experts, used);
    if (!weights || !x || !ids || !out || !work_bytes ||
        !ds4_mmq_inkling_wbytes(GGML_TYPE_IQ2_XS, m, k, experts) ||
        k != INKLING_MMQ_MIDDLE || used != 1) {
        fprintf(stderr, "Inkling MMVQ: invalid IQ2_XS aligned batch\n");
        return -1;
    }
    ggml_backend_cuda_context *ctx = get_ctx_for_device(ggml_cuda_get_device());
    if (!ctx) { return -1; }
    ds4_pool_set_stream(stream);
    ggml_cuda_pool_alloc<char> q8(ctx->pool(),
        (size_t)rows * k / QK8_1 * sizeof(block_q8_1));
    ggml_cuda_pool_alloc<char> work(ctx->pool(), work_bytes);
    quantize_row_q8_1_cuda(x, nullptr, q8.get(), GGML_TYPE_IQ2_XS, k,
                          k, k, (int64_t)k * rows, k, 1, rows, 1, stream);
    if (cudaGetLastError() != cudaSuccess) { return -2; }
    const int rc = ds4_mmvq_inkling_iq2_xs_aligned(weights, q8.get(), ids,
        out, work.get(), work_bytes, m, k, rows, experts, used, stream);
    if (rc) { fprintf(stderr, "Inkling MMVQ: IQ2_XS aligned batch failed (%d)\n", rc); }
    return rc;
}

namespace {

template <ggml_type type>
int ds4_mmq_moe_vec_impl(
        const char    * tag,
        const void    * W,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream,
        int64_t         expert_stride = 0) {

    if (!W || !X_f32 || !ids || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }
    constexpr int k_alignment = type == GGML_TYPE_Q5_0 ? QK5_0 : 256;
    if (K % k_alignment != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of %d\n",
                tag, K, k_alignment);
        return -1;
    }
    if (n_expert_used > n_experts) {
        fprintf(stderr, "%s: n_expert_used=%d > n_experts=%d\n", tag, n_expert_used, n_experts);
        return -1;
    }
    // mmvq's per-arch batch cap. ncols_dst as computed below is
    // max(n_tokens, n_expert_used) depending on which dim we route into.
    // We follow upstream's convention: ne_y = n_tokens, ne_dst = n_expert_used.
    // So ncols_dst = n_tokens and nchannels_dst = n_expert_used.
    // FD Inc2a: n_tokens beyond the per-launch column cap no longer rejects;
    // the launch loop below splits the column dim into capped chunks.

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    // Route the pool's cudaMallocAsync / cudaFreeAsync through the same
    // stream the caller uses for kernel launches.  Required for Step 8
    // (CUDA Graph capture): pool allocations on a different stream than
    // the capture stream would invalidate the capture.
    ds4_pool_set_stream(stream);

    // 1. Quantize X into CANONICAL Q8_1 (NOT the MMQ-interleaved variant).
    //    Layout: [ne13=1, ne12=n_tokens, ne11=1, ne10_padded blocks].
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)n_tokens * ne10_padded *
                                sizeof(block_q8_1) / QK8_1;
    // Step 7 task #29: experimental persistent Q8_1 scratch.  Avoids
    // pool_alloc (cudaMallocAsync) graph nodes whose pointer baked at
    // capture time may not match the address resolved at replay.  When
    // disabled (default) or when the persistent buffer is too small,
    // fall back to the pool path.  See ds4_mmq_init for setup.
    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    char *src1_q8_1_ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }

    // s11 = stride between rows of an src1 channel in source-float units.
    //       Logical src1 [K, ne11=1, ne12=n_tokens, ne13=1] - K innermost.
    // s12 = stride between channels = K * ne11 = K.
    // s13 = stride between samples = K * ne11 * ne12 = K * n_tokens.
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1_ptr,
        type, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    // 2. mmvq stride setup. Mirror upstream's ggml_cuda_mul_mat_vec_q
    //    dispatch (mmvq.cu:1101-1136).
    //
    //    For MoE (ids != nullptr): per the dispatch math at line 1121-1130,
    //      ncols_dst          = ne2  = n_tokens
    //      nchannels_y        = ne11 = 1
    //      nchannels_dst      = ne1  = n_expert_used
    //      stride_col_y       = s12  = ne11 * (ne10_padded / QK8_1)
    //      stride_col_dst     = s2   = n_expert_used * M (token stride in dst)
    //      stride_channel_y   = s11  = ne10_padded / QK8_1
    //      stride_channel_dst = s1   = M (channel/slot stride in dst)
    //      ids_stride         = stride between rows of ids[] tensor
    //
    //    FD Inc2a stride fix: stride_col_dst was previously M, same as the
    //    channel stride.  That was invisible while every caller degenerated
    //    one dim (gate/up at n_tokens=1: col index always 0; down at
    //    n_expert_used=1: channel index always 0, and 1 * M == M keeps it
    //    bit-identical here).  At n_tokens >= 2 with n_expert_used > 1 the
    //    multi-token MoE kernel writes dst[chan*s1 + col*s2 + row], and
    //    equal strides collide (token=0,slot=1) with (token=1,slot=0).
    //    s2 = n_expert_used * M yields the row-major
    //    [token * n_expert_used + slot, M] layout the swiglu consumer
    //    expects.
    const int64_t blck      = ggml_blck_size(type);
    const int64_t s01_row   = (int64_t)K / blck;            // weight row stride in blocks
    const int64_t natural_stride = (int64_t)M * s01_row;
    const int64_t s02_chan = expert_stride ? expert_stride : natural_stride;
    if (s02_chan < natural_stride || s02_chan > INT_MAX ||
        (int64_t)(n_experts - 1) * s02_chan + natural_stride > INT_MAX) {
        fprintf(stderr, "%s: invalid expert weight stride\n", tag);
        return -1;
    }
    const int64_t s11_y     = ne10_padded / QK8_1;          // src1 channel stride in blocks
    const int64_t s12_y     = (int64_t)1 * s11_y;           // ne11 * s11
    const int64_t s1_dst    = (int64_t)M;                   // dst channel (slot) stride
    const int64_t s2_dst    = (int64_t)n_expert_used * M;   // dst col (token) stride

    // ids_stride: stride between rows of the ids tensor in int32 elements.
    // Caller passes ids[t * n_expert_used + s], so stride between tokens
    // is n_expert_used.
    const int ids_stride = n_expert_used;

    ggml_cuda_mm_fusion_args_device fusion = {};

    cudaMemsetAsync(out_f32, 0, (size_t)M * (size_t)n_tokens * (size_t)n_expert_used * sizeof(float), stream);

    // FD Inc2a: one mmvq launch serves at most col_cap columns -- the moe
    // kernel runs one warp per column (block.y = ncols_dst) under
    // __launch_bounds__ baked per COMPILED arch + type
    // (get_mmvq_mmid_max_batch_for_device).  The runtime device cc can
    // exceed the compiled arch (CUDA_ARCH= builds run default-arch PTX on
    // newer GPUs), so the host cap MUST be looked up at the compiled arch:
    // asking the runtime cc says 8 where the compiled bounds say 7 (e.g.
    // Q2_K builds at turing_plus -> 7*warp_size threads) and the launch
    // dies with cudaErrorInvalidValue.  Wider batches run as
    // ceil(n_tokens / col_cap) launches; every per-column stride (vy, ids,
    // dst) is uniform, so a chunk is plain pointer offsets.  The single
    // quantize above already covers all columns.
    const int cc      = ggml_cuda_info().devices[dev].cc;
    const int col_cap = get_mmvq_mmid_max_batch(type, ggml_cuda_highest_compiled_arch(cc));

    for (int c0 = 0; c0 < n_tokens; c0 += col_cap) {
        const int ncols = (n_tokens - c0 < col_cap) ? (n_tokens - c0) : col_cap;
        mul_mat_vec_q_switch_type(
            /*vx=*/W, /*type_x=*/type,
            /*vy=*/(const void *)(src1_q8_1_ptr + (size_t)c0 * s12_y * sizeof(block_q8_1)),
            /*ids=*/ids + (size_t)c0 * ids_stride, /*fusion=*/fusion,
            /*dst=*/out_f32 + (int64_t)c0 * s2_dst,
            /*ncols_x=*/K, /*nrows_x=*/M, /*ncols_dst=*/ncols,
            /*stride_row_x=*/(int)s01_row,
            /*stride_col_y=*/(int)s12_y,
            /*stride_col_dst=*/(int)s2_dst,
            /*nchannels_x=*/n_experts,
            /*nchannels_y=*/1,
            /*nchannels_dst=*/n_expert_used,
            /*stride_channel_x=*/(int)s02_chan,
            /*stride_channel_y=*/(int)s11_y,
            /*stride_channel_dst=*/(int)s1_dst,
            /*nsamples_x=*/1, /*nsamples_dst=*/1,
            /*stride_sample_x=*/0, /*stride_sample_y=*/0, /*stride_sample_dst=*/0,
            /*ids_stride=*/ids_stride, stream);

        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: mul_mat_vec_q_switch_type launch failed: %s (cols %d..%d cap %d)\n",
                    tag, cudaGetErrorString(err), c0, c0 + ncols - 1, col_cap);
            return -3;
        }
    }

    if (ds4_mmq_keep_vec_sanitize(type)) {
        ds4_mmq_sanitize_f32(out_f32, (uint64_t)M * (uint64_t)n_tokens * (uint64_t)n_expert_used, stream);
    }
    return 0;
}

// ---------------------------------------------------------------------------
// Aligned-SoA IQ2_XXS decode matvec (megakernel program M1-Inc1).
//
// Layout contract (see ds4_mmq.h): W_aligned = [__half dq[nblk]][pad to 64B]
// [uint2 qs[nblk*8]], nblk = n_experts * M * (K/256), block linear order equal
// to the raw tensor byte order.  Per-pair integer math is bit-identical to
// vec_dot_iq2_xxs_q8_1 (vecdotq.cuh); only the float accumulation order
// differs (per-warp-row here vs per-mmvq-tile there).  Proven +12% over the
// raw-layout vec path at the production decode shape
// (cuda/mmq/test/proto_iq2_aligned.cu).
__global__ void iq2_xxs_aligned_moe_vec_kernel(
        float             *out,        // [n_tokens*n_expert_used, M]
        const uint2       *qs,         // 64B-aligned code pairs
        const __half      *dq,         // block scales
        const block_q8_1  *x8,         // [n_tokens][nyb] canonical Q8_1 activations
        const int32_t     *ids,        // [n_tokens*n_expert_used] expert ids
        int                M,
        int                nb,         // IQ2_XXS blocks per row = K/256
        int                nyb,        // Q8_1 blocks per activation row
        int                n_expert_used)
{
    const int row  = blockIdx.x;
    const int slot = blockIdx.y;       // flat assignment = token*n_expert_used+slot
    const int lane = threadIdx.x;      // 32 lanes: lane covers (block b, pair p)
    // The router's NaN path emits -1 expert ids by design (same guard as
    // mul_mat_vec_q_moe): clamp the pointer math to expert 0, skip the dot
    // loop, write a clean 0.
    const int32_t id_raw = ids[slot];
    const bool invalid_id = id_raw < 0;
    const long long rbase = ((long long)(invalid_id ? 0 : id_raw) * M + row) * nb;
    x8 += (long long)(slot / n_expert_used) * nyb;

    float acc = 0.0f;
    // 32 lanes cover 4 blocks x 8 pairs per pass.
    for (int b0 = 0; !invalid_id && b0 < nb; b0 += 4) {
        const int b = b0 + (lane >> 3);
        const int p = lane & 7;
        const uint2 cw   = qs[(rbase + b) * 8 + p];   // aligned 8B load
        const uint32_t q2 = cw.x, aux32 = cw.y;
        const uint8_t *aux8 = (const uint8_t *)&q2;

        int sumi = 0;
        const int q8i = (b * 256 + p * 32) / 32;   // q8_1 block covering these 32 values
        const int *u = (const int *)x8[q8i].qs;
#pragma unroll
        for (int k0 = 0; k0 < 8; k0 += 2) {
            const uint2 grid_pos = ((const uint2 *)iq2xxs_grid)[aux8[k0 / 2]];
            const uint32_t signs = unpack_ksigns(aux32 >> (7 * k0 / 2));

            const int signs0 = __vcmpne4(signs & 0x08040201, 0);
            const int grid0  = __vsub4(grid_pos.x ^ signs0, signs0);
            sumi = ggml_cuda_dp4a(grid0, u[k0 + 0], sumi);

            const int signs1 = __vcmpne4(signs & 0x80402010, 0);
            const int grid1  = __vsub4(grid_pos.y ^ signs1, signs1);
            sumi = ggml_cuda_dp4a(grid1, u[k0 + 1], sumi);
        }
        const int ls = aux32 >> 27 | 1;
        sumi = sumi * ls / 8;
        const float d = __half2float(dq[rbase + b]) * __low2float(x8[q8i].ds);
        acc += d * (float)sumi;
    }
#pragma unroll
    for (int off = 16; off > 0; off >>= 1)
        acc += __shfl_down_sync(0xffffffffu, acc, off);
    if (lane == 0) out[(long long)slot * M + row] = acc;
}

// M1-Inc2 variant P: one launch covers gate and up (blockIdx.z selects the
// weight stream); nonfinite accs are zeroed in-kernel so no sanitize pass is
// needed.  Same per-warp math as iq2_xxs_aligned_moe_vec_kernel.
__global__ void iq2_xxs_aligned_moe_pair_vec_kernel(
        float             *out_gate,   // [n_tokens*n_expert_used, M]
        float             *out_up,     // [n_tokens*n_expert_used, M]
        const uint2       *qs_gate,
        const __half      *dq_gate,
        const uint2       *qs_up,
        const __half      *dq_up,
        const block_q8_1  *x8,         // [n_tokens][nyb]
        const int32_t     *ids,        // [n_tokens*n_expert_used]
        int                M,
        int                nb,
        int                nyb,
        int                n_expert_used)
{
    const int row  = blockIdx.x;
    const int slot = blockIdx.y;       // flat assignment = token*n_expert_used+slot
    const int lane = threadIdx.x;
    const uint2  *qs = blockIdx.z ? qs_up : qs_gate;
    const __half *dq = blockIdx.z ? dq_up : dq_gate;
    float        *out = blockIdx.z ? out_up : out_gate;
    const int32_t id_raw = ids[slot];
    const bool invalid_id = id_raw < 0;
    const long long rbase = ((long long)(invalid_id ? 0 : id_raw) * M + row) * nb;
    x8 += (long long)(slot / n_expert_used) * nyb;

    float acc = 0.0f;
    for (int b0 = 0; !invalid_id && b0 < nb; b0 += 4) {
        const int b = b0 + (lane >> 3);
        const int p = lane & 7;
        const uint2 cw   = qs[(rbase + b) * 8 + p];
        const uint32_t q2 = cw.x, aux32 = cw.y;
        const uint8_t *aux8 = (const uint8_t *)&q2;

        int sumi = 0;
        const int q8i = (b * 256 + p * 32) / 32;
        const int *u = (const int *)x8[q8i].qs;
#pragma unroll
        for (int k0 = 0; k0 < 8; k0 += 2) {
            const uint2 grid_pos = ((const uint2 *)iq2xxs_grid)[aux8[k0 / 2]];
            const uint32_t signs = unpack_ksigns(aux32 >> (7 * k0 / 2));

            const int signs0 = __vcmpne4(signs & 0x08040201, 0);
            const int grid0  = __vsub4(grid_pos.x ^ signs0, signs0);
            sumi = ggml_cuda_dp4a(grid0, u[k0 + 0], sumi);

            const int signs1 = __vcmpne4(signs & 0x80402010, 0);
            const int grid1  = __vsub4(grid_pos.y ^ signs1, signs1);
            sumi = ggml_cuda_dp4a(grid1, u[k0 + 1], sumi);
        }
        const int ls = aux32 >> 27 | 1;
        sumi = sumi * ls / 8;
        const float d = __half2float(dq[rbase + b]) * __low2float(x8[q8i].ds);
        acc += d * (float)sumi;
    }
#pragma unroll
    for (int off = 16; off > 0; off >>= 1)
        acc += __shfl_down_sync(0xffffffffu, acc, off);
    if (lane == 0) {
        if (!isfinite(acc)) acc = 0.0f;
        out[(long long)slot * M + row] = acc;
    }
}

// M1-Inc2 variant F: gate and up accumulated in the same warp (interleaved so
// each q8 activation block is loaded once), clamp/SwiGLU/router-weight
// epilogue folded in (semantics copied from
// ds4_mmq_moe_gate_up_mid_q8_1_qwarp32_kernel) -> mid directly.  Replaces
// quantize+gate+up+sanitize+swiglu with quantize+one launch.
__global__ void iq2_xxs_aligned_moe_gate_up_mid_kernel(
        float             *mid,        // [n_tokens*n_expert_used, M]
        const uint2       *qs_gate,
        const __half      *dq_gate,
        const uint2       *qs_up,
        const __half      *dq_up,
        const block_q8_1  *x8,         // [n_tokens][nyb]
        const int32_t     *ids,        // [n_tokens*n_expert_used]
        const float       *weights,    // [n_tokens*n_expert_used] router weights
        int                M,
        int                nb,
        int                nyb,
        int                n_expert_used,
        float              clamp)
{
    const int row  = blockIdx.x;
    const int slot = blockIdx.y;       // flat assignment = token*n_expert_used+slot
    const int lane = threadIdx.x;
    const int32_t id_raw = ids[slot];
    const bool invalid_id = id_raw < 0;
    const long long rbase = ((long long)(invalid_id ? 0 : id_raw) * M + row) * nb;
    x8 += (long long)(slot / n_expert_used) * nyb;

    float acc_g = 0.0f;
    float acc_u = 0.0f;
    for (int b0 = 0; !invalid_id && b0 < nb; b0 += 4) {
        const int b = b0 + (lane >> 3);
        const int p = lane & 7;
        const int q8i = (b * 256 + p * 32) / 32;
        const int *u = (const int *)x8[q8i].qs;
        const float d8 = __low2float(x8[q8i].ds);

        const uint2 cwg = qs_gate[(rbase + b) * 8 + p];
        const uint2 cwu = qs_up[(rbase + b) * 8 + p];
        const uint8_t *aux8g = (const uint8_t *)&cwg.x;
        const uint8_t *aux8u = (const uint8_t *)&cwu.x;

        int sumi_g = 0;
        int sumi_u = 0;
#pragma unroll
        for (int k0 = 0; k0 < 8; k0 += 2) {
            {
                const uint2 grid_pos = ((const uint2 *)iq2xxs_grid)[aux8g[k0 / 2]];
                const uint32_t signs = unpack_ksigns(cwg.y >> (7 * k0 / 2));
                const int signs0 = __vcmpne4(signs & 0x08040201, 0);
                const int grid0  = __vsub4(grid_pos.x ^ signs0, signs0);
                sumi_g = ggml_cuda_dp4a(grid0, u[k0 + 0], sumi_g);
                const int signs1 = __vcmpne4(signs & 0x80402010, 0);
                const int grid1  = __vsub4(grid_pos.y ^ signs1, signs1);
                sumi_g = ggml_cuda_dp4a(grid1, u[k0 + 1], sumi_g);
            }
            {
                const uint2 grid_pos = ((const uint2 *)iq2xxs_grid)[aux8u[k0 / 2]];
                const uint32_t signs = unpack_ksigns(cwu.y >> (7 * k0 / 2));
                const int signs0 = __vcmpne4(signs & 0x08040201, 0);
                const int grid0  = __vsub4(grid_pos.x ^ signs0, signs0);
                sumi_u = ggml_cuda_dp4a(grid0, u[k0 + 0], sumi_u);
                const int signs1 = __vcmpne4(signs & 0x80402010, 0);
                const int grid1  = __vsub4(grid_pos.y ^ signs1, signs1);
                sumi_u = ggml_cuda_dp4a(grid1, u[k0 + 1], sumi_u);
            }
        }
        const int ls_g = cwg.y >> 27 | 1;
        const int ls_u = cwu.y >> 27 | 1;
        acc_g += __half2float(dq_gate[rbase + b]) * d8 * (float)(sumi_g * ls_g / 8);
        acc_u += __half2float(dq_up[rbase + b])   * d8 * (float)(sumi_u * ls_u / 8);
    }
#pragma unroll
    for (int off = 16; off > 0; off >>= 1) {
        acc_g += __shfl_down_sync(0xffffffffu, acc_g, off);
        acc_u += __shfl_down_sync(0xffffffffu, acc_u, off);
    }
    if (lane == 0) {
        float gate = acc_g;
        float up = acc_u;
        if (!isfinite(gate)) gate = 0.0f;
        if (!isfinite(up)) up = 0.0f;
        if (clamp > 1.0e-6f) {
            if (gate > clamp) gate = clamp;
            if (up > clamp) up = clamp;
            if (up < -clamp) up = -clamp;
        }
        const float silu = gate / (1.0f + expf(-gate));
        mid[(long long)slot * M + row] = silu * up * weights[slot];
    }
}

// v0.4 V6: expert-overlap dedup for the gate_up mid kernel at DSpark
// verify widths (proto_gemm_gateup_iq2xxs_dedup).  A live census measured
// a mean of 18.2 DISTINCT experts per 30 assignment slots at w5 (~40%
// overlap across the verify tokens); the per-slot kernel above re-reads
// every duplicate's weights from DRAM.  First-owner dedup keeps the grid
// at (M, n_slots) -- capture-safe (the decision replays from LIVE ids
// content inside baked MoE graphs), sort-free, no host id knowledge:
// each CTA exits unless it is the first slot bearing its expert id, and
// otherwise accumulates ALL matching slots (<= n_tokens; top-k is
// without replacement) as extra q8_1 columns.  Weight bytes and the iq2
// grid/sign decode collapse to distinct experts.  Per-slot int dots are
// exact and float folds stay block-major => outputs are BITWISE the
// per-slot kernel's (proto: 0 mismatches on every leg incl. invalid-id
// sign-zeros; timing D=18 1.53x, D=12 2.03x, D=30 0.93x -- the
// no-overlap tail is ~9% of live launches and priced).
template <int MAXM>
__global__ void iq2_xxs_aligned_moe_gate_up_mid_dedup_kernel(
        float             *mid,
        const uint2       *qs_gate,
        const __half      *dq_gate,
        const uint2       *qs_up,
        const __half      *dq_up,
        const block_q8_1  *x8,
        const int32_t     *ids,
        const float       *weights,
        int                M,
        int                nb,
        int                nyb,
        int                n_expert_used,
        int                n_slots,
        float              clamp)
{
    const int row  = blockIdx.x;
    const int slot = blockIdx.y;
    const int lane = threadIdx.x;
    const int32_t id_raw = ids[slot];

    if (id_raw < 0) {
        /* The per-slot kernel's zero path runs the epilogue with acc 0:
         * (+0)*(+0)*w = sign(w)*0 -- keep the sign bitwise. */
        if (lane == 0) mid[(long long)slot * M + row] = 0.0f * weights[slot];
        return;
    }
    for (int j = 0; j < slot; j++)
        if (ids[j] == id_raw) return;

    int msl[MAXM];
    const block_q8_1 *xcol[MAXM];
    int nm = 0;
    for (int j = slot; j < n_slots && nm < MAXM; j++)
        if (ids[j] == id_raw) {
            msl[nm] = j;
            xcol[nm] = x8 + (long long)(j / n_expert_used) * nyb;
            nm++;
        }

    const long long rbase = ((long long)id_raw * M + row) * nb;

    float acc_g[MAXM];
    float acc_u[MAXM];
#pragma unroll
    for (int m = 0; m < MAXM; m++) { acc_g[m] = 0.0f; acc_u[m] = 0.0f; }

    for (int b0 = 0; b0 < nb; b0 += 4) {
        const int b = b0 + (lane >> 3);
        const int p = lane & 7;
        const int q8i = (b * 256 + p * 32) / 32;

        const uint2 cwg = qs_gate[(rbase + b) * 8 + p];
        const uint2 cwu = qs_up[(rbase + b) * 8 + p];
        const uint8_t *aux8g = (const uint8_t *)&cwg.x;
        const uint8_t *aux8u = (const uint8_t *)&cwu.x;

        int sumi_g[MAXM];
        int sumi_u[MAXM];
#pragma unroll
        for (int m = 0; m < MAXM; m++) { sumi_g[m] = 0; sumi_u[m] = 0; }

#pragma unroll
        for (int k0 = 0; k0 < 8; k0 += 2) {
            int g0g, g1g, g0u, g1u;
            {
                const uint2 grid_pos = ((const uint2 *)iq2xxs_grid)[aux8g[k0 / 2]];
                const uint32_t signs = unpack_ksigns(cwg.y >> (7 * k0 / 2));
                const int signs0 = __vcmpne4(signs & 0x08040201, 0);
                g0g = __vsub4(grid_pos.x ^ signs0, signs0);
                const int signs1 = __vcmpne4(signs & 0x80402010, 0);
                g1g = __vsub4(grid_pos.y ^ signs1, signs1);
            }
            {
                const uint2 grid_pos = ((const uint2 *)iq2xxs_grid)[aux8u[k0 / 2]];
                const uint32_t signs = unpack_ksigns(cwu.y >> (7 * k0 / 2));
                const int signs0 = __vcmpne4(signs & 0x08040201, 0);
                g0u = __vsub4(grid_pos.x ^ signs0, signs0);
                const int signs1 = __vcmpne4(signs & 0x80402010, 0);
                g1u = __vsub4(grid_pos.y ^ signs1, signs1);
            }
#pragma unroll
            for (int m = 0; m < MAXM; m++) {
                if (m < nm) {
                    const int *u = (const int *)xcol[m][q8i].qs;
                    sumi_g[m] = ggml_cuda_dp4a(g0g, u[k0 + 0], sumi_g[m]);
                    sumi_g[m] = ggml_cuda_dp4a(g1g, u[k0 + 1], sumi_g[m]);
                    sumi_u[m] = ggml_cuda_dp4a(g0u, u[k0 + 0], sumi_u[m]);
                    sumi_u[m] = ggml_cuda_dp4a(g1u, u[k0 + 1], sumi_u[m]);
                }
            }
        }
        const int ls_g = cwg.y >> 27 | 1;
        const int ls_u = cwu.y >> 27 | 1;
        const float dg = __half2float(dq_gate[rbase + b]);
        const float du = __half2float(dq_up[rbase + b]);
#pragma unroll
        for (int m = 0; m < MAXM; m++) {
            if (m < nm) {
                const float d8 = __low2float(xcol[m][q8i].ds);
                acc_g[m] += dg * d8 * (float)(sumi_g[m] * ls_g / 8);
                acc_u[m] += du * d8 * (float)(sumi_u[m] * ls_u / 8);
            }
        }
    }

#pragma unroll
    for (int m = 0; m < MAXM; m++) {
#pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc_g[m] += __shfl_down_sync(0xffffffffu, acc_g[m], off);
            acc_u[m] += __shfl_down_sync(0xffffffffu, acc_u[m], off);
        }
    }
    if (lane == 0) {
#pragma unroll
        for (int m = 0; m < MAXM; m++) {
            if (m < nm) {
                float gate = acc_g[m];
                float up = acc_u[m];
                if (!isfinite(gate)) gate = 0.0f;
                if (!isfinite(up)) up = 0.0f;
                if (clamp > 1.0e-6f) {
                    if (gate > clamp) gate = clamp;
                    if (up > clamp) up = clamp;
                    if (up < -clamp) up = -clamp;
                }
                const float silu = gate / (1.0f + expf(-gate));
                mid[(long long)msl[m] * M + row] = silu * up * weights[msl[m]];
            }
        }
    }
}

template <ggml_type type>
int ds4_mmq_moe_pair_raw_vec_impl(
        const char    * tag,
        const void    * W_a,
        const void    * W_b,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_a,
        float         * out_b,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream) {

    if (!W_a || !W_b || !X_f32 || !ids || !out_a || !out_b) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }
    if (K % 256 != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }
    if (n_expert_used > n_experts) {
        fprintf(stderr, "%s: n_expert_used=%d > n_experts=%d\n", tag, n_expert_used, n_experts);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    ds4_pool_set_stream(stream);

    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)n_tokens * ne10_padded *
                                sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    char *src1_q8_1_ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }

    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1_ptr,
        type, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    const int64_t blck      = ggml_blck_size(type);
    const int64_t s01_row   = (int64_t)K / blck;
    const int64_t s02_chan  = (int64_t)M * s01_row;
    const int64_t s11_y     = ne10_padded / QK8_1;
    const int64_t s12_y     = (int64_t)1 * s11_y;
    const int64_t s1_dst    = (int64_t)M;
    const int64_t s2_dst    = (int64_t)n_expert_used * M;
    const int ids_stride    = n_expert_used;
    const int cc            = ggml_cuda_info().devices[dev].cc;
    const int col_cap       = get_mmvq_mmid_max_batch(type, ggml_cuda_highest_compiled_arch(cc));
    ggml_cuda_mm_fusion_args_device fusion = {};

    const size_t out_bytes = (size_t)M * (size_t)n_tokens * (size_t)n_expert_used * sizeof(float);
    cudaMemsetAsync(out_a, 0, out_bytes, stream);
    cudaMemsetAsync(out_b, 0, out_bytes, stream);

    for (int c0 = 0; c0 < n_tokens; c0 += col_cap) {
        const int ncols = (n_tokens - c0 < col_cap) ? (n_tokens - c0) : col_cap;
        const void *vy = (const void *)(src1_q8_1_ptr + (size_t)c0 * s12_y * sizeof(block_q8_1));
        const int32_t *ids_chunk = ids + (size_t)c0 * ids_stride;
        float *out_a_chunk = out_a + (int64_t)c0 * s2_dst;
        float *out_b_chunk = out_b + (int64_t)c0 * s2_dst;

        mul_mat_vec_q_switch_type(
            /*vx=*/W_a, /*type_x=*/type,
            /*vy=*/vy, /*ids=*/ids_chunk, /*fusion=*/fusion,
            /*dst=*/out_a_chunk,
            /*ncols_x=*/K, /*nrows_x=*/M, /*ncols_dst=*/ncols,
            /*stride_row_x=*/(int)s01_row,
            /*stride_col_y=*/(int)s12_y,
            /*stride_col_dst=*/(int)s2_dst,
            /*nchannels_x=*/n_experts,
            /*nchannels_y=*/1,
            /*nchannels_dst=*/n_expert_used,
            /*stride_channel_x=*/(int)s02_chan,
            /*stride_channel_y=*/(int)s11_y,
            /*stride_channel_dst=*/(int)s1_dst,
            /*nsamples_x=*/1, /*nsamples_dst=*/1,
            /*stride_sample_x=*/0, /*stride_sample_y=*/0, /*stride_sample_dst=*/0,
            /*ids_stride=*/ids_stride, stream);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: mul_mat_vec_q_switch_type (a) failed: %s (cols %d..%d cap %d)\n",
                    tag, cudaGetErrorString(err), c0, c0 + ncols - 1, col_cap);
            return -3;
        }

        mul_mat_vec_q_switch_type(
            /*vx=*/W_b, /*type_x=*/type,
            /*vy=*/vy, /*ids=*/ids_chunk, /*fusion=*/fusion,
            /*dst=*/out_b_chunk,
            /*ncols_x=*/K, /*nrows_x=*/M, /*ncols_dst=*/ncols,
            /*stride_row_x=*/(int)s01_row,
            /*stride_col_y=*/(int)s12_y,
            /*stride_col_dst=*/(int)s2_dst,
            /*nchannels_x=*/n_experts,
            /*nchannels_y=*/1,
            /*nchannels_dst=*/n_expert_used,
            /*stride_channel_x=*/(int)s02_chan,
            /*stride_channel_y=*/(int)s11_y,
            /*stride_channel_dst=*/(int)s1_dst,
            /*nsamples_x=*/1, /*nsamples_dst=*/1,
            /*stride_sample_x=*/0, /*stride_sample_y=*/0, /*stride_sample_dst=*/0,
            /*ids_stride=*/ids_stride, stream);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: mul_mat_vec_q_switch_type (b) failed: %s (cols %d..%d cap %d)\n",
                    tag, cudaGetErrorString(err), c0, c0 + ncols - 1, col_cap);
            return -4;
        }
    }

    const uint64_t out_count = (uint64_t)M * (uint64_t)n_tokens * (uint64_t)n_expert_used;
    if (ds4_mmq_keep_vec_sanitize(type)) {
        ds4_mmq_sanitize_f32(out_a, out_count, stream);
        ds4_mmq_sanitize_f32(out_b, out_count, stream);
    }
    return 0;
}

template <ggml_type type>
int ds4_mmq_moe_pair_vec_impl(
        const char    * tag,
        const void    * W_a,
        const void    * W_b,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_silu,
        int             M,
        int             K,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream) {

    if (!W_a || !W_b || !X_f32 || !ids || !out_silu) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_experts <= 0 || n_expert_used <= 0) {
        fprintf(stderr, "%s: bad shape M=%d K=%d nexp=%d nused=%d\n",
                tag, M, K, n_experts, n_expert_used);
        return -1;
    }
    if (K % 256 != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }
    if (n_expert_used > n_experts) {
        fprintf(stderr, "%s: n_expert_used=%d > n_experts=%d\n", tag, n_expert_used, n_experts);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    // Route the pool's cudaMallocAsync through the caller-supplied stream
    // for Step 8 / CUDA Graph compatibility.  See ds4_mmq_moe_vec_impl.
    ds4_pool_set_stream(stream);

    const int n_tokens = 1;  // fusion only supported at ncols_dst=1.

    // Quantize X (single token) into canonical Q8_1.
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)n_tokens * ne10_padded *
                                sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> src1_q8_1(ctx->pool(), nbytes_q8_1);

    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1.get(),
        type, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    const int64_t blck      = ggml_blck_size(type);
    const int64_t s01_row   = (int64_t)K / blck;
    const int64_t s02_chan  = (int64_t)M * s01_row;
    const int64_t s11_y     = ne10_padded / QK8_1;
    const int64_t s12_y     = (int64_t)1 * s11_y;
    const int64_t s1_dst    = (int64_t)M;
    const int ids_stride    = n_expert_used;

    // Configure fusion: gate=W_b (up weights), glu_op=SWIGLU.
    // mmvq's kernel will compute, for each (channel_dst, row):
    //   a = vec_dot(W_a, x); b = vec_dot(W_b, x);
    //   dst = silu(a) * b
    ggml_cuda_mm_fusion_args_device fusion = {};
    fusion.gate   = W_b;
    fusion.glu_op = GGML_GLU_OP_SWIGLU;

    cudaMemsetAsync(out_silu, 0, (size_t)M * (size_t)n_expert_used * sizeof(float), stream);

    mul_mat_vec_q_switch_type(
        /*vx=*/W_a, /*type_x=*/type,
        /*vy=*/(const void *)src1_q8_1.get(),
        /*ids=*/ids, /*fusion=*/fusion,
        /*dst=*/out_silu,
        /*ncols_x=*/K, /*nrows_x=*/M, /*ncols_dst=*/n_tokens,
        /*stride_row_x=*/(int)s01_row,
        /*stride_col_y=*/(int)s12_y,
        /*stride_col_dst=*/(int)s1_dst,
        /*nchannels_x=*/n_experts,
        /*nchannels_y=*/1,
        /*nchannels_dst=*/n_expert_used,
        /*stride_channel_x=*/(int)s02_chan,
        /*stride_channel_y=*/(int)s11_y,
        /*stride_channel_dst=*/(int)s1_dst,
        /*nsamples_x=*/1, /*nsamples_dst=*/1,
        /*stride_sample_x=*/0, /*stride_sample_y=*/0, /*stride_sample_dst=*/0,
        /*ids_stride=*/ids_stride, stream);

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mul_mat_vec_q_switch_type (fused) launch failed: %s\n",
                tag, cudaGetErrorString(err));
        return -3;
    }
    ds4_mmq_sanitize_f32(out_silu, (uint64_t)M * (uint64_t)n_expert_used, stream);
    return 0;
}

extern "C" int ds4_mmq_glm53_shared_q8(const void *gate, const void *up,
        const float *x, float *mid, cudaStream_t stream) {
    const int dev = ggml_cuda_get_device();
    if (ggml_cuda_info().devices[dev].cc != GGML_CUDA_CC_DGX_SPARK) { return 0; }
    if (!gate || !up || !x || !mid) { return -1; }
    cudaStreamCaptureStatus status;
    if (cudaStreamIsCapturing(stream, &status) != cudaSuccess) { return -1; }
    if (status != cudaStreamCaptureStatusNone) { return 0; }
    auto *ctx = get_ctx_for_device(dev);
    if (!ctx) { return -1; }

    ds4_pool_set_stream(stream);
    constexpr int padded = GGML_PAD(GLM_SHARED_K, MATRIX_ROW_PADDING);
    constexpr size_t bytes = padded / QK8_1 * sizeof(block_q8_1);
    ggml_cuda_pool_alloc<char> quant(ctx->pool(), bytes);
    quantize_row_q8_1_cuda(x, nullptr, quant.get(), GGML_TYPE_Q8_0,
        GLM_SHARED_K, GLM_SHARED_K, GLM_SHARED_K, GLM_SHARED_K,
        padded, 1, 1, 1, stream);
    if (cudaGetLastError() != cudaSuccess) { return -1; }

    glm53_shared_q8<<<GLM_SHARED_M, dim3(32, GLM_SHARED_WARPS), 0, stream>>>(
        gate, up, reinterpret_cast<const block_q8_1 *>(quant.get()), mid);
    return cudaGetLastError() == cudaSuccess ? 1 : -1;
}

template <ggml_type type>
int ds4_mmq_dense_vec_impl(
        const char  * tag,
        const void  * W,
        const float * X_f32,
        float       * out_f32,
        int           M,
        int           N,
        int           K,
        cudaStream_t  stream) {

    if (!W || !X_f32 || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || N <= 0 || K <= 0) {
        fprintf(stderr, "%s: bad shape M=%d N=%d K=%d\n", tag, M, N, K);
        return -1;
    }
    if (K % 256 != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }
    if (N > MMVQ_MAX_BATCH_SIZE) {
        fprintf(stderr, "%s: N=%d exceeds MMVQ_MAX_BATCH_SIZE=%d\n",
                tag, N, MMVQ_MAX_BATCH_SIZE);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    // Route the pool's cudaMallocAsync through the caller-supplied stream
    // for Step 8 / CUDA Graph compatibility.  See ds4_mmq_moe_vec_impl.
    ds4_pool_set_stream(stream);

    // Dense: no MoE, ids=null. Layout [K, N, 1, 1] for src1.
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)N * ne10_padded *
                                sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> src1_q8_1(ctx->pool(), nbytes_q8_1);

    // Dense src1 layout: K innermost, N next; ne11=N, ne12=1, ne13=1.
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1.get(),
        type, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K * N, /*s13=*/(int64_t)K * N,
        /*ne0=*/ne10_padded, /*ne1=*/N, /*ne2=*/1, /*ne3=*/1,
        stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    // Dense (no ids): per upstream dispatch (mmvq.cu:1121-1127),
    //   ncols_dst          = ne1  = N
    //   nchannels_y        = ne12 = 1
    //   nchannels_dst      = ne2  = 1
    //   stride_col_y       = s11  = ne10_padded / QK8_1
    //   stride_channel_y   = s12  = N * (ne10_padded / QK8_1)
    const int64_t blck      = ggml_blck_size(type);
    const int64_t s01_row   = (int64_t)K / blck;
    const int64_t s11_y     = ne10_padded / QK8_1;
    const int64_t s12_y     = (int64_t)N * s11_y;
    const int64_t s1_dst    = (int64_t)M;

    ggml_cuda_mm_fusion_args_device fusion = {};

    cudaMemsetAsync(out_f32, 0, (size_t)M * (size_t)N * sizeof(float), stream);

    mul_mat_vec_q_switch_type(
        /*vx=*/W, /*type_x=*/type,
        /*vy=*/(const void *)src1_q8_1.get(),
        /*ids=*/nullptr, /*fusion=*/fusion,
        /*dst=*/out_f32,
        /*ncols_x=*/K, /*nrows_x=*/M, /*ncols_dst=*/N,
        /*stride_row_x=*/(int)s01_row,
        /*stride_col_y=*/(int)s11_y,
        /*stride_col_dst=*/(int)s1_dst,
        /*nchannels_x=*/1,
        /*nchannels_y=*/1,
        /*nchannels_dst=*/1,
        /*stride_channel_x=*/0,
        /*stride_channel_y=*/(int)s12_y,
        /*stride_channel_dst=*/0,
        /*nsamples_x=*/1, /*nsamples_dst=*/1,
        /*stride_sample_x=*/0, /*stride_sample_y=*/0, /*stride_sample_dst=*/0,
        /*ids_stride=*/0, stream);

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: mul_mat_vec_q_switch_type (dense) launch failed: %s\n",
                tag, cudaGetErrorString(err));
        return -3;
    }
    ds4_mmq_sanitize_f32(out_f32, (uint64_t)M * (uint64_t)N, stream);
    return 0;
}

template <ggml_type type> struct ds4_mmq_vdr_mmvq_value;
template <> struct ds4_mmq_vdr_mmvq_value<GGML_TYPE_IQ2_XXS> { static constexpr int value = VDR_IQ2_XXS_Q8_1_MMVQ; };
template <> struct ds4_mmq_vdr_mmvq_value<GGML_TYPE_Q2_K>    { static constexpr int value = VDR_Q2_K_Q8_1_MMVQ; };
template <> struct ds4_mmq_vdr_mmvq_value<GGML_TYPE_Q3_K>    { static constexpr int value = VDR_Q3_K_Q8_1_MMVQ; };
template <> struct ds4_mmq_vdr_mmvq_value<GGML_TYPE_Q4_K>    { static constexpr int value = VDR_Q4_K_Q8_1_MMVQ; };

template <ggml_type type>
static __device__ __forceinline__ float ds4_mmq_vec_dot_q8_1(
        const void * __restrict__ W,
        const block_q8_1 * __restrict__ X_q8,
        const int & kbx,
        const int & iqs) {
    if constexpr (type == GGML_TYPE_IQ2_XXS) {
        return vec_dot_iq2_xxs_q8_1(W, X_q8, kbx, iqs);
    } else if constexpr (type == GGML_TYPE_Q2_K) {
        return vec_dot_q2_K_q8_1(W, X_q8, kbx, iqs);
    } else if constexpr (type == GGML_TYPE_Q3_K) {
        return vec_dot_q3_K_q8_1(W, X_q8, kbx, iqs);
    } else {
        static_assert(type == GGML_TYPE_Q4_K, "unsupported fused vector type");
        return vec_dot_q4_K_q8_1(W, X_q8, kbx, iqs);
    }
}

static __device__ __forceinline__ float ds4_mmq_half_warp_sum_f32(float v) {
    const uint32_t mask = 0xffffu << (threadIdx.x & 16u);
    for (int offset = 8; offset > 0; offset >>= 1) {
        v += __shfl_down_sync(mask, v, offset, 16);
    }
    return v;
}

template <ggml_type type>
static __global__ void ds4_mmq_moe_down_sum6_q8_1_qwarp32_kernel(
        const void       * __restrict__ W,
        const block_q8_1 * __restrict__ X_q8,
        const int32_t    * __restrict__ ids,
        float            * __restrict__ out,
        const uint32_t ncols_x,
        const uint32_t nrows_x,
        const uint32_t n_tokens,
        const uint32_t n_experts,
        const uint32_t stride_row_x,
        const uint32_t stride_col_y,
        const uint32_t stride_channel_x) {

    constexpr int top_k = 6;
    constexpr int qk = ggml_cuda_type_traits<type>::qk;
    constexpr int q8_per_k = qk / QK8_1;
    constexpr int qi  = ggml_cuda_type_traits<type>::qi;
    constexpr int vdr = ds4_mmq_vdr_mmvq_value<type>::value;
    constexpr int lanes_per_k = qi / vdr;
    constexpr int blocks_per_iter = vdr * 16 / qi;
    const uint32_t lane = threadIdx.x & 15u;
    const uint32_t row_lane = threadIdx.x >> 4u;
    const uint32_t tok  = blockIdx.y;
    if (tok >= n_tokens) return;

    const uint32_t blocks_per_row_x = ncols_x / qk;
    const uint32_t kbx0 = lane / lanes_per_k;
    const int kqs = vdr * (lane % lanes_per_k);

#pragma unroll
    for (uint32_t rr = 0; rr < 4u; ++rr) {
        const uint32_t row = blockIdx.x * 64u + row_lane + rr * 16u;
        if (row >= nrows_x) continue;
        float total = 0.0f;
#pragma unroll
        for (uint32_t slot = 0; slot < top_k; ++slot) {
            const uint32_t assignment = tok * top_k + slot;
            const int32_t id_raw = ids[assignment];
            const bool invalid_id = id_raw < 0 || (uint32_t)id_raw >= n_experts;
            const uint32_t expert = invalid_id ? 0u : (uint32_t)id_raw;
            const block_q8_1 * xq = X_q8 + (uint64_t)assignment * stride_col_y;
            const int kbx_base = (int)(expert * stride_channel_x + row * stride_row_x);
            float acc = 0.0f;
            for (uint32_t b = kbx0; !invalid_id && b < blocks_per_row_x; b += blocks_per_iter) {
                acc += ds4_mmq_vec_dot_q8_1<type>(
                    W, xq + (uint64_t)b * q8_per_k, kbx_base + (int)b, kqs);
            }
            acc = ds4_mmq_half_warp_sum_f32(acc);
            if (lane == 0) {
                if (!isfinite(acc)) acc = 0.0f;
                total += acc;
            }
        }
        if (lane == 0) {
            out[(uint64_t)tok * nrows_x + row] = total;
        }
    }
}

template <ggml_type type>
static __global__ void ds4_mmq_moe_gate_up_mid_q8_1_qwarp32_kernel(
        const void       * __restrict__ W_gate,
        const void       * __restrict__ W_up,
        const block_q8_1 * __restrict__ X_q8,
        const int32_t    * __restrict__ ids,
        const float      * __restrict__ weights,
        float            * __restrict__ mid,
        const uint32_t ncols_x,
        const uint32_t nrows_x,
        const uint32_t n_tokens,
        const uint32_t n_experts,
        const uint32_t stride_row_x,
        const uint32_t stride_col_y,
        const uint32_t stride_channel_x,
        const float clamp) {

    constexpr int top_k = 6;
    constexpr int qk = ggml_cuda_type_traits<type>::qk;
    constexpr int q8_per_k = qk / QK8_1;
    constexpr int qi  = ggml_cuda_type_traits<type>::qi;
    constexpr int vdr = ds4_mmq_vdr_mmvq_value<type>::value;
    constexpr int lanes_per_k = qi / vdr;
    constexpr int blocks_per_iter = vdr * 16 / qi;
    const uint32_t lane = threadIdx.x & 15u;
    const uint32_t row_lane = threadIdx.x >> 4u;
    const uint32_t assignment = blockIdx.y;
    const uint32_t tok = assignment / top_k;
    const uint32_t slot = assignment - tok * top_k;
    if (tok >= n_tokens) return;

    const int32_t id_raw = ids[(uint64_t)tok * top_k + slot];
    const bool invalid_id = id_raw < 0 || (uint32_t)id_raw >= n_experts;
    const uint32_t expert = invalid_id ? 0u : (uint32_t)id_raw;
    const block_q8_1 * xq = X_q8 + (uint64_t)tok * stride_col_y;
    const uint32_t blocks_per_row_x = ncols_x / qk;
    const uint32_t kbx0 = lane / lanes_per_k;
    const int kqs = vdr * (lane % lanes_per_k);

#pragma unroll
    for (uint32_t rr = 0; rr < 4u; ++rr) {
        const uint32_t row = blockIdx.x * 64u + row_lane + rr * 16u;
        if (row >= nrows_x) continue;
        const int kbx_base = (int)(expert * stride_channel_x + row * stride_row_x);
        float gate = 0.0f;
        float up = 0.0f;
        for (uint32_t b = kbx0; !invalid_id && b < blocks_per_row_x; b += blocks_per_iter) {
            const block_q8_1 * xb = xq + (uint64_t)b * q8_per_k;
            const int kbx = kbx_base + (int)b;
            gate += ds4_mmq_vec_dot_q8_1<type>(W_gate, xb, kbx, kqs);
            up   += ds4_mmq_vec_dot_q8_1<type>(W_up,   xb, kbx, kqs);
        }
        gate = ds4_mmq_half_warp_sum_f32(gate);
        up   = ds4_mmq_half_warp_sum_f32(up);
        if (lane == 0) {
            if (!isfinite(gate)) gate = 0.0f;
            if (!isfinite(up)) up = 0.0f;
            if (clamp > 1.0e-6f) {
                if (gate > clamp) gate = clamp;
                if (up > clamp) up = clamp;
                if (up < -clamp) up = -clamp;
            }
            const float silu = gate / (1.0f + expf(-gate));
            mid[(uint64_t)assignment * nrows_x + row] = silu * up * weights[(uint64_t)tok * top_k + slot];
        }
    }
}

template <ggml_type type, int c_rows_per_block>
static __global__ void ds4_mmq_moe_down_sum6_vec_kernel(
        const void       * __restrict__ W,
        const block_q8_1 * __restrict__ X_q8,
        const int32_t    * __restrict__ ids,
        float            * __restrict__ out,
        const uint32_t ncols_x,
        const uint32_t nrows_x,
        const uint32_t n_tokens,
        const uint32_t n_experts,
        const uint32_t stride_row_x,
        const uint32_t stride_col_y,
        const uint32_t stride_channel_x) {

    constexpr int top_k = 6;
    constexpr int qk  = ggml_cuda_type_traits<type>::qk;
    constexpr int qi  = ggml_cuda_type_traits<type>::qi;
    constexpr int vdr = ds4_mmq_vdr_mmvq_value<type>::value;
    constexpr int warp_size = ggml_cuda_get_physical_warp_size();

    const uint32_t slot  = threadIdx.y;
    const uint32_t token = blockIdx.y;
    const uint32_t row0  = c_rows_per_block * blockIdx.x;

    if (slot >= top_k || token >= n_tokens) {
        return;
    }

    const uint32_t assignment = token * top_k + slot;
    const int32_t  id_raw     = ids[assignment];
    const bool     invalid_id = id_raw < 0 || (uint32_t)id_raw >= n_experts;
    const uint32_t expert     = invalid_id ? 0u : (uint32_t)id_raw;

    const int blocks_per_row_x = ncols_x / qk;
    constexpr int blocks_per_iter = vdr * warp_size / qi;

    const block_q8_1 * y = X_q8 + (uint64_t)assignment * stride_col_y;
    const int kbx_offset = (int)(expert * stride_channel_x + row0 * stride_row_x);

    float tmp[c_rows_per_block] = {0.0f};

    for (int kbx = threadIdx.x / (qi / vdr); !invalid_id && kbx < blocks_per_row_x; kbx += blocks_per_iter) {
        const int kby = kbx * (qk / QK8_1);
        const int kqs = vdr * (threadIdx.x % (qi / vdr));

#pragma unroll
        for (int i = 0; i < c_rows_per_block; ++i) {
            tmp[i] += ds4_mmq_vec_dot_q8_1<type>(
                W, &y[kby], kbx_offset + i * stride_row_x + kbx, kqs);
        }
    }

#pragma unroll
    for (int i = 0; i < c_rows_per_block; ++i) {
        tmp[i] = warp_reduce_sum<warp_size>(tmp[i]);
    }

    __shared__ float partial[top_k][c_rows_per_block];
    if (threadIdx.x < c_rows_per_block) {
        const uint32_t row = row0 + threadIdx.x;
        partial[slot][threadIdx.x] = row < nrows_x ? tmp[threadIdx.x] : 0.0f;
    }
    __syncthreads();

    if (slot == 0 && threadIdx.x < c_rows_per_block) {
        const uint32_t row = row0 + threadIdx.x;
        if (row < nrows_x) {
            float sum = 0.0f;
#pragma unroll
            for (int s = 0; s < top_k; ++s) {
                sum += partial[s][threadIdx.x];
            }
            out[(uint64_t)token * nrows_x + row] = sum;
        }
    }
}

template <ggml_type type>
int ds4_mmq_moe_down_sum6_vec_impl(
        const char    * tag,
        const void    * W,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream) {

    if (!W || !X_f32 || !ids || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_tokens <= 0 || n_experts <= 0 || n_expert_used != 6) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }
    if (K % 256 != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    ds4_pool_set_stream(stream);

    const int n_assignments = n_tokens * n_expert_used;
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t nbytes_q8_1 = (size_t)n_assignments * ne10_padded *
                               sizeof(block_q8_1) / QK8_1;

    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    char *src1_q8_1_ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }

    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1_ptr,
        type, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_assignments,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_assignments, /*ne3=*/1,
        stream);

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }

    const int64_t blck = ggml_blck_size(type);
    const uint32_t stride_row_x     = (uint32_t)((int64_t)K / blck);
    const uint32_t stride_col_y     = (uint32_t)(ne10_padded / QK8_1);
    const uint32_t stride_channel_x = (uint32_t)((int64_t)M * stride_row_x);

    const dim3 block_nums((M + 63) / 64, n_tokens);
    const dim3 block_dims(256);

    ds4_mmq_moe_down_sum6_q8_1_qwarp32_kernel<type><<<block_nums, block_dims, 0, stream>>>(
        W, (const block_q8_1 *)src1_q8_1_ptr, ids, out_f32,
        (uint32_t)K, (uint32_t)M, (uint32_t)n_tokens, (uint32_t)n_experts,
        stride_row_x, stride_col_y, stride_channel_x);

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: fused down+sum launch failed: %s\n",
                tag, cudaGetErrorString(err));
        return -3;
    }

    return 0;
}

template <ggml_type type, int c_rows_per_block>
static __global__ void ds4_mmq_moe_gate_up_mid_vec_kernel(
        const void       * __restrict__ W_gate,
        const void       * __restrict__ W_up,
        const block_q8_1 * __restrict__ X_q8,
        const int32_t    * __restrict__ ids,
        const float      * __restrict__ weights,
        float            * __restrict__ mid,
        const uint32_t ncols_x,
        const uint32_t nrows_x,
        const uint32_t n_tokens,
        const uint32_t n_experts,
        const uint32_t stride_row_x,
        const uint32_t stride_col_y,
        const uint32_t stride_channel_x,
        const float clamp) {

    constexpr int top_k = 6;
    constexpr int qk  = ggml_cuda_type_traits<type>::qk;
    constexpr int qi  = ggml_cuda_type_traits<type>::qi;
    constexpr int vdr = ds4_mmq_vdr_mmvq_value<type>::value;
    constexpr int warp_size = ggml_cuda_get_physical_warp_size();

    const uint32_t slot  = threadIdx.y;
    const uint32_t token = blockIdx.y;
    const uint32_t row0  = c_rows_per_block * blockIdx.x;

    const uint32_t assignment = token * top_k + slot;
    const int32_t  id_raw     = ids[assignment];
    const bool     invalid_id = id_raw < 0 || (uint32_t)id_raw >= n_experts;
    const uint32_t expert     = invalid_id ? 0u : (uint32_t)id_raw;

    const int blocks_per_row_x = ncols_x / qk;
    constexpr int blocks_per_iter = vdr * warp_size / qi;

    const block_q8_1 * y = X_q8 + (uint64_t)token * stride_col_y;
    const int kbx_offset = (int)(expert * stride_channel_x + row0 * stride_row_x);

    float gate[c_rows_per_block] = {0.0f};
    float up[c_rows_per_block]   = {0.0f};

    for (int kbx = threadIdx.x / (qi / vdr); !invalid_id && kbx < blocks_per_row_x; kbx += blocks_per_iter) {
        const int kby = kbx * (qk / QK8_1);
        const int kqs = vdr * (threadIdx.x % (qi / vdr));

#pragma unroll
        for (int i = 0; i < c_rows_per_block; ++i) {
            const int row_kbx = kbx_offset + i * stride_row_x + kbx;
            gate[i] += ds4_mmq_vec_dot_q8_1<type>(W_gate, &y[kby], row_kbx, kqs);
            up[i]   += ds4_mmq_vec_dot_q8_1<type>(W_up,   &y[kby], row_kbx, kqs);
        }
    }

#pragma unroll
    for (int i = 0; i < c_rows_per_block; ++i) {
        gate[i] = warp_reduce_sum<warp_size>(gate[i]);
        up[i]   = warp_reduce_sum<warp_size>(up[i]);
    }

    if (threadIdx.x < c_rows_per_block) {
        const uint32_t row = row0 + threadIdx.x;
        if (row < nrows_x) {
            float g = gate[threadIdx.x];
            float u = up[threadIdx.x];
            if (!isfinite(g)) g = 0.0f;
            if (!isfinite(u)) u = 0.0f;
            if (clamp > 1.0e-6f) {
                if (g > clamp) g = clamp;
                if (u > clamp) u = clamp;
                if (u < -clamp) u = -clamp;
            }
            const float silu = g / (1.0f + expf(-g));
            mid[(uint64_t)assignment * nrows_x + row] = silu * u * weights[assignment];
        }
    }
}

template <ggml_type type, int c_rows_per_block>
static __global__ void ds4_mmq_moe_gate_up_mid_vec_by_slot_kernel(
        const void       * __restrict__ W_gate,
        const void       * __restrict__ W_up,
        const block_q8_1 * __restrict__ X_q8,
        const int32_t    * __restrict__ ids,
        const float      * __restrict__ weights,
        float            * __restrict__ mid,
        const uint32_t ncols_x,
        const uint32_t nrows_x,
        const uint32_t n_experts,
        const uint32_t stride_row_x,
        const uint32_t stride_col_y,
        const uint32_t stride_channel_x,
        const uint32_t token0,
        const float clamp) {

    constexpr int top_k = 6;
    constexpr int qk  = ggml_cuda_type_traits<type>::qk;
    constexpr int qi  = ggml_cuda_type_traits<type>::qi;
    constexpr int vdr = ds4_mmq_vdr_mmvq_value<type>::value;
    constexpr int warp_size = ggml_cuda_get_physical_warp_size();

    const uint32_t slot  = blockIdx.y;
    const uint32_t token = token0 + threadIdx.y;
    const uint32_t row0  = c_rows_per_block * blockIdx.x;

    const uint32_t assignment = token * top_k + slot;
    const int32_t  id_raw     = ids[assignment];
    const bool     invalid_id = id_raw < 0 || (uint32_t)id_raw >= n_experts;
    const uint32_t expert     = invalid_id ? 0u : (uint32_t)id_raw;

    const int blocks_per_row_x = ncols_x / qk;
    constexpr int blocks_per_iter = vdr * warp_size / qi;

    const block_q8_1 * y = X_q8 + (uint64_t)token * stride_col_y;
    const int kbx_offset = (int)(expert * stride_channel_x + row0 * stride_row_x);

    float gate[c_rows_per_block] = {0.0f};
    float up[c_rows_per_block]   = {0.0f};

    for (int kbx = threadIdx.x / (qi / vdr); !invalid_id && kbx < blocks_per_row_x; kbx += blocks_per_iter) {
        const int kby = kbx * (qk / QK8_1);
        const int kqs = vdr * (threadIdx.x % (qi / vdr));

#pragma unroll
        for (int i = 0; i < c_rows_per_block; ++i) {
            const int row_kbx = kbx_offset + i * stride_row_x + kbx;
            gate[i] += ds4_mmq_vec_dot_q8_1<type>(W_gate, &y[kby], row_kbx, kqs);
            up[i]   += ds4_mmq_vec_dot_q8_1<type>(W_up,   &y[kby], row_kbx, kqs);
        }
    }

#pragma unroll
    for (int i = 0; i < c_rows_per_block; ++i) {
        gate[i] = warp_reduce_sum<warp_size>(gate[i]);
        up[i]   = warp_reduce_sum<warp_size>(up[i]);
    }

    if (threadIdx.x < c_rows_per_block) {
        const uint32_t row = row0 + threadIdx.x;
        if (row < nrows_x) {
            float g = gate[threadIdx.x];
            float u = up[threadIdx.x];
            if (!isfinite(g)) g = 0.0f;
            if (!isfinite(u)) u = 0.0f;
            if (clamp > 1.0e-6f) {
                if (g > clamp) g = clamp;
                if (u > clamp) u = clamp;
                if (u < -clamp) u = -clamp;
            }
            const float silu = g / (1.0f + expf(-g));
            mid[(uint64_t)assignment * nrows_x + row] = silu * u * weights[assignment];
        }
    }
}

template <ggml_type type>
int ds4_mmq_moe_gate_up_mid_vec_impl(
        const char    * tag,
        const void    * W_gate,
        const void    * W_up,
        const float   * X_f32,
        const int32_t * ids,
        const float   * weights,
        float         * mid_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        float           clamp,
        cudaStream_t    stream) {

    if (!W_gate || !W_up || !X_f32 || !ids || !weights || !mid_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_tokens <= 0 || n_experts <= 0 || n_expert_used != 6) {
        fprintf(stderr, "%s: bad shape M=%d K=%d ntok=%d nexp=%d nused=%d\n",
                tag, M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }
    if (K % 256 != 0) {
        fprintf(stderr, "%s: K=%d must be a multiple of 256\n", tag, K);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }

    ds4_pool_set_stream(stream);

    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t nbytes_q8_1 = (size_t)n_tokens * ne10_padded *
                               sizeof(block_q8_1) / QK8_1;

    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    // M2-Inc2a: the fused HC stage may have emitted this activation's q8_1
    // codes already (ffn_norm) -- take them and skip the quantize prelude.
    char *src1_q8_1_ptr = ds4_mmq_folded_q81(X_f32, K, n_tokens, ne10_padded);
    cudaError_t err;
    if (!src1_q8_1_ptr) {
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }

    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1_ptr,
        type, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n",
                tag, cudaGetErrorString(err));
        return -2;
    }
    }

    const int64_t blck = ggml_blck_size(type);
    const uint32_t stride_row_x     = (uint32_t)((int64_t)K / blck);
    const uint32_t stride_col_y     = (uint32_t)(ne10_padded / QK8_1);
    const uint32_t stride_channel_x = (uint32_t)((int64_t)M * stride_row_x);

    const dim3 block_nums((M + 63) / 64, n_tokens * n_expert_used);
    const dim3 block_dims(256);
    ds4_mmq_moe_gate_up_mid_q8_1_qwarp32_kernel<type><<<block_nums, block_dims, 0, stream>>>(
        W_gate, W_up, (const block_q8_1 *)src1_q8_1_ptr, ids, weights, mid_f32,
        (uint32_t)K, (uint32_t)M, (uint32_t)n_tokens, (uint32_t)n_experts,
        stride_row_x, stride_col_y, stride_channel_x, clamp);

    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: fused gate+up qwarp launch failed: %s\n",
                tag, cudaGetErrorString(err));
        return -3;
    }

    return 0;
}

/* IQ1_M below the worklist floor (or DS4_MMQ_IQ1M_WORKLIST=0): prefill was
 * 140k one-token MMVQ launches.
 * One grid walks every token with the proven ncols=1 4-warp K split and
 * vec_dot_iq1_m_q8_1. Default grid is (M, n_tokens): each block reuses one
 * Q8_1 row across the top-k slots. DS4_MMQ_IQ1M_SLOT_LOOP=0 restores the
 * 3-D (M, tokens, used) grid. DS4_MMQ_IQ1M_PREFILL=0 restores the per-token
 * loop, not the drifting ncols>1 MMVQ. */
template <int nwarps>
__global__ static void ds4_iq1_m_moe_assign_kernel(
        const void       * __restrict__ W,
        const block_q8_1 * __restrict__ Y,
        const int32_t    * __restrict__ ids,
        float            * __restrict__ out,
        int M, int K, int n_experts, int n_used,
        int stride_row_x, int stride_channel_x, int stride_token_y) {
    constexpr int qk = QK_K;
    constexpr int qi = QI1_M;
    constexpr int vdr = VDR_IQ1_M_Q8_1_MMVQ;
    constexpr int warp_size = 32;
    constexpr int blocks_per_iter = vdr * nwarps * warp_size / qi;
    const int tid = warp_size * (int)threadIdx.y + (int)threadIdx.x;
    const int row = (int)blockIdx.x;
    const int token = (int)blockIdx.y;
    if (row >= M) {
        return;
    }

    const block_q8_1 *y = Y + token * stride_token_y;
    const int blocks_per_row = K / qk;
    const int nslot = (int)gridDim.z > 1 ? 1 : n_used;
    const int slot0 = (int)gridDim.z > 1 ? (int)blockIdx.z : 0;
    __shared__ float partial[nwarps > 1 ? nwarps - 1 : 1][warp_size];

    for (int s = 0; s < nslot; s++) {
        const int slot = slot0 + s;
        const int assignment = token * n_used + slot;
        const int32_t expert = ids[assignment];
        const bool invalid = expert < 0 || expert >= n_experts;
        const int kbx_offset = invalid ? 0 : expert * stride_channel_x + row * stride_row_x;
        float tmp = 0.0f;
        for (int kbx = tid / (qi / vdr); !invalid && kbx < blocks_per_row;
             kbx += blocks_per_iter) {
            const int kby = kbx * (qk / QK8_1);
            const int kqs = vdr * (tid % (qi / vdr));
            tmp += vec_dot_iq1_m_q8_1(W, y + kby, kbx_offset + kbx, kqs);
        }

        if (threadIdx.y > 0) {
            partial[threadIdx.y - 1][threadIdx.x] = tmp;
        }
        __syncthreads();
        if (threadIdx.y == 0) {
            for (int w = 0; w < nwarps - 1; w++) {
                tmp += partial[w][threadIdx.x];
            }
            tmp = warp_reduce_sum<warp_size>(tmp);
            if (threadIdx.x == 0) {
                out[(size_t)assignment * (size_t)M + (size_t)row] =
                    invalid ? 0.0f : tmp;
            }
        }
        __syncthreads();
    }
}

static bool iq1_m_prefill_enabled() {
    const char *env = getenv("DS4_MMQ_IQ1M_PREFILL");
    return !(env && env[0] == '0');
}

static bool iq1_m_slot_loop_enabled() {
    const char *env = getenv("DS4_MMQ_IQ1M_SLOT_LOOP");
    return !(env && env[0] == '0');
}

static int ds4_mmq_iq1_m_vec_rows(
        const void    * W,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream) {
    for (int t = 0; t < n_tokens; t++) {
        const int rc = ds4_mmq_moe_vec_impl<GGML_TYPE_IQ1_M>(
            "ds4_mmq_iq1_m_moe_vec", W, X_f32 + (size_t)t * (size_t)K,
            ids + (size_t)t * (size_t)n_expert_used,
            out_f32 + (size_t)t * (size_t)n_expert_used * (size_t)M,
            M, K, 1, n_experts, n_expert_used, stream);
        if (rc != 0) {
            return rc;
        }
    }
    return 0;
}

static int ds4_mmq_iq1_m_moe_impl(
        const void    * W,
        const float   * X_f32,
        const int32_t * ids,
        float         * out_f32,
        int             M,
        int             K,
        int             n_tokens,
        int             n_experts,
        int             n_expert_used,
        cudaStream_t    stream) {
    /* Kill switch and decode-width stay on the proven one-token MMVQ.
     * A single multi-token mul_mat_vec_q_moe launch is the rejected P1. */
    if (!iq1_m_prefill_enabled() || n_tokens <= 1 ||
        n_tokens > 65535 || n_expert_used > 65535) {
        return ds4_mmq_iq1_m_vec_rows(
            W, X_f32, ids, out_f32, M, K,
            n_tokens, n_experts, n_expert_used, stream);
    }

    /* Tile tier: the compact MMQ worklist with the ds4 IQ1_M tile at the
     * wide raw-IQ floor (8K prefill x top-8 = 65536 rows). -1 means the
     * worklist refused the shape; the assign-major MMVQ below takes it. */
    if (moe_worklist_enabled(GGML_TYPE_IQ1_M) &&
        (int64_t)n_tokens * n_expert_used >= DS4_MMQ_WIDE_IQ_MIN_ROWS &&
        n_experts >= DS4_MMQ_WIDE_IQ_MIN_EXPERTS) {
        const int rc = ds4_mmq_moe_impl<GGML_TYPE_IQ1_M>(
            "ds4_mmq_iq1_m_moe", W, X_f32, ids, out_f32, M, K,
            n_tokens, n_experts, n_expert_used, stream);
        if (rc != -1) {
            static bool logged_tile = false;
            if (rc == 0 && !logged_tile) {
                logged_tile = true;
                fprintf(stderr,
                        "ds4: IQ1_M prefill using MMQ worklist tile "
                        "(rows=%d tokens=%d used=%d)\n",
                        M, n_tokens, n_expert_used);
            }
            return rc;
        }
    }
    if (!W || !X_f32 || !ids || !out_f32 || M <= 0 || K <= 0 ||
        n_tokens <= 0 || n_experts <= 0 || n_expert_used <= 0 ||
        K % 256 != 0 || n_expert_used > n_experts) {
        fprintf(stderr, "ds4_mmq_iq1_m_moe: bad args M=%d K=%d nt=%d ne=%d nu=%d\n",
                M, K, n_tokens, n_experts, n_expert_used);
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context *ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "ds4_mmq_iq1_m_moe: no cuda context\n");
        return -1;
    }
    ds4_pool_set_stream(stream);

    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t nbytes_q8_1 = (size_t)n_tokens * (size_t)ne10_padded *
                               sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    char *src1_q8_1_ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr &&
        g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }

    quantize_row_q8_1_cuda(
        X_f32, nullptr, (void *)src1_q8_1_ptr,
        GGML_TYPE_IQ1_M, K,
        (int64_t)K, (int64_t)K, (int64_t)K * n_tokens,
        ne10_padded, 1, n_tokens, 1, stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "ds4_mmq_iq1_m_moe: quantize failed: %s\n",
                cudaGetErrorString(err));
        return -2;
    }

    const int stride_row_x = K / 256;
    const int stride_channel_x = M * stride_row_x;
    const int stride_token_y = (int)(ne10_padded / QK8_1);
    constexpr int nwarps = 4;
    dim3 block(32, nwarps);
    dim3 grid = iq1_m_slot_loop_enabled()
        ? dim3(M, n_tokens)
        : dim3(M, n_tokens, n_expert_used);
    ds4_iq1_m_moe_assign_kernel<nwarps><<<grid, block, 0, stream>>>(
        W, (const block_q8_1 *)src1_q8_1_ptr, ids, out_f32,
        M, K, n_experts, n_expert_used,
        stride_row_x, stride_channel_x, stride_token_y);
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "ds4_mmq_iq1_m_moe: launch failed: %s\n",
                cudaGetErrorString(err));
        return -3;
    }
    ds4_mmq_sanitize_f32(
        out_f32, (uint64_t)M * (uint64_t)n_tokens * (uint64_t)n_expert_used,
        stream);
    static bool logged = false;
    if (!logged) {
        logged = true;
        fprintf(stderr,
                "ds4: IQ1_M prefill using assign-major MMVQ "
                "(rows=%d tokens=%d used=%d slot_loop=%d)\n",
                M, n_tokens, n_expert_used,
                iq1_m_slot_loop_enabled() ? 1 : 0);
    }
    return 0;
}

} // anonymous namespace

extern "C" int ds4_mmq_q8_0_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q8_0>(
        "ds4_mmq_q8_0_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

/* Fixed MiMo artifact contract: 256 experts, eight assignments per token,
 * IQ2_XS down 4096x2048. Route multiplication stays after this projection. */
extern "C" int ds4_mmq_mimo2_down(
        const void *weights, const float *gate, const float *up,
        const int32_t *ids, float *out, int rows, cudaStream_t stream) {
    enum { WIDTH = 2048, OUTPUT = 4096, EXPERTS = 256, USED = 8 };
    if (!up || rows < 32 * USED || rows > 8192 * USED || rows % USED) { return -1; }
    return ds4_mmq_moe_impl<GGML_TYPE_IQ2_XS>(
        "MiMo fused SwiGLU down", weights, gate, ids, out, OUTPUT, WIDTH,
        rows, EXPERTS, 1, stream, nullptr, 0, false, rows / USED, 0, up);
}

extern "C" int ds4_mmq_naive_down(
        const void *weights, const float *gate, const float *up,
        const int32_t *ids, float *out, int rows, cudaStream_t stream) {
    enum { WIDTH = 2048, OUTPUT = 4096, EXPERTS = 256, USED = 8 };
    if (!up || rows < 32 * USED || rows > 8192 * USED || rows % USED) { return -1; }
    return ds4_mmq_moe_impl<GGML_TYPE_IQ2_XS>(
        "Naive fused BF16 SwiGLU down", weights, gate, ids, out, OUTPUT, WIDTH,
        rows, EXPERTS, 1, stream, nullptr, 0, false, rows / USED, 0, up,
        SwiGLUOutput::NaiveBF16);
}

extern "C" int ds4_mmq_iq2_xs_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_IQ2_XS>(
        "ds4_mmq_iq2_xs_moe", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

/* K2 MQ87 routed down (IQ2_XXS / IQ2_XS) feeds moe_sum, which skips
 * non-finite values at read, so the standalone sanitize pass over the
 * [rows x 6144] output (23 ms per 512-token chunk) adds nothing. */
extern "C" int ds4_mmq_iq2_xxs_moe_guarded(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_guarded", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream,
        /*x_soa=*/NULL, /*soa_blocks=*/0, /*sanitize_out=*/false);
}

extern "C" int ds4_mmq_iq2_xs_moe_guarded(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_IQ2_XS>(
        "ds4_mmq_iq2_xs_moe_guarded", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream,
        /*x_soa=*/NULL, /*soa_blocks=*/0, /*sanitize_out=*/false);
}

extern "C" int ds4_mmq_iq1_s_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_impl<GGML_TYPE_IQ1_S>(
        "ds4_mmq_iq1_s_moe", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq1_m_moe(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_iq1_m_moe_impl(
        W, X, ids, out, M, K, n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q2_K_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q2_K>(
        "ds4_mmq_q2_K_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq2_xxs_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq2_xs_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_IQ2_XS>(
        "ds4_mmq_iq2_xs_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

/* SSD slots keep a common padded byte stride across GLM's layer recipes. */
template <ggml_type type>
static int glm_moe_strided(const void *w, const float *x, const int32_t *ids,
                          float *out, int m, int k, int tokens, int experts,
                          int used, uint64_t stride, cudaStream_t stream) {
    const uint64_t block_bytes = ggml_type_size(type);
    if (stride % block_bytes != 0u || stride / block_bytes > INT_MAX) {
        return -1;
    }
    const int64_t blocks = (int64_t)(stride / block_bytes);
    if (tokens <= 8) {
        const int rc = ds4_mmq_moe_vec_impl<type>("glm-owned-vec", w, x, ids,
            out, m, k, tokens, experts, used, stream, blocks);
        if (rc == 0) { return rc; }
    }
    MoePolicy policy = MoePolicy::Generic;
    if constexpr (type == GGML_TYPE_Q2_K) {
        static_assert(GLM_Q2_SPARK_CC == GGML_CUDA_CC_DGX_SPARK &&
                      GLM_Q2_TYPE == GGML_TYPE_Q2_K, "GLM Q2 backend codes");
        const int dev = ggml_cuda_get_device();
        const char *env = getenv("DS4_GLM53_Q2_WORKLIST");
        if ((!env || strcmp(env, "0") != 0) && dev >= 0 && dev < GGML_CUDA_MAX_DEVICES) {
            policy = glm_q2_policy(ggml_cuda_info().devices[dev].cc, type,
                m, k, tokens, experts, used, stride, MoeLayout::Raw);
        }
    }
    /* The measured GLM raw-down schedule keeps D2S6/scatter/sanitize intact.
     * Generic Q2 callers retain their existing rectangular launch policy. */
    return ds4_mmq_moe_impl<type>("glm-owned-mmq", w, x, ids, out, m, k,
        tokens, experts, used, stream, nullptr, 0, true, 0, 0, nullptr,
        SwiGLUOutput::F32, blocks, policy);
}

extern "C" int ds4_mmq_glm_moe(uint32_t type, const void *w, const float *x,
        const int32_t *ids, float *out, int m, int k, int tokens, int experts,
        int used, uint64_t stride, cudaStream_t stream) {
    switch (type) {
    case GGML_TYPE_IQ2_XXS:
        return glm_moe_strided<GGML_TYPE_IQ2_XXS>(w, x, ids, out,
            m, k, tokens, experts, used, stride, stream);
    case GGML_TYPE_IQ2_XS:
        return glm_moe_strided<GGML_TYPE_IQ2_XS>(w, x, ids, out,
            m, k, tokens, experts, used, stride, stream);
    case GGML_TYPE_Q2_K:
        return glm_moe_strided<GGML_TYPE_Q2_K>(w, x, ids, out,
            m, k, tokens, experts, used, stride, stream);
    case GGML_TYPE_Q4_K:
        return glm_moe_strided<GGML_TYPE_Q4_K>(w, x, ids, out,
            m, k, tokens, experts, used, stride, stream);
    default:
        return -1;
    }
}

template <ggml_type type>
static int glm_pair_strided(const void *gate, const void *up, const float *x,
        const int32_t *ids, float *gate_out, float *up_out, int m, int k,
        int tokens, int experts, int used, uint64_t stride, cudaStream_t stream) {
    const uint64_t block = ggml_type_size(type);
    if (!block || stride % block || stride / block > INT_MAX || tokens <= 8) {
        return -1;
    }
    // Keep the two-single-call assignment layout and rounding. Sharing only
    // preparation makes the same-width supply contract byte exact.
    return ds4_mmq_moe_pair_impl<type>("glm-raw-pair", gate, up, x, ids,
        gate_out, up_out, m, k, tokens, experts, used, stream,
        nullptr, nullptr, 0, true, nullptr, (int64_t)tokens * used,
        nullptr, 0, (int64_t)(stride / block));
}

extern "C" int ds4_mmq_glm_pair(uint32_t type, const void *gate,
        const void *up, const float *x, const int32_t *ids, float *gate_out,
        float *up_out, int m, int k, int tokens, int experts, int used,
        uint64_t stride, cudaStream_t stream) {
    switch (type) {
    case GGML_TYPE_IQ2_XXS:
        return glm_pair_strided<GGML_TYPE_IQ2_XXS>(gate, up, x, ids,
            gate_out, up_out, m, k, tokens, experts, used, stride, stream);
    case GGML_TYPE_IQ2_XS:
        return glm_pair_strided<GGML_TYPE_IQ2_XS>(gate, up, x, ids,
            gate_out, up_out, m, k, tokens, experts, used, stride, stream);
    case GGML_TYPE_Q4_K:
        return glm_pair_strided<GGML_TYPE_Q4_K>(gate, up, x, ids,
            gate_out, up_out, m, k, tokens, experts, used, stride, stream);
    default:
        return -1;
    }
}

extern "C" int ds4_mmq_iq1_s_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_IQ1_S>(
        "ds4_mmq_iq1_s_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq1_m_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_IQ1_M>(
        "ds4_mmq_iq1_m_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q3_K_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q3_K>(
        "ds4_mmq_q3_K_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q4_K_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_K_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q5_K>(
        "ds4_mmq_q5_K_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q6_K_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q6_K>(
        "ds4_mmq_q6_K_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_0_moe_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_vec_impl<GGML_TYPE_Q5_0>(
        "ds4_mmq_q5_0_moe_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

// M1-Inc2b: exact inverse of the weight-server repack
// (repack_iq2_xxs_aligned_kernel, tools/ds4_weight_server.cu): aligned-SoA
// artifact -> raw block_iq2_xxs byte stream (66B = [half d][8 x uint2
// codes]).  Device->device fill of a raw-layout scratch so the batched/mmq
// consumers keep their layout while the raw spans stay excluded from the
// upload.  One thread per (block, pair); p==0 additionally writes the
// 2-byte scale.  Destination blocks are 66B so stores are byte-granular.
__global__ void iq2_xxs_aligned_derepack_kernel(
        unsigned char     *raw,        // [nblk * 66]
        const uint2       *qs,         // 64B-aligned code pairs
        const __half      *dq,         // block scales
        uint64_t           nblk)
{
    const uint64_t i = (uint64_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= nblk * 8ull) return;
    const uint64_t blk = i >> 3;
    const uint32_t p = (uint32_t)(i & 7u);
    unsigned char *dst = raw + blk * 66ull;
    if (p == 0u) {
        const uint16_t h = __half_as_ushort(dq[blk]);
        memcpy(dst, &h, 2u);
    }
    const uint2 v = qs[blk * 8ull + p];
    memcpy(dst + 2u + (uint64_t)p * 8u, &v, 8u);
}

extern "C" int ds4_mmq_iq2_xxs_aligned_derepack(
        const void * W_aligned, void * raw_out,
        int M, int K, int n_experts, cudaStream_t stream) {
    const char *tag = "ds4_mmq_iq2_xxs_aligned_derepack";
    if (!W_aligned || !raw_out) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_experts <= 0 || K % 256 != 0) return -1;
    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    const uint64_t n_threads = nblk * 8ull;
    iq2_xxs_aligned_derepack_kernel<<<(unsigned)((n_threads + 255ull) / 256ull), 256, 0, stream>>>(
        (unsigned char *)raw_out,
        (const uint2 *)((const char *)W_aligned + dq_bytes),
        (const __half *)W_aligned,
        nblk);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

// ---------------------------------------------------------------------------
// Aligned-SoA Q8_0 dense decode matvec (megakernel program M1-Inc3).
//
// block_q8_0 is 34 bytes ([half d][int8 qs[32]]), so the raw code stream is
// only 2-byte aligned — the same misalignment class proto_iq2_aligned proved
// costly.  Artifact layout (weight server --repack-q8-aligned, derived kind
// DERIVED_Q8_0_ALIGNED_DENSE): [__half dq[nblk]][pad to 64B][int8 qs[nblk*32]]
// with nblk = M * (K/32), block order equal to the raw tensor byte order.
// Unlike the IQ2 expert repack, the raw spans stay SERVED (dense tensors are
// ~6 GiB total, affordable to duplicate), so every other consumer is
// unchanged.  proto_q8_aligned.cu A/B (GB10, L2-defeating rotation, double-ref
// parity): attn_q_b 217->235, mid 2048x4096 172->218, out_a 8192x4096
// 199->230, head 224->243 GB/s; the warp-per-row accumulation is also ~1000x
// closer to the double reference than the mmvq tile order at K>=4096.
__global__ void q8_0_aligned_dense_vec_kernel(
        float             *out,        // [M]
        const int4        *qs,         // aligned codes, 2 int4 per block
        const __half      *dq,         // block scales
        const block_q8_1  *x8,         // [K/32] canonical Q8_1 activation
        int                M,
        int                nb)         // blocks per row = K/32
{
    const int row  = blockIdx.x;
    const int lane = threadIdx.x;
    const long long rbase = (long long)row * nb;

    float acc = 0.0f;
    for (int b0 = 0; b0 < nb; b0 += 32) {
        const int b = b0 + lane;
        const int4 w0 = qs[(rbase + b) * 2 + 0];   // aligned 16B loads
        const int4 w1 = qs[(rbase + b) * 2 + 1];
        const int *u = (const int *)x8[b].qs;
        int sumi = 0;
        sumi = ggml_cuda_dp4a(w0.x, u[0], sumi);
        sumi = ggml_cuda_dp4a(w0.y, u[1], sumi);
        sumi = ggml_cuda_dp4a(w0.z, u[2], sumi);
        sumi = ggml_cuda_dp4a(w0.w, u[3], sumi);
        sumi = ggml_cuda_dp4a(w1.x, u[4], sumi);
        sumi = ggml_cuda_dp4a(w1.y, u[5], sumi);
        sumi = ggml_cuda_dp4a(w1.z, u[6], sumi);
        sumi = ggml_cuda_dp4a(w1.w, u[7], sumi);
        acc += __half2float(dq[rbase + b]) * __low2float(x8[b].ds) * (float)sumi;
    }
#pragma unroll
    for (int off = 16; off > 0; off >>= 1)
        acc += __shfl_down_sync(0xffffffffu, acc, off);
    if (lane == 0) out[row] = acc;
}

// Verify-width variant (v0.4 dense chase, proto_q8_aligned_nc): same aligned
// weight stream read ONCE per row, NC output columns accumulated per lane
// against col-strided q8_1 activations (which L1/L2-broadcast across rows).
// Bytes identical to the N=1 kernel, so it holds the aligned tier's rate at
// the spec-verify widths where the raw-block mmvq fallback ran 90-200 GB/s
// (proto: +17..+87% per shape, family within 4% of the weight-bytes floor).
// out is column-major [NC][M], the engine's [n_tok, out_dim] flattening.
template <int NC>
__global__ void q8_0_aligned_dense_vec_nc_kernel(
        float             *out,        // [NC * M]
        const int4        *qs,         // aligned codes, 2 int4 per block
        const __half      *dq,         // block scales
        const block_q8_1  *x8,         // [NC * nb], col stride nb
        int                M,
        int                nb)         // blocks per row = K/32
{
    const int row  = blockIdx.x;
    const int lane = threadIdx.x;
    const long long rbase = (long long)row * nb;

    float acc[NC];
#pragma unroll
    for (int c = 0; c < NC; c++) acc[c] = 0.0f;

    for (int b0 = 0; b0 < nb; b0 += 32) {
        const int b = b0 + lane;
        const int4 w0 = qs[(rbase + b) * 2 + 0];   // aligned 16B, read once
        const int4 w1 = qs[(rbase + b) * 2 + 1];
        const float dw = __half2float(dq[rbase + b]);
#pragma unroll
        for (int c = 0; c < NC; c++) {
            const block_q8_1 *xb = &x8[(size_t)c * nb + b];
            const int *u = (const int *)xb->qs;
            int sumi = 0;
            sumi = ggml_cuda_dp4a(w0.x, u[0], sumi);
            sumi = ggml_cuda_dp4a(w0.y, u[1], sumi);
            sumi = ggml_cuda_dp4a(w0.z, u[2], sumi);
            sumi = ggml_cuda_dp4a(w0.w, u[3], sumi);
            sumi = ggml_cuda_dp4a(w1.x, u[4], sumi);
            sumi = ggml_cuda_dp4a(w1.y, u[5], sumi);
            sumi = ggml_cuda_dp4a(w1.z, u[6], sumi);
            sumi = ggml_cuda_dp4a(w1.w, u[7], sumi);
            acc[c] += dw * __low2float(xb->ds) * (float)sumi;
        }
    }
#pragma unroll
    for (int c = 0; c < NC; c++) {
#pragma unroll
        for (int off = 16; off > 0; off >>= 1)
            acc[c] += __shfl_down_sync(0xffffffffu, acc[c], off);
        if (lane == 0) out[(size_t)c * M + row] = acc[c];
    }
}

extern "C" uint64_t ds4_mmq_q8_0_aligned_bytes(int M, int K) {
    if (M <= 0 || K <= 0 || K % 128 != 0) return 0;
    const uint64_t nblk = (uint64_t)M * (uint64_t)(K / 32);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    return dq_bytes + nblk * 32u;
}

extern "C" int ds4_mmq_q8_0_aligned_dense_vec(
        const void * W_aligned, const float * X_f32, float * out_f32,
        int M, int N, int K, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q8_0_aligned_dense_vec";
    if (!W_aligned || !X_f32 || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    // K % 1024: the kernel's 32-blocks-per-pass loop needs nb % 32 == 0.
    // N covers the decode/verify-width envelope (mmvq batch bound); K % 1024
    // also guarantees ne10_padded == K, so the q8_1 col stride is exactly nb.
    if (N < 1 || N > 8 || M <= 0 || K <= 0 || K % 1024 != 0) return -1;

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)N * ne10_padded * sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> q8_pool;
    // M2-Inc2a: producer-emitted q8_1 codes (qr_norm from the qkv-rms
    // kernel) -- take them and skip the quantize prelude.  Single-column
    // producers only; verify widths always quantize.
    char *x8 = N == 1 ? ds4_mmq_folded_q81(X_f32, K, 1, ne10_padded) : NULL;
    cudaError_t err;
    if (!x8) {
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        x8 = (char *)g_q81_scratch_ptr;
    } else {
        q8_pool.alloc(ctx->pool(), nbytes_q8_1);
        x8 = q8_pool.get();
    }
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)x8,
        GGML_TYPE_Q8_0, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K * N, /*s13=*/(int64_t)K * N,
        /*ne0=*/ne10_padded, /*ne1=*/N, /*ne2=*/1, /*ne3=*/1,
        stream);
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }
    }

    const uint64_t nblk = (uint64_t)M * (uint64_t)(K / 32);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    const int4   *qsp = (const int4 *)((const char *)W_aligned + dq_bytes);
    const __half *dqp = (const __half *)W_aligned;
    const block_q8_1 *x8p = (const block_q8_1 *)x8;
    switch (N) {
    case 1:
        q8_0_aligned_dense_vec_kernel<<<(unsigned)M, 32, 0, stream>>>(
            out_f32, qsp, dqp, x8p, M, K / 32);
        break;
    case 2: q8_0_aligned_dense_vec_nc_kernel<2><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    case 3: q8_0_aligned_dense_vec_nc_kernel<3><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    case 4: q8_0_aligned_dense_vec_nc_kernel<4><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    case 5: q8_0_aligned_dense_vec_nc_kernel<5><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    case 6: q8_0_aligned_dense_vec_nc_kernel<6><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    case 7: q8_0_aligned_dense_vec_nc_kernel<7><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    case 8: q8_0_aligned_dense_vec_nc_kernel<8><<<(unsigned)M, 32, 0, stream>>>(out_f32, qsp, dqp, x8p, M, K / 32); break;
    }
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

// Prefill tile over the same aligned artifact: every warp keeps its rows'
// codes and scales in registers while eight-token groups stream through
// shared memory, so a weight row is read once per call instead of once per
// eight tokens. Each output keeps the NC kernel's lane-per-block chain
// (blocks lane, lane+32, ...), dp4a order, scale expression and shfl_down
// tree, so results are byte-identical to the eight-column path.
//
//   smem xs[token][block]: the token's 36-byte q8_1 blocks of one K slice
//   w0/w1/dw[r][j]:        row r, block lane + 32 j (all K, register-resident)
enum { Q8_TILE_WARP = 32, Q8_TILE_TOKENS = 8, Q8_TILE_WORDS = 9 /* ds + 8 code words */ };

template <int NB, int R, int WARPS, int SLICES, int MIN_BLOCKS>
__launch_bounds__(WARPS * Q8_TILE_WARP, MIN_BLOCKS)
__global__ void q8_0_aligned_dense_tile_kernel(
        float             *out,        // [N * M], column-major like the NC kernel
        const int4        *qs,         // aligned codes, 2 int4 per block
        const __half      *dq,         // block scales
        const block_q8_1  *x8,         // [N * nb] canonical Q8_1 activations
        int                M,
        int                N,
        int                nb)         // blocks per row = K/32 = 32 * NB
{
    constexpr int PER_SLICE = NB / SLICES, SLICE_BLOCKS = PER_SLICE * Q8_TILE_WARP;
    constexpr int SLICE_WORDS = SLICE_BLOCKS * Q8_TILE_WORDS, SLICE_INT4 = SLICE_WORDS / 4;
    extern __shared__ int4 xs4[];
    const int *xs = (const int *)xs4;
    const int warp = threadIdx.x / Q8_TILE_WARP, lane = threadIdx.x % Q8_TILE_WARP;
    const int row0 = (blockIdx.x * WARPS + warp) * R;
    int4 w0[R][NB], w1[R][NB];
    float dw[R][NB];
#pragma unroll
    for (int r = 0; r < R; r++) {
        const long long rbase = (long long)min(row0 + r, M - 1) * nb;
#pragma unroll
        for (int j = 0; j < NB; j++) {
            const int b = lane + Q8_TILE_WARP * j;
            w0[r][j] = qs[(rbase + b) * 2 + 0];
            w1[r][j] = qs[(rbase + b) * 2 + 1];
            dw[r][j] = __half2float(dq[rbase + b]);
        }
    }
    for (int g = 0; g < N; g += Q8_TILE_TOKENS) {
        float acc[R][Q8_TILE_TOKENS];
#pragma unroll
        for (int r = 0; r < R; r++) {
#pragma unroll
            for (int c = 0; c < Q8_TILE_TOKENS; c++) acc[r][c] = 0.0f;
        }
        for (int s = 0; s < SLICES; s++) {
            __syncthreads();
            // Stage eight tokens' contiguous blocks of this K slice; tokens
            // past N stage zeros and are never written.
            for (int i = threadIdx.x; i < Q8_TILE_TOKENS * SLICE_INT4; i += WARPS * Q8_TILE_WARP) {
                const int c = i / SLICE_INT4, at = i % SLICE_INT4;
                const int token = g + c;
                xs4[c * SLICE_INT4 + at] = token < N
                    ? ((const int4 *)(x8 + (size_t)token * nb + (size_t)s * SLICE_BLOCKS))[at]
                    : make_int4(0, 0, 0, 0);
            }
            __syncthreads();
#pragma unroll
            for (int j = 0; j < PER_SLICE; j++) {
                const int jj = s * PER_SLICE + j;
                const int *blk = xs + (lane + Q8_TILE_WARP * j) * Q8_TILE_WORDS;
#pragma unroll
                for (int c = 0; c < Q8_TILE_TOKENS; c++) {
                    const int *u = blk + c * SLICE_WORDS + 1;
                    const half2 ds = *(const half2 *)(blk + c * SLICE_WORDS);
#pragma unroll
                    for (int r = 0; r < R; r++) {
                        int sumi = 0;
                        sumi = ggml_cuda_dp4a(w0[r][jj].x, u[0], sumi);
                        sumi = ggml_cuda_dp4a(w0[r][jj].y, u[1], sumi);
                        sumi = ggml_cuda_dp4a(w0[r][jj].z, u[2], sumi);
                        sumi = ggml_cuda_dp4a(w0[r][jj].w, u[3], sumi);
                        sumi = ggml_cuda_dp4a(w1[r][jj].x, u[4], sumi);
                        sumi = ggml_cuda_dp4a(w1[r][jj].y, u[5], sumi);
                        sumi = ggml_cuda_dp4a(w1[r][jj].z, u[6], sumi);
                        sumi = ggml_cuda_dp4a(w1[r][jj].w, u[7], sumi);
                        acc[r][c] += dw[r][jj] * __low2float(ds) * (float)sumi;
                    }
                }
            }
        }
#pragma unroll
        for (int r = 0; r < R; r++) {
#pragma unroll
            for (int c = 0; c < Q8_TILE_TOKENS; c++) {
#pragma unroll
                for (int off = 16; off > 0; off >>= 1)
                    acc[r][c] += __shfl_down_sync(0xffffffffu, acc[r][c], off);
                if (lane == 0 && g + c < N && row0 + r < M) out[(size_t)(g + c) * M + row0 + r] = acc[r][c];
            }
        }
    }
}

// Dynamic shared memory of one eight-token K slice for NB blocks per lane.
static size_t q8_0_aligned_dense_tile_smem(int nb_per_lane, int slices) {
    return (size_t)Q8_TILE_TOKENS * (nb_per_lane / slices) * Q8_TILE_WARP * Q8_TILE_WORDS * sizeof(int);
}

// Launch one shape instantiation; the dynamic shared-memory opt-in is cached.
// Returns 1 when the device refuses the opt-in so the caller keeps its
// eight-column path instead of failing the projection.
template <int NB, int R, int WARPS, int SLICES, int MIN_BLOCKS>
static int q8_0_aligned_dense_tile_launch(
        float *out, const int4 *qs, const __half *dq, const block_q8_1 *x8,
        int M, int N, int nb, cudaStream_t stream) {
    const size_t smem = q8_0_aligned_dense_tile_smem(NB, SLICES);
    auto kernel = q8_0_aligned_dense_tile_kernel<NB, R, WARPS, SLICES, MIN_BLOCKS>;
    static int configured = 0;   // 0 untried, 1 accepted, -1 refused
    if (configured == 0) {
        configured = cudaFuncSetAttribute(kernel, cudaFuncAttributeMaxDynamicSharedMemorySize, (int)smem) == cudaSuccess ? 1 : -1;
        if (configured < 0) (void)cudaGetLastError();
    }
    if (configured < 0) return 1;
    kernel<<<(unsigned)((M + WARPS * R - 1) / (WARPS * R)), WARPS * Q8_TILE_WARP, smem, stream>>>(
        out, qs, dq, x8, M, N, nb);
    return cudaGetLastError() == cudaSuccess ? 0 : -3;
}

extern "C" int ds4_mmq_q8_0_aligned_dense_batch(
        const void * W_aligned, const float * X_f32, float * out_f32,
        int M, int N, int K, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q8_0_aligned_dense_batch";
    if (!W_aligned || !X_f32 || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    // Instantiated for the Inkling dense MLP widths only; other shapes keep
    // the eight-column kernel. K % 1024 keeps the q8_1 column stride at nb.
    if (N < 1 || N > 8192 || M <= 0 || (K != 4096 && K != 16384)) return 1;
    const int dev = ggml_cuda_get_device();
    // The down tile stages 73,728 bytes per CTA; devices whose opt-in limit
    // is smaller keep the eight-column path before any quantization work.
    int optin = 0;
    if (cudaDeviceGetAttribute(&optin, cudaDevAttrMaxSharedMemoryPerBlockOptin, dev) != cudaSuccess) {
        (void)cudaGetLastError();
        return 1;
    }
    if ((size_t)optin < q8_0_aligned_dense_tile_smem(K == 4096 ? 4 : 16, K == 4096 ? 1 : 2)) return 1;
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);
    const int nb = K / 32;
    const size_t nbytes_q8_1 = (size_t)N * nb * sizeof(block_q8_1);
    ggml_cuda_pool_alloc<char> q8_pool(ctx->pool(), nbytes_q8_1);
    char *x8 = q8_pool.get();
    // Row-wise quantization: one launch for all N rows yields the same bytes
    // as the eight-row launches of the vec path.
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)x8,
        GGML_TYPE_Q8_0, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K * N, /*s13=*/(int64_t)K * N,
        /*ne0=*/K, /*ne1=*/N, /*ne2=*/1, /*ne3=*/1,
        stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }
    const uint64_t nblk = (uint64_t)M * (uint64_t)nb;
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    const int4   *qsp = (const int4 *)((const char *)W_aligned + dq_bytes);
    const __half *dqp = (const __half *)W_aligned;
    const block_q8_1 *x8p = (const block_q8_1 *)x8;
    // Up (K 4096): two rows per warp, one slice. Down (K 16384): one row per
    // warp, two K slices so eight tokens fit shared memory.
    const int rc = K == 4096
        ? q8_0_aligned_dense_tile_launch<4, 2, 8, 1, 2>(out_f32, qsp, dqp, x8p, M, N, nb, stream)
        : q8_0_aligned_dense_tile_launch<16, 1, 8, 2, 1>(out_f32, qsp, dqp, x8p, M, N, nb, stream);
    if (rc < 0) fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(cudaGetLastError()));
    return rc;
}

// ---------------------------------------------------------------------------
// Aligned row-pair-SoA Q2_K routed-expert decode matvec (megakernel program
// M2, moe-down increment).  The production down leg runs
// mul_mat_vec_q_moe<GGML_TYPE_Q2_K, 2> over raw 84-byte block_q2_K stacks at
// ~190 GB/s (per-lane loads: one 4B qs int, four scale BYTES, one 4B half2 --
// 12 load instructions per lane-iteration).  W_aligned is a repacked copy of
// the SAME bytes keyed to that kernel's rows_per_block == 2: for the row pair
// (2p, 2p+1) of an expert, each lane-iteration needs exactly one 8B qs load
// (both rows' int), one 16B scales-window load (both rows' 8B half), one 8B
// dm load.  Layout contract (shared with the weight server
// --repack-q2k-aligned, DERIVED_Q2_K_ALIGNED_MOE, and ds4_mmq.h):
//
//   npair = n_experts * (M/2) * (K/256)      pair-blocks, expert-major then
//                                            row-pair then block (raw order)
//   [ uint2 dm2[npair] ]        {row0 half2(d,dmin), row1 half2}
//   [ pad to 64B ]
//   [ int4  sc4[npair*2] ]      half h: {row0 scales[8h..8h+3], row0 [8h+4..
//                               8h+7], row1 [8h..8h+3], row1 [8h+4..8h+7]}
//   [ pad to 64B ]
//   [ uint2 qs2[npair*16] ]     iqs: {row0 qs int[iqs], row1 qs int[iqs]}
//
// Lane mapping, scale-byte values, q8 side and the float accumulation order
// are copied verbatim from mul_mat_vec_q_moe/vec_dot_q2_K_q8_1 -> outputs are
// bit-identical to the raw path (proto_m2_q2k.cu: 240/240 parity + graph
// capture/replay, and 214 GB/s vs 154 raw on the same rotating rig).
// ---------------------------------------------------------------------------

// Same float chain as vec_dot_q2_K_q8_1_impl_mmvq; the four scale bytes come
// from the two pre-loaded 32-bit window words (byte lo+2i of the 8B window ==
// scales[scale_offset + 2i] of the raw block).
static __device__ __forceinline__ float q2_k_vec_dot_windowed(
        const int v, const int * __restrict__ u, const uint32_t w0, const uint32_t w1,
        const int lo, const half2 dm2, const float * __restrict__ d8) {
    float sumf_d = 0.0f;
    float sumf_m = 0.0f;
#pragma unroll
    for (int i = 0; i < QR2_K; ++i) {
        const int bidx = lo + 2*i;
        const uint32_t w = (bidx < 4) ? w0 : w1;
        const int sc = (int)((w >> ((bidx & 3) * 8)) & 0xFFu);

        const int vi = (v >> (2*i)) & 0x03030303;

        sumf_d += d8[i] * (ggml_cuda_dp4a(vi, u[i], 0) * (sc & 0xF));

        int m = sc >> 4;
        m |= m <<  8;
        m |= m << 16;
        sumf_m += d8[i] * ggml_cuda_dp4a(m, u[i], 0);
    }
    const float2 dm2f = __half22float2(dm2);
    return dm2f.x*sumf_d - dm2f.y*sumf_m;
}

// Twin of mul_mat_vec_q_moe<GGML_TYPE_Q2_K, 2> at the down-leg call shape
// (nchannels_dst == 1, ids_stride == 1): grid (M/2, 1), block (32, ncols_dst),
// warp per assignment column.  Keeps the -1 router-id guard (task #23).
__launch_bounds__(8*32, 1)   /* MMVQ_MAX_BATCH_SIZE (mmvq.cuh) * warp; not included here */
__global__ static void q2_k_aligned_moe_vec_kernel(
        const uint2 * __restrict__ dm2_soa,
        const int4  * __restrict__ sc4_soa,
        const uint2 * __restrict__ qs2_soa,
        const block_q8_1 * __restrict__ vy, const int32_t * __restrict__ ids,
        float * __restrict__ dst,
        const uint32_t ncols_x, const uint32_t nrows_x,
        const uint32_t stride_col_y, const uint32_t stride_col_dst,
        const uint32_t ncols_dst) {
    constexpr int qi  = 16;   // QI2_K
    constexpr int vdr = 1;    // VDR_Q2_K_Q8_1_MMVQ
    constexpr int warp_size = 32;

    const uint32_t token_idx = threadIdx.y;
    const int      row0      = 2*blockIdx.x;
    const int      blocks_per_row_x = ncols_x / QK_K;
    constexpr int  blocks_per_iter  = vdr * warp_size / qi;   // 2

    if (token_idx >= ncols_dst) {
        return;
    }

    const int32_t  id_raw     = ids[token_idx];
    const bool     invalid_id = id_raw < 0;
    const uint32_t channel_x  = invalid_id ? 0u : (uint32_t)id_raw;

    const block_q8_1 * y = vy + token_idx*stride_col_y;
    const size_t pair_base = ((size_t)channel_x * (nrows_x/2u) + (size_t)blockIdx.x)
                           * (size_t)blocks_per_row_x;

    float tmp[2] = {0.0f, 0.0f};

    for (int kbx = threadIdx.x / (qi/vdr); !invalid_id && kbx < blocks_per_row_x; kbx += blocks_per_iter) {
        const int kby = kbx * (QK_K/QK8_1);
        const int iqs = vdr * (threadIdx.x % (qi/vdr));

        const int bq8_offset = QR2_K * (iqs / QI8_1);
        const int scale_offset = iqs - iqs % QI8_1 + (iqs % QI8_1) / (QI8_1/2);
        const int whalf = iqs / QI8_1;
        const int lo    = scale_offset - 8*whalf;
        const block_q8_1 * bq8_1 = &y[kby];

        int    u[QR2_K];
        float d8[QR2_K];
#pragma unroll
        for (int i = 0; i < QR2_K; ++i) {
            u[i]  = get_int_b4(bq8_1[bq8_offset + i].qs, iqs % QI8_1);
            d8[i] = __low2float(bq8_1[bq8_offset + i].ds);
        }

        const size_t pblk = pair_base + (size_t)kbx;
        const uint2 v2  = qs2_soa[pblk*16u + (unsigned)iqs];
        const uint2 dmw = dm2_soa[pblk];
        const int4  scw = sc4_soa[pblk*2u + (unsigned)whalf];
        const half2 dm0 = *(const half2 *)&dmw.x;
        const half2 dm1 = *(const half2 *)&dmw.y;

        tmp[0] += q2_k_vec_dot_windowed((int)v2.x, u, (uint32_t)scw.x, (uint32_t)scw.y, lo, dm0, d8);
        tmp[1] += q2_k_vec_dot_windowed((int)v2.y, u, (uint32_t)scw.z, (uint32_t)scw.w, lo, dm1, d8);
    }

#pragma unroll
    for (int i = 0; i < 2; ++i) {
        tmp[i] = warp_reduce_sum<warp_size>(tmp[i]);
    }

    if (threadIdx.x < 2 && uint32_t(row0 + threadIdx.x) < nrows_x) {
        dst[token_idx*stride_col_dst + row0 + threadIdx.x] = tmp[threadIdx.x];
    }
}

// Exact inverse of the weight-server repack (repack_q2_k_aligned_kernel,
// tools/ds4_weight_server.cu): pair-SoA -> raw block_q2_K byte stream.  One
// thread per (raw block, qs int); p < 4 additionally restores a scales word,
// p == 0 the dm word.
__global__ static void q2_k_aligned_derepack_kernel(
        unsigned char *raw_out,
        const uint2   * __restrict__ dm2_soa,
        const int4    * __restrict__ sc4_soa,
        const uint2   * __restrict__ qs2_soa,
        uint64_t nblk,       // raw blocks total
        uint32_t nb_row,     // blocks per row = K/256
        uint32_t nrows) {    // rows per expert = M
    const uint64_t i = (uint64_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= nblk * 16ull) return;
    const uint64_t g = i >> 4;
    const uint32_t p = (uint32_t)(i & 15u);
    const uint32_t b = (uint32_t)(g % nb_row);
    const uint32_t r = (uint32_t)((g / nb_row) % nrows);
    const uint64_t e = g / ((uint64_t)nb_row * nrows);
    const uint64_t pblk = ((uint64_t)e * (nrows/2u) + r/2u) * nb_row + b;
    const uint32_t parity = r & 1u;
    unsigned char *dst = raw_out + g * 84ull;
    const uint2 q = qs2_soa[pblk*16u + p];
    const uint32_t qw = parity ? q.y : q.x;
    memcpy(dst + 16u + (uint64_t)p * 4u, &qw, 4u);
    if (p < 4u) {
        const int4 s = sc4_soa[pblk*2u + (p >> 1)];
        const uint32_t sw = parity ? ((p & 1u) ? (uint32_t)s.w : (uint32_t)s.z)
                                   : ((p & 1u) ? (uint32_t)s.y : (uint32_t)s.x);
        memcpy(dst + ((p >> 1) * 8u + (p & 1u) * 4u), &sw, 4u);
    }
    if (p == 0u) {
        const uint2 d = dm2_soa[pblk];
        const uint32_t dw = parity ? d.y : d.x;
        memcpy(dst + 80u, &dw, 4u);
    }
}

extern "C" uint64_t ds4_mmq_q2_k_aligned_bytes(int M, int K, int n_experts) {
    if (M <= 0 || K <= 0 || n_experts <= 0 || K % 256 != 0 || M % 2 != 0) return 0;
    const uint64_t npair = (uint64_t)n_experts * (uint64_t)(M/2) * (uint64_t)(K / 256);
    const uint64_t dm_bytes = (npair * 8u + 63u) & ~63ull;
    const uint64_t sc_bytes = (npair * 32u + 63u) & ~63ull;
    return dm_bytes + sc_bytes + npair * 128u;
}

extern "C" int ds4_mmq_q2_K_aligned_moe_vec(
        const void * W_aligned, const float * X_f32, const int32_t * ids,
        float * out_f32, int M, int K, int n_tokens, int n_experts,
        int n_expert_used, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q2_K_aligned_moe_vec";
    if (!W_aligned || !X_f32 || !ids || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    /* Down-leg call shape only: each (token, slot) assignment arrives as its
     * own "token" with one expert (n_expert_used == 1, ids_stride == 1). */
    if (n_expert_used != 1 || n_tokens < 1 || M <= 0 || M % 2 != 0 || K <= 0 ||
        K % 256 != 0 || n_experts <= 0) {
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);

    /* Quantize verbatim from ds4_mmq_moe_vec_impl<GGML_TYPE_Q2_K> so the q8_1
     * codes feeding the twin are bit-identical to the raw path's. */
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)n_tokens * ne10_padded * sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    char *src1_q8_1_ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1_ptr,
        GGML_TYPE_Q2_K, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }

    const int64_t s12_y  = ne10_padded / QK8_1;
    const int64_t s2_dst = (int64_t)M;   /* n_expert_used == 1 */

    cudaMemsetAsync(out_f32, 0, (size_t)M * (size_t)n_tokens * sizeof(float), stream);

    const uint64_t npair = (uint64_t)n_experts * (uint64_t)(M/2) * (uint64_t)(K / 256);
    const uint64_t dm_bytes = (npair * 8u + 63u) & ~63ull;
    const uint64_t sc_bytes = (npair * 32u + 63u) & ~63ull;
    const uint2 *dm2 = (const uint2 *)W_aligned;
    const int4  *sc4 = (const int4 *)((const char *)W_aligned + dm_bytes);
    const uint2 *qs2 = (const uint2 *)((const char *)W_aligned + dm_bytes + sc_bytes);

    const int col_cap = 8;   /* MMVQ_MAX_BATCH_SIZE; matches __launch_bounds__ */
    for (int c0 = 0; c0 < n_tokens; c0 += col_cap) {
        const int ncols = (n_tokens - c0 < col_cap) ? (n_tokens - c0) : col_cap;
        dim3 grid((unsigned)(M/2), 1);
        dim3 block(32, (unsigned)ncols);
        q2_k_aligned_moe_vec_kernel<<<grid, block, 0, stream>>>(
            dm2, sc4, qs2,
            (const block_q8_1 *)(src1_q8_1_ptr + (size_t)c0 * s12_y * sizeof(block_q8_1)),
            ids + c0,
            out_f32 + (int64_t)c0 * s2_dst,
            (uint32_t)K, (uint32_t)M,
            (uint32_t)s12_y, (uint32_t)s2_dst,
            (uint32_t)ncols);
        err = cudaGetLastError();
        if (err != cudaSuccess) {
            fprintf(stderr, "%s: kernel launch failed: %s (cols %d..%d)\n",
                    tag, cudaGetErrorString(err), c0, c0 + ncols - 1);
            return -3;
        }
    }

    ds4_mmq_sanitize_f32(out_f32, (uint64_t)M * (uint64_t)n_tokens, stream);
    return 0;
}

extern "C" int ds4_mmq_q2_K_aligned_derepack(
        const void * W_aligned, void * raw_out,
        int M, int K, int n_experts, cudaStream_t stream) {
    const char *tag = "ds4_mmq_q2_K_aligned_derepack";
    if (!W_aligned || !raw_out) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || M % 2 != 0 || K <= 0 || K % 256 != 0 || n_experts <= 0) return -1;
    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t npair = nblk / 2u;
    const uint64_t dm_bytes = (npair * 8u + 63u) & ~63ull;
    const uint64_t sc_bytes = (npair * 32u + 63u) & ~63ull;
    const uint64_t n_threads = nblk * 16ull;
    q2_k_aligned_derepack_kernel<<<(unsigned)((n_threads + 255ull) / 256ull), 256, 0, stream>>>(
        (unsigned char *)raw_out,
        (const uint2 *)W_aligned,
        (const int4 *)((const char *)W_aligned + dm_bytes),
        (const uint2 *)((const char *)W_aligned + dm_bytes + sc_bytes),
        nblk, (uint32_t)(K / 256), (uint32_t)M);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

extern "C" uint64_t ds4_mmq_iq2_xxs_aligned_bytes(int M, int K, int n_experts) {
    if (M <= 0 || K <= 0 || n_experts <= 0 || K % 256 != 0) return 0;
    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    return dq_bytes + nblk * 64u;
}

extern "C" uint64_t ds4_mmq_iq2_xs_aligned_bytes(int M, int K, int n_experts) {
    if (M <= 0 || K <= 0 || n_experts <= 0 || K % 256 != 0) return 0;
    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    const uint64_t sc_bytes = (nblk * 8u + 63u) & ~63ull;
    return dq_bytes + sc_bytes + nblk * 64u;
}

__global__ void iq2_xs_aligned_derepack_kernel(
        unsigned char *raw,
        const uint2 *qs,
        const uint8_t *sc,
        const __half *dq,
        uint64_t nblk) {
    const uint64_t i = (uint64_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= nblk * 8ull) return;
    const uint64_t blk = i >> 3;
    const uint32_t p = (uint32_t)(i & 7u);
    unsigned char *dst = raw + blk * 74ull;
    if (p == 0u) {
        const uint16_t h = __half_as_ushort(dq[blk]);
        memcpy(dst, &h, 2u);
        memcpy(dst + 66u, sc + blk * 8ull, 8u);
    }
    const uint2 v = qs[blk * 8ull + p];
    memcpy(dst + 2u + (uint64_t)p * 8u, &v, 8u);
}

extern "C" int ds4_mmq_iq2_xs_aligned_derepack(
        const void *W_aligned, void *raw_out,
        int M, int K, int n_experts, cudaStream_t stream) {
    const char *tag = "ds4_mmq_iq2_xs_aligned_derepack";
    if (!W_aligned || !raw_out) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (M <= 0 || K <= 0 || n_experts <= 0 || K % 256 != 0) return -1;
    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    const uint64_t sc_bytes = (nblk * 8u + 63u) & ~63ull;
    const uint64_t n_threads = nblk * 8ull;
    iq2_xs_aligned_derepack_kernel<<<(unsigned)((n_threads + 255ull) / 256ull), 256, 0, stream>>>(
        (unsigned char *)raw_out,
        (const uint2 *)((const char *)W_aligned + dq_bytes + sc_bytes),
        (const uint8_t *)W_aligned + dq_bytes,
        (const __half *)W_aligned,
        nblk);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

// Shared single-token canonical-Q8_1 quantize for the aligned IQ2_XXS
// entries.  Returns the device pointer (persistent scratch when enabled,
// pool otherwise) or nullptr on failure; *pool must outlive the launches.
static char *iq2_aligned_quantize_xn(
        const char *tag, const float *X_f32, int K, int n_tokens,
        ggml_cuda_pool_alloc<char> *pool, cudaStream_t stream) {
    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return nullptr;
    }
    ds4_pool_set_stream(stream);
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)n_tokens * ne10_padded * sizeof(block_q8_1) / QK8_1;
    // M2-Inc2a: producer-emitted q8_1 codes (ffn_norm from the fused HC
    // stage) -- take them and skip the quantize prelude.
    char *folded = ds4_mmq_folded_q81(X_f32, K, n_tokens, ne10_padded);
    if (folded) {
        // C3-Inc4 fold twin selftest (DS4_Q8_FOLD_SELFTEST=<call budget>,
        // eager legs only -- syncs the stream): the taken sidecar must be
        // byte-identical to the fresh quantize this prelude would have run.
        // Do NOT combine with DS4_HC_STAGE_BATCH_PARITY (the probe rewrites
        // norm_out after the sidecar was emitted).
        static int fold_st = -1;
        if (fold_st < 0) {
            const char *st = getenv("DS4_Q8_FOLD_SELFTEST");
            fold_st = st && *st ? atoi(st) : 0;
            if (st && *st && fold_st <= 1) fold_st = 512;
        }
        cudaStreamCaptureStatus fold_cs = cudaStreamCaptureStatusNone;
        if (fold_st > 0) (void)cudaStreamIsCapturing(stream, &fold_cs);
        if (fold_st > 0 && fold_cs == cudaStreamCaptureStatusNone &&
            nbytes_q8_1 <= 16384u) {
            fold_st--;
            static char h[2][16384];
            pool->alloc(ctx->pool(), nbytes_q8_1);
            char *fresh = pool->get();
            quantize_row_q8_1_cuda(
                X_f32, /*ids=*/nullptr, (void *)fresh,
                GGML_TYPE_IQ2_XXS, /*ne00=*/K,
                /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
                /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
                stream);
            if (cudaGetLastError() == cudaSuccess &&
                cudaStreamSynchronize(stream) == cudaSuccess &&
                cudaMemcpy(h[0], folded, nbytes_q8_1, cudaMemcpyDeviceToHost) == cudaSuccess &&
                cudaMemcpy(h[1], fresh, nbytes_q8_1, cudaMemcpyDeviceToHost) == cudaSuccess) {
                fprintf(stderr, "ds4: Q8F-SELFTEST(q81 moe) K=%d %s\n", K,
                        memcmp(h[0], h[1], nbytes_q8_1) == 0 ? "PASS" : "FAIL");
            } else {
                fprintf(stderr, "ds4: Q8F-SELFTEST(q81 moe) SKIP (setup failed)\n");
            }
        }
        return folded;
    }
    char *ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        ptr = (char *)g_q81_scratch_ptr;
    } else {
        pool->alloc(ctx->pool(), nbytes_q8_1);
        ptr = pool->get();
    }
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)ptr,
        GGML_TYPE_IQ2_XXS, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
        return nullptr;
    }
    return ptr;
}

extern "C" int ds4_mmq_iq2_xxs_aligned_moe_pair_vec(
        const void * W_gate_aligned, const void * W_up_aligned,
        const float * X_f32, const int32_t * ids,
        float * gate_out, float * up_out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    const char *tag = "ds4_mmq_iq2_xxs_aligned_moe_pair_vec";
    if (!W_gate_aligned || !W_up_aligned || !X_f32 || !ids || !gate_out || !up_out) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (n_tokens < 1 || n_tokens > 16 || M <= 0 || K <= 0 || n_experts <= 0 ||
        n_expert_used <= 0 || n_expert_used > n_experts || K % 1024 != 0) {
        return -1;
    }
    ggml_cuda_pool_alloc<char> q8_pool;
    char *x8 = iq2_aligned_quantize_xn(tag, X_f32, K, n_tokens, &q8_pool, stream);
    if (!x8) return -2;

    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    dim3 grid((unsigned)M, (unsigned)(n_tokens * n_expert_used), 2);
    iq2_xxs_aligned_moe_pair_vec_kernel<<<grid, 32, 0, stream>>>(
        gate_out, up_out,
        (const uint2 *)((const char *)W_gate_aligned + dq_bytes),
        (const __half *)W_gate_aligned,
        (const uint2 *)((const char *)W_up_aligned + dq_bytes),
        (const __half *)W_up_aligned,
        (const block_q8_1 *)x8, ids, M, K / 256, K / 32, n_expert_used);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

extern "C" int ds4_mmq_iq2_xxs_aligned_moe_gate_up_mid_vec(
        const void * W_gate_aligned, const void * W_up_aligned,
        const float * X_f32, const int32_t * ids, const float * weights,
        float * mid_f32,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        float clamp, cudaStream_t stream) {
    const char *tag = "ds4_mmq_iq2_xxs_aligned_moe_gate_up_mid_vec";
    if (!W_gate_aligned || !W_up_aligned || !X_f32 || !ids || !weights || !mid_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    if (n_tokens < 1 || n_tokens > 16 || M <= 0 || K <= 0 || n_experts <= 0 ||
        n_expert_used <= 0 || n_expert_used > n_experts || K % 1024 != 0) {
        return -1;
    }
    ggml_cuda_pool_alloc<char> q8_pool;
    char *x8 = iq2_aligned_quantize_xn(tag, X_f32, K, n_tokens, &q8_pool, stream);
    if (!x8) return -2;

    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    dim3 grid((unsigned)M, (unsigned)(n_tokens * n_expert_used), 1);
    const uint2  *qs_g = (const uint2 *)((const char *)W_gate_aligned + dq_bytes);
    const __half *dq_g = (const __half *)W_gate_aligned;
    const uint2  *qs_u = (const uint2 *)((const char *)W_up_aligned + dq_bytes);
    const __half *dq_u = (const __half *)W_up_aligned;
    /* v0.4 V6: verify widths dedup expert overlap (see the dedup kernel's
     * header comment).  n_tokens==1 has no cross-token overlap and keeps
     * the per-slot kernel; widths beyond the verify envelope likewise.
     * DS4_CUDA_NO_MOE_DEDUP restores the per-slot kernel (diagnostic). */
    static int moe_dedup_en = -1;
    if (moe_dedup_en < 0) moe_dedup_en = getenv("DS4_CUDA_NO_MOE_DEDUP") == NULL;
    if (moe_dedup_en && n_tokens >= 2 && n_tokens <= 8) {
        const int n_slots = n_tokens * n_expert_used;
        switch (n_tokens) {
#define DS4_GATEUP_DEDUP_CASE(NT) \
        case NT: \
            iq2_xxs_aligned_moe_gate_up_mid_dedup_kernel<NT><<<grid, 32, 0, stream>>>( \
                mid_f32, qs_g, dq_g, qs_u, dq_u, \
                (const block_q8_1 *)x8, ids, weights, M, K / 256, K / 32, \
                n_expert_used, n_slots, clamp); \
            break;
        DS4_GATEUP_DEDUP_CASE(2)
        DS4_GATEUP_DEDUP_CASE(3)
        DS4_GATEUP_DEDUP_CASE(4)
        DS4_GATEUP_DEDUP_CASE(5)
        DS4_GATEUP_DEDUP_CASE(6)
        DS4_GATEUP_DEDUP_CASE(7)
        DS4_GATEUP_DEDUP_CASE(8)
#undef DS4_GATEUP_DEDUP_CASE
        }
    } else {
        iq2_xxs_aligned_moe_gate_up_mid_kernel<<<grid, 32, 0, stream>>>(
            mid_f32, qs_g, dq_g, qs_u, dq_u,
            (const block_q8_1 *)x8, ids, weights, M, K / 256, K / 32, n_expert_used, clamp);
    }
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }
    return 0;
}

extern "C" int ds4_mmq_iq2_xxs_aligned_moe_vec(
        const void * W_aligned, const float * X_f32, const int32_t * ids, float * out_f32,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    const char *tag = "ds4_mmq_iq2_xxs_aligned_moe_vec";
    if (!W_aligned || !X_f32 || !ids || !out_f32) {
        fprintf(stderr, "%s: null pointer\n", tag);
        return -1;
    }
    // n_tokens 1..16 (the vec-tier envelope; each warp reads one activation
    // row selected by assignment/n_expert_used).
    // K % 1024: the lane->(block,pair) mapping covers 4 blocks per pass.
    if (n_tokens < 1 || n_tokens > 16 || M <= 0 || K <= 0 || n_experts <= 0 ||
        n_expert_used <= 0 || n_expert_used > n_experts || K % 1024 != 0) {
        return -1;
    }

    const int dev = ggml_cuda_get_device();
    ggml_backend_cuda_context * ctx = get_ctx_for_device(dev);
    if (!ctx) {
        fprintf(stderr, "%s: failed to get cuda context for device %d\n", tag, dev);
        return -1;
    }
    ds4_pool_set_stream(stream);

    // Quantize X into canonical Q8_1, exactly as ds4_mmq_moe_vec_impl does, so
    // the aligned path shares its activation numerics (and its persistent
    // scratch when enabled).
    const int64_t ne10_padded = GGML_PAD((int64_t)K, MATRIX_ROW_PADDING);
    const size_t  nbytes_q8_1 = (size_t)n_tokens * ne10_padded * sizeof(block_q8_1) / QK8_1;
    ggml_cuda_pool_alloc<char> src1_q8_1_pool;
    char *src1_q8_1_ptr = nullptr;
    if (g_q81_scratch_enabled && g_q81_scratch_ptr && g_q81_scratch_bytes >= nbytes_q8_1) {
        src1_q8_1_ptr = (char *)g_q81_scratch_ptr;
    } else {
        src1_q8_1_pool.alloc(ctx->pool(), nbytes_q8_1);
        src1_q8_1_ptr = src1_q8_1_pool.get();
    }
    quantize_row_q8_1_cuda(
        X_f32, /*ids=*/nullptr, (void *)src1_q8_1_ptr,
        GGML_TYPE_IQ2_XXS, /*ne00=*/K,
        /*s11=*/(int64_t)K, /*s12=*/(int64_t)K, /*s13=*/(int64_t)K * n_tokens,
        /*ne0=*/ne10_padded, /*ne1=*/1, /*ne2=*/n_tokens, /*ne3=*/1,
        stream);
    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: quantize_row_q8_1_cuda failed: %s\n", tag, cudaGetErrorString(err));
        return -2;
    }

    const uint64_t nblk = (uint64_t)n_experts * (uint64_t)M * (uint64_t)(K / 256);
    const uint64_t dq_bytes = (nblk * 2u + 63u) & ~63ull;
    const __half *dq = (const __half *)W_aligned;
    const uint2  *qs = (const uint2 *)((const char *)W_aligned + dq_bytes);

    dim3 grid((unsigned)M, (unsigned)(n_tokens * n_expert_used), 1);
    iq2_xxs_aligned_moe_vec_kernel<<<grid, 32, 0, stream>>>(
        out_f32, qs, dq, (const block_q8_1 *)src1_q8_1_ptr, ids, M, K / 256,
        K / 32, n_expert_used);
    err = cudaGetLastError();
    if (err != cudaSuccess) {
        fprintf(stderr, "%s: kernel launch failed: %s\n", tag, cudaGetErrorString(err));
        return -3;
    }

    ds4_mmq_sanitize_f32(out_f32, (uint64_t)n_tokens * (uint64_t)M * (uint64_t)n_expert_used, stream);
    return 0;
}

extern "C" int ds4_mmq_q2_K_moe_down_sum6_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_down_sum6_vec_impl<GGML_TYPE_Q2_K>(
        "ds4_mmq_q2_K_moe_down_sum6_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q4_K_moe_down_sum6_vec(
        const void * W, const float * X, const int32_t * ids, float * out,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_down_sum6_vec_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_down_sum6_vec", W, X, ids, out, M, K,
        n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq2_xxs_moe_gate_up_mid_vec(
        const void * W_gate, const void * W_up,
        const float * X, const int32_t * ids, const float * weights, float * mid,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        float clamp, cudaStream_t stream) {
    return ds4_mmq_moe_gate_up_mid_vec_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_gate_up_mid_vec", W_gate, W_up, X, ids, weights, mid,
        M, K, n_tokens, n_experts, n_expert_used, clamp, stream);
}

extern "C" int ds4_mmq_q4_K_moe_gate_up_mid_vec(
        const void * W_gate, const void * W_up,
        const float * X, const int32_t * ids, const float * weights, float * mid,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        float clamp, cudaStream_t stream) {
    return ds4_mmq_moe_gate_up_mid_vec_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_gate_up_mid_vec", W_gate, W_up, X, ids, weights, mid,
        M, K, n_tokens, n_experts, n_expert_used, clamp, stream);
}

extern "C" int ds4_mmq_iq2_xxs_moe_pair_vec(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_silu,
        int M, int K, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_vec_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_pair_vec", W_a, W_b, X, ids, out_silu,
        M, K, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q4_K_moe_pair_vec(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_silu,
        int M, int K, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_vec_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_pair_vec", W_a, W_b, X, ids, out_silu,
        M, K, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_iq2_xxs_moe_pair_raw_vec(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_raw_vec_impl<GGML_TYPE_IQ2_XXS>(
        "ds4_mmq_iq2_xxs_moe_pair_raw_vec", W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q4_K_moe_pair_raw_vec(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_raw_vec_impl<GGML_TYPE_Q4_K>(
        "ds4_mmq_q4_K_moe_pair_raw_vec", W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q5_K_moe_pair_raw_vec(
        const void * W_a, const void * W_b,
        const float * X, const int32_t * ids, float * out_a, float * out_b,
        int M, int K, int n_tokens, int n_experts, int n_expert_used,
        cudaStream_t stream) {
    return ds4_mmq_moe_pair_raw_vec_impl<GGML_TYPE_Q5_K>(
        "ds4_mmq_q5_K_moe_pair_raw_vec", W_a, W_b, X, ids, out_a, out_b,
        M, K, n_tokens, n_experts, n_expert_used, stream);
}

extern "C" int ds4_mmq_q8_0_dense_vec(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_vec_impl<GGML_TYPE_Q8_0>(
        "ds4_mmq_q8_0_dense_vec", W, X, out, M, N, K, stream);
}

extern "C" int ds4_mmq_pq2_0_dense_vec(
        const void * W, const float * X, float * out,
        int M, int N, int K, cudaStream_t stream) {
    return ds4_mmq_dense_vec_impl<GGML_TYPE_PQ2_0>(
        "ds4_mmq_pq2_0_dense_vec", W, X, out, M, N, K, stream);
}

// Explicit instantiations. One per quant type the public API exposes.
// Each instantiation drags in the load_tiles_<type> + vec_dot_<type>_*
// device functions from mmq.cuh, so the .o objects below contain everything
// needed to link against the public C entries.
template void mul_mat_q_case<GGML_TYPE_Q8_0>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_Q2_K>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_IQ2_XXS>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_IQ2_XS>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_IQ1_S>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_Q3_K>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_Q4_K>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_Q5_K>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_Q6_K>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_Q5_0>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
template void mul_mat_q_case<GGML_TYPE_PQ2_0>(
    ggml_backend_cuda_context & ctx, const mmq_args & args, cudaStream_t stream);
