// Seed: 483927561
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3
    , id_7,
    input supply1 id_4,
    output tri0 id_5
);
  initial id_7 = id_1 < id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wor id_9
);
  reg id_11 = id_2;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1
  );
  logic id_12;
  ;
  always @(*) begin : LABEL_0
    if ((1 && 1))
      if (1) id_12 <= 1'd0;
      else if (1) id_12 <= id_4 ? id_4 : ~id_5;
      else id_11 <= -1;
  end
endmodule
