// [dwc_ddrphy_phyinit_main] Start of dwc_ddrphy_phyinit_main()
#include <common/debug.h>
#include "lpddr4.h"
#include "../dmac/dmac.h"
void dwc_ddrphy_phyinit_sequence(void)
{
// [dwc_ddrphy_phyinit_sequence] Start of dwc_ddrphy_phyinit_sequence()
// [dwc_ddrphy_phyinit_initStruct] Start of dwc_ddrphy_phyinit_initStruct()
// [dwc_ddrphy_phyinit_initStruct] End of dwc_ddrphy_phyinit_initStruct()
// [dwc_ddrphy_phyinit_setDefault] Start of dwc_ddrphy_phyinit_setDefault()
// [dwc_ddrphy_phyinit_setDefault] End of dwc_ddrphy_phyinit_setDefault()
//[dwc_ddrphy_phyinit_calcMb] Start of dwc_ddrphy_phyinit_calcMb()
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].Pstate to 0x0
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].DRAMFreq to 0xc80
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].PllBypassEn to 0x0
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].DfiFreqRatio to 0x2
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].PhyOdtImpedance to 0x0
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].PhyDrvImpedance to 0x0
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].BPZNResVal to 0x0
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].EnabledDQsChA to 0x20
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].CsPresentChA to 0x1
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].EnabledDQsChB to 0x0
// // [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR4_1D[0].CsPresentChB to 0x0
//[dwc_ddrphy_phyinit_calcMb] End of dwc_ddrphy_phyinit_calcMb()
// // [phyinit_print_dat] // ####################################################
// // [phyinit_print_dat] // 
// // [phyinit_print_dat] // Printing Runtime input values
// // [phyinit_print_dat] // 
// // [phyinit_print_dat] // ####################################################
// // [phyinit_print_dat] runtimeConfig.skip_training = 0
// // [phyinit_print_dat] runtimeConfig.Train2D       = 0
// // [phyinit_print_dat] runtimeConfig.debug         = 1
// // [phyinit_print_dat] runtimeConfig.RetEn         = 1
// // [phyinit_print_dat] // ####################################################
// // [phyinit_print_dat] // 
// // [phyinit_print_dat] // Printing values in user input structure
// // [phyinit_print_dat] // 
// // [phyinit_print_dat] // ####################################################
// // [phyinit_print_dat] userInputBasic.Frequency[0] = 1600
// // [phyinit_print_dat] userInputBasic.Frequency[1] = 1067
// // [phyinit_print_dat] userInputBasic.Frequency[2] = 933
// // [phyinit_print_dat] userInputBasic.Frequency[3] = 800
// // [phyinit_print_dat] userInputBasic.NumRank_dfi0 = 1
// // [phyinit_print_dat] userInputBasic.ReadDBIEnable[0] = 0
// // [phyinit_print_dat] userInputBasic.ReadDBIEnable[1] = 0
// // [phyinit_print_dat] userInputBasic.ReadDBIEnable[2] = 0
// // [phyinit_print_dat] userInputBasic.ReadDBIEnable[3] = 0
// // [phyinit_print_dat] userInputBasic.Lp4xMode = 0
// // [phyinit_print_dat] userInputBasic.DimmType = 4
// // [phyinit_print_dat] userInputBasic.DfiMode = 0
// // [phyinit_print_dat] userInputBasic.DramType = 2
// // [phyinit_print_dat] userInputBasic.HardMacroVer = 0
// // [phyinit_print_dat] userInputBasic.DfiFreqRatio[0] = 1
// // [phyinit_print_dat] userInputBasic.DfiFreqRatio[1] = 1
// // [phyinit_print_dat] userInputBasic.DfiFreqRatio[2] = 1
// // [phyinit_print_dat] userInputBasic.DfiFreqRatio[3] = 1
// // [phyinit_print_dat] userInputBasic.NumAnib = 3
// // [phyinit_print_dat] userInputBasic.NumDbyte = 4
// // [phyinit_print_dat] userInputBasic.DramDataWidth = 16
// // [phyinit_print_dat] userInputBasic.PllBypass[0] = 0
// // [phyinit_print_dat] userInputBasic.PllBypass[1] = 0
// // [phyinit_print_dat] userInputBasic.PllBypass[2] = 0
// // [phyinit_print_dat] userInputBasic.PllBypass[3] = 0
// // [phyinit_print_dat] userInputBasic.Dfi1Exists = 0
// // [phyinit_print_dat] userInputBasic.Train2D = 0
// // [phyinit_print_dat] userInputBasic.NumRank_dfi1 = 0
// // [phyinit_print_dat] userInputBasic.NumActiveDbyteDfi0 = 4
// // [phyinit_print_dat] userInputBasic.NumPStates = 1
// // [phyinit_print_dat] userInputBasic.NumActiveDbyteDfi1 = 0
// // [phyinit_print_dat] userInputAdvanced.TxSlewRiseAC = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewFallDQ[0] = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewFallDQ[1] = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewFallDQ[2] = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewFallDQ[3] = 15
// // [phyinit_print_dat] userInputAdvanced.Lp4WLS[0] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4WLS[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4WLS[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4WLS[3] = 0
// // [phyinit_print_dat] userInputAdvanced.TxImpedance[0] = 60
// // [phyinit_print_dat] userInputAdvanced.TxImpedance[1] = 60
// // [phyinit_print_dat] userInputAdvanced.TxImpedance[2] = 60
// // [phyinit_print_dat] userInputAdvanced.TxImpedance[3] = 60
// // [phyinit_print_dat] userInputAdvanced.DramByteSwap = 0
// // [phyinit_print_dat] userInputAdvanced.CalInterval = 9
// // [phyinit_print_dat] userInputAdvanced.D4RxPreambleLength[0] = 0
// // [phyinit_print_dat] userInputAdvanced.D4RxPreambleLength[1] = 0
// // [phyinit_print_dat] userInputAdvanced.D4RxPreambleLength[2] = 0
// // [phyinit_print_dat] userInputAdvanced.D4RxPreambleLength[3] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4PostambleExt[0] = 1
// // [phyinit_print_dat] userInputAdvanced.Lp4PostambleExt[1] = 1
// // [phyinit_print_dat] userInputAdvanced.Lp4PostambleExt[2] = 1
// // [phyinit_print_dat] userInputAdvanced.Lp4PostambleExt[3] = 1
// // [phyinit_print_dat] userInputAdvanced.CalOnce = 0
// // [phyinit_print_dat] userInputAdvanced.SnpsUmctlF0RC5x[0] = 0
// // [phyinit_print_dat] userInputAdvanced.SnpsUmctlF0RC5x[1] = 0
// // [phyinit_print_dat] userInputAdvanced.SnpsUmctlF0RC5x[2] = 0
// // [phyinit_print_dat] userInputAdvanced.SnpsUmctlF0RC5x[3] = 0
// // [phyinit_print_dat] userInputAdvanced.WDQSExt = 1
// // [phyinit_print_dat] userInputAdvanced.RxEnBackOff = 1
// // [phyinit_print_dat] userInputAdvanced.Lp4LowPowerDrv = 0
// // [phyinit_print_dat] userInputAdvanced.TrainSequenceCtrl = 0
// // [phyinit_print_dat] userInputAdvanced.EnableDfiCsPolarityFix = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4WL[0] = 5
// // [phyinit_print_dat] userInputAdvanced.Lp4WL[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4WL[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4WL[3] = 0
// // [phyinit_print_dat] userInputAdvanced.PhyMstrTrainInterval[0] = 10
// // [phyinit_print_dat] userInputAdvanced.PhyMstrTrainInterval[1] = 10
// // [phyinit_print_dat] userInputAdvanced.PhyMstrTrainInterval[2] = 10
// // [phyinit_print_dat] userInputAdvanced.PhyMstrTrainInterval[3] = 10
// // [phyinit_print_dat] userInputAdvanced.Lp4nWR[0] = 5
// // [phyinit_print_dat] userInputAdvanced.Lp4nWR[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4nWR[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4nWR[3] = 0
// // [phyinit_print_dat] userInputAdvanced.MemAlertPUImp = 5
// // [phyinit_print_dat] userInputAdvanced.TxSlewRiseDQ[0] = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewRiseDQ[1] = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewRiseDQ[2] = 15
// // [phyinit_print_dat] userInputAdvanced.TxSlewRiseDQ[3] = 15
// // [phyinit_print_dat] userInputAdvanced.DisableRetraining = 0
// // [phyinit_print_dat] userInputAdvanced.MemAlertVrefLevel = 41
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiRd[0] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiRd[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiRd[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiRd[3] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RxPreambleMode[0] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RxPreambleMode[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RxPreambleMode[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RxPreambleMode[3] = 0
// // [phyinit_print_dat] userInputAdvanced.DisDynAdrTri[0] = 1
// // [phyinit_print_dat] userInputAdvanced.DisDynAdrTri[1] = 1
// // [phyinit_print_dat] userInputAdvanced.DisDynAdrTri[2] = 1
// // [phyinit_print_dat] userInputAdvanced.DisDynAdrTri[3] = 1
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiWr[0] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiWr[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiWr[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4DbiWr[3] = 0
// // [phyinit_print_dat] userInputAdvanced.SnpsUmctlOpt = 0
// // [phyinit_print_dat] userInputAdvanced.ODTImpedance[0] = 60
// // [phyinit_print_dat] userInputAdvanced.ODTImpedance[1] = 60
// // [phyinit_print_dat] userInputAdvanced.ODTImpedance[2] = 60
// // [phyinit_print_dat] userInputAdvanced.ODTImpedance[3] = 60
// // [phyinit_print_dat] userInputAdvanced.PhyInitSequenceNum = 0
// // [phyinit_print_dat] userInputAdvanced.DisablePhyUpdate = 0
// // [phyinit_print_dat] userInputAdvanced.D4TxPreambleLength[0] = 0
// // [phyinit_print_dat] userInputAdvanced.D4TxPreambleLength[1] = 0
// // [phyinit_print_dat] userInputAdvanced.D4TxPreambleLength[2] = 0
// // [phyinit_print_dat] userInputAdvanced.D4TxPreambleLength[3] = 0
// // [phyinit_print_dat] userInputAdvanced.MemAlertEn = 0
// // [phyinit_print_dat] userInputAdvanced.MemAlertSyncBypass = 0
// // [phyinit_print_dat] userInputAdvanced.PhyMstrMaxReqToAck[0] = 5
// // [phyinit_print_dat] userInputAdvanced.PhyMstrMaxReqToAck[1] = 5
// // [phyinit_print_dat] userInputAdvanced.PhyMstrMaxReqToAck[2] = 5
// // [phyinit_print_dat] userInputAdvanced.PhyMstrMaxReqToAck[3] = 5
// // [phyinit_print_dat] userInputAdvanced.DisableUnusedAddrLns = 0
// // [phyinit_print_dat] userInputAdvanced.ATxImpedance = 40
// // [phyinit_print_dat] userInputAdvanced.ExtCalResVal = 0
// // [phyinit_print_dat] userInputAdvanced.TxSlewFallAC = 15
// // [phyinit_print_dat] userInputAdvanced.EnableHighClkSkewFix = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RL[0] = 5
// // [phyinit_print_dat] userInputAdvanced.Lp4RL[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RL[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Lp4RL[3] = 0
// // [phyinit_print_dat] userInputAdvanced.Is2Ttiming[0] = 0
// // [phyinit_print_dat] userInputAdvanced.Is2Ttiming[1] = 0
// // [phyinit_print_dat] userInputAdvanced.Is2Ttiming[2] = 0
// // [phyinit_print_dat] userInputAdvanced.Is2Ttiming[3] = 0
// // [phyinit_print_dat] userInputSim.tDQS2DQ    = 500
// // [phyinit_print_dat] userInputSim.tDQSCK     = 6000
// // [phyinit_print_dat] userInputSim.tSTAOFF[0] = 0
// // [phyinit_print_dat] userInputSim.tSTAOFF[1] = 0
// // [phyinit_print_dat] userInputSim.tSTAOFF[2] = 0
// // [phyinit_print_dat] userInputSim.tSTAOFF[3] = 0
// // [phyinit_print_dat] // ####################################################
// // [phyinit_print_dat] // 
// // [phyinit_print_dat] // Printing values of 1D message block input/inout fields, PState=0
// // [phyinit_print_dat] // 
// // [phyinit_print_dat] // ####################################################
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved00 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MsgMisc = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Pstate = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].PllBypassEn = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].DRAMFreq = 0xc80
// // [phyinit_print_dat] mb_LPDDR4_1D[0].DfiFreqRatio = 0x2
// // [phyinit_print_dat] mb_LPDDR4_1D[0].BPZNResVal = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].PhyOdtImpedance = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].PhyDrvImpedance = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].PhyVref = 0x11
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Lp4Misc = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved0E = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].SequenceCtrl = 0x131f
// // [phyinit_print_dat] mb_LPDDR4_1D[0].HdtCtrl = 0x4
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved13 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved14 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved15 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].DFIMRLMargin = 0x2
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved17 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].UseBroadcastMR = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Lp4Quickboot = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Reserved1A = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].CATrainOpt = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].X8Mode = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].Share2DVrefResult = 0x1
// // [phyinit_print_dat] mb_LPDDR4_1D[0].PhyConfigOverride = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].EnabledDQsChA = 0x20
// // [phyinit_print_dat] mb_LPDDR4_1D[0].CsPresentChA = 0x1
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR1_A0 = 0x54
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR2_A0 = 0x2d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR3_A0 = 0x23
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR4_A0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR11_A0 = 0x44
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR12_A0 = 0x19
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR13_A0 = 0x8
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR14_A0 = 0x1d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR16_A0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR17_A0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR22_A0 = 0x4
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR24_A0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR1_A1 = 0x54
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR2_A1 = 0x2d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR3_A1 = 0x23
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR4_A1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR11_A1 = 0x44
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR12_A1 = 0x19
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR13_A1 = 0x8
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR14_A1 = 0x1d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR16_A1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR17_A1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR22_A1 = 0x4
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR24_A1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].CATerminatingRankChA = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].EnabledDQsChB = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].CsPresentChB = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR1_B0 = 0x54
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR2_B0 = 0x2d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR3_B0 = 0x23
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR4_B0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR11_B0 = 0x44
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR12_B0 = 0x19
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR13_B0 = 0x8
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR14_B0 = 0x1d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR16_B0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR17_B0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR22_B0 = 0x4
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR24_B0 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR1_B1 = 0x54
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR2_B1 = 0x2d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR3_B1 = 0x23
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR4_B1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR11_B1 = 0x44
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR12_B1 = 0x19
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR13_B1 = 0x8
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR14_B1 = 0x1d
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR16_B1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR17_B1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR22_B1 = 0x4
// // [phyinit_print_dat] mb_LPDDR4_1D[0].MR24_B1 = 0x0
// // [phyinit_print_dat] mb_LPDDR4_1D[0].CATerminatingRankChB = 0x0
// 

// //##############################################################
// //
// // Step (C) Initialize PHY Configuration 
// //
// // Load the required PHY configuration registers for the appropriate mode and memory configuration
// //
// //##############################################################
// 

// INFO("[phyinit_C_initPhyConfig] Start of dwc_ddrphy_phyinit_C_initPhyConfig()\n");
// 
// //##############################################################
// // TxPreDrvMode[2] = userInputBasic.Lp4xMode 
// //##############################################################
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxSlewRate::TxPreDrvMode to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxSlewRate::TxPreP to 0xf\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxSlewRate::TxPreN to 0xf\n");
// INFO("[phyinit_C_initPhyConfig] ### NOTE ### Optimal setting for TxSlewRate::TxPreP and TxSlewRate::TxPreP are technology specific.\n");
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1005f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1015f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1105f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1115f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1205f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1215f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1305f);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1315f);
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreDrvMode to 0x1, ANIB=0\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreP to 0xf, ANIB=0\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreN to 0xf, ANIB=0\n");
// INFO("[phyinit_C_initPhyConfig] ### NOTE ### Optimal setting for ATxSlewRate::ATxPreP and ATxSlewRate::ATxPreP are technology specific.\n");
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x55);
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreDrvMode to 0x1, ANIB=1\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreP to 0xf, ANIB=1\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreN to 0xf, ANIB=1\n");
// INFO("[phyinit_C_initPhyConfig] ### NOTE ### Optimal setting for ATxSlewRate::ATxPreP and ATxSlewRate::ATxPreP are technology specific.\n");
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1055);
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreDrvMode to 0x1, ANIB=2\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreP to 0xf, ANIB=2\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxSlewRate::ATxPreN to 0xf, ANIB=2\n");
// INFO("[phyinit_C_initPhyConfig] ### NOTE ### Optimal setting for ATxSlewRate::ATxPreP and ATxSlewRate::ATxPreP are technology specific.\n");
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2055);
writew(0x19, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200c5);
// INFO("[phyinit_C_initPhyConfig] Pstate=0,  Memclk=1600MHz, Programming PllCtrl2 to 19 based on DfiClk frequency = 800.\n");
// 
// //##############################################################
// //
// // Program ARdPtrInitVal based on Frequency and PLL Bypass inputs
// // The values programmed here assume ideal properties of DfiClk
// // and Pclk including:
// // - DfiClk skew
// // - DfiClk jitter
// // - DfiClk PVT variations
// // - Pclk skew
// // - Pclk jitter
// //
// // PLL Bypassed mode:
// //     For MemClk frequency > 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 2-5
// //     For MemClk frequency < 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 1-5
// //
// // PLL Enabled mode:
// //     For MemClk frequency > 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 1-5
// //     For MemClk frequency < 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 0-5
// //
// //##############################################################
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming ARdPtrInitVal to 0x2\n");
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2002e);
// 
// //##############################################################
// // Seq0BGPR4       = 0: Make ProcOdtAlwaysOn = 0 and ProcOdtAlwaysOff = 0 
// //##############################################################
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming ProcOdtCtl: Seq0BGPR4.ProcOdtAlwaysOff  to 0x0\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming ProcOdtCtl: Seq0BGPR4.ProcOdtAlwaysOn   to 0x0\n");
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90204);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl::TwoTckRxDqsPre to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl::TwoTckTxDqsPre to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl::PositionDfeInit to 0x0\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl::LP4TglTwoTckTxDqsPre to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl::LP4PostambleExt to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl::LP4SttcPreBridgeRxEn to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DqsPreambleControl to 0x1e3\n");
writew(0x1e3, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20024);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DbyteDllModeCntrl to 0x2\n");
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2003a);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DllLockParam to 0x212\n");
writew(0x212, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2007d);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DllGainCtl to 0x61\n");
writew(0x61, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2007c);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming ProcOdtTimeCtl to 0x3\n");
writew(0x3, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20056);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxOdtDrvStren::ODTStrenP to 0x0\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxOdtDrvStren::ODTStrenN to 0x18\n");
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1004d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1014d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1104d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1114d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1204d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1214d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1304d);
writew(0x600, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1314d);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxImpedanceCtrl1::DrvStrenFSDqP to 0x18\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TxImpedanceCtrl1::DrvStrenFSDqN to 0x18\n");
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10049);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10149);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11049);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11149);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12049);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12149);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13049);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13149);
// INFO("[phyinit_C_initPhyConfig] Programming ATxImpedance::ADrvStrenP to 0x3\n");
// INFO("[phyinit_C_initPhyConfig] Programming ATxImpedance::ADrvStrenN to 0x3\n");
writew(0x63, DDRNSDMC_PUB_MMR_BASE + 2 * 0x43);
writew(0x63, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1043);
writew(0x63, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2043);
// INFO("[phyinit_C_initPhyConfig] Programming DfiMode to 0x1\n");
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20018);
// INFO("[phyinit_C_initPhyConfig] Programming DfiCAMode to 0x4\n");
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20075);
// INFO("[phyinit_C_initPhyConfig] Programming CalDrvStr0::CalDrvStrPd50 to 0x0\n");
// INFO("[phyinit_C_initPhyConfig] Programming CalDrvStr0::CalDrvStrPu50 to 0x0\n");
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20050);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming CalUclkInfo::CalUClkTicksPer1uS to 0x320\n");
writew(0x320, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20008);
// INFO("[phyinit_C_initPhyConfig] Programming CalRate::CalInterval to 0x9\n");
// INFO("[phyinit_C_initPhyConfig] Programming CalRate::CalOnce to 0x0\n");
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20088);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Programming VrefInGlobal::GlobalVrefInSel to 0x7\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Programming VrefInGlobal::GlobalVrefInDAC to 0x1b\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Programming VrefInGlobal to 0xdf\n");
writew(0xdf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200b2);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Programming DqDqsRcvCntrl::MajorModeDbyte to 0x2\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Programming DqDqsRcvCntrl to 0x5a1\n");
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10043);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10143);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11043);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11143);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12043);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12143);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13043);
writew(0x5a1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13143);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DfiFreqRatio_p0 to 0x1\n");
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200fa);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TristateModeCA::DisDynAdrTri_p0 to 0x1\n");
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming TristateModeCA::DDR2TMode_p0 to 0x0\n");
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20019);
// INFO("[phyinit_C_initPhyConfig] Programming DfiFreqXlat*\n");
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f1);
writew(0x4444, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f2);
writew(0x8888, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f3);
writew(0x5555, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f6);
writew(0xf000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f7);
// INFO("[phyinit_C_initPhyConfig] Disabling Lane 8 Receiver to save power.0\n");
writew(0x500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1004a);
// INFO("[phyinit_C_initPhyConfig] Disabling Lane 8 Receiver to save power.1\n");
writew(0x500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1104a);
// INFO("[phyinit_C_initPhyConfig] Disabling Lane 8 Receiver to save power.2\n");
writew(0x500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1204a);
// INFO("[phyinit_C_initPhyConfig] Disabling Lane 8 Receiver to save power.3\n");
writew(0x500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x1304a);
// INFO("[phyinit_C_initPhyConfig] Programming MasterX4Config::X4TG to 0x0\n");
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20025);
// INFO("[phyinit_C_initPhyConfig] Pstate=0, Memclk=1600MHz, Programming DMIPinPresent::RdDbiEnabled to 0x0\n");
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2002d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2002c);
// INFO("[phyinit_C_initPhyConfig] End of dwc_ddrphy_phyinit_C_initPhyConfig()\n");
// 
// 
// //##############################################################
// //
// // dwc_ddrphy_phyihunit_userCustom_customPreTrain is a user-editable function.
// //
// // See PhyInit App Note for detailed description and function usage
// //
// //##############################################################
// 
// // [phyinit_userCustom_customPreTrain] Start of dwc_ddrphy_phyinit_userCustom_customPreTrain()
// // [phyinit_userCustom_customPreTrain] End of dwc_ddrphy_phyinit_userCustom_customPreTrain()
// 
// 
// //##############################################################
// //
// // Step (E) Set the PHY input clocks to the desired frequency for pstate 0 
// // 
// // See PhyInit App Note for detailed description and function usage
// // 
// //##############################################################
// 
// 
// INFO("[dwc_ddrphy_phyinit_userCustom_E_setDfiClk] End of dwc_ddrphy_phyinit_userCustom_E_setDfiClk()\n");
// INFO("[phyinit_F_loadDMEM, 1D] Start of dwc_ddrphy_phyinit_F_loadDMEM (pstate=0, Train2D=0)\n");
// 
// 
// //##############################################################
// //
// // (F) Load the 1D DMEM image and write the 1D Message Block parameters for the training firmware 
// // 
// // See PhyInit App Note for detailed description and function usage
// // 
// //##############################################################
// 
// [dwc_ddrphy_phyinit_storeIncvFile] Reading input file: A-2022.11/lpddr4/lpddr4_pmu_train_dmem.incv

// // 1.	Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0.
// //       This allows the memory controller unrestricted access to the configuration CSRs. 
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// // [dwc_ddrphy_phyinit_WriteOutMem] STARTING. offset 0x54000 size 0x33e
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54000);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54001);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54002);
writew(0xc80, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54003);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54004);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54005);
writew(0x11, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54006);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54007);
writew(0x131f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54008);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54009);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5400a);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5400b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5400c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5400d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5400e);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5400f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54010);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54011);
writew(0x120, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54012);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54013);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54014);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54015);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54016);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54017);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54018);
writew(0x2d54, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54019);
writew(0x23, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5401a);
writew(0x1944, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5401b);
writew(0x1d08, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5401c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5401d);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5401e);
writew(0x2d54, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5401f);
writew(0x23, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54020);
writew(0x1944, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54021);
writew(0x1d08, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54022);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54023);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54024);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54025);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54026);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54027);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54028);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54029);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5402a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5402b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5402c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5402d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5402e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5402f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54030);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54031);
writew(0x5400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54032);
writew(0x232d, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54033);
writew(0x4400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54034);
writew(0x819, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54035);
writew(0x1d, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54036);
writew(0x400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54037);
writew(0x5400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54038);
writew(0x232d, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54039);
writew(0x4400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5403a);
writew(0x819, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5403b);
writew(0x1d, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5403c);
writew(0x400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5403d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5403e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5403f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54040);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54041);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54042);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54043);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54044);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54045);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54046);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54047);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54048);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54049);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5404a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5404b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5404c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5404d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5404e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5404f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54050);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54051);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54052);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54053);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54054);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54055);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54056);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54057);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54058);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54059);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5405a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5405b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5405c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5405d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5405e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5405f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54060);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54061);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54062);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54063);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54064);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54065);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54066);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54067);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54068);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54069);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5406a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5406b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5406c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5406d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5406e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5406f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54070);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54071);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54072);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54073);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54074);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54075);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54076);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54077);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54078);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54079);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5407a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5407b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5407c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5407d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5407e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5407f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54080);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54081);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54082);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54083);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54084);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54085);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54086);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54087);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54088);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54089);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5408a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5408b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5408c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5408d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5408e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5408f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54090);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54091);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54092);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54093);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54094);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54095);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54096);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54097);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54098);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54099);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5409a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5409b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5409c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5409d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5409e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5409f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540a9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540aa);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ab);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ac);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ad);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ae);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540af);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540b9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ba);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540bb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540bc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540bd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540be);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540bf);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540c9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ca);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540cb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540cc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540cd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ce);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540cf);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540d9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540da);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540db);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540dc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540dd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540de);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540df);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540e9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ea);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540eb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ec);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ed);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ee);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ef);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540f9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540fa);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540fb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540fc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540fd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540fe);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x540ff);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54100);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54101);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54102);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54103);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54104);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54105);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54106);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54107);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54108);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54109);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5410a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5410b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5410c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5410d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5410e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5410f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54110);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54111);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54112);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54113);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54114);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54115);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54116);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54117);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54118);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54119);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5411a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5411b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5411c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5411d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5411e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5411f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54120);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54121);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54122);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54123);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54124);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54125);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54126);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54127);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54128);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54129);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5412a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5412b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5412c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5412d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5412e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5412f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54130);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54131);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54132);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54133);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54134);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54135);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54136);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54137);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54138);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54139);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5413a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5413b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5413c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5413d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5413e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5413f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54140);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54141);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54142);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54143);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54144);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54145);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54146);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54147);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54148);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54149);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5414a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5414b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5414c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5414d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5414e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5414f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54150);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54151);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54152);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54153);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54154);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54155);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54156);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54157);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54158);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54159);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5415a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5415b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5415c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5415d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5415e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5415f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54160);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54161);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54162);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54163);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54164);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54165);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54166);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54167);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54168);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54169);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5416a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5416b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5416c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5416d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5416e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5416f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54170);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54171);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54172);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54173);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54174);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54175);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54176);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54177);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54178);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54179);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5417a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5417b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5417c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5417d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5417e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5417f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54180);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54181);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54182);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54183);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54184);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54185);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54186);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54187);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54188);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54189);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5418a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5418b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5418c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5418d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5418e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5418f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54190);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54191);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54192);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54193);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54194);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54195);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54196);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54197);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54198);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54199);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5419a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5419b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5419c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5419d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5419e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5419f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541a9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541aa);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ab);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ac);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ad);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ae);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541af);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541b9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ba);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541bb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541bc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541bd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541be);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541bf);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541c9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ca);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541cb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541cc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541cd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ce);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541cf);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541d9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541da);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541db);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541dc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541dd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541de);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541df);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541e9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ea);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541eb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ec);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ed);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ee);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ef);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f3);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f6);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541f9);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541fa);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541fb);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541fc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541fd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541fe);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x541ff);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54200);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54201);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54202);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54203);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54204);
writew(0xff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54205);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54206);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54207);
writew(0x14a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54208);
writew(0x181, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54209);
writew(0x118, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5420a);
writew(0x118, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5420b);
writew(0x16f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5420c);
writew(0x16f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5420d);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5420e);
writew(0x181, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5420f);
writew(0x120, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54210);
writew(0x120, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54211);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54212);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54213);
writew(0x701c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54214);
writew(0x61a8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54215);
writew(0x35ac, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54216);
writew(0x35ac, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54217);
writew(0x125c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54218);
writew(0x125c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54219);
writew(0xc738, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5421a);
writew(0xb0f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5421b);
writew(0x6590, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5421c);
writew(0x6590, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5421d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5421e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5421f);
writew(0xc17c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54220);
writew(0xaa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54221);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54222);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54223);
writew(0x2820, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54224);
writew(0x140f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54225);
writew(0x1f02, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54226);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54227);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54228);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54229);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5422a);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5422b);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5422c);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5422d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5422e);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5422f);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54230);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54231);
writew(0xb900, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54232);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54233);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54234);
writew(0xba00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54235);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54236);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54237);
writew(0xbb00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54238);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54239);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5423a);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5423b);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5423c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5423d);
writew(0x1300, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5423e);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5423f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54240);
writew(0xf900, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54241);
writew(0x4f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54242);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54243);
writew(0xfa02, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54244);
writew(0x4f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54245);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54246);
writew(0xfb00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54247);
writew(0x4f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54248);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54249);
writew(0x6004, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5424a);
writew(0x7f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5424b);
writew(0x800, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5424c);
writew(0x6500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5424d);
writew(0x7f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5424e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5424f);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54250);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54251);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54252);
writew(0x200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54253);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54254);
writew(0x2000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54255);
writew(0x1f02, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54256);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54257);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54258);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54259);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5425a);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5425b);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5425c);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5425d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5425e);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5425f);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54260);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54261);
writew(0xb900, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54262);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54263);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54264);
writew(0xba00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54265);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54266);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54267);
writew(0xbb00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54268);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54269);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5426a);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5426b);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5426c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5426d);
writew(0x1100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5426e);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5426f);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54270);
writew(0x1200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54271);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54272);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54273);
writew(0x18f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54274);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54275);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54276);
writew(0x1300, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54277);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54278);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54279);
writew(0xf900, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5427a);
writew(0x4f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5427b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5427c);
writew(0xfa02, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5427d);
writew(0x4f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5427e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5427f);
writew(0xfb00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54280);
writew(0x4f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54281);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54282);
writew(0x6204, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54283);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54284);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54285);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54286);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54287);
writew(0xf00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54288);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54289);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5428a);
writew(0xf000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5428b);
writew(0x200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5428c);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5428d);
writew(0x400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5428e);
writew(0x1f02, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5428f);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54290);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54291);
writew(0x3b00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54292);
writew(0x2f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54293);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54294);
writew(0xb200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54295);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54296);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54297);
writew(0xb200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54298);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54299);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5429a);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5429b);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5429c);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5429d);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5429e);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5429f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a0);
writew(0xb900, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a1);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a3);
writew(0xba00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a4);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a5);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a6);
writew(0xbb00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a7);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a8);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542a9);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542aa);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ab);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ac);
writew(0x6000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ad);
writew(0x7f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ae);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542af);
writew(0x6500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b0);
writew(0x7f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b1);
writew(0xff00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b2);
writew(0x2601, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b3);
writew(0x7ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b5);
writew(0x2700, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b6);
writew(0x7ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b8);
writew(0x1300, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542b9);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ba);
writew(0x200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542bb);
writew(0x3200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542bc);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542bd);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542be);
writew(0x6208, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542bf);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c0);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c1);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c2);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c3);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c4);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c5);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c6);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c7);
writew(0x200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c8);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542c9);
writew(0x800, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ca);
writew(0x1f02, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542cb);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542cc);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542cd);
writew(0xb200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ce);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542cf);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d0);
writew(0xb200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d1);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d2);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d3);
writew(0xb200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d4);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d5);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d6);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d7);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d8);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542d9);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542da);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542db);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542dc);
writew(0xb400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542dd);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542de);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542df);
writew(0xb900, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e0);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e2);
writew(0xba00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e3);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e5);
writew(0xbb00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e6);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e8);
writew(0x1100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542e9);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ea);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542eb);
writew(0x1201, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ec);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ed);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ee);
writew(0x1300, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ef);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f0);
writew(0x200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f1);
writew(0x1800, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f2);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f3);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f4);
writew(0x6000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f5);
writew(0x7f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f6);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f7);
writew(0x6500, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f8);
writew(0x7f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542f9);
writew(0xff00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542fa);
writew(0x2601, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542fb);
writew(0x7ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542fc);
writew(0xff00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542fd);
writew(0x27ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542fe);
writew(0x7ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x542ff);
writew(0xff00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54300);
writew(0x62ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54301);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54302);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54303);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54304);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54305);
writew(0x100, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54306);
writew(0x6200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54307);
writew(0x1f4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54308);
writew(0x1000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54309);
writew(0x3200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5430a);
writew(0x1ff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5430b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5430c);
writew(0x208, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5430d);
writew(0x1f0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5430e);
writew(0x1000, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5430f);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54310);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54311);
writew(0x20d, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54312);
writew(0x301, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54313);
writew(0xc0b, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54314);
writew(0x160e, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54315);
writew(0x1004, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54316);
writew(0x1811, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54317);
writew(0xc06, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54318);
writew(0x1610, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54319);
writew(0x201c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5431a);
writew(0x2824, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5431b);
writew(0xc06, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5431c);
writew(0x1812, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5431d);
writew(0x241e, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5431e);
writew(0x2c28, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5431f);
writew(0xa06, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54320);
writew(0x140e, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54321);
writew(0x1c18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54322);
writew(0x2420, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54323);
writew(0xa06, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54324);
writew(0x1610, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54325);
writew(0x201a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54326);
writew(0x2824, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54327);
writew(0x6e, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54328);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54329);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5432a);
writew(0xfd, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5432b);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5432c);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5432d);
writew(0x60, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5432e);
writew(0x7, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5432f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54330);
writew(0xe8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54331);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54332);
writew(0xff, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54333);
writew(0xfc, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54334);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54335);
writew(0x404, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54336);
writew(0x3a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54337);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54338);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x54339);
writew(0x11, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5433a);
writew(0x7, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5433b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5433c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x5433d);
// // [dwc_ddrphy_phyinit_WriteOutMem] DONE.  Index 0x33e
// // 2.	Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. 
// //      This allows the firmware unrestricted access to the configuration CSRs. 
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// INFO("[phyinit_F_loadDMEM, 1D] End of dwc_ddrphy_phyinit_F_loadDMEM()\n");
// 
// 
// //##############################################################
// //
// // (G) Execute the Training Firmware 
// // 
// // See PhyInit App Note for detailed description and function usage
// //
// //##############################################################
// 
// 
// // 1.  Reset the firmware microcontroller by writing the MicroReset CSR to set the StallToMicro and 
// //     ResetToMicro fields to 1 (all other fields should be zero). 
// //     Then rewrite the CSR so that only the StallToMicro remains set (all other fields should be zero). 
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0099);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0099);
// 
// // 2. Begin execution of the training firmware by setting the MicroReset CSR to 4'b0000. 
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0099);
// 
// // 3.   Wait for the training firmware to complete by following the procedure in "uCtrl Initialization and Mailbox Messaging" 
// // [dwc_ddrphy_phyinit_userCustom_G_waitFwDone] Wait for the training firmware to complete.  Implement timeout fucntion or follow the procedure in "3.4 Running the firmware" of the Training Firmware Application Note to poll the Mailbox message.
dwc_ddrphy_phyinit_userCustom_G_waitFwDone ();

// // [dwc_ddrphy_phyinit_userCustom_G_waitFwDone] End of dwc_ddrphy_phyinit_userCustom_G_waitFwDone()
// // 4.   Halt the microcontroller." 
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0099);
// // [dwc_ddrphy_phyinit_G_execFW] End of dwc_ddrphy_phyinit_G_execFW ()
// 
// 
// //##############################################################
// //
// // (H) Read the Message Block results
// // 
// // The procedure is as follows:
// // 
// //##############################################################
// 
// 
// // 1.	Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0.
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// 
// // 3.	Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. 
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// // 4.	If training is required at another frequency, repeat the operations starting at step (E). 
// // [dwc_ddrphy_phyinit_H_readMsgBlock] End of dwc_ddrphy_phyinit_H_readMsgBlock()
// // [phyinit_I_loadPIEImage] Start of dwc_ddrphy_phyinit_I_loadPIEImage()
// 
// 
// //##############################################################
// //
// // (I) Load PHY Init Engine Image 
// // 
// // Load the PHY Initialization Engine memory with the provided initialization sequence.
// // See PhyInit App Note for detailed description and function usage
// // 
// // For LPDDR3/LPDDR4, this sequence will include the necessary retraining code.
// // 
// //##############################################################
// 
// 
// // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. 
// // This allows the memory controller unrestricted access to the configuration CSRs. 
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// // [phyinit_I_loadPIEImage] Programming PIE Production Code
// // [dwc_ddrphy_phyinit_LoadPieProdCode] Load PIE Production code: userInputBasic.DramDataWidth=16, userInputAdvanced.EnableHighClkSkewFix=0, userInputAdvanced.EnableDfiCsPolarityFix=0
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90000);
writew(0x400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90001);
writew(0x10e, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90002);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90003);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90004);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90005);
writew(0xb, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90029);
writew(0x480, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002a);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002b);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002c);
writew(0x448, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002d);
writew(0x139, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002e);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002f);
writew(0x478, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90030);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90031);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90032);
writew(0xe8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90033);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90034);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90035);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90036);
writew(0x139, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90037);
writew(0xb, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90038);
writew(0x7c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90039);
writew(0x139, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003a);
writew(0x44, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003b);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003c);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003d);
writew(0x14f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003e);
writew(0x630, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003f);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90040);
writew(0x47, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90041);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90042);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90043);
writew(0x4f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90044);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90045);
writew(0x179, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90046);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90047);
writew(0xe0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90048);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90049);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004a);
writew(0x7c8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004b);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004d);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004e);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004f);
writew(0x30, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90050);
writew(0x65a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90051);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90052);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90053);
writew(0x45a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90054);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90055);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90056);
writew(0x448, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90057);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90058);
writew(0x40, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90059);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005a);
writew(0x179, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005b);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005c);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005d);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005e);
writew(0x40c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005f);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90060);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90061);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90062);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90063);
writew(0x48, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90064);
writew(0x4040, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90065);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90066);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90067);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90068);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90069);
writew(0x48, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006a);
writew(0x40, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006b);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006c);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006e);
writew(0x658, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006f);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90070);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90071);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90072);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90073);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90074);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90075);
writew(0x78, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90076);
writew(0x549, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90077);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90078);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90079);
writew(0xd49, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007a);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007b);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007c);
writew(0x94a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007d);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007e);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007f);
writew(0x441, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90080);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90081);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90082);
writew(0x42, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90083);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90084);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90085);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90086);
writew(0x633, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90087);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90088);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90089);
writew(0xe0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008a);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008b);
writew(0xa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008c);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008d);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008e);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008f);
writew(0x3c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90090);
writew(0x149, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90091);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90092);
writew(0x3c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90093);
writew(0x159, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90094);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90095);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90096);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90097);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90098);
writew(0x3c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90099);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009a);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009b);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009c);
writew(0x48, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009d);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009e);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009f);
writew(0x58, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a0);
writew(0xb, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a1);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a2);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a3);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a4);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a5);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a6);
writew(0x5, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a7);
writew(0x7c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a8);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a9);
writew(0x811, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40000);
writew(0x880, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40020);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40040);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40060);
writew(0x4008, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40001);
writew(0x83, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40021);
writew(0x4f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40041);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40061);
writew(0x4040, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40002);
writew(0x83, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40022);
writew(0x51, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40042);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40062);
writew(0x811, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40003);
writew(0x880, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40023);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40043);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40063);
writew(0x720, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40004);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40024);
writew(0x1740, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40044);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40064);
writew(0x16, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40005);
writew(0x83, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40025);
writew(0x4b, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40045);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40065);
writew(0x716, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40006);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40026);
writew(0x2001, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40046);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40066);
writew(0x716, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40007);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40027);
writew(0x2800, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40047);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40067);
writew(0x716, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40008);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40028);
writew(0xf00, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40048);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40068);
writew(0x720, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40009);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40029);
writew(0x1400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40049);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40069);
writew(0xe08, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000a);
writew(0xc15, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006a);
writew(0x625, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000b);
writew(0x15, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006b);
writew(0x4028, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000c);
writew(0x80, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004c);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006c);
writew(0xe08, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000d);
writew(0xc1a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006d);
writew(0x625, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000e);
writew(0x1a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006e);
writew(0x4040, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000f);
writew(0x80, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006f);
writew(0x2604, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40010);
writew(0x15, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40030);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40050);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40070);
writew(0x708, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40011);
writew(0x5, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40031);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40051);
writew(0x2002, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40071);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40012);
writew(0x80, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40032);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40052);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40072);
writew(0x2604, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40013);
writew(0x1a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40033);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40053);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40073);
writew(0x708, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40014);
writew(0xa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40034);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40054);
writew(0x2002, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40074);
writew(0x4040, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40015);
writew(0x80, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40035);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40055);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40075);
writew(0x60a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40016);
writew(0x15, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40036);
writew(0x1200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40056);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40076);
writew(0x61a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40017);
writew(0x15, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40037);
writew(0x1300, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40057);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40077);
writew(0x60a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40018);
writew(0x1a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40038);
writew(0x1200, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40058);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40078);
writew(0x642, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40019);
writew(0x1a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40039);
writew(0x1300, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40059);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40079);
writew(0x4808, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4001a);
writew(0x880, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4003a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4005a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x4007a);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900aa);
writew(0x790, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ab);
writew(0x11a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ac);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ad);
writew(0x7aa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ae);
writew(0x2a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900af);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b0);
writew(0x7b2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b1);
writew(0x2a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b2);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b3);
writew(0x7c8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b4);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b5);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b6);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b7);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b8);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b9);
writew(0x2a8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ba);
writew(0x129, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bb);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bc);
writew(0x370, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bd);
writew(0x129, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900be);
writew(0xa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bf);
writew(0x3c8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c0);
writew(0x1a9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c1);
writew(0xc, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c2);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c3);
writew(0x199, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c4);
writew(0x14, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c5);
writew(0x790, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c6);
writew(0x11a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c7);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c8);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c9);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ca);
writew(0xe, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cb);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cc);
writew(0x199, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cd);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ce);
writew(0x8568, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cf);
writew(0x108, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d0);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d1);
writew(0x790, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d2);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d3);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d4);
writew(0x1d8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d5);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d6);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d7);
writew(0x8558, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d8);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d9);
writew(0x1ff8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900da);
writew(0x85a8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900db);
writew(0x1e8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900dc);
writew(0x50, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900dd);
writew(0x798, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900de);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900df);
writew(0x60, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e0);
writew(0x7a0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e1);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e2);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e3);
writew(0x8310, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e4);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e5);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e6);
writew(0xa310, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e7);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e8);
writew(0xa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e9);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ea);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900eb);
writew(0x6e, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ec);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ed);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ee);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ef);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f0);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f1);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f2);
writew(0x8310, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f3);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f4);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f5);
writew(0xa310, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f6);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f7);
writew(0x1ff8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f8);
writew(0x85a8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f9);
writew(0x1e8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fa);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fb);
writew(0x798, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fc);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fd);
writew(0x78, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fe);
writew(0x7a0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ff);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90100);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90101);
writew(0x790, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90102);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90103);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90104);
writew(0x8b10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90105);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90106);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90107);
writew(0xab10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90108);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90109);
writew(0xa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010a);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010b);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010c);
writew(0x58, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010e);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010f);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90110);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90111);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90112);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90113);
writew(0x8b10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90114);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90115);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90116);
writew(0xab10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90117);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90118);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90119);
writew(0x1d8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011a);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011b);
writew(0x80, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011c);
writew(0x790, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011d);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011e);
writew(0x18, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011f);
writew(0x7aa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90120);
writew(0x6a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90121);
writew(0xa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90122);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90123);
writew(0x1e9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90124);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90125);
writew(0x8080, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90126);
writew(0x108, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90127);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90128);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90129);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012a);
writew(0xc, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012c);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012d);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012f);
writew(0x1a9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90130);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90131);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90132);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90133);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90134);
writew(0x8080, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90135);
writew(0x108, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90136);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90137);
writew(0x7aa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90138);
writew(0x6a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90139);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013a);
writew(0x8568, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013b);
writew(0x108, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013c);
writew(0xb7, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013d);
writew(0x790, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013e);
writew(0x16a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013f);
writew(0x1f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90140);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90141);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90142);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90143);
writew(0x8558, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90144);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90145);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90146);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90147);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90148);
writew(0xd, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90149);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014a);
writew(0x68, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014c);
writew(0x408, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014d);
writew(0x169, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014f);
writew(0x8558, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90150);
writew(0x168, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90151);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90152);
writew(0x3c8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90153);
writew(0x1a9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90154);
writew(0x3, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90155);
writew(0x370, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90156);
writew(0x129, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90157);
writew(0x20, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90158);
writew(0x2aa, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90159);
writew(0x9, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015a);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015b);
writew(0xe8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015c);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015d);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015e);
writew(0x8140, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015f);
writew(0x10c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90160);
writew(0x10, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90161);
writew(0x8138, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90162);
writew(0x104, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90163);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90164);
writew(0x448, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90165);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90166);
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90167);
writew(0x7c0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90168);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90169);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016a);
writew(0xe8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016b);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016c);
writew(0x47, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016d);
writew(0x630, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016e);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016f);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90170);
writew(0x618, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90171);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90172);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90173);
writew(0xe0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90174);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90175);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90176);
writew(0x7c8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90177);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90178);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90179);
writew(0x8140, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017a);
writew(0x10c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017b);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017c);
writew(0x478, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017d);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017f);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90180);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90181);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90182);
writew(0x4, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90183);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90184);
writew(0x8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90006);
writew(0x7c8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90007);
writew(0x109, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90008);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90009);
writew(0x400, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000a);
writew(0x106, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000b);
writew(0x400, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd00e7);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90017);
writew(0x2b, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9001f);
writew(0x69, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90026);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d0);
writew(0x101, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d1);
writew(0x105, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d2);
writew(0x107, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d3);
writew(0x10f, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d4);
writew(0x202, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d5);
writew(0x20a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d6);
writew(0x20b, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d7);
writew(0x2, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2003a);
// 
// //##############################################################
// // DfiWrRdDataCsConfig : DfiWrDataCsPolarity=0x1 and DfiRdDataCsPolarity=0x1
// //##############################################################
// // [phyinit_I_loadPIEImage] Programming DfiWrRdDataCsConfig: DfiWrDataCsPolarity to 0x1
// // [phyinit_I_loadPIEImage] Programming DfiWrRdDataCsConfig: DfiRdDataCsPolarity to 0x1
writew(0x3, DDRNSDMC_PUB_MMR_BASE + 2 * 0x200be);
// // [phyinit_I_loadPIEImage] Pstate=0,  Memclk=1600MHz, Programming Seq0BDLY0 to 0x64
writew(0x64, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000b);
// // [phyinit_I_loadPIEImage] Pstate=0,  Memclk=1600MHz, Programming Seq0BDLY1 to 0xc8
writew(0xc8, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000c);
// // [phyinit_I_loadPIEImage] Pstate=0,  Memclk=1600MHz, Programming Seq0BDLY2 to 0x7d0
writew(0x7d0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000d);
// // [phyinit_I_loadPIEImage] Pstate=0,  Memclk=1600MHz, Programming Seq0BDLY3 to 0x2c
writew(0x2c, DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000e);
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000c);
writew(0x173, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000d);
writew(0x60, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000e);
writew(0x6110, DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000f);
writew(0x2152, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90010);
writew(0xdfbd, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90011);
writew(0x2060, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90012);
writew(0x6152, DDRNSDMC_PUB_MMR_BASE + 2 * 0x90013);
// // [phyinit_I_loadPIEImage] Enabling Phy Master Interface for DRAM drift compensation
// // [phyinit_I_loadPIEImage] Pstate=0, Memclk=1600MHz, Programming PPTTrainSetup::PhyMstrTrainInterval to 0xa
// // [phyinit_I_loadPIEImage] Pstate=0, Memclk=1600MHz, Programming PPTTrainSetup::PhyMstrMaxReqToAck to 0x5
// // [phyinit_I_loadPIEImage] Pstate=0, Memclk=1600MHz, Programming PPTTrainSetup2::PhyMstrFreqOverride to 0x3
writew(0x5a, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20010);
writew(0x3, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20011);
// // [phyinit_I_loadPIEImage] Pstate=0, Programming AcsmPlayback0x0 to 0xe0
writew(0xe0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40080);
// // [phyinit_I_loadPIEImage] Pstate=0, Programming AcsmPlayback1x0 to 0x12
writew(0x12, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40081);
// // [phyinit_I_loadPIEImage] Pstate=0, Programming AcsmPlayback0x1 to 0xe0
writew(0xe0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40082);
// // [phyinit_I_loadPIEImage] Pstate=0, Programming AcsmPlayback1x1 to 0x12
writew(0x12, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40083);
// // [phyinit_I_loadPIEImage] Pstate=0, Programming AcsmPlayback0x2 to 0xe0
writew(0xe0, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40084);
// // [phyinit_I_loadPIEImage] Pstate=0, Programming AcsmPlayback1x2 to 0x12
writew(0x12, DDRNSDMC_PUB_MMR_BASE + 2 * 0x40085);
// // [phyinit_I_loadPIEImage] Programing Training Hardware Registers for mission mode retraining
writew(0xf, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400fd);
writew(0xe, DDRNSDMC_PUB_MMR_BASE + 2 * 0x400f1);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10011);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10012);
writew(0x180, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10013);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10018);
writew(0x6209, DDRNSDMC_PUB_MMR_BASE + 2 * 0x10002);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x100b2);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x101b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x102b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x103b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x104b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x105b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x106b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x107b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x108b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11011);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11012);
writew(0x180, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11013);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11018);
writew(0x6209, DDRNSDMC_PUB_MMR_BASE + 2 * 0x11002);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x110b2);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x111b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x112b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x113b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x114b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x115b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x116b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x117b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x118b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12011);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12012);
writew(0x180, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12013);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12018);
writew(0x6209, DDRNSDMC_PUB_MMR_BASE + 2 * 0x12002);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x120b2);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x121b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x122b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x123b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x124b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x125b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x126b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x127b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x128b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13011);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13012);
writew(0x180, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13013);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13018);
writew(0x6209, DDRNSDMC_PUB_MMR_BASE + 2 * 0x13002);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x130b2);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x131b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x132b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x133b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x134b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x135b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x136b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x137b4);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x138b4);
// // [phyinit_I_loadPIEImage] Turn on calibration and hold idle until dfi_init_start is asserted sequence is triggered.
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20089);
// // [phyinit_I_loadPIEImage] Programming CalRate::CalInterval to 0x9
// // [phyinit_I_loadPIEImage] Programming CalRate::CalOnce to 0x0
// // [phyinit_I_loadPIEImage] Programming CalRate::CalRun to 0x1
writew(0x19, DDRNSDMC_PUB_MMR_BASE + 2 * 0x20088);
// // [phyinit_I_loadPIEImage] Disabling Ucclk (PMU) and Hclk (training hardware)
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xc0080);
// // [phyinit_I_loadPIEImage] Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. 
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// // [phyinit_I_loadPIEImage] End of dwc_ddrphy_phyinit_I_loadPIEImage()
// // [dwc_ddrphy_phyinit_userCustom_saveRetRegs] start of dwc_ddrphy_phyinit_userCustom_saveRetRegs()
// 

// //##############################################################
// //
// // Customer Save Retention Registers 
// //
// // This function can be used to implement saving of PHY registers to be
// // restored on retention exit. the following list of register reads can
// // be used to compile the exact list of registers.
// //
// //##############################################################
// 

writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
writew(0x3, DDRNSDMC_PUB_MMR_BASE + 2 * 0xc0080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1005f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1015f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1105f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1115f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1205f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1215f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1305f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1315f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x55);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1055);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2055);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200c5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2002e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90204);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20024);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2003a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2007d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2007c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20056);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1004d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1014d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1104d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1114d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1204d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1214d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1304d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1314d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10049);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10149);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11049);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11149);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12049);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12149);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13049);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13149);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x43);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20018);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20075);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20050);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20008);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20088);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200b2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10143);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11143);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12143);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13143);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200fa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20019);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200f7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1004a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1104a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1204a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1304a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20025);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2002d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2002c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90000);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90001);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90002);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90003);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90004);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90005);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90029);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9002f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90030);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90031);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90032);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90033);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90034);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90035);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90036);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90037);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90038);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90039);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9003f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90040);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90041);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90042);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90044);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90045);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90046);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90047);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90048);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90049);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9004f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90050);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90051);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90052);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90053);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90054);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90055);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90056);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90057);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90058);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90059);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9005f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90060);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90061);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90062);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90063);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90064);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90065);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90066);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90067);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90068);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90069);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9006f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90070);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90071);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90072);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90073);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90074);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90075);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90076);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90077);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90078);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90079);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9007f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90081);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90082);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90083);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90084);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90085);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90086);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90087);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90088);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90089);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9008f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90090);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90091);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90092);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90093);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90094);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90095);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90096);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90097);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90098);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90099);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9009f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a8);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900a9);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40000);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40020);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40040);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40060);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40001);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40021);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40041);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40061);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40002);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40022);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40042);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40062);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40003);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40023);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40043);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40063);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40004);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40024);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40044);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40064);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40005);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40025);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40045);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40065);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40006);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40026);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40046);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40066);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40007);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40027);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40047);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40067);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40008);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40028);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40048);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40068);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40009);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40029);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40049);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40069);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4000f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4002f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4004f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4006f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40010);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40030);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40050);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40070);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40031);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40051);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40071);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40012);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40032);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40052);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40072);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40013);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40033);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40053);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40073);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40014);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40034);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40054);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40074);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40015);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40035);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40055);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40075);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40016);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40036);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40056);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40076);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40017);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40037);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40057);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40077);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40018);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40038);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40058);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40078);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40019);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40039);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40059);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40079);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4001a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4003a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4005a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x4007a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900aa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ab);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ac);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ad);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ae);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900af);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b8);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900b9);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ba);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bb);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bc);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bd);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900be);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900bf);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c8);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900c9);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ca);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cb);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cc);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cd);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ce);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900cf);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d8);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900d9);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900da);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900db);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900dc);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900dd);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900de);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900df);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e8);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900e9);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ea);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900eb);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ec);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ed);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ee);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ef);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f8);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900f9);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fb);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fc);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fd);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900fe);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x900ff);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90100);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90101);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90102);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90103);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90104);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90105);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90106);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90107);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90108);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90109);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9010f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90110);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90111);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90112);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90113);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90114);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90115);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90116);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90117);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90118);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90119);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9011f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90120);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90121);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90122);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90123);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90124);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90125);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90126);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90127);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90128);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90129);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9012f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90130);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90131);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90132);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90133);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90134);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90135);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90136);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90137);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90138);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90139);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9013f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90140);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90141);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90142);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90143);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90144);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90145);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90146);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90147);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90148);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90149);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9014f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90150);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90151);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90152);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90153);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90154);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90155);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90156);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90157);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90158);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90159);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9015f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90160);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90161);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90162);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90163);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90164);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90165);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90166);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90167);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90168);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90169);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9016f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90170);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90171);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90172);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90173);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90174);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90175);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90176);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90177);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90178);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90179);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9017f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90180);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90181);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90182);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90183);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90184);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90006);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90007);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90008);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90009);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000a);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0xd00e7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90017);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9001f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90026);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400d7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200be);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000b);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2000e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000e);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x9000f);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90010);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90012);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90013);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20010);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40081);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40082);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40083);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40084);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x40085);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400fd);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400f1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10012);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10013);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10018);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10002);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100b2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x101b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x102b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x103b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x104b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x105b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x106b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x107b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x108b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11012);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11013);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11018);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11002);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110b2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x111b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x112b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x113b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x114b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x115b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x116b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x117b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x118b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12012);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12013);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12018);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12002);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120b2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x121b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x122b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x123b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x124b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x125b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x126b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x127b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x128b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13011);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13012);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13013);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13018);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13002);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130b2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x131b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x132b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x133b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x134b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x135b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x136b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x137b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x138b4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20089);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0xc0080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x200cb);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10068);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10069);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10168);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10169);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10268);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10269);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10368);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10369);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10468);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10469);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10568);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10569);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10668);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10669);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10768);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10769);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10868);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10869);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100aa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10062);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10001);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100a7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11068);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11069);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11168);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11169);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11268);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11269);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11368);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11369);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11468);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11469);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11568);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11569);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11668);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11669);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11768);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11769);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11868);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11869);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110aa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11062);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11001);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110a7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12068);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12069);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12168);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12169);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12268);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12269);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12368);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12369);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12468);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12469);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12568);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12569);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12668);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12669);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12768);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12769);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12868);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12869);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120aa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12062);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12001);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120a7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13068);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13069);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13168);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13169);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13268);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13269);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13368);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13369);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13468);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13469);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13568);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13569);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13668);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13669);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13768);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13769);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13868);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13869);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130aa);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13062);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13001);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a2);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a3);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a4);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a5);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a6);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130a7);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x80);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x2080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10020);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10081);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1008c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1008d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10180);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x10181);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x101d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x101d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1018c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1018d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x101c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x101c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x102c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x102c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x103c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x103c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x104c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x104c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x105c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x105c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x106c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x106c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x107c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x107c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x108c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x108c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100ae);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x100af);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11020);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11081);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1108c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1108d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11180);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x11181);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x111d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x111d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1118c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1118d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x111c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x111c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x112c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x112c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x113c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x113c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x114c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x114c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x115c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x115c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x116c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x116c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x117c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x117c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x118c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x118c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110ae);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x110af);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12020);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12081);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1208c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1208d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12180);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x12181);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x121d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x121d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1218c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1218d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x121c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x121c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x122c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x122c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x123c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x123c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x124c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x124c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x125c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x125c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x126c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x126c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x127c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x127c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x128c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x128c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120ae);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x120af);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13020);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13080);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13081);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1308c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1308d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13180);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x13181);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x131d0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x131d1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1318c);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x1318d);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x131c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x131c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x132c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x132c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x133c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x133c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x134c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x134c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x135c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x135c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x136c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x136c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x137c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x137c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x138c0);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x138c1);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130ae);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x130af);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90201);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90202);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90203);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90205);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90206);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90207);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x90208);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20020);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20077);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20072);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x20073);
// readw(DDRNSDMC_PUB_MMR_BASE + 2 * 0x400c0);
// // Disabling Ucclk (PMU) and Hclk (training hardware)
writew(0x0, DDRNSDMC_PUB_MMR_BASE + 2 * 0xc0080);
writew(0x1, DDRNSDMC_PUB_MMR_BASE + 2 * 0xd0000);
// // [dwc_ddrphy_phyinit_userCustom_saveRetRegs] End of dwc_ddrphy_phyinit_userCustom_saveRetRegs()
// [dwc_ddrphy_phyinit_sequence] End of dwc_ddrphy_phyinit_sequence()
}
// [dwc_ddrphy_phyinit_main] End of dwc_ddrphy_phyinit_main()
