{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522664172296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522664172297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:16:12 2018 " "Processing started: Mon Apr 02 05:16:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522664172297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522664172297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522664172297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522664172786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file tentmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tentMap " "Found entity 1: tentMap" {  } { { "tentMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/tentMap.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tent TENT subkeyGenerator.sv(77) " "Verilog HDL Declaration information at subkeyGenerator.sv(77): object \"tent\" differs only in case from object \"TENT\" in the same scope" {  } { { "subkeyGenerator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subkeygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file subkeygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subkeyGenerator " "Found entity 1: subkeyGenerator" {  } { { "subkeyGenerator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file quadmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadMap " "Found entity 1: quadMap" {  } { { "quadMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/quadMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172870 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier80.sv(23) " "Verilog HDL information at multiplier80.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier80.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/multiplier80.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522664172872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier80.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier80.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier80 " "Found entity 1: multiplier80" {  } { { "multiplier80.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/multiplier80.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisticmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file logisticmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logisticMap " "Found entity 1: logisticMap" {  } { { "logisticMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/logisticMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bernmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file bernmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bernMap " "Found entity 1: bernMap" {  } { { "bernMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/bernMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/cam_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/cam_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc " "Found entity 1: cam_soc" {  } { { "cam_soc/synthesis/cam_soc.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cam_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_irq_mapper " "Found entity 1: cam_soc_irq_mapper" {  } { { "cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0 " "Found entity 1: cam_soc_mm_interconnect_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cam_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172918 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cam_soc_mm_interconnect_0_rsp_mux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_mux " "Found entity 1: cam_soc_mm_interconnect_0_rsp_mux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: cam_soc_mm_interconnect_0_rsp_demux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_demux " "Found entity 1: cam_soc_mm_interconnect_0_rsp_demux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cam_soc_mm_interconnect_0_cmd_mux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_mux " "Found entity 1: cam_soc_mm_interconnect_0_cmd_mux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cam_soc_mm_interconnect_0_cmd_demux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_demux " "Found entity 1: cam_soc_mm_interconnect_0_cmd_demux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_003_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172945 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_003 " "Found entity 2: cam_soc_mm_interconnect_0_router_003" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_002_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172948 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_002 " "Found entity 2: cam_soc_mm_interconnect_0_router_002" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_001_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172951 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_001 " "Found entity 2: cam_soc_mm_interconnect_0_router_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664172953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172954 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router " "Found entity 2: cam_soc_mm_interconnect_0_router" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_sw_sig " "Found entity 1: cam_soc_to_sw_sig" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_sw_port " "Found entity 1: cam_soc_to_sw_port" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_hw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_hw_port " "Found entity 1: cam_soc_to_hw_port" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sysid_qsys_0 " "Found entity 1: cam_soc_sysid_qsys_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sdram_pll_dffpipe_l2c " "Found entity 1: cam_soc_sdram_pll_dffpipe_l2c" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172990 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_sdram_pll_stdsync_sv6 " "Found entity 2: cam_soc_sdram_pll_stdsync_sv6" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172990 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_sdram_pll_altpll_lqa2 " "Found entity 3: cam_soc_sdram_pll_altpll_lqa2" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172990 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_sdram_pll " "Found entity 4: cam_soc_sdram_pll" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sdram_input_efifo_module " "Found entity 1: cam_soc_sdram_input_efifo_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172994 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_sdram " "Found entity 2: cam_soc_sdram" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_onchip_memory2_0 " "Found entity 1: cam_soc_onchip_memory2_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664172997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664172997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0 " "Found entity 1: cam_soc_nios2_qsys_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: cam_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: cam_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: cam_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: cam_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "5 cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "6 cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "7 cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "8 cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "9 cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "10 cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "11 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "12 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "13 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "14 cam_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: cam_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "15 cam_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: cam_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "16 cam_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: cam_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "17 cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "18 cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "19 cam_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: cam_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "20 cam_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: cam_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""} { "Info" "ISGN_ENTITY_NAME" "21 cam_soc_nios2_qsys_0_cpu " "Found entity 21: cam_soc_nios2_qsys_0_cpu" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: cam_soc_nios2_qsys_0_cpu_test_bench" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_led " "Found entity 1: cam_soc_led" {  } { { "cam_soc/synthesis/submodules/cam_soc_led.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: cam_soc_jtag_uart_0_sim_scfifo_w" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173034 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_jtag_uart_0_scfifo_w " "Found entity 2: cam_soc_jtag_uart_0_scfifo_w" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173034 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: cam_soc_jtag_uart_0_sim_scfifo_r" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173034 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_jtag_uart_0_scfifo_r " "Found entity 4: cam_soc_jtag_uart_0_scfifo_r" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173034 ""} { "Info" "ISGN_ENTITY_NAME" "5 cam_soc_jtag_uart_0 " "Found entity 5: cam_soc_jtag_uart_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_test2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_test2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_test2 " "Found entity 1: testbench_test2" {  } { { "testbench_test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/testbench_test2.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN test2.sv(20) " "Verilog HDL Declaration information at test2.sv(20): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET test2.sv(18) " "Verilog HDL Declaration information at test2.sv(18): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCCB_master.sv(119) " "Verilog HDL information at SCCB_master.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522664173043 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SCCB_master.sv(466) " "Verilog HDL syntax warning at SCCB_master.sv(466): extra block comment delimiter characters /* within block comment" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 466 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1522664173044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCCB_master.sv(130) " "Verilog HDL information at SCCB_master.sv(130): always construct contains both blocking and non-blocking assignments" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522664173044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCCB_Run Sccb_run SCCB_master.sv(14) " "Verilog HDL Declaration information at SCCB_master.sv(14): object \"SCCB_Run\" differs only in case from object \"Sccb_run\" in the same scope" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file sccb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_master " "Found entity 1: SCCB_master" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173044 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(28) " "Verilog HDL warning at HexDriver.sv(28): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/HexDriver.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1522664173046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/HexDriver.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(245) " "Verilog HDL information at Image_mod.sv(245): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522664173049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(341) " "Verilog HDL information at Image_mod.sv(341): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522664173049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN Image_mod.sv(21) " "Verilog HDL Declaration information at Image_mod.sv(21): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522664173049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Input " "Found entity 1: Image_Input" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdom_dump.sv 0 0 " "Found 0 design units, including 0 entities, in source file ramdom_dump.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Key_Receiver.sv(22) " "Verilog HDL information at Key_Receiver.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522664173054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Receiver " "Found entity 1: Key_Receiver" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173058 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "encryptor.sv(18) " "Verilog HDL Event Control warning at encryptor.sv(18): Event Control contains a complex event expression" {  } { { "encryptor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/encryptor.sv" 18 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1522664173060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encryptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file encryptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encryptor " "Found entity 1: encryptor" {  } { { "encryptor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/encryptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Reset Image_mod.sv(83) " "Verilog HDL Implicit Net warning at Image_mod.sv(83): created implicit net for \"Subkey_Reset\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Run Image_mod.sv(83) " "Verilog HDL Implicit Net warning at Image_mod.sv(83): created implicit net for \"Subkey_Run\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Input Image_mod.sv(84) " "Verilog HDL Implicit Net warning at Image_mod.sv(84): created implicit net for \"Subkey_Input\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Done Image_mod.sv(84) " "Verilog HDL Implicit Net warning at Image_mod.sv(84): created implicit net for \"Subkey_Done\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Output Image_mod.sv(84) " "Verilog HDL Implicit Net warning at Image_mod.sv(84): created implicit net for \"Subkey_Output\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522664173214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR7 test2.sv(53) " "Output port \"LEDR7\" at test2.sv(53) has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173216 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0\"" {  } { { "test2.sv" "hex0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Input Image_Input:Inoutmodule " "Elaborating entity \"Image_Input\" for hierarchy \"Image_Input:Inoutmodule\"" {  } { { "test2.sv" "Inoutmodule" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Image_mod.sv(152) " "Verilog HDL assignment warning at Image_mod.sv(152): truncated value with size 32 to match size of target (18)" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522664173224 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 Image_mod.sv(280) " "Verilog HDL assignment warning at Image_mod.sv(280): truncated value with size 20 to match size of target (18)" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522664173225 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR Image_mod.sv(43) " "Output port \"SRAM_ADDR\" at Image_mod.sv(43) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173229 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 Image_mod.sv(39) " "Output port \"LED1\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173229 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 Image_mod.sv(39) " "Output port \"LED2\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173229 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 Image_mod.sv(39) " "Output port \"LED3\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173229 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 Image_mod.sv(39) " "Output port \"LED4\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173229 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N Image_mod.sv(45) " "Output port \"SRAM_OE_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173229 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N Image_mod.sv(45) " "Output port \"SRAM_WE_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173230 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N Image_mod.sv(45) " "Output port \"SRAM_CE_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173230 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N Image_mod.sv(45) " "Output port \"SRAM_LB_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173230 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N Image_mod.sv(46) " "Output port \"SRAM_UB_N\" at Image_mod.sv(46) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173230 "|test|Image_Input:Inoutmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subkeyGenerator Image_Input:Inoutmodule\|subkeyGenerator:module1 " "Elaborating entity \"subkeyGenerator\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\"" {  } { { "Image_mod.sv" "module1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logisticMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log " "Elaborating entity \"logisticMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log\"" {  } { { "subkeyGenerator.sv" "log" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier80 Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log\|multiplier80:mult " "Elaborating entity \"multiplier80\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log\|multiplier80:mult\"" {  } { { "logisticMap.sv" "mult" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/logisticMap.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tentMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|tentMap:tent " "Elaborating entity \"tentMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|tentMap:tent\"" {  } { { "subkeyGenerator.sv" "tent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|quadMap:quad " "Elaborating entity \"quadMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|quadMap:quad\"" {  } { { "subkeyGenerator.sv" "quad" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bernMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|bernMap:bern " "Elaborating entity \"bernMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|bernMap:bern\"" {  } { { "subkeyGenerator.sv" "bern" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM Image_Input:Inoutmodule\|VRAM:VideoMemory " "Elaborating entity \"VRAM\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\"" {  } { { "Image_mod.sv" "VideoMemory" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "altsyncram_component" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173327 ""}  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664173327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sj1 " "Found entity 1: altsyncram_2sj1" {  } { { "db/altsyncram_2sj1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2sj1 Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated " "Elaborating entity \"altsyncram_2sj1\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_2sj1.tdf" "decode2" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_2sj1.tdf" "rden_decode_b" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|mux_qob:mux3 " "Elaborating entity \"mux_qob\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|mux_qob:mux3\"" {  } { { "db/altsyncram_2sj1.tdf" "mux3" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryptor Image_Input:Inoutmodule\|encryptor:encryption_module1 " "Elaborating entity \"encryptor\" for hierarchy \"Image_Input:Inoutmodule\|encryptor:encryption_module1\"" {  } { { "Image_mod.sv" "encryption_module1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_master SCCB_master:sccb " "Elaborating entity \"SCCB_master\" for hierarchy \"SCCB_master:sccb\"" {  } { { "test2.sv" "sccb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Read_data SCCB_master.sv(30) " "Verilog HDL or VHDL warning at SCCB_master.sv(30): object \"Read_data\" assigned a value but never read" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522664173578 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prep_complete SCCB_master.sv(33) " "Verilog HDL or VHDL warning at SCCB_master.sv(33): object \"prep_complete\" assigned a value but never read" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522664173578 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "complete SCCB_master.sv(21) " "Output port \"complete\" at SCCB_master.sv(21) has no driver" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173578 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR3 SCCB_master.sv(24) " "Output port \"LEDR3\" at SCCB_master.sv(24) has no driver" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173578 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR4 SCCB_master.sv(25) " "Output port \"LEDR4\" at SCCB_master.sv(25) has no driver" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664173578 "|test|SCCB_master:sccb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc cam_soc:NiosII " "Elaborating entity \"cam_soc\" for hierarchy \"cam_soc:NiosII\"" {  } { { "test2.sv" "NiosII" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_jtag_uart_0 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cam_soc_jtag_uart_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "jtag_uart_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_jtag_uart_0_scfifo_w cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"cam_soc_jtag_uart_0_scfifo_w\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "the_cam_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173635 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664173635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664173896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664173896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_jtag_uart_0_scfifo_r cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_r:the_cam_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"cam_soc_jtag_uart_0_scfifo_r\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_r:the_cam_soc_jtag_uart_0_scfifo_r\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "the_cam_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "cam_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664173996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664173996 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664173996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_led cam_soc:NiosII\|cam_soc_led:led " "Elaborating entity \"cam_soc_led\" for hierarchy \"cam_soc:NiosII\|cam_soc_led:led\"" {  } { { "cam_soc/synthesis/cam_soc.v" "led" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0 cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"cam_soc_nios2_qsys_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "nios2_qsys_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" "cpu" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_test_bench cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_test_bench:the_cam_soc_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_test_bench\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_test_bench:the_cam_soc_nios2_qsys_0_cpu_test_bench\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_register_bank_a_module cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174025 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664174025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664174075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664174075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_register_bank_b_module cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_b_module:cam_soc_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_b_module:cam_soc_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_debug cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664174110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174110 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664174110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_break cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_break:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_break:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:cam_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:cam_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_pib cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_im cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_im:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_im:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_ocimem cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174147 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664174147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664174196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664174196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_debug_slave_tck cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "cam_soc_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174234 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664174234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_onchip_memory2_0 cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cam_soc_onchip_memory2_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "onchip_memory2_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cam_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"cam_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174249 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522664174249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1d1 " "Found entity 1: altsyncram_l1d1" {  } { { "db/altsyncram_l1d1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_l1d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522664174298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522664174298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1d1 cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l1d1:auto_generated " "Elaborating entity \"altsyncram_l1d1\" for hierarchy \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram cam_soc:NiosII\|cam_soc_sdram:sdram " "Elaborating entity \"cam_soc_sdram\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram:sdram\"" {  } { { "cam_soc/synthesis/cam_soc.v" "sdram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_input_efifo_module cam_soc:NiosII\|cam_soc_sdram:sdram\|cam_soc_sdram_input_efifo_module:the_cam_soc_sdram_input_efifo_module " "Elaborating entity \"cam_soc_sdram_input_efifo_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram:sdram\|cam_soc_sdram_input_efifo_module:the_cam_soc_sdram_input_efifo_module\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "the_cam_soc_sdram_input_efifo_module" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll " "Elaborating entity \"cam_soc_sdram_pll\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\"" {  } { { "cam_soc/synthesis/cam_soc.v" "sdram_pll" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll_stdsync_sv6 cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"cam_soc_sdram_pll_stdsync_sv6\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll_dffpipe_l2c cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2\|cam_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"cam_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2\|cam_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll_altpll_lqa2 cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"cam_soc_sdram_pll_altpll_lqa2\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "sd1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sysid_qsys_0 cam_soc:NiosII\|cam_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"cam_soc_sysid_qsys_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "sysid_qsys_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_to_hw_port cam_soc:NiosII\|cam_soc_to_hw_port:to_hw_port " "Elaborating entity \"cam_soc_to_hw_port\" for hierarchy \"cam_soc:NiosII\|cam_soc_to_hw_port:to_hw_port\"" {  } { { "cam_soc/synthesis/cam_soc.v" "to_hw_port" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_to_sw_port cam_soc:NiosII\|cam_soc_to_sw_port:to_sw_port " "Elaborating entity \"cam_soc_to_sw_port\" for hierarchy \"cam_soc:NiosII\|cam_soc_to_sw_port:to_sw_port\"" {  } { { "cam_soc/synthesis/cam_soc.v" "to_sw_port" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_to_sw_sig cam_soc:NiosII\|cam_soc_to_sw_sig:to_sw_sig " "Elaborating entity \"cam_soc_to_sw_sig\" for hierarchy \"cam_soc:NiosII\|cam_soc_to_sw_sig:to_sw_sig\"" {  } { { "cam_soc/synthesis/cam_soc.v" "to_sw_sig" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cam_soc_mm_interconnect_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "mm_interconnect_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router " "Elaborating entity \"cam_soc_mm_interconnect_0_router\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router\|cam_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router\|cam_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_router_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_001_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001\|cam_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001\|cam_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_002 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cam_soc_mm_interconnect_0_router_002\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_002_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002\|cam_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002\|cam_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_003 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cam_soc_mm_interconnect_0_router_003\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_003_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003\|cam_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003\|cam_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_demux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_demux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_mux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_mux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_demux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_demux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_mux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_mux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_avalon_st_adapter cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cam_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_irq_mapper cam_soc:NiosII\|cam_soc_irq_mapper:irq_mapper " "Elaborating entity \"cam_soc_irq_mapper\" for hierarchy \"cam_soc:NiosII\|cam_soc_irq_mapper:irq_mapper\"" {  } { { "cam_soc/synthesis/cam_soc.v" "irq_mapper" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cam_soc:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "cam_soc/synthesis/cam_soc.v" "rst_controller" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cam_soc:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "cam_soc/synthesis/cam_soc.v" "rst_controller_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Receiver Key_Receiver:IOmodule " "Elaborating entity \"Key_Receiver\" for hierarchy \"Key_Receiver:IOmodule\"" {  } { { "test2.sv" "IOmodule" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522664174627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Key_Receiver.sv(27) " "Verilog HDL assignment warning at Key_Receiver.sv(27): truncated value with size 10 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522664174630 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Key_Receiver.sv(58) " "Verilog HDL assignment warning at Key_Receiver.sv(58): truncated value with size 10 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522664174630 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Key_Receiver.sv(91) " "Verilog HDL assignment warning at Key_Receiver.sv(91): truncated value with size 10 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522664174630 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Key_Receiver.sv(109) " "Verilog HDL assignment warning at Key_Receiver.sv(109): truncated value with size 32 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522664174630 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEED Key_Receiver.sv(17) " "Output port \"SEED\" at Key_Receiver.sv(17) has no driver" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522664174630 "|test|Key_Receiver:IOmodule"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1522664179678 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1522664179678 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522664182763 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522664182885 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1522664182885 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 440 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 354 -1 0 } } { "cam_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3025 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4041 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 348 -1 0 } } { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 393 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3645 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2252 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1522664182925 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1522664182925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cam_pwdn GND " "Pin \"Cam_pwdn\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|Cam_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR1 GND " "Pin \"LEDR1\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|LEDR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2 GND " "Pin \"LEDR2\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|LEDR2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3 GND " "Pin \"LEDR3\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|LEDR3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7 GND " "Pin \"LEDR7\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|LEDR7"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522664184722 "|test|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522664184722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664185095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522664188590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522664188944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522664190228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190228 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shutter " "No output dependent on input pin \"Shutter\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|Shutter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1 " "No output dependent on input pin \"SW1\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|SW1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW14 " "No output dependent on input pin \"SW14\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|SW14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW15 " "No output dependent on input pin \"SW15\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|SW15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW16 " "No output dependent on input pin \"SW16\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|SW16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW17 " "No output dependent on input pin \"SW17\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522664190738 "|test|SW17"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522664190738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5537 " "Implemented 5537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522664190739 ""} { "Info" "ICUT_CUT_TM_OPINS" "147 " "Implemented 147 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522664190739 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522664190739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4786 " "Implemented 4786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522664190739 ""} { "Info" "ICUT_CUT_TM_RAMS" "528 " "Implemented 528 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522664190739 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522664190739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522664190739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522664190851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:16:30 2018 " "Processing ended: Mon Apr 02 05:16:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522664190851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522664190851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522664190851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522664190851 ""}
