// Seed: 4105167612
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = id_1 * !-1;
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
  genvar id_3;
  assign id_1 = id_3 ? id_1 : {id_3 == 1, ""} == -1'b0;
endmodule
module module_1;
  logic id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4
    , id_14,
    input supply1 id_5,
    input uwire id_6,
    input supply1 id_7,
    inout uwire id_8,
    output wor id_9,
    output wor id_10,
    output wire id_11,
    input tri id_12
);
  always disable id_15;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  wire id_16;
  id_17 :
  assert property (@(posedge id_1 == 1) -1 || -1 ? 1 : -1'h0)
  else $clog2(56);
  ;
endmodule
