Execute     source -notrace -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls opened at Mon Jul 21 16:25:39 KST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'param.hls.enable_hidden_option_error=false' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../matmul_partition.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../matmul_partition.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(7)
Execute     add_files /home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp 
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../matmul_partition_test.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../matmul_partition_test.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(9)
Execute     add_files -tb /home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=matmul_partition' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_partition' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(8)
Execute     set_top matmul_partition 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg400-1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(1)
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.72 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.89 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(5)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(12)
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(11)
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(10)
Execute     config_csim -code_analyzer=1 
Command   apply_ini done; 1.94 sec.
Execute   apply_ini /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.18 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.92 seconds; current allocated memory: 323.004 MB.
Execute       set_directive_top matmul_partition -name=matmul_partition 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../matmul_partition.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../matmul_partition.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../matmul_partition.cpp -foptimization-record-file=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.cpp.clang.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/clang.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.12 sec.
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.clang.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.61 seconds; current allocated memory: 324.859 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.g.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matmul_partition -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matmul_partition -reflow-float-conversion -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matmul_partition 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matmul_partition -mllvm -hls-db-dir -mllvm /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 156 Compile/Link /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 155 Unroll/Inline (step 1) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 114 Unroll/Inline (step 2) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 118 Unroll/Inline (step 3) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 118 Unroll/Inline (step 4) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 451 Array/Struct (step 1) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 451 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 441 Array/Struct (step 2) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 441 Array/Struct (step 3) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 441 Array/Struct (step 4) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 449 Array/Struct (step 5) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 449 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 446 Performance (step 1) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 446 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 481 Performance (step 2) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 481 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 479 Performance (step 3) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 479 Performance (step 4) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 488 HW Transforms (step 1) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 488 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 506 HW Transforms (step 2) /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth_design_size.rpt
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (../matmul_partition.cpp:29:6)
INFO: [HLS 214-248] Applying array_partition to 'B': Block partitioning with factor 16 on dimension 1. (../matmul_partition.cpp:30:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< readA> at ../matmul_partition.cpp:46:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< readB> at ../matmul_partition.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lreorder2> at ../matmul_partition.cpp:75:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeC> at ../matmul_partition.cpp:91:5 
INFO: [HLS 214-291] Loop 'lreorder3' is marked as complete unroll implied by the pipeline pragma (../matmul_partition.cpp:79:17)
INFO: [HLS 214-186] Unrolling loop 'lreorder3' (../matmul_partition.cpp:79:17) in function 'matmul_partition' completely with a factor of 16 (../matmul_partition.cpp:24:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readA'(../matmul_partition.cpp:46:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../matmul_partition.cpp:46:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readB'(../matmul_partition.cpp:57:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../matmul_partition.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'writeC'(../matmul_partition.cpp:91:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../matmul_partition.cpp:91:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.88 seconds. Elapsed time: 8.99 seconds; current allocated memory: 327.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 327.125 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matmul_partition -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.0.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 327.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.1.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 327.758 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.g.1.bc to /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.1.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_partition' (../matmul_partition.cpp:24:13)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 351.078 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.2.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'lreorder1'(../matmul_partition.cpp:70:9) and 'lreorder2'(../matmul_partition.cpp:75:13) in function 'matmul_partition' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lreorder1' (../matmul_partition.cpp:70:9) in function 'matmul_partition'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (../matmul_partition.cpp:67:5) in function 'matmul_partition'.
Execute           auto_get_db
Command         transform done; 0.11 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.3.bc -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 380.125 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.42 sec.
Command     elaborate done; 11.04 sec.
Execute     ap_eval exec zip -j /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matmul_partition' ...
Execute       ap_set_top_model matmul_partition 
Execute       get_model_list matmul_partition -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matmul_partition 
Execute       preproc_iomode -model matmul_partition_Pipeline_writeC 
Execute       preproc_iomode -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       preproc_iomode -model matmul_partition_Pipeline_readB 
Execute       preproc_iomode -model matmul_partition_Pipeline_readA 
Execute       get_model_list matmul_partition -filter all-wo-channel 
INFO-FLOW: Model list for configure: matmul_partition_Pipeline_readA matmul_partition_Pipeline_readB matmul_partition_Pipeline_loop2_lreorder1_lreorder2 matmul_partition_Pipeline_writeC matmul_partition
INFO-FLOW: Configuring Module : matmul_partition_Pipeline_readA ...
Execute       set_default_model matmul_partition_Pipeline_readA 
Execute       apply_spec_resource_limit matmul_partition_Pipeline_readA 
INFO-FLOW: Configuring Module : matmul_partition_Pipeline_readB ...
Execute       set_default_model matmul_partition_Pipeline_readB 
Execute       apply_spec_resource_limit matmul_partition_Pipeline_readB 
INFO-FLOW: Configuring Module : matmul_partition_Pipeline_loop2_lreorder1_lreorder2 ...
Execute       set_default_model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       apply_spec_resource_limit matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
INFO-FLOW: Configuring Module : matmul_partition_Pipeline_writeC ...
Execute       set_default_model matmul_partition_Pipeline_writeC 
Execute       apply_spec_resource_limit matmul_partition_Pipeline_writeC 
INFO-FLOW: Configuring Module : matmul_partition ...
Execute       set_default_model matmul_partition 
Execute       apply_spec_resource_limit matmul_partition 
INFO-FLOW: Model list for preprocess: matmul_partition_Pipeline_readA matmul_partition_Pipeline_readB matmul_partition_Pipeline_loop2_lreorder1_lreorder2 matmul_partition_Pipeline_writeC matmul_partition
INFO-FLOW: Preprocessing Module: matmul_partition_Pipeline_readA ...
Execute       set_default_model matmul_partition_Pipeline_readA 
Execute       cdfg_preprocess -model matmul_partition_Pipeline_readA 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_readA 
INFO-FLOW: Preprocessing Module: matmul_partition_Pipeline_readB ...
Execute       set_default_model matmul_partition_Pipeline_readB 
Execute       cdfg_preprocess -model matmul_partition_Pipeline_readB 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_readB 
INFO-FLOW: Preprocessing Module: matmul_partition_Pipeline_loop2_lreorder1_lreorder2 ...
Execute       set_default_model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       cdfg_preprocess -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
INFO-FLOW: Preprocessing Module: matmul_partition_Pipeline_writeC ...
Execute       set_default_model matmul_partition_Pipeline_writeC 
Execute       cdfg_preprocess -model matmul_partition_Pipeline_writeC 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_writeC 
INFO-FLOW: Preprocessing Module: matmul_partition ...
Execute       set_default_model matmul_partition 
Execute       cdfg_preprocess -model matmul_partition 
Execute       rtl_gen_preprocess matmul_partition 
INFO-FLOW: Model list for synthesis: matmul_partition_Pipeline_readA matmul_partition_Pipeline_readB matmul_partition_Pipeline_loop2_lreorder1_lreorder2 matmul_partition_Pipeline_writeC matmul_partition
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_partition_Pipeline_readA 
Execute       schedule -model matmul_partition_Pipeline_readA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 381.574 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_partition_Pipeline_readA.
Execute       set_default_model matmul_partition_Pipeline_readA 
Execute       bind -model matmul_partition_Pipeline_readA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.574 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.bind.adb -f 
INFO-FLOW: Finish binding matmul_partition_Pipeline_readA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_partition_Pipeline_readB 
Execute       schedule -model matmul_partition_Pipeline_readB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 381.574 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_partition_Pipeline_readB.
Execute       set_default_model matmul_partition_Pipeline_readB 
Execute       bind -model matmul_partition_Pipeline_readB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.574 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.bind.adb -f 
INFO-FLOW: Finish binding matmul_partition_Pipeline_readB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       schedule -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2_lreorder1_lreorder2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop2_lreorder1_lreorder2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 383.633 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
Execute       set_default_model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       bind -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.633 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.bind.adb -f 
INFO-FLOW: Finish binding matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_partition_Pipeline_writeC 
Execute       schedule -model matmul_partition_Pipeline_writeC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 383.633 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_partition_Pipeline_writeC.
Execute       set_default_model matmul_partition_Pipeline_writeC 
Execute       bind -model matmul_partition_Pipeline_writeC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.633 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.bind.adb -f 
INFO-FLOW: Finish binding matmul_partition_Pipeline_writeC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_partition 
Execute       schedule -model matmul_partition 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 383.805 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_partition.
Execute       set_default_model matmul_partition 
Execute       bind -model matmul_partition 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.805 MB.
Execute       syn_report -verbosereport -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.bind.adb -f 
INFO-FLOW: Finish binding matmul_partition.
Execute       get_model_list matmul_partition -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matmul_partition_Pipeline_readA 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_readB 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       rtl_gen_preprocess matmul_partition_Pipeline_writeC 
Execute       rtl_gen_preprocess matmul_partition 
INFO-FLOW: Model list for RTL generation: matmul_partition_Pipeline_readA matmul_partition_Pipeline_readB matmul_partition_Pipeline_loop2_lreorder1_lreorder2 matmul_partition_Pipeline_writeC matmul_partition
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_partition_Pipeline_readA -top_prefix matmul_partition_ -sub_prefix matmul_partition_ -mg_file /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_readA' pipeline 'readA' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.289 MB.
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_partition_Pipeline_readA -style xilinx -f -lang vhdl -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/vhdl/matmul_partition_matmul_partition_Pipeline_readA 
Execute       gen_rtl matmul_partition_Pipeline_readA -style xilinx -f -lang vlog -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/verilog/matmul_partition_matmul_partition_Pipeline_readA 
Execute       syn_report -csynth -model matmul_partition_Pipeline_readA -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_readA_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_partition_Pipeline_readA -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_readA_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_partition_Pipeline_readA -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_partition_Pipeline_readA -f -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.adb 
Execute       db_write -model matmul_partition_Pipeline_readA -bindview -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_partition_Pipeline_readA -p /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_partition_Pipeline_readB -top_prefix matmul_partition_ -sub_prefix matmul_partition_ -mg_file /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_readB' pipeline 'readB' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 387.023 MB.
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_partition_Pipeline_readB -style xilinx -f -lang vhdl -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/vhdl/matmul_partition_matmul_partition_Pipeline_readB 
Execute       gen_rtl matmul_partition_Pipeline_readB -style xilinx -f -lang vlog -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/verilog/matmul_partition_matmul_partition_Pipeline_readB 
Execute       syn_report -csynth -model matmul_partition_Pipeline_readB -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_readB_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_partition_Pipeline_readB -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_readB_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_partition_Pipeline_readB -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_partition_Pipeline_readB -f -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.adb 
Execute       db_write -model matmul_partition_Pipeline_readB -bindview -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_partition_Pipeline_readB -p /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -top_prefix matmul_partition_ -sub_prefix matmul_partition_ -mg_file /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' pipeline 'loop2_lreorder1_lreorder2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 391.824 MB.
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -style xilinx -f -lang vhdl -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/vhdl/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       gen_rtl matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -style xilinx -f -lang vlog -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
Execute       syn_report -csynth -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_loop2_lreorder1_lreorder2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_loop2_lreorder1_lreorder2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -f -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.adb 
Execute       db_write -model matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -bindview -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_partition_Pipeline_loop2_lreorder1_lreorder2 -p /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_partition_Pipeline_writeC -top_prefix matmul_partition_ -sub_prefix matmul_partition_ -mg_file /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_writeC' pipeline 'writeC' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 396.109 MB.
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_partition_Pipeline_writeC -style xilinx -f -lang vhdl -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/vhdl/matmul_partition_matmul_partition_Pipeline_writeC 
Execute       gen_rtl matmul_partition_Pipeline_writeC -style xilinx -f -lang vlog -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/verilog/matmul_partition_matmul_partition_Pipeline_writeC 
Execute       syn_report -csynth -model matmul_partition_Pipeline_writeC -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_writeC_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_partition_Pipeline_writeC -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_Pipeline_writeC_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_partition_Pipeline_writeC -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_partition_Pipeline_writeC -f -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.adb 
Execute       db_write -model matmul_partition_Pipeline_writeC -bindview -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_partition_Pipeline_writeC -p /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_partition -top_prefix  -sub_prefix matmul_partition_ -mg_file /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/rep_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_partition' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_63ns_94_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition'.
INFO: [RTMG 210-278] Implementing memory 'matmul_partition_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_partition_C_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 400.684 MB.
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_partition -istop -style xilinx -f -lang vhdl -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/vhdl/matmul_partition 
Execute       gen_rtl matmul_partition -istop -style xilinx -f -lang vlog -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/verilog/matmul_partition 
Execute       syn_report -csynth -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/matmul_partition_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_partition -f -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.adb 
Execute       db_write -model matmul_partition -bindview -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_partition -p /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition 
Execute       export_constraint_db -f -tool general -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.constraint.tcl 
Execute       syn_report -designview -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.design.xml 
Execute       syn_report -csynthDesign -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth.rpt -MHOut /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matmul_partition -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.protoinst 
Execute       sc_get_clocks matmul_partition 
Execute       sc_get_portdomain matmul_partition 
INFO-FLOW: Model list for RTL component generation: matmul_partition_Pipeline_readA matmul_partition_Pipeline_readB matmul_partition_Pipeline_loop2_lreorder1_lreorder2 matmul_partition_Pipeline_writeC matmul_partition
INFO-FLOW: Handling components in module [matmul_partition_Pipeline_readA] ... 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.compgen.tcl 
INFO-FLOW: Found component matmul_partition_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_partition_Pipeline_readB] ... 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.compgen.tcl 
INFO-FLOW: Found component matmul_partition_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_partition_Pipeline_loop2_lreorder1_lreorder2] ... 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.compgen.tcl 
INFO-FLOW: Found component matmul_partition_mul_32s_32s_32_2_1.
INFO-FLOW: Append model matmul_partition_mul_32s_32s_32_2_1
INFO-FLOW: Found component matmul_partition_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_9_2_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_7_2_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_33_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_31_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_31_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_29_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_29_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_27_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_27_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_25_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_25_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_23_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_23_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_21_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_21_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_19_4_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_19_4_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_17_3_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_15_3_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_13_3_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_13_3_32_1_1
INFO-FLOW: Found component matmul_partition_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model matmul_partition_sparsemux_11_3_32_1_1
INFO-FLOW: Found component matmul_partition_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_partition_Pipeline_writeC] ... 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.compgen.tcl 
INFO-FLOW: Found component matmul_partition_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_partition] ... 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.tcl 
INFO-FLOW: Found component matmul_partition_mul_31ns_32ns_63_2_1.
INFO-FLOW: Append model matmul_partition_mul_31ns_32ns_63_2_1
INFO-FLOW: Found component matmul_partition_mul_31ns_63ns_94_5_1.
INFO-FLOW: Append model matmul_partition_mul_31ns_63ns_94_5_1
INFO-FLOW: Found component matmul_partition_mul_32s_32s_32_2_1.
INFO-FLOW: Append model matmul_partition_mul_32s_32s_32_2_1
INFO-FLOW: Found component matmul_partition_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model matmul_partition_A_RAM_AUTO_1R1W
INFO-FLOW: Found component matmul_partition_C_RAM_AUTO_1R1W.
INFO-FLOW: Append model matmul_partition_C_RAM_AUTO_1R1W
INFO-FLOW: Found component matmul_partition_gmem_m_axi.
INFO-FLOW: Append model matmul_partition_gmem_m_axi
INFO-FLOW: Found component matmul_partition_control_s_axi.
INFO-FLOW: Append model matmul_partition_control_s_axi
INFO-FLOW: Append model matmul_partition_Pipeline_readA
INFO-FLOW: Append model matmul_partition_Pipeline_readB
INFO-FLOW: Append model matmul_partition_Pipeline_loop2_lreorder1_lreorder2
INFO-FLOW: Append model matmul_partition_Pipeline_writeC
INFO-FLOW: Append model matmul_partition
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matmul_partition_flow_control_loop_pipe_sequential_init matmul_partition_flow_control_loop_pipe_sequential_init matmul_partition_mul_32s_32s_32_2_1 matmul_partition_sparsemux_9_2_32_1_1 matmul_partition_sparsemux_7_2_32_1_1 matmul_partition_sparsemux_33_4_32_1_1 matmul_partition_sparsemux_31_4_32_1_1 matmul_partition_sparsemux_29_4_32_1_1 matmul_partition_sparsemux_27_4_32_1_1 matmul_partition_sparsemux_25_4_32_1_1 matmul_partition_sparsemux_23_4_32_1_1 matmul_partition_sparsemux_21_4_32_1_1 matmul_partition_sparsemux_19_4_32_1_1 matmul_partition_sparsemux_17_3_32_1_1 matmul_partition_sparsemux_15_3_32_1_1 matmul_partition_sparsemux_13_3_32_1_1 matmul_partition_sparsemux_11_3_32_1_1 matmul_partition_flow_control_loop_pipe_sequential_init matmul_partition_flow_control_loop_pipe_sequential_init matmul_partition_mul_31ns_32ns_63_2_1 matmul_partition_mul_31ns_63ns_94_5_1 matmul_partition_mul_32s_32s_32_2_1 matmul_partition_A_RAM_AUTO_1R1W matmul_partition_C_RAM_AUTO_1R1W matmul_partition_gmem_m_axi matmul_partition_control_s_axi matmul_partition_Pipeline_readA matmul_partition_Pipeline_readB matmul_partition_Pipeline_loop2_lreorder1_lreorder2 matmul_partition_Pipeline_writeC matmul_partition
INFO-FLOW: Generating /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_partition_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_31_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_29_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_27_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_25_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_23_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_21_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_19_4_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_13_3_32_1_1
INFO-FLOW: To file: write model matmul_partition_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_partition_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_partition_mul_31ns_32ns_63_2_1
INFO-FLOW: To file: write model matmul_partition_mul_31ns_63ns_94_5_1
INFO-FLOW: To file: write model matmul_partition_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model matmul_partition_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matmul_partition_C_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matmul_partition_gmem_m_axi
INFO-FLOW: To file: write model matmul_partition_control_s_axi
INFO-FLOW: To file: write model matmul_partition_Pipeline_readA
INFO-FLOW: To file: write model matmul_partition_Pipeline_readB
INFO-FLOW: To file: write model matmul_partition_Pipeline_loop2_lreorder1_lreorder2
INFO-FLOW: To file: write model matmul_partition_Pipeline_writeC
INFO-FLOW: To file: write model matmul_partition
INFO-FLOW: Generating /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/vhdl' dstVlogDir='/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/vlog' tclDir='/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db' modelList='matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_sparsemux_9_2_32_1_1
matmul_partition_sparsemux_7_2_32_1_1
matmul_partition_sparsemux_33_4_32_1_1
matmul_partition_sparsemux_31_4_32_1_1
matmul_partition_sparsemux_29_4_32_1_1
matmul_partition_sparsemux_27_4_32_1_1
matmul_partition_sparsemux_25_4_32_1_1
matmul_partition_sparsemux_23_4_32_1_1
matmul_partition_sparsemux_21_4_32_1_1
matmul_partition_sparsemux_19_4_32_1_1
matmul_partition_sparsemux_17_3_32_1_1
matmul_partition_sparsemux_15_3_32_1_1
matmul_partition_sparsemux_13_3_32_1_1
matmul_partition_sparsemux_11_3_32_1_1
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_31ns_32ns_63_2_1
matmul_partition_mul_31ns_63ns_94_5_1
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_A_RAM_AUTO_1R1W
matmul_partition_C_RAM_AUTO_1R1W
matmul_partition_gmem_m_axi
matmul_partition_control_s_axi
matmul_partition_Pipeline_readA
matmul_partition_Pipeline_readB
matmul_partition_Pipeline_loop2_lreorder1_lreorder2
matmul_partition_Pipeline_writeC
matmul_partition
' expOnly='0'
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.compgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.compgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.compgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.compgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 405.277 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='matmul_partition_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_sparsemux_9_2_32_1_1
matmul_partition_sparsemux_7_2_32_1_1
matmul_partition_sparsemux_33_4_32_1_1
matmul_partition_sparsemux_31_4_32_1_1
matmul_partition_sparsemux_29_4_32_1_1
matmul_partition_sparsemux_27_4_32_1_1
matmul_partition_sparsemux_25_4_32_1_1
matmul_partition_sparsemux_23_4_32_1_1
matmul_partition_sparsemux_21_4_32_1_1
matmul_partition_sparsemux_19_4_32_1_1
matmul_partition_sparsemux_17_3_32_1_1
matmul_partition_sparsemux_15_3_32_1_1
matmul_partition_sparsemux_13_3_32_1_1
matmul_partition_sparsemux_11_3_32_1_1
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_31ns_32ns_63_2_1
matmul_partition_mul_31ns_63ns_94_5_1
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_A_RAM_AUTO_1R1W
matmul_partition_C_RAM_AUTO_1R1W
matmul_partition_gmem_m_axi
matmul_partition_control_s_axi
matmul_partition_Pipeline_readA
matmul_partition_Pipeline_readB
matmul_partition_Pipeline_loop2_lreorder1_lreorder2
matmul_partition_Pipeline_writeC
matmul_partition
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.tbgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.tbgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.tbgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.tbgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.constraint.tcl 
Execute       sc_get_clocks matmul_partition 
Execute       source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST matmul_partition MODULE2INSTS {matmul_partition matmul_partition matmul_partition_Pipeline_readA grp_matmul_partition_Pipeline_readA_fu_259 matmul_partition_Pipeline_readB grp_matmul_partition_Pipeline_readB_fu_284 matmul_partition_Pipeline_loop2_lreorder1_lreorder2 grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309 matmul_partition_Pipeline_writeC grp_matmul_partition_Pipeline_writeC_fu_349} INST2MODULE {matmul_partition matmul_partition grp_matmul_partition_Pipeline_readA_fu_259 matmul_partition_Pipeline_readA grp_matmul_partition_Pipeline_readB_fu_284 matmul_partition_Pipeline_readB grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309 matmul_partition_Pipeline_loop2_lreorder1_lreorder2 grp_matmul_partition_Pipeline_writeC_fu_349 matmul_partition_Pipeline_writeC} INSTDATA {matmul_partition {DEPTH 1 CHILDREN {grp_matmul_partition_Pipeline_readA_fu_259 grp_matmul_partition_Pipeline_readB_fu_284 grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309 grp_matmul_partition_Pipeline_writeC_fu_349}} grp_matmul_partition_Pipeline_readA_fu_259 {DEPTH 2 CHILDREN {}} grp_matmul_partition_Pipeline_readB_fu_284 {DEPTH 2 CHILDREN {}} grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309 {DEPTH 2 CHILDREN {}} grp_matmul_partition_Pipeline_writeC_fu_349 {DEPTH 2 CHILDREN {}}} MODULEDATA {matmul_partition_Pipeline_readA {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_389_p2 SOURCE ../matmul_partition.cpp:46 VARIABLE icmp_ln46 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_395_p2 SOURCE ../matmul_partition.cpp:46 VARIABLE add_ln46 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_418_p2 SOURCE ../matmul_partition.cpp:48 VARIABLE icmp_ln48 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_423_p2 SOURCE ../matmul_partition.cpp:50 VARIABLE add_ln50 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_5_fu_429_p3 SOURCE ../matmul_partition.cpp:48 VARIABLE j_5 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_2_fu_445_p3 SOURCE ../matmul_partition.cpp:48 VARIABLE i_2 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_465_p2 SOURCE ../matmul_partition.cpp:52 VARIABLE add_ln52 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_481_p2 SOURCE ../matmul_partition.cpp:46 VARIABLE j_6 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_partition_Pipeline_readB {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_387_p2 SOURCE ../matmul_partition.cpp:57 VARIABLE icmp_ln57 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_392_p2 SOURCE ../matmul_partition.cpp:57 VARIABLE add_ln57 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_401_p2 SOURCE ../matmul_partition.cpp:59 VARIABLE icmp_ln59 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_432_p2 SOURCE ../matmul_partition.cpp:61 VARIABLE add_ln61 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_fu_406_p3 SOURCE ../matmul_partition.cpp:59 VARIABLE j LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_fu_438_p3 SOURCE ../matmul_partition.cpp:59 VARIABLE i LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_451_p2 SOURCE ../matmul_partition.cpp:63 VARIABLE add_ln63 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_466_p2 SOURCE ../matmul_partition.cpp:57 VARIABLE j_3 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_partition_Pipeline_loop2_lreorder1_lreorder2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_819_p2 SOURCE ../matmul_partition.cpp:75 VARIABLE icmp_ln75 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_770_p2 SOURCE ../matmul_partition.cpp:67 VARIABLE icmp_ln67 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_775_p2 SOURCE ../matmul_partition.cpp:67 VARIABLE add_ln67 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln70_fu_784_p2 SOURCE ../matmul_partition.cpp:70 VARIABLE icmp_ln70 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_fu_827_p3 SOURCE ../matmul_partition.cpp:67 VARIABLE select_ln67 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_1_fu_834_p2 SOURCE ../matmul_partition.cpp:75 VARIABLE icmp_ln75_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_1_fu_839_p3 SOURCE ../matmul_partition.cpp:67 VARIABLE select_ln67_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_846_p2 SOURCE ../matmul_partition.cpp:70 VARIABLE add_ln70 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln70_fu_852_p2 SOURCE ../matmul_partition.cpp:70 VARIABLE or_ln70 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_fu_857_p3 SOURCE ../matmul_partition.cpp:70 VARIABLE select_ln70 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_1_fu_865_p3 SOURCE ../matmul_partition.cpp:70 VARIABLE select_ln70_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U59 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_31_4_32_1_1_U60 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_29_4_32_1_1_U61 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_2 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U62 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_3 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U63 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_4 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_23_4_32_1_1_U64 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_5 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_4_32_1_1_U65 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_6 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_19_4_32_1_1_U66 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_7 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U67 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_8 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_15_3_32_1_1_U68 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_9 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_32_1_1_U69 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_s LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U70 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_10 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U57 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_11 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U58 SOURCE ../matmul_partition.cpp:81 VARIABLE tmp_12 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_949_p2 SOURCE ../matmul_partition.cpp:81 VARIABLE icmp_ln81 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_1014_p3 SOURCE ../matmul_partition.cpp:81 VARIABLE select_ln81 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_2 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_3 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_4 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_5 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_7 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_8 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_9 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_10 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U54 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_11 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U55 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_12 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_13 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U56 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_14 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE ../matmul_partition.cpp:81 VARIABLE mul_ln81_15 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_1583_p2 SOURCE ../matmul_partition.cpp:81 VARIABLE add_ln81_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_4_fu_1597_p2 SOURCE ../matmul_partition.cpp:81 VARIABLE add_ln81_4 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_7_fu_1607_p2 SOURCE ../matmul_partition.cpp:81 VARIABLE add_ln81_7 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_8_fu_1611_p2 SOURCE ../matmul_partition.cpp:81 VARIABLE add_ln81_8 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_11_fu_1569_p2 SOURCE ../matmul_partition.cpp:81 VARIABLE add_ln81_11 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_955_p2 SOURCE ../matmul_partition.cpp:83 VARIABLE add_ln83 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_961_p2 SOURCE ../matmul_partition.cpp:75 VARIABLE add_ln75 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_789_p2 SOURCE ../matmul_partition.cpp:70 VARIABLE add_ln70_1 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_2_fu_795_p3 SOURCE ../matmul_partition.cpp:70 VARIABLE select_ln70_2 LOOP loop2_lreorder1_lreorder2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 45 BRAM 0 URAM 0}} matmul_partition_Pipeline_writeC {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_fu_137_p2 SOURCE ../matmul_partition.cpp:91 VARIABLE icmp_ln91 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_143_p2 SOURCE ../matmul_partition.cpp:91 VARIABLE add_ln91 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_160_p2 SOURCE ../matmul_partition.cpp:93 VARIABLE icmp_ln93 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_165_p2 SOURCE ../matmul_partition.cpp:95 VARIABLE add_ln95 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_1_fu_171_p3 SOURCE ../matmul_partition.cpp:93 VARIABLE i_1 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_1_fu_179_p3 SOURCE ../matmul_partition.cpp:93 VARIABLE j_1 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_203_p2 SOURCE ../matmul_partition.cpp:97 VARIABLE add_ln97 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_209_p2 SOURCE ../matmul_partition.cpp:91 VARIABLE j_2 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_partition {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_U SOURCE ../matmul_partition.cpp:29 VARIABLE A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_2_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_3_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_4_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_5_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_6_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_7_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_8_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_9_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_10_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_11_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_12_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_13_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_14_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_15_U SOURCE ../matmul_partition.cpp:29 VARIABLE A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_U SOURCE ../matmul_partition.cpp:30 VARIABLE B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_1_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_2_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_3_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_4_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_5_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_6_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_7_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_8_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_9_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_10_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_11_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_12_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_13_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_14_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME B_15_U SOURCE ../matmul_partition.cpp:30 VARIABLE B_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_U SOURCE ../matmul_partition.cpp:31 VARIABLE C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U129 SOURCE ../matmul_partition.cpp:24 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln46_fu_377_p2 SOURCE ../matmul_partition.cpp:46 VARIABLE icmp_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_26_fu_433_p2 SOURCE ../matmul_partition.cpp:24 VARIABLE empty_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_438_p3 SOURCE ../matmul_partition.cpp:24 VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_2_1_U127 SOURCE ../matmul_partition.cpp:24 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_27_fu_445_p2 SOURCE ../matmul_partition.cpp:24 VARIABLE empty_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax2_fu_450_p3 SOURCE ../matmul_partition.cpp:24 VARIABLE smax2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_63ns_94_5_1_U128 SOURCE ../matmul_partition.cpp:24 VARIABLE bound6 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_28_fu_485_p3 SOURCE ../matmul_partition.cpp:46 VARIABLE empty_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 60 BRAM 5 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 413.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_partition.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_partition.
Execute       syn_report -model matmul_partition -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.78 sec.
Command   csynth_design done; 14.02 sec.
Execute   export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=matmul_partition xml_exists=0
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matmul_partition
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=31 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_sparsemux_9_2_32_1_1
matmul_partition_sparsemux_7_2_32_1_1
matmul_partition_sparsemux_33_4_32_1_1
matmul_partition_sparsemux_31_4_32_1_1
matmul_partition_sparsemux_29_4_32_1_1
matmul_partition_sparsemux_27_4_32_1_1
matmul_partition_sparsemux_25_4_32_1_1
matmul_partition_sparsemux_23_4_32_1_1
matmul_partition_sparsemux_21_4_32_1_1
matmul_partition_sparsemux_19_4_32_1_1
matmul_partition_sparsemux_17_3_32_1_1
matmul_partition_sparsemux_15_3_32_1_1
matmul_partition_sparsemux_13_3_32_1_1
matmul_partition_sparsemux_11_3_32_1_1
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_31ns_32ns_63_2_1
matmul_partition_mul_31ns_63ns_94_5_1
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_A_RAM_AUTO_1R1W
matmul_partition_C_RAM_AUTO_1R1W
matmul_partition_gmem_m_axi
matmul_partition_control_s_axi
matmul_partition_Pipeline_readA
matmul_partition_Pipeline_readB
matmul_partition_Pipeline_loop2_lreorder1_lreorder2
matmul_partition_Pipeline_writeC
matmul_partition
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.constraint.tcl 
Execute     sc_get_clocks matmul_partition 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.constraint.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s matmul_partition.zip 
INFO: [HLS 200-802] Generated output file matmul_partition.zip
Command   export_design done; 30.04 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls opened at Mon Jul 21 16:27:11 KST 2025
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.68 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.82 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.86 sec.
Execute   apply_ini /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'param.hls.enable_hidden_option_error=false' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../matmul_partition.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../matmul_partition.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(7)
Execute     add_files /home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp 
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../matmul_partition_test.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../matmul_partition_test.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(9)
Execute     add_files -tb /home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=matmul_partition' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_partition' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(8)
Execute     set_top matmul_partition 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg400-1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(1)
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Command       create_platform done; 0.19 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.28 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(5)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(12)
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(11)
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(10)
Execute     config_csim -code_analyzer=1 
Command   apply_ini done; 0.3 sec.
Execute   apply_ini /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition_test.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_test.cpp.clang.autosim-tb.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_test.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition_test.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition_test.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.37 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp -o /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.cpp.clang.autosim-tb.out.log 2> /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/matmul_partition.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.DependenceCheck.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 282.8 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 299.38 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.53 sec.
INFO-FLOW: Workspace /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls opened at Tue Jul 22 10:50:05 KST 2025
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 48.41 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.44 sec.
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 1.19 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 50.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     send_msg_by_id done; 0.12 sec.
Command   open_solution done; 52.94 sec.
Execute   apply_ini /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'param.hls.enable_hidden_option_error=false' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../matmul_partition.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../matmul_partition.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(7)
Execute     add_files /home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp 
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/array_blcokcyc/matmul_partition.cpp' to the project
Command     add_files done; 0.14 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../matmul_partition_test.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../matmul_partition_test.cpp' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(9)
Execute     add_files -tb /home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/array_blcokcyc/matmul_partition_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=matmul_partition' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_partition' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(8)
Execute     set_top matmul_partition 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg400-1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(1)
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Command       create_platform done; 1.72 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(5)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(12)
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(11)
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls_config.cfg(10)
Execute     config_csim -code_analyzer=1 
Command   apply_ini done; 2.3 sec.
Execute   apply_ini /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Command   AP::init_summary_file done; 1.85 sec.
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Command     ap_source done; 0.12 sec.
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=matmul_partition xml_exists=1
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matmul_partition
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=31 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_sparsemux_9_2_32_1_1
matmul_partition_sparsemux_7_2_32_1_1
matmul_partition_sparsemux_33_4_32_1_1
matmul_partition_sparsemux_31_4_32_1_1
matmul_partition_sparsemux_29_4_32_1_1
matmul_partition_sparsemux_27_4_32_1_1
matmul_partition_sparsemux_25_4_32_1_1
matmul_partition_sparsemux_23_4_32_1_1
matmul_partition_sparsemux_21_4_32_1_1
matmul_partition_sparsemux_19_4_32_1_1
matmul_partition_sparsemux_17_3_32_1_1
matmul_partition_sparsemux_15_3_32_1_1
matmul_partition_sparsemux_13_3_32_1_1
matmul_partition_sparsemux_11_3_32_1_1
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_flow_control_loop_pipe_sequential_init
matmul_partition_mul_31ns_32ns_63_2_1
matmul_partition_mul_31ns_63ns_94_5_1
matmul_partition_mul_32s_32s_32_2_1
matmul_partition_A_RAM_AUTO_1R1W
matmul_partition_C_RAM_AUTO_1R1W
matmul_partition_gmem_m_axi
matmul_partition_control_s_axi
matmul_partition_Pipeline_readA
matmul_partition_Pipeline_readB
matmul_partition_Pipeline_loop2_lreorder1_lreorder2
matmul_partition_Pipeline_writeC
matmul_partition
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command     ap_source done; 0.33 sec.
Execute     source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.compgen.dataonly.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readA.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_readB.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_loop2_lreorder1_lreorder2.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition_Pipeline_writeC.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.constraint.tcl 
Execute     sc_get_clocks matmul_partition 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.constraint.tcl 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/matmul_partition.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/impl/ip/pack.sh
