
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.863 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1359.863 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1359.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_key/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_key/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_key/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_key/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_mode/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_mode/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_mode/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_mode/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_q0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_q0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_q0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_q0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q3_0/design_1_axi_gpio_q3_0_board.xdc] for cell 'design_1_i/axi_gpio_w0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q3_0/design_1_axi_gpio_q3_0_board.xdc] for cell 'design_1_i/axi_gpio_w0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q3_0/design_1_axi_gpio_q3_0.xdc] for cell 'design_1_i/axi_gpio_w0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q3_0/design_1_axi_gpio_q3_0.xdc] for cell 'design_1_i/axi_gpio_w0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/axi_gpio_a0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/axi_gpio_a0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/axi_gpio_a0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/axi_gpio_a0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_1/design_1_axi_gpio_q01_1_board.xdc] for cell 'design_1_i/axi_gpio_q1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_1/design_1_axi_gpio_q01_1_board.xdc] for cell 'design_1_i/axi_gpio_q1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_1/design_1_axi_gpio_q01_1.xdc] for cell 'design_1_i/axi_gpio_q1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_1/design_1_axi_gpio_q01_1.xdc] for cell 'design_1_i/axi_gpio_q1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_2/design_1_axi_gpio_q01_2_board.xdc] for cell 'design_1_i/axi_gpio_q2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_2/design_1_axi_gpio_q01_2_board.xdc] for cell 'design_1_i/axi_gpio_q2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_2/design_1_axi_gpio_q01_2.xdc] for cell 'design_1_i/axi_gpio_q2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_2/design_1_axi_gpio_q01_2.xdc] for cell 'design_1_i/axi_gpio_q2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_3/design_1_axi_gpio_q01_3_board.xdc] for cell 'design_1_i/axi_gpio_q3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_3/design_1_axi_gpio_q01_3_board.xdc] for cell 'design_1_i/axi_gpio_q3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_3/design_1_axi_gpio_q01_3.xdc] for cell 'design_1_i/axi_gpio_q3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_3/design_1_axi_gpio_q01_3.xdc] for cell 'design_1_i/axi_gpio_q3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_4/design_1_axi_gpio_q01_4_board.xdc] for cell 'design_1_i/axi_gpio_q4/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_4/design_1_axi_gpio_q01_4_board.xdc] for cell 'design_1_i/axi_gpio_q4/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_4/design_1_axi_gpio_q01_4.xdc] for cell 'design_1_i/axi_gpio_q4/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_4/design_1_axi_gpio_q01_4.xdc] for cell 'design_1_i/axi_gpio_q4/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_5/design_1_axi_gpio_q01_5_board.xdc] for cell 'design_1_i/axi_gpio_q5/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_5/design_1_axi_gpio_q01_5_board.xdc] for cell 'design_1_i/axi_gpio_q5/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_5/design_1_axi_gpio_q01_5.xdc] for cell 'design_1_i/axi_gpio_q5/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_5/design_1_axi_gpio_q01_5.xdc] for cell 'design_1_i/axi_gpio_q5/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_6/design_1_axi_gpio_q01_6_board.xdc] for cell 'design_1_i/axi_gpio_q6/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_6/design_1_axi_gpio_q01_6_board.xdc] for cell 'design_1_i/axi_gpio_q6/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_6/design_1_axi_gpio_q01_6.xdc] for cell 'design_1_i/axi_gpio_q6/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_6/design_1_axi_gpio_q01_6.xdc] for cell 'design_1_i/axi_gpio_q6/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_7/design_1_axi_gpio_q01_7_board.xdc] for cell 'design_1_i/axi_gpio_q7/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_7/design_1_axi_gpio_q01_7_board.xdc] for cell 'design_1_i/axi_gpio_q7/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_7/design_1_axi_gpio_q01_7.xdc] for cell 'design_1_i/axi_gpio_q7/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_7/design_1_axi_gpio_q01_7.xdc] for cell 'design_1_i/axi_gpio_q7/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_8/design_1_axi_gpio_q01_8_board.xdc] for cell 'design_1_i/axi_gpio_q8/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_8/design_1_axi_gpio_q01_8_board.xdc] for cell 'design_1_i/axi_gpio_q8/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_8/design_1_axi_gpio_q01_8.xdc] for cell 'design_1_i/axi_gpio_q8/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_8/design_1_axi_gpio_q01_8.xdc] for cell 'design_1_i/axi_gpio_q8/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_9/design_1_axi_gpio_q01_9_board.xdc] for cell 'design_1_i/axi_gpio_q9/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_9/design_1_axi_gpio_q01_9_board.xdc] for cell 'design_1_i/axi_gpio_q9/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_9/design_1_axi_gpio_q01_9.xdc] for cell 'design_1_i/axi_gpio_q9/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_9/design_1_axi_gpio_q01_9.xdc] for cell 'design_1_i/axi_gpio_q9/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_10/design_1_axi_gpio_q01_10_board.xdc] for cell 'design_1_i/axi_gpio_q10/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_10/design_1_axi_gpio_q01_10_board.xdc] for cell 'design_1_i/axi_gpio_q10/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_10/design_1_axi_gpio_q01_10.xdc] for cell 'design_1_i/axi_gpio_q10/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_10/design_1_axi_gpio_q01_10.xdc] for cell 'design_1_i/axi_gpio_q10/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_11/design_1_axi_gpio_q01_11_board.xdc] for cell 'design_1_i/axi_gpio_q11/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_11/design_1_axi_gpio_q01_11_board.xdc] for cell 'design_1_i/axi_gpio_q11/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_11/design_1_axi_gpio_q01_11.xdc] for cell 'design_1_i/axi_gpio_q11/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_11/design_1_axi_gpio_q01_11.xdc] for cell 'design_1_i/axi_gpio_q11/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_12/design_1_axi_gpio_q01_12_board.xdc] for cell 'design_1_i/axi_gpio_q12/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_12/design_1_axi_gpio_q01_12_board.xdc] for cell 'design_1_i/axi_gpio_q12/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_12/design_1_axi_gpio_q01_12.xdc] for cell 'design_1_i/axi_gpio_q12/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_12/design_1_axi_gpio_q01_12.xdc] for cell 'design_1_i/axi_gpio_q12/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_13/design_1_axi_gpio_q01_13_board.xdc] for cell 'design_1_i/axi_gpio_q13/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_13/design_1_axi_gpio_q01_13_board.xdc] for cell 'design_1_i/axi_gpio_q13/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_13/design_1_axi_gpio_q01_13.xdc] for cell 'design_1_i/axi_gpio_q13/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_13/design_1_axi_gpio_q01_13.xdc] for cell 'design_1_i/axi_gpio_q13/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_14/design_1_axi_gpio_q01_14_board.xdc] for cell 'design_1_i/axi_gpio_q14/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_14/design_1_axi_gpio_q01_14_board.xdc] for cell 'design_1_i/axi_gpio_q14/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_14/design_1_axi_gpio_q01_14.xdc] for cell 'design_1_i/axi_gpio_q14/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_14/design_1_axi_gpio_q01_14.xdc] for cell 'design_1_i/axi_gpio_q14/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_15/design_1_axi_gpio_q01_15_board.xdc] for cell 'design_1_i/axi_gpio_q15/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_15/design_1_axi_gpio_q01_15_board.xdc] for cell 'design_1_i/axi_gpio_q15/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_15/design_1_axi_gpio_q01_15.xdc] for cell 'design_1_i/axi_gpio_q15/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_q01_15/design_1_axi_gpio_q01_15.xdc] for cell 'design_1_i/axi_gpio_q15/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_0/design_1_axi_gpio_w0_0_board.xdc] for cell 'design_1_i/axi_gpio_w1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_0/design_1_axi_gpio_w0_0_board.xdc] for cell 'design_1_i/axi_gpio_w1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_0/design_1_axi_gpio_w0_0.xdc] for cell 'design_1_i/axi_gpio_w1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_0/design_1_axi_gpio_w0_0.xdc] for cell 'design_1_i/axi_gpio_w1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_1/design_1_axi_gpio_w0_1_board.xdc] for cell 'design_1_i/axi_gpio_w2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_1/design_1_axi_gpio_w0_1_board.xdc] for cell 'design_1_i/axi_gpio_w2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_1/design_1_axi_gpio_w0_1.xdc] for cell 'design_1_i/axi_gpio_w2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_1/design_1_axi_gpio_w0_1.xdc] for cell 'design_1_i/axi_gpio_w2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_2/design_1_axi_gpio_w0_2_board.xdc] for cell 'design_1_i/axi_gpio_w3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_2/design_1_axi_gpio_w0_2_board.xdc] for cell 'design_1_i/axi_gpio_w3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_2/design_1_axi_gpio_w0_2.xdc] for cell 'design_1_i/axi_gpio_w3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_2/design_1_axi_gpio_w0_2.xdc] for cell 'design_1_i/axi_gpio_w3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_3/design_1_axi_gpio_w0_3_board.xdc] for cell 'design_1_i/axi_gpio_w4/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_3/design_1_axi_gpio_w0_3_board.xdc] for cell 'design_1_i/axi_gpio_w4/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_3/design_1_axi_gpio_w0_3.xdc] for cell 'design_1_i/axi_gpio_w4/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_3/design_1_axi_gpio_w0_3.xdc] for cell 'design_1_i/axi_gpio_w4/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_4/design_1_axi_gpio_w0_4_board.xdc] for cell 'design_1_i/axi_gpio_w5/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_4/design_1_axi_gpio_w0_4_board.xdc] for cell 'design_1_i/axi_gpio_w5/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_4/design_1_axi_gpio_w0_4.xdc] for cell 'design_1_i/axi_gpio_w5/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_4/design_1_axi_gpio_w0_4.xdc] for cell 'design_1_i/axi_gpio_w5/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_5/design_1_axi_gpio_w0_5_board.xdc] for cell 'design_1_i/axi_gpio_w6/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_5/design_1_axi_gpio_w0_5_board.xdc] for cell 'design_1_i/axi_gpio_w6/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_5/design_1_axi_gpio_w0_5.xdc] for cell 'design_1_i/axi_gpio_w6/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_5/design_1_axi_gpio_w0_5.xdc] for cell 'design_1_i/axi_gpio_w6/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_6/design_1_axi_gpio_w0_6_board.xdc] for cell 'design_1_i/axi_gpio_w7/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_6/design_1_axi_gpio_w0_6_board.xdc] for cell 'design_1_i/axi_gpio_w7/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_6/design_1_axi_gpio_w0_6.xdc] for cell 'design_1_i/axi_gpio_w7/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_6/design_1_axi_gpio_w0_6.xdc] for cell 'design_1_i/axi_gpio_w7/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_7/design_1_axi_gpio_w0_7_board.xdc] for cell 'design_1_i/axi_gpio_w8/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_7/design_1_axi_gpio_w0_7_board.xdc] for cell 'design_1_i/axi_gpio_w8/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_7/design_1_axi_gpio_w0_7.xdc] for cell 'design_1_i/axi_gpio_w8/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_7/design_1_axi_gpio_w0_7.xdc] for cell 'design_1_i/axi_gpio_w8/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_8/design_1_axi_gpio_w0_8_board.xdc] for cell 'design_1_i/axi_gpio_w9/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_8/design_1_axi_gpio_w0_8_board.xdc] for cell 'design_1_i/axi_gpio_w9/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_8/design_1_axi_gpio_w0_8.xdc] for cell 'design_1_i/axi_gpio_w9/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_8/design_1_axi_gpio_w0_8.xdc] for cell 'design_1_i/axi_gpio_w9/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_9/design_1_axi_gpio_w0_9_board.xdc] for cell 'design_1_i/axi_gpio_w10/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_9/design_1_axi_gpio_w0_9_board.xdc] for cell 'design_1_i/axi_gpio_w10/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_9/design_1_axi_gpio_w0_9.xdc] for cell 'design_1_i/axi_gpio_w10/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_9/design_1_axi_gpio_w0_9.xdc] for cell 'design_1_i/axi_gpio_w10/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_10/design_1_axi_gpio_w0_10_board.xdc] for cell 'design_1_i/axi_gpio_w11/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_10/design_1_axi_gpio_w0_10_board.xdc] for cell 'design_1_i/axi_gpio_w11/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_10/design_1_axi_gpio_w0_10.xdc] for cell 'design_1_i/axi_gpio_w11/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_10/design_1_axi_gpio_w0_10.xdc] for cell 'design_1_i/axi_gpio_w11/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_11/design_1_axi_gpio_w0_11_board.xdc] for cell 'design_1_i/axi_gpio_w12/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_11/design_1_axi_gpio_w0_11_board.xdc] for cell 'design_1_i/axi_gpio_w12/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_11/design_1_axi_gpio_w0_11.xdc] for cell 'design_1_i/axi_gpio_w12/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_11/design_1_axi_gpio_w0_11.xdc] for cell 'design_1_i/axi_gpio_w12/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_12/design_1_axi_gpio_w0_12_board.xdc] for cell 'design_1_i/axi_gpio_w13/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_12/design_1_axi_gpio_w0_12_board.xdc] for cell 'design_1_i/axi_gpio_w13/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_12/design_1_axi_gpio_w0_12.xdc] for cell 'design_1_i/axi_gpio_w13/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_12/design_1_axi_gpio_w0_12.xdc] for cell 'design_1_i/axi_gpio_w13/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_13/design_1_axi_gpio_w0_13_board.xdc] for cell 'design_1_i/axi_gpio_w14/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_13/design_1_axi_gpio_w0_13_board.xdc] for cell 'design_1_i/axi_gpio_w14/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_13/design_1_axi_gpio_w0_13.xdc] for cell 'design_1_i/axi_gpio_w14/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_13/design_1_axi_gpio_w0_13.xdc] for cell 'design_1_i/axi_gpio_w14/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_14/design_1_axi_gpio_w0_14_board.xdc] for cell 'design_1_i/axi_gpio_w15/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_14/design_1_axi_gpio_w0_14_board.xdc] for cell 'design_1_i/axi_gpio_w15/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_14/design_1_axi_gpio_w0_14.xdc] for cell 'design_1_i/axi_gpio_w15/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_w0_14/design_1_axi_gpio_w0_14.xdc] for cell 'design_1_i/axi_gpio_w15/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a01_7/design_1_axi_gpio_a01_7_board.xdc] for cell 'design_1_i/axi_gpio_a1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a01_7/design_1_axi_gpio_a01_7_board.xdc] for cell 'design_1_i/axi_gpio_a1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a01_7/design_1_axi_gpio_a01_7.xdc] for cell 'design_1_i/axi_gpio_a1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a01_7/design_1_axi_gpio_a01_7.xdc] for cell 'design_1_i/axi_gpio_a1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_0/design_1_axi_gpio_a0_0_board.xdc] for cell 'design_1_i/axi_gpio_a2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_0/design_1_axi_gpio_a0_0_board.xdc] for cell 'design_1_i/axi_gpio_a2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_0/design_1_axi_gpio_a0_0.xdc] for cell 'design_1_i/axi_gpio_a2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_0/design_1_axi_gpio_a0_0.xdc] for cell 'design_1_i/axi_gpio_a2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_1/design_1_axi_gpio_a0_1_board.xdc] for cell 'design_1_i/axi_gpio_a3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_1/design_1_axi_gpio_a0_1_board.xdc] for cell 'design_1_i/axi_gpio_a3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_1/design_1_axi_gpio_a0_1.xdc] for cell 'design_1_i/axi_gpio_a3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_1/design_1_axi_gpio_a0_1.xdc] for cell 'design_1_i/axi_gpio_a3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_2/design_1_axi_gpio_a0_2_board.xdc] for cell 'design_1_i/axi_gpio_b0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_2/design_1_axi_gpio_a0_2_board.xdc] for cell 'design_1_i/axi_gpio_b0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_2/design_1_axi_gpio_a0_2.xdc] for cell 'design_1_i/axi_gpio_b0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_2/design_1_axi_gpio_a0_2.xdc] for cell 'design_1_i/axi_gpio_b0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_3/design_1_axi_gpio_a0_3_board.xdc] for cell 'design_1_i/axi_gpio_c0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_3/design_1_axi_gpio_a0_3_board.xdc] for cell 'design_1_i/axi_gpio_c0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_3/design_1_axi_gpio_a0_3.xdc] for cell 'design_1_i/axi_gpio_c0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_3/design_1_axi_gpio_a0_3.xdc] for cell 'design_1_i/axi_gpio_c0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_4/design_1_axi_gpio_a0_4_board.xdc] for cell 'design_1_i/axi_gpio_d0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_4/design_1_axi_gpio_a0_4_board.xdc] for cell 'design_1_i/axi_gpio_d0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_4/design_1_axi_gpio_a0_4.xdc] for cell 'design_1_i/axi_gpio_d0/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_a0_4/design_1_axi_gpio_a0_4.xdc] for cell 'design_1_i/axi_gpio_d0/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_0/design_1_axi_gpio_b0_0_board.xdc] for cell 'design_1_i/axi_gpio_b1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_0/design_1_axi_gpio_b0_0_board.xdc] for cell 'design_1_i/axi_gpio_b1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_0/design_1_axi_gpio_b0_0.xdc] for cell 'design_1_i/axi_gpio_b1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_0/design_1_axi_gpio_b0_0.xdc] for cell 'design_1_i/axi_gpio_b1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_1/design_1_axi_gpio_b0_1_board.xdc] for cell 'design_1_i/axi_gpio_b2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_1/design_1_axi_gpio_b0_1_board.xdc] for cell 'design_1_i/axi_gpio_b2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_1/design_1_axi_gpio_b0_1.xdc] for cell 'design_1_i/axi_gpio_b2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_1/design_1_axi_gpio_b0_1.xdc] for cell 'design_1_i/axi_gpio_b2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_2/design_1_axi_gpio_b0_2_board.xdc] for cell 'design_1_i/axi_gpio_b3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_2/design_1_axi_gpio_b0_2_board.xdc] for cell 'design_1_i/axi_gpio_b3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_2/design_1_axi_gpio_b0_2.xdc] for cell 'design_1_i/axi_gpio_b3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_b0_2/design_1_axi_gpio_b0_2.xdc] for cell 'design_1_i/axi_gpio_b3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_0/design_1_axi_gpio_c0_0_board.xdc] for cell 'design_1_i/axi_gpio_c1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_0/design_1_axi_gpio_c0_0_board.xdc] for cell 'design_1_i/axi_gpio_c1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_0/design_1_axi_gpio_c0_0.xdc] for cell 'design_1_i/axi_gpio_c1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_0/design_1_axi_gpio_c0_0.xdc] for cell 'design_1_i/axi_gpio_c1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_1/design_1_axi_gpio_c0_1_board.xdc] for cell 'design_1_i/axi_gpio_c2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_1/design_1_axi_gpio_c0_1_board.xdc] for cell 'design_1_i/axi_gpio_c2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_1/design_1_axi_gpio_c0_1.xdc] for cell 'design_1_i/axi_gpio_c2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_1/design_1_axi_gpio_c0_1.xdc] for cell 'design_1_i/axi_gpio_c2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_2/design_1_axi_gpio_c0_2_board.xdc] for cell 'design_1_i/axi_gpio_c3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_2/design_1_axi_gpio_c0_2_board.xdc] for cell 'design_1_i/axi_gpio_c3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_2/design_1_axi_gpio_c0_2.xdc] for cell 'design_1_i/axi_gpio_c3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_c0_2/design_1_axi_gpio_c0_2.xdc] for cell 'design_1_i/axi_gpio_c3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_0/design_1_axi_gpio_d0_0_board.xdc] for cell 'design_1_i/axi_gpio_d1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_0/design_1_axi_gpio_d0_0_board.xdc] for cell 'design_1_i/axi_gpio_d1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_0/design_1_axi_gpio_d0_0.xdc] for cell 'design_1_i/axi_gpio_d1/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_0/design_1_axi_gpio_d0_0.xdc] for cell 'design_1_i/axi_gpio_d1/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_1/design_1_axi_gpio_d0_1_board.xdc] for cell 'design_1_i/axi_gpio_d2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_1/design_1_axi_gpio_d0_1_board.xdc] for cell 'design_1_i/axi_gpio_d2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_1/design_1_axi_gpio_d0_1.xdc] for cell 'design_1_i/axi_gpio_d2/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_1/design_1_axi_gpio_d0_1.xdc] for cell 'design_1_i/axi_gpio_d2/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_2/design_1_axi_gpio_d0_2_board.xdc] for cell 'design_1_i/axi_gpio_d3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_2/design_1_axi_gpio_d0_2_board.xdc] for cell 'design_1_i/axi_gpio_d3/U0'
Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_2/design_1_axi_gpio_d0_2.xdc] for cell 'design_1_i/axi_gpio_d3/U0'
Finished Parsing XDC File [c:/Users/arun/Crypt/Crypt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_d0_2/design_1_axi_gpio_d0_2.xdc] for cell 'design_1_i/axi_gpio_d3/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1359.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1359.863 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.863 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e23f06d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1712.039 ; gain = 352.176

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[3]_i_1 into driver instance design_1_i/ps7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[8]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps7_0_axi_periph/tier2_xbar_5/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[3]_i_1 into driver instance design_1_i/ps7_0_axi_periph/tier2_xbar_5/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[8]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps7_0_axi_periph/tier2_xbar_6/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance design_1_i/ps7_0_axi_periph/tier2_xbar_6/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 384 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: da56ea71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 253 cells and removed 692 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: da56ea71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 95b14f24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/axi_gpio_mode/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst to drive 1282 load(s) on clock net design_1_i/axi_gpio_mode/U0/gpio_core_1/gpio_io_o_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1206318fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1206318fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1206318fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             253  |             692  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2024.379 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1276209d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.379 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1276209d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2024.379 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1276209d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2024.379 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2024.379 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1276209d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2024.379 ; gain = 664.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2024.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2062.000 ; gain = 37.621
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9c55b8f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2063.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ae5c402

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2521ff20d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2521ff20d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2521ff20d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ac2c02bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25ea37b66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25ea37b66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 473 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 225 nets or LUTs. Breaked 1 LUT, combined 224 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2063.004 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            224  |                   225  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            224  |                   225  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 13fd09742

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 15fbf7ab6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15fbf7ab6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d52994e6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12d919538

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14530d65a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 184a75f81

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20e99f04e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1285afbbf

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e10572a4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e10572a4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e7bef39d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.374 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15d158851

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2063.004 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10098de16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: e7bef39d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d75ec61d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2063.004 ; gain = 0.000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d75ec61d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d75ec61d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d75ec61d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d75ec61d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.004 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2063.004 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.004 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158437ea1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.004 ; gain = 0.000
Ending Placer Task | Checksum: 121d0380c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2063.004 ; gain = 1.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2063.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2063.004 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2088.629 ; gain = 18.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4114ae74 ConstDB: 0 ShapeSum: e0bb8998 RouteDB: 0
Post Restoration Checksum: NetGraph: 9e17a538 NumContArr: c3eb25be Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16202caf6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2198.465 ; gain = 100.156

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16202caf6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2204.715 ; gain = 106.406

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16202caf6

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 2204.715 ; gain = 106.406
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 272cd6066

Time (s): cpu = 00:01:20 ; elapsed = 00:01:06 . Memory (MB): peak = 2230.504 ; gain = 132.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.673  | TNS=0.000  | WHS=-0.171 | THS=-165.810|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000465983 %
  Global Horizontal Routing Utilization  = 0.00118323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11378
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11378
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25bce57e2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25bce57e2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 2235.398 ; gain = 137.090
Phase 3 Initial Routing | Checksum: 1adc7cdeb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1262
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10e3f3025

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cdd8c8f1

Time (s): cpu = 00:02:00 ; elapsed = 00:01:39 . Memory (MB): peak = 2235.398 ; gain = 137.090
Phase 4 Rip-up And Reroute | Checksum: cdd8c8f1

Time (s): cpu = 00:02:00 ; elapsed = 00:01:39 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cdd8c8f1

Time (s): cpu = 00:02:00 ; elapsed = 00:01:39 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cdd8c8f1

Time (s): cpu = 00:02:01 ; elapsed = 00:01:39 . Memory (MB): peak = 2235.398 ; gain = 137.090
Phase 5 Delay and Skew Optimization | Checksum: cdd8c8f1

Time (s): cpu = 00:02:01 ; elapsed = 00:01:40 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17fabbe25

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 2235.398 ; gain = 137.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.610  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18dbae146

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 2235.398 ; gain = 137.090
Phase 6 Post Hold Fix | Checksum: 18dbae146

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.898 %
  Global Horizontal Routing Utilization  = 2.16109 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1720d3f75

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1720d3f75

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14f902dd2

Time (s): cpu = 00:02:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2235.398 ; gain = 137.090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.610  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14f902dd2

Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2235.398 ; gain = 137.090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2235.398 ; gain = 137.090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:52 . Memory (MB): peak = 2235.398 ; gain = 146.770
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2242.910 ; gain = 7.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2242.910 ; gain = 7.512
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.348 ; gain = 28.438
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/arun/Crypt/Crypt.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.340 ; gain = 8.992
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2760.410 ; gain = 480.070
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 10:27:10 2024...
