/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[19] ? in_data[57] : in_data[44]);
  assign celloutsig_0_32z = !(celloutsig_0_3z ? celloutsig_0_29z : celloutsig_0_6z);
  assign celloutsig_0_9z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z[4]);
  assign celloutsig_1_1z = ~(in_data[109] | celloutsig_1_0z[0]);
  assign celloutsig_1_5z = ~(in_data[178] | celloutsig_1_0z[19]);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_27z = ~celloutsig_0_20z[5];
  assign celloutsig_1_15z = celloutsig_1_3z[8] | celloutsig_1_7z;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_3z[3:0], celloutsig_1_1z };
  reg [3:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 4'h0;
    else _12_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z };
  assign { _02_[3], _00_, _02_[1:0] } = _12_;
  assign celloutsig_1_6z = { celloutsig_1_0z[24:23], _01_, celloutsig_1_1z } / { 1'h1, in_data[171:165] };
  assign celloutsig_0_15z = { in_data[55:47], celloutsig_0_11z } / { 1'h1, in_data[56:49], in_data[0] };
  assign celloutsig_1_16z = { celloutsig_1_3z[7:1], celloutsig_1_5z } == { celloutsig_1_10z[6:1], celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_7z = { celloutsig_0_2z[18:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } && { celloutsig_0_2z[13:3], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[55:54], celloutsig_0_0z } || { celloutsig_0_2z[10:9], celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_5z[3], celloutsig_0_17z, _02_[3], _00_, _02_[1:0], celloutsig_0_5z } || { celloutsig_0_2z[14], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_29z = in_data[56:50] || { celloutsig_0_8z[7], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_1_2z = celloutsig_1_0z[21] & ~(celloutsig_1_1z);
  assign celloutsig_0_14z = celloutsig_0_10z & ~(celloutsig_0_12z);
  assign celloutsig_0_41z = { celloutsig_0_2z[11:5], celloutsig_0_5z } * { celloutsig_0_8z[8:0], celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[164:140] * in_data[161:137];
  assign celloutsig_1_18z = { celloutsig_1_3z[8:5], celloutsig_1_10z, celloutsig_1_12z } * { celloutsig_1_6z[4:0], celloutsig_1_15z, celloutsig_1_1z, _01_ };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_6z } * { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[41:26], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } * in_data[55:37];
  assign celloutsig_0_16z = celloutsig_0_12z ? in_data[40:28] : { celloutsig_0_15z[9:1], celloutsig_0_14z, 1'h0, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_18z = celloutsig_0_3z ? { celloutsig_0_6z, 2'h3, celloutsig_0_6z } : celloutsig_0_5z;
  assign celloutsig_0_20z = celloutsig_0_0z ? { celloutsig_0_2z[16:6], celloutsig_0_11z, 1'h1, celloutsig_0_3z } : { in_data[25], celloutsig_0_16z };
  assign celloutsig_1_12z = { in_data[165:159], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } != { celloutsig_1_10z[4:3], celloutsig_1_6z };
  assign celloutsig_0_8z = - celloutsig_0_2z[11:1];
  assign celloutsig_0_3z = celloutsig_0_2z[12:4] !== { in_data[75:70], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = ~ { celloutsig_0_2z[14:12], celloutsig_0_1z };
  assign celloutsig_0_12z = & { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_7z = ~^ in_data[117:114];
  assign celloutsig_0_11z = ^ { celloutsig_0_8z[5:2], celloutsig_0_7z };
  assign celloutsig_1_3z = celloutsig_1_0z[21:13] - { celloutsig_1_0z[14:7], celloutsig_1_1z };
  assign celloutsig_1_10z = in_data[110:104] - { celloutsig_1_6z[5:0], celloutsig_1_5z };
  assign celloutsig_0_42z = { celloutsig_0_2z[2:1], celloutsig_0_32z, celloutsig_0_9z } ~^ celloutsig_0_41z[4:1];
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_2z) | in_data[119]);
  assign celloutsig_1_14z = ~((celloutsig_1_7z & celloutsig_1_12z) | celloutsig_1_0z[4]);
  assign celloutsig_0_6z = ~((celloutsig_0_5z[3] & celloutsig_0_2z[0]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_11z & _02_[3]) | (celloutsig_0_7z & in_data[9]));
  assign _02_[2] = _00_;
  assign { out_data[139:128], out_data[112:96], out_data[42:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
