# lsv
## a repo to document leaarning system verilog for verification
### design 1: ALU
- this is intended to be a warmup to system verilog and verification, plan to utilize assertions to verify alu functionality