Analysis & Synthesis report for Lab1Demo
Fri May 10 19:47:19 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for soundSystem:inst1|TOP_MSS_DEMO:inst|audio_codec_controller:inst2
  7. Analysis & Synthesis Messages
  8. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 10 19:47:19 2019           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; Lab1Demo                                    ;
; Top-level Entity Name       ; TOP_VGA_DEMO_WITH_MSS_ALL                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                                          ; Setting                   ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6            ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_WITH_MSS_ALL ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V          ;
; Use smart compilation                                                           ; On                        ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                       ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                        ; On                 ;
; Enable compact report table                                                     ; Off                       ; Off                ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                ;
; Preserve fewer node names                                                       ; On                        ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable                    ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                      ; Auto               ;
; Safe State Machine                                                              ; Off                       ; Off                ;
; Extract Verilog State Machines                                                  ; On                        ; On                 ;
; Extract VHDL State Machines                                                     ; On                        ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                 ;
; Parallel Synthesis                                                              ; On                        ; On                 ;
; DSP Block Balancing                                                             ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                                              ; On                        ; On                 ;
; Power-Up Don't Care                                                             ; On                        ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                ;
; Remove Duplicate Registers                                                      ; On                        ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                ;
; Ignore SOFT Buffers                                                             ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                ;
; Optimization Technique                                                          ; Balanced                  ; Balanced           ;
; Carry Chain Length                                                              ; 70                        ; 70                 ;
; Auto Carry Chains                                                               ; On                        ; On                 ;
; Auto Open-Drain Pins                                                            ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                ;
; Auto ROM Replacement                                                            ; On                        ; On                 ;
; Auto RAM Replacement                                                            ; On                        ; On                 ;
; Auto DSP Block Replacement                                                      ; On                        ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                 ;
; Strict RAM Replacement                                                          ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                               ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                ;
; Auto Resource Sharing                                                           ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                ;
; Timing-Driven Synthesis                                                         ; On                        ; On                 ;
; Report Parameter Settings                                                       ; On                        ; On                 ;
; Report Source Assignments                                                       ; On                        ; On                 ;
; Report Connectivity Checks                                                      ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation        ; Normal compilation ;
; HDL message level                                                               ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                ;
; Clock MUX Protection                                                            ; On                        ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                ;
; Block Design Naming                                                             ; Auto                      ; Auto               ;
; SDC constraint protection                                                       ; Off                       ; Off                ;
; Synthesis Effort                                                                ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                    ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-------------------+
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|Xspeed_const:inst11 ; Xspeed_const.v    ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|Yspeed_const:inst12 ; Yspeed_const.v    ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3 ; zeroConst16.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3 ; zeroConst16.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3 ; zeroConst16.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1           ; rightArrowConst.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2            ; leftArrowConst.v  ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3             ; spaceBarConst.v   ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|zeroConst:zero                                          ; zeroConst.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soundSystem:inst1|TOP_MSS_DEMO:inst|audio_codec_controller:inst2                                                     ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 10 19:45:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/hexss.sv
    Info (12023): Found entity 1: hexSS File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/hexSS.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file secclk.sv
    Info (12023): Found entity 1: secClk File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/secClk.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ball/ballmove.sv
    Info (12023): Found entity 1: ballMove File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file collisiondetector.sv
    Info (12023): Found entity 1: collisionDetector File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/collisionDetector.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv
    Info (12023): Found entity 1: keyToggle_decoderIn File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf
    Info (12023): Found entity 1: TOP_KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv
    Info (12023): Found entity 1: smileyface_move File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMOALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spacebarconst.v
    Info (12023): Found entity 1: spaceBarConst File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file player/playermove.sv
    Info (12023): Found entity 1: playerMove File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player/playerbitmap.sv
    Info (12023): Found entity 1: playerBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rightarrowconst.v
    Info (12023): Found entity 1: rightArrowConst File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file leftarrowconst.v
    Info (12023): Found entity 1: leftArrowConst File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rope/ropemove.sv
    Info (12023): Found entity 1: ropeMove File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file zeroconst.v
    Info (12023): Found entity 1: zeroConst File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rope/squarerope.sv
    Info (12023): Found entity 1: squareRope File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv
    Info (12023): Found entity 1: ropeBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file gamecontroller/gamecontrollertop.bdf
    Info (12023): Found entity 1: gameControllerTop
Info (12021): Found 1 design units, including 1 entities, in source file gamestatemachine.sv
    Info (12023): Found entity 1: gameStateMachine File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/huge_ball_top.bdf
    Info (12023): Found entity 1: Huge_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/big_ball_top.bdf
    Info (12023): Found entity 1: Big_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file ball/bigballbitmap.sv
    Info (12023): Found entity 1: bigBallBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/smallballbitmap.sv
    Info (12023): Found entity 1: smallBallBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/smallBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/hugeballbitmap.sv
    Info (12023): Found entity 1: hugeBallBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/mediumballbitmap.sv
    Info (12023): Found entity 1: mediumBallBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/mediumBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/ballcontroller.sv
    Info (12023): Found entity 1: ballController File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/hugeballcollisiondetector.sv
    Info (12023): Found entity 1: hugeBallCollisionDetector File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/ballmux.sv
    Info (12023): Found entity 1: ballMux File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/speedcalc.sv
    Info (12023): Found entity 1: speedCalc File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/balls_top.bdf
    Info (12023): Found entity 1: balls_TOP
Info (12021): Found 1 design units, including 1 entities, in source file test2.v
    Info (12023): Found entity 1: test2 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test2.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file test3.v
    Info (12023): Found entity 1: test3_lpm_constant_mua File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test3.v Line: 47
    Info (12023): Found entity 2: test3 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test3.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file test4.v
    Info (12023): Found entity 1: test4 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file presents/presents_top.bdf
    Info (12023): Found entity 1: Presents_TOP
Info (12021): Found 1 design units, including 1 entities, in source file presents/present_top.bdf
    Info (12023): Found entity 1: present_top
Warning (10229): Verilog HDL Expression warning at presentBitMap.sv(73): truncated literal to match 8 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentBitMap.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentbitmap.sv
    Info (12023): Found entity 1: presentBitMap File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file zeroconst16.v
    Info (12023): Found entity 1: zeroConst16 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file presents/randomlocation.sv
    Info (12023): Found entity 1: randomLocation File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentmux.sv
    Info (12023): Found entity 1: presentMux File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentscollisiondetector.sv
    Info (12023): Found entity 1: presentsCollisionDetector File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsCollisionDetector.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentscontroller.sv
    Info (12023): Found entity 1: presentsController File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentmove.sv
    Info (12023): Found entity 1: presentMove File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ssegcontroller.sv
    Info (12023): Found entity 1: sSegController File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/7segtop.bdf
    Info (12023): Found entity 1: 7SEGTOP
Info (12021): Found 1 design units, including 1 entities, in source file presents/randompresent.sv
    Info (12023): Found entity 1: randomPresent File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file blinkclk.sv
    Info (12023): Found entity 1: blinkClk File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/blinkClk.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/medium_ball_top.bdf
    Info (12023): Found entity 1: Medium_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/small_ball_top.bdf
    Info (12023): Found entity 1: Small_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/initialstatesmux.sv
    Info (12023): Found entity 1: initialStatesMux File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/initialStatesMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file test5.v
    Info (12023): Found entity 1: test5 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file backgrounds_top.bdf
    Info (12023): Found entity 1: backgrounds_TOP
Info (12021): Found 1 design units, including 1 entities, in source file gamecontroller/levelstatemachine.sv
    Info (12023): Found entity 1: levelStateMachine File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/levelStateMachine.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file xspeed_const.v
    Info (12023): Found entity 1: Xspeed_const File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file yspeed_const.v
    Info (12023): Found entity 1: Yspeed_const File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file backgrounddraw.sv
    Info (12023): Found entity 1: backgroundDraw File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgroundDraw.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file welcomebackground.sv
    Info (12023): Found entity 1: welcomeBackground File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/welcomeBackground.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file playmodebackground.sv
    Info (12023): Found entity 1: playmodeBackground File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/playmodeBackground.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gameoverbackground.sv
    Info (12023): Found entity 1: gameoverBackground File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameoverBackground.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file displaymux.sv
    Info (12023): Found entity 1: displayMux File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/displayMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file soundsystem.bdf
    Info (12023): Found entity 1: soundSystem
Info (12021): Found 1 design units, including 1 entities, in source file freqdev.sv
    Info (12023): Found entity 1: freqDev File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/freqDev.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file risingedge.sv
    Info (12023): Found entity 1: risingEdge File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/risingEdge.sv Line: 3
Warning (12019): Can't analyze file -- file risingEdge15.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file presents/chance.sv
    Info (12023): Found entity 1: Chance File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/chance.sv Line: 3
Warning (10229): Verilog HDL Expression warning at title.sv(49): truncated literal to match 8 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file background/title.sv
    Info (12023): Found entity 1: title File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file bgcontroller.sv
    Info (12023): Found entity 1: bgController File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/bgController.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file background/gameover.sv
    Info (12023): Found entity 1: gameOver File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file background/background.sv
    Info (12023): Found entity 1: background File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file background/life.sv
    Info (12023): Found entity 1: life File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/life.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sound/soundcontroller.sv
    Info (12023): Found entity 1: soundController File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file background/level.sv
    Info (12023): Found entity 1: level File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/level.sv Line: 8
Warning (10229): Verilog HDL Expression warning at pressSpace.sv(44): truncated literal to match 8 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv Line: 44
Warning (10229): Verilog HDL Expression warning at pressSpace.sv(48): truncated literal to match 8 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv Line: 48
Warning (10229): Verilog HDL Expression warning at pressSpace.sv(51): truncated literal to match 8 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file background/pressspace.sv
    Info (12023): Found entity 1: pressSpace File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv Line: 8
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at background.sv(165): created implicit net for "drawingRequest" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv Line: 165
Info (12127): Elaborating entity "TOP_VGA_DEMO_WITH_MSS_ALL" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_Controller"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 59
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:VGAmux"
Info (12128): Elaborating entity "playerBitMap" for hierarchy "playerBitMap:playerBitMap"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:playerSquareObject"
Info (12128): Elaborating entity "playerMove" for hierarchy "playerMove:playerMove"
Warning (10036): Verilog HDL or VHDL warning at playerMove.sv(26): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 26
Warning (10036): Verilog HDL or VHDL warning at playerMove.sv(27): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 27
Warning (10240): Verilog HDL Always Construct warning at playerMove.sv(58): inferring latch(es) for variable "topLeftY_tmp", which holds its previous value in one or more paths through the always construct File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Warning (10230): Verilog HDL assignment warning at playerMove.sv(82): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 82
Warning (10230): Verilog HDL assignment warning at playerMove.sv(83): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 83
Info (10041): Inferred latch for "topLeftY_tmp[0]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[1]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[2]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[3]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[4]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[5]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[6]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[7]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[8]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[9]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[10]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[11]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[12]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[13]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[14]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[15]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[16]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[17]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[18]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[19]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[20]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[21]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[22]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[23]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[24]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[25]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[26]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[27]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[28]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[29]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[30]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[31]" at playerMove.sv(58) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (12128): Elaborating entity "gameControllerTop" for hierarchy "gameControllerTop:gameControllerTop"
Warning (275080): Converted elements in bus name "initialYSpeed" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "initialYSpeed[15..0]" to "initialYSpeed15..0"
Warning (275080): Converted elements in bus name "initialYSpeed15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "initialYSpeed15[15..0]" to "initialYSpeed1515..0"
Warning (275080): Converted elements in bus name "maxScore" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "maxScore[15..0]" to "maxScore15..0"
Warning (275080): Converted elements in bus name "maxScore1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "maxScore1[15..0]" to "maxScore115..0"
Warning (275043): Pin "initialYSpeed1515" is missing source
Warning (275043): Pin "initialYSpeed1514" is missing source
Warning (275043): Pin "initialYSpeed1513" is missing source
Warning (275043): Pin "initialYSpeed1512" is missing source
Warning (275043): Pin "initialYSpeed1511" is missing source
Warning (275043): Pin "initialYSpeed1510" is missing source
Warning (275043): Pin "initialYSpeed159" is missing source
Warning (275043): Pin "initialYSpeed158" is missing source
Warning (275043): Pin "initialYSpeed157" is missing source
Warning (275043): Pin "initialYSpeed156" is missing source
Warning (275043): Pin "initialYSpeed155" is missing source
Warning (275043): Pin "initialYSpeed154" is missing source
Warning (275043): Pin "initialYSpeed153" is missing source
Warning (275043): Pin "initialYSpeed152" is missing source
Warning (275043): Pin "initialYSpeed151" is missing source
Warning (275043): Pin "initialYSpeed150" is missing source
Warning (275043): Pin "maxScore115" is missing source
Warning (275043): Pin "maxScore114" is missing source
Warning (275043): Pin "maxScore113" is missing source
Warning (275043): Pin "maxScore112" is missing source
Warning (275043): Pin "maxScore111" is missing source
Warning (275043): Pin "maxScore110" is missing source
Warning (275043): Pin "maxScore19" is missing source
Warning (275043): Pin "maxScore18" is missing source
Warning (275043): Pin "maxScore17" is missing source
Warning (275043): Pin "maxScore16" is missing source
Info (12128): Elaborating entity "gameStateMachine" for hierarchy "gameControllerTop:gameControllerTop|gameStateMachine:inst"
Warning (10036): Verilog HDL or VHDL warning at gameStateMachine.sv(30): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 30
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(54): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 54
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(167): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 167
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(187): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 187
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(188): truncated value with size 32 to match size of target (12) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 188
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(202): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 202
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(209): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 209
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(218): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 218
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(243): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 243
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(249): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 249
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(256): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 256
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(262): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 262
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(275): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 275
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(284): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 284
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(293): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv Line: 293
Info (12128): Elaborating entity "risingEdge" for hierarchy "gameControllerTop:gameControllerTop|risingEdge:inst5"
Info (12128): Elaborating entity "collisionDetector" for hierarchy "gameControllerTop:gameControllerTop|collisionDetector:collisionDetector"
Info (12128): Elaborating entity "Chance" for hierarchy "gameControllerTop:gameControllerTop|Chance:inst7"
Info (12128): Elaborating entity "randomPresent" for hierarchy "gameControllerTop:gameControllerTop|randomPresent:inst6"
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (6) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (6) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(31): truncated value with size 32 to match size of target (6) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 31
Info (12128): Elaborating entity "levelStateMachine" for hierarchy "gameControllerTop:gameControllerTop|levelStateMachine:inst9"
Info (12128): Elaborating entity "randomLocation" for hierarchy "gameControllerTop:gameControllerTop|randomLocation:inst2"
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 31
Info (12128): Elaborating entity "randomLocation" for hierarchy "gameControllerTop:gameControllerTop|randomLocation:inst27"
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 31
Info (12128): Elaborating entity "Xspeed_const" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v Line: 49
Info (12130): Elaborated megafunction instantiation "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v Line: 49
Info (12133): Instantiated megafunction "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "50"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=XS"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_3f8.tdf
    Info (12023): Found entity 1: lpm_constant_3f8 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_3f8" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf Line: 31
Info (12133): Instantiated megafunction "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000000000110010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1481834496"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "gameControllerTop:gameControllerTop|Xspeed_const:inst11|lpm_constant:LPM_CONSTANT_component|lpm_constant_3f8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "Yspeed_const" for hierarchy "gameControllerTop:gameControllerTop|Yspeed_const:inst12"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v Line: 49
Info (12130): Elaborated megafunction instantiation "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v Line: 49
Info (12133): Instantiated megafunction "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "50"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=YS"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_4f8.tdf
    Info (12023): Found entity 1: lpm_constant_4f8 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_4f8" for hierarchy "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component|lpm_constant_4f8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component|lpm_constant_4f8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component|lpm_constant_4f8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf Line: 31
Info (12133): Instantiated megafunction "gameControllerTop:gameControllerTop|Yspeed_const:inst12|lpm_constant:LPM_CONSTANT_component|lpm_constant_4f8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000000000110010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1498611712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "TOP_KBD_DEMOALL" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD"
Info (12128): Elaborating entity "keyToggle_decoderIn" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:LeftArrow"
Info (12128): Elaborating entity "TOP_KBDINTF" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4"
Warning (10230): Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv Line: 71
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner"
Info (12128): Elaborating entity "leftArrowConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "363"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf
    Info (12023): Found entity 1: lpm_constant_rc8 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_rc8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "101101011"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1818296320"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "rightArrowConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "372"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf
    Info (12023): Found entity 1: lpm_constant_hi8 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_hi8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "101110100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "spaceBarConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf
    Info (12023): Found entity 1: lpm_constant_mb8 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_mb8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "000101001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1935867904"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "balls_TOP" for hierarchy "balls_TOP:inst"
Info (12128): Elaborating entity "ballMux" for hierarchy "balls_TOP:inst|ballMux:inst"
Info (12128): Elaborating entity "Huge_Ball_TOP" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2"
Info (12128): Elaborating entity "hugeBallBitMap" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject"
Info (12128): Elaborating entity "ballMove" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"
Warning (10230): Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 98
Warning (10230): Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 100
Warning (10230): Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 101
Info (12128): Elaborating entity "ballController" for hierarchy "balls_TOP:inst|ballController:inst6"
Warning (10036): Verilog HDL or VHDL warning at ballController.sv(102): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballController.sv Line: 102
Info (12128): Elaborating entity "hugeBallCollisionDetector" for hierarchy "balls_TOP:inst|hugeBallCollisionDetector:inst4"
Info (12128): Elaborating entity "Big_Ball_TOP" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1"
Info (12128): Elaborating entity "bigBallBitMap" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject"
Info (12128): Elaborating entity "ballMove" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"
Warning (10230): Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 98
Warning (10230): Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 100
Warning (10230): Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 101
Info (12128): Elaborating entity "initialStatesMux" for hierarchy "balls_TOP:inst|initialStatesMux:inst23"
Info (12128): Elaborating entity "speedCalc" for hierarchy "balls_TOP:inst|speedCalc:inst3"
Info (12128): Elaborating entity "Medium_Ball_TOP" for hierarchy "balls_TOP:inst|Medium_Ball_TOP:inst7"
Info (12128): Elaborating entity "mediumBallBitMap" for hierarchy "balls_TOP:inst|Medium_Ball_TOP:inst7|mediumBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Medium_Ball_TOP:inst7|square_object:ballSquareObject"
Info (12128): Elaborating entity "ballMove" for hierarchy "balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"
Warning (10230): Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 98
Warning (10230): Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 100
Warning (10230): Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 101
Info (12128): Elaborating entity "initialStatesMux" for hierarchy "balls_TOP:inst|initialStatesMux:inst24"
Info (12128): Elaborating entity "Small_Ball_TOP" for hierarchy "balls_TOP:inst|Small_Ball_TOP:inst10"
Info (12128): Elaborating entity "smallBallBitMap" for hierarchy "balls_TOP:inst|Small_Ball_TOP:inst10|smallBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Small_Ball_TOP:inst10|square_object:ballSquareObject"
Info (12128): Elaborating entity "ballMove" for hierarchy "balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"
Warning (10230): Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 98
Warning (10230): Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 100
Warning (10230): Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 101
Info (12128): Elaborating entity "initialStatesMux" for hierarchy "balls_TOP:inst|initialStatesMux:inst25"
Info (12128): Elaborating entity "ropeBitMap" for hierarchy "ropeBitMap:ropeBitMap"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "squareRope" for hierarchy "squareRope:ropeSquareObject"
Info (12128): Elaborating entity "zeroConst" for hierarchy "zeroConst:zero"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v Line: 49
Info (12133): Instantiated megafunction "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12128): Elaborating entity "ropeMove" for hierarchy "ropeMove:ropeMove"
Warning (10036): Verilog HDL or VHDL warning at ropeMove.sv(24): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 24
Warning (10230): Verilog HDL assignment warning at ropeMove.sv(63): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 63
Info (12128): Elaborating entity "Presents_TOP" for hierarchy "Presents_TOP:inst16"
Info (12128): Elaborating entity "presentMux" for hierarchy "Presents_TOP:inst16|presentMux:inst8"
Info (12128): Elaborating entity "present_top" for hierarchy "Presents_TOP:inst16|present_top:inst3"
Info (12128): Elaborating entity "presentBitMap" for hierarchy "Presents_TOP:inst16|present_top:inst3|presentBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Presents_TOP:inst16|present_top:inst3|square_object:presentSquareObject"
Info (12128): Elaborating entity "presentMove" for hierarchy "Presents_TOP:inst16|present_top:inst3|presentMove:inst2"
Warning (10036): Verilog HDL or VHDL warning at presentMove.sv(29): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 29
Warning (10240): Verilog HDL Always Construct warning at presentMove.sv(61): inferring latch(es) for variable "topLeftX_tmp", which holds its previous value in one or more paths through the always construct File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Warning (10230): Verilog HDL assignment warning at presentMove.sv(76): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 76
Warning (10230): Verilog HDL assignment warning at presentMove.sv(77): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 77
Info (10041): Inferred latch for "topLeftX_tmp[0]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[1]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[2]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[3]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[4]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[5]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[6]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[7]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[8]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[9]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[10]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[11]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[12]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[13]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[14]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[15]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[16]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[17]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[18]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[19]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[20]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[21]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[22]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[23]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[24]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[25]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[26]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[27]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[28]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[29]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[30]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[31]" at presentMove.sv(61) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (12128): Elaborating entity "zeroConst16" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v Line: 49
Info (12130): Elaborated megafunction instantiation "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v Line: 49
Info (12133): Instantiated megafunction "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_jl8.tdf
    Info (12023): Found entity 1: lpm_constant_jl8 File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_jl8" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 31
Info (12133): Instantiated megafunction "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "2053468783"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "presentsController" for hierarchy "Presents_TOP:inst16|presentsController:inst18"
Warning (10230): Verilog HDL assignment warning at presentsController.sv(66): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 66
Warning (10230): Verilog HDL assignment warning at presentsController.sv(67): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 67
Warning (10230): Verilog HDL assignment warning at presentsController.sv(68): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 68
Warning (10230): Verilog HDL assignment warning at presentsController.sv(130): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 130
Warning (10230): Verilog HDL assignment warning at presentsController.sv(131): truncated value with size 3 to match size of target (2) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 131
Warning (10230): Verilog HDL assignment warning at presentsController.sv(136): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 136
Warning (10230): Verilog HDL assignment warning at presentsController.sv(137): truncated value with size 3 to match size of target (2) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 137
Warning (10230): Verilog HDL assignment warning at presentsController.sv(142): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 142
Warning (10230): Verilog HDL assignment warning at presentsController.sv(143): truncated value with size 3 to match size of target (2) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 143
Warning (10230): Verilog HDL assignment warning at presentsController.sv(155): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 155
Warning (10270): Verilog HDL Case Statement warning at presentsController.sv(148): incomplete case statement has no default case item File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 148
Warning (10230): Verilog HDL assignment warning at presentsController.sv(175): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 175
Warning (10270): Verilog HDL Case Statement warning at presentsController.sv(168): incomplete case statement has no default case item File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 168
Warning (10230): Verilog HDL assignment warning at presentsController.sv(194): truncated value with size 32 to match size of target (4) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 194
Warning (10270): Verilog HDL Case Statement warning at presentsController.sv(187): incomplete case statement has no default case item File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 187
Info (12128): Elaborating entity "presentsCollisionDetector" for hierarchy "Presents_TOP:inst16|presentsCollisionDetector:inst11"
Info (12128): Elaborating entity "randomLocation" for hierarchy "Presents_TOP:inst16|randomLocation:inst1"
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 31
Info (12128): Elaborating entity "randomLocation" for hierarchy "Presents_TOP:inst16|randomLocation:inst26"
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 31
Info (12128): Elaborating entity "randomPresent" for hierarchy "Presents_TOP:inst16|randomPresent:inst7"
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(31): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 31
Info (12128): Elaborating entity "secClk" for hierarchy "secClk:inst7"
Info (12128): Elaborating entity "blinkClk" for hierarchy "blinkClk:inst3"
Info (12128): Elaborating entity "backgrounds_TOP" for hierarchy "backgrounds_TOP:inst8"
Warning (275009): Pin "gameTime" not connected
Warning (275009): Pin "maxScore5" not connected
Warning (275009): Pin "score" not connected
Info (12128): Elaborating entity "displayMux" for hierarchy "backgrounds_TOP:inst8|displayMux:inst"
Info (12128): Elaborating entity "title" for hierarchy "backgrounds_TOP:inst8|title:inst4"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "title" into its bus
Info (12128): Elaborating entity "bgController" for hierarchy "backgrounds_TOP:inst8|bgController:inst5"
Info (12128): Elaborating entity "gameOver" for hierarchy "backgrounds_TOP:inst8|gameOver:inst7"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "life" for hierarchy "backgrounds_TOP:inst8|life:inst9"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "level" for hierarchy "backgrounds_TOP:inst8|level:inst1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "pressSpace" for hierarchy "backgrounds_TOP:inst8|pressSpace:inst2"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "background" for hierarchy "backgrounds_TOP:inst8|background:inst8"
Warning (10202): Verilog HDL Declaration warning at background.sv(28): vector has more than 2**16 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at background.sv(165): object "drawingRequest" assigned a value but never read File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv Line: 165
Warning (10202): Verilog HDL Declaration warning at background.sv(29): vector has more than 2**16 bits File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv Line: 29
Warning (10230): Verilog HDL assignment warning at background.sv(29): truncated value with size 153600 to match size of target (98304) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv Line: 29
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "soundSystem" for hierarchy "soundSystem:inst1"
Info (12128): Elaborating entity "TOP_MSS_DEMO" for hierarchy "soundSystem:inst1|TOP_MSS_DEMO:inst"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "soundSystem:inst1|TOP_MSS_DEMO:inst|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "soundSystem:inst1|TOP_MSS_DEMO:inst|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "soundSystem:inst1|TOP_MSS_DEMO:inst|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "soundSystem:inst1|TOP_MSS_DEMO:inst|prescaler:inst3"
Info (12128): Elaborating entity "soundController" for hierarchy "soundSystem:inst1|soundController:inst2"
Warning (10240): Verilog HDL Always Construct warning at soundController.sv(55): inferring latch(es) for variable "nxt_timer", which holds its previous value in one or more paths through the always construct File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 55
Error (10166): SystemVerilog RTL Coding error at soundController.sv(55): always_comb construct does not infer purely combinational logic. File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 55
Warning (10230): Verilog HDL assignment warning at soundController.sv(156): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 156
Warning (10230): Verilog HDL assignment warning at soundController.sv(170): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 170
Warning (10230): Verilog HDL assignment warning at soundController.sv(185): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 185
Warning (10230): Verilog HDL assignment warning at soundController.sv(197): truncated value with size 32 to match size of target (3) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 197
Warning (10270): Verilog HDL Case Statement warning at soundController.sv(143): incomplete case statement has no default case item File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 143
Info (10264): Verilog HDL Case Statement information at soundController.sv(143): all case item expressions in this case statement are onehot File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 143
Info (10041): Inferred latch for "nxt_timer[0]" at soundController.sv(55) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 55
Info (10041): Inferred latch for "nxt_timer[1]" at soundController.sv(55) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 55
Info (10041): Inferred latch for "nxt_timer[2]" at soundController.sv(55) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 55
Error (10028): Can't resolve multiple constant drivers for net "nxt_timer[2]" at soundController.sv(143) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 143
Error (10029): Constant driver at soundController.sv(55) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 55
Error (10028): Can't resolve multiple constant drivers for net "nxt_timer[1]" at soundController.sv(143) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 143
Error (10028): Can't resolve multiple constant drivers for net "nxt_timer[0]" at soundController.sv(143) File: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv Line: 143
Error (12152): Can't elaborate user hierarchy "soundSystem:inst1|soundController:inst2"
Info (144001): Generated suppressed messages file C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 138 warnings
    Error: Peak virtual memory: 5129 megabytes
    Error: Processing ended: Fri May 10 19:47:19 2019
    Error: Elapsed time: 00:01:40
    Error: Total CPU time (on all processors): 00:01:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg.


