
<!--
This XML file (created on Wed Mar 29 09:14:11 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_tan.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Wed Mar 29 09:14:11 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1504</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex9/T8052test</top_file>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off T8052test -c T8052test --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings</info>
	<info>Info: Elapsed time: 00:00:24</info>
	<info>Info: Processing ended: Wed Mar 29 09:14:10 2006</info>
	<info>Info: All timing requirements were met. See Report window for more details.</info>
	<info>Info: th for register &quot;sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]&quot; (data pin = &quot;altera_internal_jtag&quot;, clock pin = &quot;altera_internal_jtag~TCKUTAP&quot;) is 2.477 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>altpll0:inst1|altpll:altpll_component|_clk0</clock_node_name>
		<type>PLL output</type>
		<fmax_requirement units="MHz">25.0</fmax_requirement>
		<early_latency units="ns">-1.817</early_latency>
		<late_latency units="ns">-1.817</late_latency>
		<based_on>external</based_on>
		<multiply_base_fmax_by>1</multiply_base_fmax_by>
		<divide_base_fmax_by>2</divide_base_fmax_by>
		<offset>AUTO</offset>
	</row>
	<row>
		<clock_node_name units="MHz">50</clock_node_name>
		<clock_setting_name>external</clock_setting_name>
		<type>User Pin</type>
		<fmax_requirement units="MHz">50.0</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~TCKUTAP</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
</talkback>
