Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jul 19 15:21:25 2018
| Host         : LB-201803132255 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z035ffg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 22         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 3          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X34Y207 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X1Y197 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X0Y195 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X6Y205 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X4Y205 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X29Y207 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X14Y197 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X8Y205 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X24Y193 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X29Y208 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X34Y208 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X26Y193 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X33Y193 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X31Y193 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X41Y203 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X1Y198 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X0Y196 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X6Y206 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X14Y198 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X8Y206 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X24Y194 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X4Y206 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mdio_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on mdio_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on phy_reset_n relative to clock(s) clk_fpga_0
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: j:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0.xdc (Line: 93)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '19' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: j:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0.xdc (Line: 92)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '49' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: j:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */reset_sync*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: j:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0.xdc (Line: 94)
Related violations: <none>


