// Seed: 3031666608
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    output uwire id_9,
    output uwire id_10,
    input wire id_11,
    input wand id_12,
    output supply1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wand id_16
    , id_18
);
  always @(posedge id_2 !=? -1) begin : LABEL_0
    if (-1) begin : LABEL_1
      if ("") id_1 <= id_3;
    end
  end
  module_0 modCall_1 (
      id_15,
      id_2
  );
endmodule
