#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 27 09:04:05 2022
# Process ID: 83628
# Current directory: D:/VivadoProject/pipline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent71656 D:\VivadoProject\pipline_cpu\pipline_cpu.xpr
# Log file: D:/VivadoProject/pipline_cpu/vivado.log
# Journal file: D:/VivadoProject/pipline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/pipline_cpu/pipline_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado01/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 782.480 ; gain = 170.320
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 27 10:20:21 2022] Launched synth_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/synth_1/runme.log
[Fri May 27 10:20:21 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 27 10:20:50 2022] Launched synth_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/synth_1/runme.log
[Fri May 27 10:20:50 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-HS2-201706300081" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.074 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.coefficient_file {D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/IP_edf/P.coe}] [get_ips ROM_D]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/IP_edf/P.coe' provided. It will be converted relative to IP Instance files '../../IP_edf/P.coe'
generate_target all [get_files  D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
export_ip_user_files -of_objects [get_files D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory D:/VivadoProject/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir D:/VivadoProject/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=D:/VivadoProject/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 27 10:43:22 2022] Launched synth_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/synth_1/runme.log
[Fri May 27 10:43:22 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1982.672 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 27 11:03:58 2022] Launched synth_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/synth_1/runme.log
[Fri May 27 11:03:58 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
open_hw
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 27 11:12:15 2022] Launched synth_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/synth_1/runme.log
[Fri May 27 11:12:15 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/soc.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.391 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 14:39:59 2022...
