5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd exclude1.vcd -o exclude1.cdd -v exclude1.v -y ./lib -e foo_module
3 0 $root $root NA 0 0
3 0 main main exclude1.v 1 14
