<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf board.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1738"><twDevName>xc5vfx130t</twDevName><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;rclk&quot; PERIOD = 6.667 ns HIGH 50%;</twConstName><twItemCnt>1885892</twItemCnt><twErrCntSetup>3976</twErrCntSetup><twErrCntEndPt>3976</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>125591</twEndPtCnt><twPathErrCnt>275745</twPathErrCnt><twMinPer>9.003</twMinPer></twConstHead><twPathRptBanner iPaths="787" iCriticalPaths="778" sType="EndPoint">Paths for end point ray_core_1/traced_materials_instance/l1_output_buff_187 (SLICE_X41Y146.AX), 787 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.336</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_187</twDest><twTotPathDel>9.073</twTotPathDel><twClkSkew dest = "1.556" src = "1.372">-0.184</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_187</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X74Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X74Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.185</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;190&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l132_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y146.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;191&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_187</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>7.672</twRouteDel><twTotDel>9.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.310</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_5</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_187</twDest><twTotPathDel>9.023</twTotPathDel><twClkSkew dest = "1.556" src = "1.396">-0.160</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_5</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_187</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X72Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X72Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;5&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y61.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>ray_core_1/cast_ray_normalizer/isqrt/stage1a_a&lt;19&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.185</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;190&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l132_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y146.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;191&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_187</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>7.600</twRouteDel><twTotDel>9.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.272</twSlack><twSrc BELType="FF">ray_core_1/fixed_mul_lightning_conv/r_15</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_187</twDest><twTotPathDel>9.062</twTotPathDel><twClkSkew dest = "1.556" src = "1.319">-0.237</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/fixed_mul_lightning_conv/r_15</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_187</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X80Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X80Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/fixed_mul_lightning_conv/r&lt;15&gt;</twComp><twBEL>ray_core_1/fixed_mul_lightning_conv/r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>ray_core_1/fixed_mul_lightning_conv/r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y70.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y72.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>228</twFanCnt><twDelInfo twEdge="twRising">4.322</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;190&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l132_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y146.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;191&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_187</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>7.789</twRouteDel><twTotDel>9.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="787" iCriticalPaths="778" sType="EndPoint">Paths for end point ray_core_1/traced_materials_instance/l1_output_buff_217 (SLICE_X69Y180.AX), 787 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.265</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_217</twDest><twTotPathDel>8.853</twTotPathDel><twClkSkew dest = "1.407" src = "1.372">-0.035</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_217</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X74Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X74Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.185</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;220&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l137_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y180.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;217&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;221&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_217</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>7.452</twRouteDel><twTotDel>8.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.239</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_5</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_217</twDest><twTotPathDel>8.803</twTotPathDel><twClkSkew dest = "1.407" src = "1.396">-0.011</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_5</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_217</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X72Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X72Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;5&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y61.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>ray_core_1/cast_ray_normalizer/isqrt/stage1a_a&lt;19&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.185</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;220&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l137_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y180.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;217&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;221&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_217</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>7.380</twRouteDel><twTotDel>8.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.202</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_217</twDest><twTotPathDel>8.790</twTotPathDel><twClkSkew dest = "1.407" src = "1.372">-0.035</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_217</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X74Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X74Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y180.D6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.173</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/pipe_stage4_closest_hit_mat_id/out&lt;2&gt;</twComp><twBEL>lut71959_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">2.085</twDelInfo><twComp>lut71959_86</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;220&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l137_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y180.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;217&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;221&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_217</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>7.389</twRouteDel><twTotDel>8.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="787" iCriticalPaths="778" sType="EndPoint">Paths for end point ray_core_1/traced_materials_instance/l1_output_buff_221 (SLICE_X69Y180.CX), 787 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.265</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_221</twDest><twTotPathDel>8.853</twTotPathDel><twClkSkew dest = "1.407" src = "1.372">-0.035</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_221</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X74Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X74Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.185</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y180.C1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;220&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l137_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y180.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;221&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;221&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_221</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>7.443</twRouteDel><twTotDel>8.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.239</twSlack><twSrc BELType="FF">ray_core_1/pipe_stage3_closest_hit_dist/out_5</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_221</twDest><twTotPathDel>8.803</twTotPathDel><twClkSkew dest = "1.407" src = "1.396">-0.011</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/pipe_stage3_closest_hit_dist/out_5</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_221</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X72Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X72Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;5&gt;</twComp><twBEL>ray_core_1/pipe_stage3_closest_hit_dist/out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>ray_core_1/pipe_stage3_closest_hit_dist/out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y61.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>ray_core_1/cast_ray_normalizer/isqrt/stage1a_a&lt;19&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_is_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>lut263103_2684</twComp><twBEL>lut71955_83_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>419</twFanCnt><twDelInfo twEdge="twRising">4.185</twDelInfo><twComp>lut71955_83</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y180.C1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;220&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l137_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y180.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;221&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;221&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_221</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>7.371</twRouteDel><twTotDel>8.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.201</twSlack><twSrc BELType="FF">ray_core_1/fixed_mul_lightning_conv/r_15</twSrc><twDest BELType="FF">ray_core_1/traced_materials_instance/l1_output_buff_221</twDest><twTotPathDel>8.842</twTotPathDel><twClkSkew dest = "1.407" src = "1.319">-0.088</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.156" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ray_core_1/fixed_mul_lightning_conv/r_15</twSrc><twDest BELType='FF'>ray_core_1/traced_materials_instance/l1_output_buff_221</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X80Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rclk</twSrcClk><twPathDel><twSite>SLICE_X80Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>ray_core_1/fixed_mul_lightning_conv/r&lt;15&gt;</twComp><twBEL>ray_core_1/fixed_mul_lightning_conv/r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>ray_core_1/fixed_mul_lightning_conv/r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y70.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;11&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y72.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;15&gt;</twComp><twBEL>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>228</twFanCnt><twDelInfo twEdge="twRising">4.322</twDelInfo><twComp>ray_core_1/Mcompar_stage3_was_hit_cmp_lt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut71961_87</twComp><twBEL>lut71961_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y180.C1</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>lut71961_87</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;220&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l137_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y180.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ray_core_1/traced_materials_instance/_varindex0001&lt;221&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ray_core_1/traced_materials_instance/l1_output_buff&lt;221&gt;</twComp><twBEL>ray_core_1/traced_materials_instance/l1_output_buff_221</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>7.560</twRouteDel><twTotDel>8.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;rclk&quot; PERIOD = 6.667 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ray_core_1/traced_materials_instance/Mram_material_definitions_l27 (RAMB36_X2Y36.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">uart_subsystem_instance/uart_processor_instance/l2_write_material_228</twSrc><twDest BELType="RAM">ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.963" src = "0.803">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>uart_subsystem_instance/uart_processor_instance/l2_write_material_228</twSrc><twDest BELType='RAM'>ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.667">rclk</twSrcClk><twPathDel><twSite>SLICE_X31Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>uart_subsystem_instance/uart_processor_instance/l2_write_material&lt;231&gt;</twComp><twBEL>uart_subsystem_instance/uart_processor_instance/l2_write_material_228</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y36.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>uart_subsystem_instance/uart_processor_instance/l2_write_material&lt;228&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y36.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.255</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ray_core_1/traced_materials_instance/Mram_material_definitions_l27 (RAMB36_X2Y36.DIADIL14), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">uart_subsystem_instance/uart_processor_instance/l2_write_material_230</twSrc><twDest BELType="RAM">ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.963" src = "0.803">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>uart_subsystem_instance/uart_processor_instance/l2_write_material_230</twSrc><twDest BELType='RAM'>ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.667">rclk</twSrcClk><twPathDel><twSite>SLICE_X31Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>uart_subsystem_instance/uart_processor_instance/l2_write_material&lt;231&gt;</twComp><twBEL>uart_subsystem_instance/uart_processor_instance/l2_write_material_230</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y36.DIADIL14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>uart_subsystem_instance/uart_processor_instance/l2_write_material&lt;230&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y36.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l27</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.255</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ray_core_1/traced_materials_instance/Mram_material_definitions_l25 (RAMB36_X1Y36.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">uart_subsystem_instance/uart_processor_instance/l2_write_material_156</twSrc><twDest BELType="RAM">ray_core_1/traced_materials_instance/Mram_material_definitions_l25</twDest><twTotPathDel>0.325</twTotPathDel><twClkSkew dest = "1.035" src = "0.873">-0.162</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>uart_subsystem_instance/uart_processor_instance/l2_write_material_156</twSrc><twDest BELType='RAM'>ray_core_1/traced_materials_instance/Mram_material_definitions_l25</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.667">rclk</twSrcClk><twPathDel><twSite>SLICE_X18Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>uart_subsystem_instance/uart_processor_instance/l2_write_material&lt;159&gt;</twComp><twBEL>uart_subsystem_instance/uart_processor_instance/l2_write_material_156</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y36.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>uart_subsystem_instance/uart_processor_instance/l2_write_material&lt;156&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y36.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>ray_core_1/traced_materials_instance/Mram_material_definitions_l25</twComp><twBEL>ray_core_1/traced_materials_instance/Mram_material_definitions_l25</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.667">rclk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;rclk&quot; PERIOD = 6.667 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdspper_AP_MULT" slack="3.590" period="6.667" constraintValue="6.667" deviceLimit="3.077" freqLimit="324.992" physResource="ray_write_back_instance/Maddsub_addra_mult0001/CLK" logResource="ray_write_back_instance/Maddsub_addra_mult0001/CLK" locationPin="DSP48_X2Y33.CLK" clockNet="rclk"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA" slack="4.445" period="6.667" constraintValue="6.667" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X2Y3.CLKARDCLKL" clockNet="rclk"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA" slack="4.445" period="6.667" constraintValue="6.667" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" logResource="frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" locationPin="RAMB36_X2Y3.CLKARDCLKU" clockNet="rclk"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;clk&quot; period = 10.000;" ScopeName="">NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>6413</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>550</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.964</twMinPer></twConstHead><twPathRptBanner iPaths="165" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_master_vga/sda_o_reg_2 (OLOGIC_X2Y283.D1), 165 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.036</twSlack><twSrc BELType="FF">i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType="FF">i2c_master_vga/sda_o_reg_2</twDest><twTotPathDel>8.156</twTotPathDel><twClkSkew dest = "1.515" src = "1.288">-0.227</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType='FF'>i2c_master_vga/sda_o_reg_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp><twBEL>i2c_init_chromtel/cmd_address_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y133.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;6&gt;</twComp><twBEL>lut82088_1421</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>lut82088_1421</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82091_1424</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y138.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>lut82091_1424</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y138.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1662</twComp><twBEL>i2c_master_vga/sda_o_next428_SW01</twBEL><twBEL>i2c_master_vga/sda_o_next428_SW0_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y142.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N1662</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/sda_o_reg</twComp><twBEL>lut82168_415</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>lut82168_415</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>i2c_master_vga/sda_o_reg_2</twComp><twBEL>i2c_master_vga/sda_o_reg_2</twBEL></twPathDel><twLogDel>1.307</twLogDel><twRouteDel>6.849</twRouteDel><twTotDel>8.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.038</twSlack><twSrc BELType="FF">i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType="FF">i2c_master_vga/sda_o_reg_2</twDest><twTotPathDel>8.154</twTotPathDel><twClkSkew dest = "1.515" src = "1.288">-0.227</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType='FF'>i2c_master_vga/sda_o_reg_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp><twBEL>i2c_init_chromtel/cmd_address_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y133.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;6&gt;</twComp><twBEL>lut82088_1421</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>lut82088_1421</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82091_1424</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>lut82091_1424</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y138.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1662</twComp><twBEL>i2c_master_vga/sda_o_next428_SW02</twBEL><twBEL>i2c_master_vga/sda_o_next428_SW0_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y142.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N1662</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/sda_o_reg</twComp><twBEL>lut82168_415</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>lut82168_415</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>i2c_master_vga/sda_o_reg_2</twComp><twBEL>i2c_master_vga/sda_o_reg_2</twBEL></twPathDel><twLogDel>1.307</twLogDel><twRouteDel>6.847</twRouteDel><twTotDel>8.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.642</twSlack><twSrc BELType="FF">i2c_master_vga/phy_state_reg_0</twSrc><twDest BELType="FF">i2c_master_vga/sda_o_reg_2</twDest><twTotPathDel>7.310</twTotPathDel><twClkSkew dest = "0.675" src = "0.688">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i2c_master_vga/phy_state_reg_0</twSrc><twDest BELType='FF'>i2c_master_vga/sda_o_reg_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X107Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X107Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;2&gt;</twComp><twBEL>i2c_master_vga/phy_state_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>][100374_26431</twComp><twBEL>lut82082_407</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>][100374_26431</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82091_1424</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y138.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>lut82091_1424</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y138.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1662</twComp><twBEL>i2c_master_vga/sda_o_next428_SW01</twBEL><twBEL>i2c_master_vga/sda_o_next428_SW0_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y142.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N1662</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/sda_o_reg</twComp><twBEL>lut82168_415</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>lut82168_415</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>i2c_master_vga/sda_o_reg_2</twComp><twBEL>i2c_master_vga/sda_o_reg_2</twBEL></twPathDel><twLogDel>1.307</twLogDel><twRouteDel>6.003</twRouteDel><twTotDel>7.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_master_vga/state_reg_FSM_FFd10 (SLICE_X106Y135.BX), 30 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.254</twSlack><twSrc BELType="FF">i2c_master_vga/addr_reg_1</twSrc><twDest BELType="FF">i2c_master_vga/state_reg_FSM_FFd10</twDest><twTotPathDel>7.730</twTotPathDel><twClkSkew dest = "0.144" src = "0.125">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i2c_master_vga/addr_reg_1</twSrc><twDest BELType='FF'>i2c_master_vga/state_reg_FSM_FFd10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X107Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X107Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;3&gt;</twComp><twBEL>i2c_master_vga/addr_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.733</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82090_1423</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>lut82090_1423</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut147651_26467</twComp><twBEL>lut147556_26425</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>lut147556_26425</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;6&gt;</twComp><twBEL>lut147557_26426</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y132.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>lut147557_26426</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/state_reg_FSM_FFd3</twComp><twBEL>lut147558_26427</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y135.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>][100372_26428</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y135.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>i2c_master_vga/state_reg_FSM_FFd11</twComp><twBEL>i2c_master_vga/state_reg_FSM_FFd10</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>7.023</twRouteDel><twTotDel>7.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.633</twSlack><twSrc BELType="FF">i2c_master_vga/addr_reg_2</twSrc><twDest BELType="FF">i2c_master_vga/state_reg_FSM_FFd10</twDest><twTotPathDel>7.351</twTotPathDel><twClkSkew dest = "0.144" src = "0.125">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i2c_master_vga/addr_reg_2</twSrc><twDest BELType='FF'>i2c_master_vga/state_reg_FSM_FFd10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X107Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X107Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;3&gt;</twComp><twBEL>i2c_master_vga/addr_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82090_1423</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>lut82090_1423</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut147651_26467</twComp><twBEL>lut147556_26425</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>lut147556_26425</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;6&gt;</twComp><twBEL>lut147557_26426</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y132.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>lut147557_26426</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/state_reg_FSM_FFd3</twComp><twBEL>lut147558_26427</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y135.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>][100372_26428</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y135.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>i2c_master_vga/state_reg_FSM_FFd11</twComp><twBEL>i2c_master_vga/state_reg_FSM_FFd10</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>7.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.688</twSlack><twSrc BELType="FF">i2c_init_chromtel/cmd_address_reg_5</twSrc><twDest BELType="FF">i2c_master_vga/state_reg_FSM_FFd10</twDest><twTotPathDel>7.409</twTotPathDel><twClkSkew dest = "1.420" src = "1.288">-0.132</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i2c_init_chromtel/cmd_address_reg_5</twSrc><twDest BELType='FF'>i2c_master_vga/state_reg_FSM_FFd10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp><twBEL>i2c_init_chromtel/cmd_address_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.806</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;3&gt;</twComp><twBEL>lut82089_1422</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y134.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>lut82089_1422</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>lut147651_26467</twComp><twBEL>lut147556_26425</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>lut147556_26425</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;6&gt;</twComp><twBEL>lut147557_26426</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y132.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>lut147557_26426</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/state_reg_FSM_FFd3</twComp><twBEL>lut147558_26427</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y135.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>][100372_26428</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y135.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>i2c_master_vga/state_reg_FSM_FFd11</twComp><twBEL>i2c_master_vga/state_reg_FSM_FFd10</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>6.702</twRouteDel><twTotDel>7.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_master_vga/sda_o_reg_1 (OLOGIC_X2Y283.T1), 165 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.339</twSlack><twSrc BELType="FF">i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType="FF">i2c_master_vga/sda_o_reg_1</twDest><twTotPathDel>7.853</twTotPathDel><twClkSkew dest = "1.515" src = "1.288">-0.227</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType='FF'>i2c_master_vga/sda_o_reg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp><twBEL>i2c_init_chromtel/cmd_address_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y133.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;6&gt;</twComp><twBEL>lut82088_1421</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>lut82088_1421</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82091_1424</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y138.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>lut82091_1424</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y138.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1662</twComp><twBEL>i2c_master_vga/sda_o_next428_SW01</twBEL><twBEL>i2c_master_vga/sda_o_next428_SW0_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y142.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N1662</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/sda_o_reg</twComp><twBEL>lut82168_415</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.T1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>lut82168_415</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>i2c_master_vga/sda_o_reg_2</twComp><twBEL>i2c_master_vga/sda_o_reg_1</twBEL></twPathDel><twLogDel>1.286</twLogDel><twRouteDel>6.567</twRouteDel><twTotDel>7.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.341</twSlack><twSrc BELType="FF">i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType="FF">i2c_master_vga/sda_o_reg_1</twDest><twTotPathDel>7.851</twTotPathDel><twClkSkew dest = "1.515" src = "1.288">-0.227</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i2c_init_chromtel/cmd_address_reg_6</twSrc><twDest BELType='FF'>i2c_master_vga/sda_o_reg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp><twBEL>i2c_init_chromtel/cmd_address_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y133.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/addr_reg&lt;6&gt;</twComp><twBEL>lut82088_1421</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>lut82088_1421</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82091_1424</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>lut82091_1424</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y138.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1662</twComp><twBEL>i2c_master_vga/sda_o_next428_SW02</twBEL><twBEL>i2c_master_vga/sda_o_next428_SW0_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y142.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N1662</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/sda_o_reg</twComp><twBEL>lut82168_415</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.T1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>lut82168_415</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>i2c_master_vga/sda_o_reg_2</twComp><twBEL>i2c_master_vga/sda_o_reg_1</twBEL></twPathDel><twLogDel>1.286</twLogDel><twRouteDel>6.565</twRouteDel><twTotDel>7.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.945</twSlack><twSrc BELType="FF">i2c_master_vga/phy_state_reg_0</twSrc><twDest BELType="FF">i2c_master_vga/sda_o_reg_1</twDest><twTotPathDel>7.007</twTotPathDel><twClkSkew dest = "0.675" src = "0.688">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i2c_master_vga/phy_state_reg_0</twSrc><twDest BELType='FF'>i2c_master_vga/sda_o_reg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X107Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X107Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;2&gt;</twComp><twBEL>i2c_master_vga/phy_state_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>][100374_26431</twComp><twBEL>lut82082_407</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>][100374_26431</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/stage1_distance_to_cur_light2&lt;23&gt;</twComp><twBEL>lut82091_1424</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y138.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>lut82091_1424</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y138.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1662</twComp><twBEL>i2c_master_vga/sda_o_next428_SW01</twBEL><twBEL>i2c_master_vga/sda_o_next428_SW0_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y142.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N1662</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2c_master_vga/sda_o_reg</twComp><twBEL>lut82168_415</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.T1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>lut82168_415</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y283.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>i2c_master_vga/sda_o_reg_2</twComp><twBEL>i2c_master_vga/sda_o_reg_1</twBEL></twPathDel><twLogDel>1.286</twLogDel><twRouteDel>5.721</twRouteDel><twTotDel>7.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_init_chromtel/address_reg_1 (SLICE_X101Y120.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">i2c_init_chromtel/address_ptr_reg_1</twSrc><twDest BELType="FF">i2c_init_chromtel/address_reg_1</twDest><twTotPathDel>0.603</twTotPathDel><twClkSkew dest = "1.454" src = "1.259">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i2c_init_chromtel/address_ptr_reg_1</twSrc><twDest BELType='FF'>i2c_init_chromtel/address_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X98Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2c_init_chromtel/address_ptr_reg&lt;3&gt;</twComp><twBEL>i2c_init_chromtel/address_ptr_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y120.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>i2c_init_chromtel/address_ptr_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.154</twDelInfo><twComp>i2c_init_chromtel/address_reg&lt;1&gt;</twComp><twBEL>lut148104_26672</twBEL><twBEL>i2c_init_chromtel/address_reg_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_init_chromtel/cmd_address_reg_0 (SLICE_X105Y132.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">i2c_init_chromtel/cmd_address_reg_0</twSrc><twDest BELType="FF">i2c_init_chromtel/cmd_address_reg_0</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i2c_init_chromtel/cmd_address_reg_0</twSrc><twDest BELType='FF'>i2c_init_chromtel/cmd_address_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X105Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;3&gt;</twComp><twBEL>i2c_init_chromtel/cmd_address_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.156</twDelInfo><twComp>i2c_init_chromtel/cmd_address_reg&lt;3&gt;</twComp><twBEL>lut148281_26781</twBEL><twBEL>i2c_init_chromtel/cmd_address_reg_0</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_master_vga/phy_state_reg_6 (SLICE_X106Y145.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">i2c_master_vga/phy_state_reg_1</twSrc><twDest BELType="FF">i2c_master_vga/phy_state_reg_6</twDest><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "0.150" src = "0.115">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i2c_master_vga/phy_state_reg_1</twSrc><twDest BELType='FF'>i2c_master_vga/phy_state_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X107Y146.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;2&gt;</twComp><twBEL>i2c_master_vga/phy_state_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y145.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y145.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>i2c_master_vga/phy_state_reg&lt;6&gt;</twComp><twBEL>lut147863_26590</twBEL><twBEL>i2c_master_vga/phy_state_reg_6</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUFG</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tdcmpc" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="dcm_rclk/CLKIN" logResource="dcm_rclk/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk_IBUFG1"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tdcmpco" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="dcm_rclk/CLK0" logResource="dcm_rclk/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="rclk_fb1"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tdcmpc" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="dcm_vclk/CLKIN" logResource="dcm_vclk/CLKIN" locationPin="DCM_ADV_X0Y10.CLKIN" clockNet="clk_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;vclk1&quot; derived from  NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>3</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;vclk1&quot; derived from
 NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="65" type="MAXPERIOD" name="Tdcmpfx" slack="-8.749" period="40.000" constraintValue="40.000" deviceLimit="31.251" freqLimit="31.999" physResource="dcm_vclk/CLKFX" logResource="dcm_vclk/CLKFX" locationPin="DCM_ADV_X0Y10.CLKFX" clockNet="vclk1"/><twPinLimit anchorID="66" type="MAXPERIOD" name="Tdcmpc" slack="-8.749" period="40.000" constraintValue="40.000" deviceLimit="31.251" freqLimit="31.999" physResource="dcm_phase_shift/CLKIN" logResource="dcm_phase_shift/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="vclk"/><twPinLimit anchorID="67" type="MAXPERIOD" name="Tdcmpco" slack="-8.749" period="40.000" constraintValue="40.000" deviceLimit="31.251" freqLimit="31.999" physResource="dcm_phase_shift/CLK0" logResource="dcm_phase_shift/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="DVI_XCLK_P1"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;vclk_2701&quot; derived from  PERIOD analysis for net &quot;vclk1&quot; derived from NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%; multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS   duty cycle corrected to 40 nS  HIGH 20 nS  </twConstName><twItemCnt>13695</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>5976</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.562</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y7.ENBWRENL), 7 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.438</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_2</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>17.060</twTotPathDel><twClkSkew dest = "1.813" src = "1.151">-0.662</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.965</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92768_822</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.607</twDelInfo><twComp>lut92768_822</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>15.915</twRouteDel><twTotDel>17.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.726</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_0</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.772</twTotPathDel><twClkSkew dest = "1.813" src = "1.151">-0.662</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.676</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92768_822</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.607</twDelInfo><twComp>lut92768_822</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>15.626</twRouteDel><twTotDel>16.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.025</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_1</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.473</twTotPathDel><twClkSkew dest = "1.813" src = "1.151">-0.662</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.378</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92768_822</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.607</twDelInfo><twComp>lut92768_822</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>15.328</twRouteDel><twTotDel>16.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y7.ENBU), 7 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.442</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_2</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>17.060</twTotPathDel><twClkSkew dest = "1.817" src = "1.151">-0.666</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.965</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92768_822</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ENBU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.607</twDelInfo><twComp>lut92768_822</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>15.915</twRouteDel><twTotDel>17.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.730</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_0</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.772</twTotPathDel><twClkSkew dest = "1.817" src = "1.151">-0.666</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.676</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92768_822</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ENBU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.607</twDelInfo><twComp>lut92768_822</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>15.626</twRouteDel><twTotDel>16.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.029</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_1</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.473</twTotPathDel><twClkSkew dest = "1.817" src = "1.151">-0.666</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.378</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92768_822</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ENBU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.607</twDelInfo><twComp>lut92768_822</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>15.328</twRouteDel><twTotDel>16.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y8.ENBU), 7 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.791</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_2</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.733</twTotPathDel><twClkSkew dest = "1.839" src = "1.151">-0.688</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.965</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92555_816</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ENBU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.398</twDelInfo><twComp>lut92555_816</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>15.706</twRouteDel><twTotDel>16.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.1</twPctLog><twPctRoute>93.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.079</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_0</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.445</twTotPathDel><twClkSkew dest = "1.839" src = "1.151">-0.688</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.676</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92555_816</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ENBU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.398</twDelInfo><twComp>lut92555_816</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>15.417</twRouteDel><twTotDel>16.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.378</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_1</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>16.146</twTotPathDel><twClkSkew dest = "1.839" src = "1.151">-0.688</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_0</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.378</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>lut93407_840</twComp><twBEL>lut87311_772</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>lut87311_772</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ray_core_1/result_valid</twComp><twBEL>lut92555_816</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ENBU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">6.398</twDelInfo><twComp>lut92555_816</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>15.119</twRouteDel><twTotDel>16.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;vclk_2701&quot; derived from
 PERIOD analysis for net &quot;vclk1&quot; derived from NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%; multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X5Y18.ADDRBU12), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_9</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.554" src = "0.425">-0.129</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_9</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_7</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y18.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X5Y18.ADDRBL12), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_9</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.544" src = "0.425">-0.119</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_9</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_7</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y18.ADDRBL12</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y18.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X5Y18.ADDRBU4), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">vga_instance/Maddsub_RAM_ADDR_mult00012_17</twSrc><twDest BELType="RAM">frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.547</twTotPathDel><twClkSkew dest = "0.554" src = "0.416">-0.138</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>vga_instance/Maddsub_RAM_ADDR_mult00012_17</twSrc><twDest BELType='RAM'>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twSrcClk><twPathDel><twSite>SLICE_X75Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_15</twComp><twBEL>vga_instance/Maddsub_RAM_ADDR_mult00012_17</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y18.ADDRBU4</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>vga_instance/Maddsub_RAM_ADDR_mult00012_17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">vclk_270</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;vclk_2701&quot; derived from
 PERIOD analysis for net &quot;vclk1&quot; derived from NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%; multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="94" type="MAXPERIOD" name="Tdcmpco" slack="-8.749" period="40.000" constraintValue="40.000" deviceLimit="31.251" freqLimit="31.999" physResource="dcm_phase_shift/CLK270" logResource="dcm_phase_shift/CLK270" locationPin="DCM_ADV_X0Y0.CLK270" clockNet="vclk_2701"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tdcmpco" slack="32.594" period="40.000" constraintValue="40.000" deviceLimit="7.406" freqLimit="135.026" physResource="dcm_phase_shift/CLK270" logResource="dcm_phase_shift/CLK270" locationPin="DCM_ADV_X0Y0.CLK270" clockNet="vclk_2701"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKB" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="frame_buffer_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X2Y3.CLKBWRCLKL" clockNet="vclk_270"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;rclk1&quot; derived from  NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.249</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;rclk1&quot; derived from
 NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS 
</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tdcmpco" slack="0.417" period="6.666" constraintValue="6.666" deviceLimit="6.249" freqLimit="160.026" physResource="dcm_rclk/CLKFX" logResource="dcm_rclk/CLKFX" locationPin="DCM_ADV_X0Y11.CLKFX" clockNet="rclk1"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tbgper_I" slack="4.667" period="6.666" constraintValue="6.666" deviceLimit="1.999" freqLimit="500.250" physResource="rclk_BUFG/I0" logResource="rclk_BUFG/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="rclk1"/><twPinLimit anchorID="101" type="MAXPERIOD" name="Tdcmpfx" slack="24.585" period="6.666" constraintValue="6.666" deviceLimit="31.251" freqLimit="31.999" physResource="dcm_rclk/CLKFX" logResource="dcm_rclk/CLKFX" locationPin="DCM_ADV_X0Y11.CLKFX" clockNet="rclk1"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="102"><twConstRollup name="clk_IBUFG1" fullName="NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="7.964" actualRollup="9.373" errors="0" errorRollup="4" items="6413" itemsRollup="13695"/><twConstRollup name="vclk1" fullName="PERIOD analysis for net &quot;vclk1&quot; derived from  NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS  " type="child" depth="1" requirement="40.000" prefType="period" actual="10.000" actualRollup="16.562" errors="3" errorRollup="1" items="0" itemsRollup="13695"/><twConstRollup name="vclk_2701" fullName="PERIOD analysis for net &quot;vclk_2701&quot; derived from  PERIOD analysis for net &quot;vclk1&quot; derived from NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%; multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS   duty cycle corrected to 40 nS  HIGH 20 nS  " type="child" depth="2" requirement="40.000" prefType="period" actual="16.562" actualRollup="N/A" errors="1" errorRollup="0" items="13695" itemsRollup="0"/><twConstRollup name="rclk1" fullName="PERIOD analysis for net &quot;rclk1&quot; derived from  NET &quot;clk_IBUFG1&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS  " type="child" depth="1" requirement="6.667" prefType="period" actual="6.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="103">3</twUnmetConstCnt><twDataSheet anchorID="104" twNameLen="15"><twClk2SUList anchorID="105" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>16.562</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="106"><twErrCnt>3980</twErrCnt><twScore>2684689</twScore><twSetupScore>2649693</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>34996</twPinLimitScore><twConstCov><twPathCnt>1906000</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>151001</twConnCnt></twConstCov><twStats anchorID="107"><twMinPer>16.562</twMinPer><twFootnote number="1" /><twMaxFreq>60.379</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Feb 13 10:42:50 2019 </twTimestamp></twFoot><twClientInfo anchorID="108"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1475 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
