<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='717' type='212'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='716'>/// Vector reductions</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1712' u='r' c='_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFAddERKNS_5DstOpERKNS_5SrcOpES6_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2187' u='r' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1490' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='905' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
