

================================================================
== Synthesis Summary Report of 'vecTrans2'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:49:03 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vecTrans2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ vecTrans2        |     -|  0.35|    23002|  1.150e+05|         -|    23003|     -|        no|     -|  3 (~0%)|  541 (~0%)|  634 (~0%)|    -|
    | o VITIS_LOOP_4_1  |    II|  3.65|    23000|  1.150e+05|        23|       23|  1000|       yes|     -|        -|          -|          -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 10       |
| A_d0       | out       | 32       |
| A_q0       | in        | 32       |
| b_address0 | out       | 10       |
| b_q0       | in        | 32       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | int*     |
| b        | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + vecTrans2             | 3   |        |           |     |        |         |
|   add_ln4_fu_116_p2     |     |        | add_ln4   | add | fabric | 0       |
|   add_ln5_fu_133_p2     |     |        | add_ln5   | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5   | mul | auto   | 1       |
|   add_ln5_1_fu_139_p2   |     |        | add_ln5_1 | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5_1 | mul | auto   | 1       |
|   add_ln5_2_fu_145_p2   |     |        | add_ln5_2 | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5_2 | mul | auto   | 1       |
|   add_ln5_3_fu_151_p2   |     |        | add_ln5_3 | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5_3 | mul | auto   | 1       |
|   add_ln5_4_fu_157_p2   |     |        | add_ln5_4 | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5_4 | mul | auto   | 1       |
|   add_ln5_5_fu_163_p2   |     |        | add_ln5_5 | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5_5 | mul | auto   | 1       |
|   add_ln5_6_fu_169_p2   |     |        | add_ln5_6 | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln5_6 | mul | auto   | 1       |
|   A_d0                  |     |        | add_ln5_7 | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

