{
  "design": {
    "design_tree": {
      "dp_rx_subsystem_0": "",
      "dp_tx_subsystem_0": "",
      "rst_clk_wiz_100M": "",
      "v_gamma_0": "",
      "clk_wiz": "",
      "v_osd_0": ""
    },
    "design_info": {
      "boundary_crc": "0xCBBDCA8E6DEAF92B",
      "device": "xc7vx485tffg1157-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3.0"
    },
    "interface_ports": {
      "m_axis_lnk_tx_lane0_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
      },
      "s_axis_lnk_rx_lane0_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "12"
          }
        }
      },
      "s_axis_phy_rx_sb_status_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "TDATA_NUM_BYTES": {
            "value": "2"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_rtl_0_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "dp_rx_subsystem_0": {
        "vlnv": "xilinx.com:ip:dp_rx_subsystem:2.1",
        "xci_name": "design_1_dp_rx_subsystem_0_0",
        "parameters": {
          "LANE_COUNT": {
            "value": "1"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "13"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "s_axis_phy_rx_sb_status": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_phy_rx_sb_control": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_lnk_rx_lane0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "edid_iic": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "m_axis_video_stream1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0"
              }
            }
          },
          "dp159_iic": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x0000",
                  "range": "8K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "dp;/dp/dp_s_axilite/Reg;xilinx.com:ip:displayport:7.0;/dp;dp_s_axilite": {
                      "base_address": "0x0000",
                      "range": "4K",
                      "width": "32",
                      "usage": "register"
                    },
                    "iic;/iic/S_AXI/Reg;xilinx.com:ip:axi_iic:2.0;/iic;S_AXI": {
                      "base_address": "0x1000",
                      "range": "4K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "dp_tx_subsystem_0": {
        "vlnv": "xilinx.com:ip:dp_tx_subsystem:2.1",
        "xci_name": "design_1_dp_tx_subsystem_0_0",
        "parameters": {
          "LANE_COUNT": {
            "value": "1"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "13"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "s_axis_video_stream1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TLAST": {
                "value": "1"
              }
            }
          },
          "s_axis_phy_tx_sb_status": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_lnk_tx_lane0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x0000",
                  "range": "8K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "dp;/dp/dp_s_axilite/Reg;xilinx.com:ip:displayport:7.0;/dp;dp_s_axilite": {
                      "base_address": "0x0000",
                      "range": "4K",
                      "width": "32",
                      "usage": "register"
                    },
                    "vtc1;/vtc1/ctrl/Reg;xilinx.com:ip:v_tc:6.1;/vtc1;ctrl": {
                      "base_address": "0x1000",
                      "range": "4K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      },
      "v_gamma_0": {
        "vlnv": "xilinx.com:ip:v_gamma:7.0",
        "xci_name": "design_1_v_gamma_0_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0"
      },
      "v_osd_0": {
        "vlnv": "xilinx.com:ip:v_osd:6.0",
        "xci_name": "design_1_v_osd_0_0"
      }
    },
    "interface_nets": {
      "dp_rx_subsystem_0_m_axis_video_stream1": {
        "interface_ports": [
          "dp_rx_subsystem_0/m_axis_video_stream1",
          "v_gamma_0/video_in"
        ]
      },
      "dp_tx_subsystem_0_m_axis_lnk_tx_lane0": {
        "interface_ports": [
          "m_axis_lnk_tx_lane0_0",
          "dp_tx_subsystem_0/m_axis_lnk_tx_lane0"
        ]
      },
      "s_axis_phy_rx_sb_status_0_1": {
        "interface_ports": [
          "s_axis_phy_rx_sb_status_0",
          "dp_rx_subsystem_0/s_axis_phy_rx_sb_status"
        ]
      },
      "s_axis_lnk_rx_lane0_0_1": {
        "interface_ports": [
          "s_axis_lnk_rx_lane0_0",
          "dp_rx_subsystem_0/s_axis_lnk_rx_lane0"
        ]
      },
      "v_osd_0_video_out": {
        "interface_ports": [
          "v_osd_0/video_out",
          "dp_tx_subsystem_0/s_axis_video_stream1"
        ]
      },
      "v_gamma_0_video_out": {
        "interface_ports": [
          "v_gamma_0/video_out",
          "v_osd_0/video_s0_in"
        ]
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "dp_rx_subsystem_0/s_axi_aclk",
          "dp_rx_subsystem_0/rx_vid_clk",
          "dp_rx_subsystem_0/m_axis_aclk_stream1",
          "dp_rx_subsystem_0/rx_lnk_clk",
          "dp_tx_subsystem_0/s_axi_aclk",
          "dp_tx_subsystem_0/s_axis_aclk_stream1",
          "dp_tx_subsystem_0/tx_vid_clk_stream1",
          "dp_tx_subsystem_0/tx_lnk_clk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "v_gamma_0/aclk",
          "v_osd_0/s_axi_aclk",
          "v_osd_0/aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "reset_rtl_0_0_1": {
        "ports": [
          "reset_rtl_0_0",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz/reset"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "v_gamma_0/aresetn"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "dp_rx_subsystem_0/rx_vid_rst",
          "dp_tx_subsystem_0/tx_vid_rst_stream1"
        ]
      }
    }
  }
}