
zephyr.elf:     file format elf32-littlearm


Disassembly of section .boot2:

10000000 <.boot2>:
10000000:	4b32b500 	.word	0x4b32b500
10000004:	60582021 	.word	0x60582021
10000008:	21026898 	.word	0x21026898
1000000c:	60984388 	.word	0x60984388
10000010:	611860d8 	.word	0x611860d8
10000014:	4b2e6158 	.word	0x4b2e6158
10000018:	60992100 	.word	0x60992100
1000001c:	61592104 	.word	0x61592104
10000020:	22f02101 	.word	0x22f02101
10000024:	492b5099 	.word	0x492b5099
10000028:	21016019 	.word	0x21016019
1000002c:	20356099 	.word	0x20356099
10000030:	f844f000 	.word	0xf844f000
10000034:	42902202 	.word	0x42902202
10000038:	2106d014 	.word	0x2106d014
1000003c:	f0006619 	.word	0xf0006619
10000040:	6e19f834 	.word	0x6e19f834
10000044:	66192101 	.word	0x66192101
10000048:	66182000 	.word	0x66182000
1000004c:	f000661a 	.word	0xf000661a
10000050:	6e19f82c 	.word	0x6e19f82c
10000054:	6e196e19 	.word	0x6e196e19
10000058:	f0002005 	.word	0xf0002005
1000005c:	2101f82f 	.word	0x2101f82f
10000060:	d1f94208 	.word	0xd1f94208
10000064:	60992100 	.word	0x60992100
10000068:	6019491b 	.word	0x6019491b
1000006c:	60592100 	.word	0x60592100
10000070:	481b491a 	.word	0x481b491a
10000074:	21016001 	.word	0x21016001
10000078:	21eb6099 	.word	0x21eb6099
1000007c:	21a06619 	.word	0x21a06619
10000080:	f0006619 	.word	0xf0006619
10000084:	2100f812 	.word	0x2100f812
10000088:	49166099 	.word	0x49166099
1000008c:	60014814 	.word	0x60014814
10000090:	60992101 	.word	0x60992101
10000094:	2800bc01 	.word	0x2800bc01
10000098:	4700d000 	.word	0x4700d000
1000009c:	49134812 	.word	0x49134812
100000a0:	c8036008 	.word	0xc8036008
100000a4:	8808f380 	.word	0x8808f380
100000a8:	b5034708 	.word	0xb5034708
100000ac:	20046a99 	.word	0x20046a99
100000b0:	d0fb4201 	.word	0xd0fb4201
100000b4:	42012001 	.word	0x42012001
100000b8:	bd03d1f8 	.word	0xbd03d1f8
100000bc:	6618b502 	.word	0x6618b502
100000c0:	f7ff6618 	.word	0xf7ff6618
100000c4:	6e18fff2 	.word	0x6e18fff2
100000c8:	bd026e18 	.word	0xbd026e18
100000cc:	40020000 	.word	0x40020000
100000d0:	18000000 	.word	0x18000000
100000d4:	00070000 	.word	0x00070000
100000d8:	005f0300 	.word	0x005f0300
100000dc:	00002221 	.word	0x00002221
100000e0:	180000f4 	.word	0x180000f4
100000e4:	a0002022 	.word	0xa0002022
100000e8:	10000100 	.word	0x10000100
100000ec:	e000ed08 	.word	0xe000ed08
	...
100000fc:	d58f0b07 	.word	0xd58f0b07

Disassembly of section rom_start:

10000100 <_vector_table>:
10000100:	20000e98 10000e79 10002179 10000e35     ... y...y!..5...
	...
1000012c:	10000d01 00000000 00000000 10000ca1     ................
1000013c:	10001145                                E...

10000140 <_irq_vector_table>:
10000140:	10000d71 10000d71 10000d71 10000d71     q...q...q...q...
10000150:	10000d71 10000d71 10000d71 10000d71     q...q...q...q...
10000160:	10000d71 10000d71 10000d71 10000d71     q...q...q...q...
10000170:	10000d71 10000d71 10000d71 10000d71     q...q...q...q...
10000180:	10000d71 10000d71 10000d71 10000d71     q...q...q...q...
10000190:	10000d71 10000d71 10000d71 10000d71     q...q...q...q...
100001a0:	10000d71 10000d71                       q...q...

Disassembly of section text:

100001a8 <__gnu_thumb1_case_uqi>:
100001a8:	b402      	push	{r1}
100001aa:	4671      	mov	r1, lr
100001ac:	0849      	lsrs	r1, r1, #1
100001ae:	0049      	lsls	r1, r1, #1
100001b0:	5c09      	ldrb	r1, [r1, r0]
100001b2:	0049      	lsls	r1, r1, #1
100001b4:	448e      	add	lr, r1
100001b6:	bc02      	pop	{r1}
100001b8:	4770      	bx	lr
100001ba:	46c0      	nop			; (mov r8, r8)

100001bc <__gnu_thumb1_case_shi>:
100001bc:	b403      	push	{r0, r1}
100001be:	4671      	mov	r1, lr
100001c0:	0849      	lsrs	r1, r1, #1
100001c2:	0040      	lsls	r0, r0, #1
100001c4:	0049      	lsls	r1, r1, #1
100001c6:	5e09      	ldrsh	r1, [r1, r0]
100001c8:	0049      	lsls	r1, r1, #1
100001ca:	448e      	add	lr, r1
100001cc:	bc03      	pop	{r0, r1}
100001ce:	4770      	bx	lr

100001d0 <__udivsi3>:
100001d0:	2900      	cmp	r1, #0
100001d2:	d034      	beq.n	1000023e <.udivsi3_skip_div0_test+0x6a>

100001d4 <.udivsi3_skip_div0_test>:
100001d4:	2301      	movs	r3, #1
100001d6:	2200      	movs	r2, #0
100001d8:	b410      	push	{r4}
100001da:	4288      	cmp	r0, r1
100001dc:	d32c      	bcc.n	10000238 <.udivsi3_skip_div0_test+0x64>
100001de:	2401      	movs	r4, #1
100001e0:	0724      	lsls	r4, r4, #28
100001e2:	42a1      	cmp	r1, r4
100001e4:	d204      	bcs.n	100001f0 <.udivsi3_skip_div0_test+0x1c>
100001e6:	4281      	cmp	r1, r0
100001e8:	d202      	bcs.n	100001f0 <.udivsi3_skip_div0_test+0x1c>
100001ea:	0109      	lsls	r1, r1, #4
100001ec:	011b      	lsls	r3, r3, #4
100001ee:	e7f8      	b.n	100001e2 <.udivsi3_skip_div0_test+0xe>
100001f0:	00e4      	lsls	r4, r4, #3
100001f2:	42a1      	cmp	r1, r4
100001f4:	d204      	bcs.n	10000200 <.udivsi3_skip_div0_test+0x2c>
100001f6:	4281      	cmp	r1, r0
100001f8:	d202      	bcs.n	10000200 <.udivsi3_skip_div0_test+0x2c>
100001fa:	0049      	lsls	r1, r1, #1
100001fc:	005b      	lsls	r3, r3, #1
100001fe:	e7f8      	b.n	100001f2 <.udivsi3_skip_div0_test+0x1e>
10000200:	4288      	cmp	r0, r1
10000202:	d301      	bcc.n	10000208 <.udivsi3_skip_div0_test+0x34>
10000204:	1a40      	subs	r0, r0, r1
10000206:	431a      	orrs	r2, r3
10000208:	084c      	lsrs	r4, r1, #1
1000020a:	42a0      	cmp	r0, r4
1000020c:	d302      	bcc.n	10000214 <.udivsi3_skip_div0_test+0x40>
1000020e:	1b00      	subs	r0, r0, r4
10000210:	085c      	lsrs	r4, r3, #1
10000212:	4322      	orrs	r2, r4
10000214:	088c      	lsrs	r4, r1, #2
10000216:	42a0      	cmp	r0, r4
10000218:	d302      	bcc.n	10000220 <.udivsi3_skip_div0_test+0x4c>
1000021a:	1b00      	subs	r0, r0, r4
1000021c:	089c      	lsrs	r4, r3, #2
1000021e:	4322      	orrs	r2, r4
10000220:	08cc      	lsrs	r4, r1, #3
10000222:	42a0      	cmp	r0, r4
10000224:	d302      	bcc.n	1000022c <.udivsi3_skip_div0_test+0x58>
10000226:	1b00      	subs	r0, r0, r4
10000228:	08dc      	lsrs	r4, r3, #3
1000022a:	4322      	orrs	r2, r4
1000022c:	2800      	cmp	r0, #0
1000022e:	d003      	beq.n	10000238 <.udivsi3_skip_div0_test+0x64>
10000230:	091b      	lsrs	r3, r3, #4
10000232:	d001      	beq.n	10000238 <.udivsi3_skip_div0_test+0x64>
10000234:	0909      	lsrs	r1, r1, #4
10000236:	e7e3      	b.n	10000200 <.udivsi3_skip_div0_test+0x2c>
10000238:	0010      	movs	r0, r2
1000023a:	bc10      	pop	{r4}
1000023c:	4770      	bx	lr
1000023e:	b501      	push	{r0, lr}
10000240:	2000      	movs	r0, #0
10000242:	f000 f80b 	bl	1000025c <__aeabi_idiv0>
10000246:	bd02      	pop	{r1, pc}

10000248 <__aeabi_uidivmod>:
10000248:	2900      	cmp	r1, #0
1000024a:	d0f8      	beq.n	1000023e <.udivsi3_skip_div0_test+0x6a>
1000024c:	b503      	push	{r0, r1, lr}
1000024e:	f7ff ffc1 	bl	100001d4 <.udivsi3_skip_div0_test>
10000252:	bc0e      	pop	{r1, r2, r3}
10000254:	4342      	muls	r2, r0
10000256:	1a89      	subs	r1, r1, r2
10000258:	4718      	bx	r3
1000025a:	46c0      	nop			; (mov r8, r8)

1000025c <__aeabi_idiv0>:
1000025c:	4770      	bx	lr
1000025e:	46c0      	nop			; (mov r8, r8)

10000260 <__clzsi2>:
10000260:	211c      	movs	r1, #28
10000262:	2301      	movs	r3, #1
10000264:	041b      	lsls	r3, r3, #16
10000266:	4298      	cmp	r0, r3
10000268:	d301      	bcc.n	1000026e <__clzsi2+0xe>
1000026a:	0c00      	lsrs	r0, r0, #16
1000026c:	3910      	subs	r1, #16
1000026e:	0a1b      	lsrs	r3, r3, #8
10000270:	4298      	cmp	r0, r3
10000272:	d301      	bcc.n	10000278 <__clzsi2+0x18>
10000274:	0a00      	lsrs	r0, r0, #8
10000276:	3908      	subs	r1, #8
10000278:	091b      	lsrs	r3, r3, #4
1000027a:	4298      	cmp	r0, r3
1000027c:	d301      	bcc.n	10000282 <__clzsi2+0x22>
1000027e:	0900      	lsrs	r0, r0, #4
10000280:	3904      	subs	r1, #4
10000282:	a202      	add	r2, pc, #8	; (adr r2, 1000028c <__clzsi2+0x2c>)
10000284:	5c10      	ldrb	r0, [r2, r0]
10000286:	1840      	adds	r0, r0, r1
10000288:	4770      	bx	lr
1000028a:	46c0      	nop			; (mov r8, r8)
1000028c:	02020304 	.word	0x02020304
10000290:	01010101 	.word	0x01010101
	...

1000029c <__aeabi_uldivmod>:
1000029c:	2b00      	cmp	r3, #0
1000029e:	d111      	bne.n	100002c4 <__aeabi_uldivmod+0x28>
100002a0:	2a00      	cmp	r2, #0
100002a2:	d10f      	bne.n	100002c4 <__aeabi_uldivmod+0x28>
100002a4:	2900      	cmp	r1, #0
100002a6:	d100      	bne.n	100002aa <__aeabi_uldivmod+0xe>
100002a8:	2800      	cmp	r0, #0
100002aa:	d002      	beq.n	100002b2 <__aeabi_uldivmod+0x16>
100002ac:	2100      	movs	r1, #0
100002ae:	43c9      	mvns	r1, r1
100002b0:	0008      	movs	r0, r1
100002b2:	b407      	push	{r0, r1, r2}
100002b4:	4802      	ldr	r0, [pc, #8]	; (100002c0 <__aeabi_uldivmod+0x24>)
100002b6:	a102      	add	r1, pc, #8	; (adr r1, 100002c0 <__aeabi_uldivmod+0x24>)
100002b8:	1840      	adds	r0, r0, r1
100002ba:	9002      	str	r0, [sp, #8]
100002bc:	bd03      	pop	{r0, r1, pc}
100002be:	46c0      	nop			; (mov r8, r8)
100002c0:	ffffff9d 	.word	0xffffff9d
100002c4:	b403      	push	{r0, r1}
100002c6:	4668      	mov	r0, sp
100002c8:	b501      	push	{r0, lr}
100002ca:	9802      	ldr	r0, [sp, #8]
100002cc:	f000 f84c 	bl	10000368 <__udivmoddi4>
100002d0:	9b01      	ldr	r3, [sp, #4]
100002d2:	469e      	mov	lr, r3
100002d4:	b002      	add	sp, #8
100002d6:	bc0c      	pop	{r2, r3}
100002d8:	4770      	bx	lr
100002da:	46c0      	nop			; (mov r8, r8)

100002dc <__aeabi_llsr>:
100002dc:	40d0      	lsrs	r0, r2
100002de:	000b      	movs	r3, r1
100002e0:	40d1      	lsrs	r1, r2
100002e2:	469c      	mov	ip, r3
100002e4:	3a20      	subs	r2, #32
100002e6:	40d3      	lsrs	r3, r2
100002e8:	4318      	orrs	r0, r3
100002ea:	4252      	negs	r2, r2
100002ec:	4663      	mov	r3, ip
100002ee:	4093      	lsls	r3, r2
100002f0:	4318      	orrs	r0, r3
100002f2:	4770      	bx	lr

100002f4 <__aeabi_llsl>:
100002f4:	4091      	lsls	r1, r2
100002f6:	0003      	movs	r3, r0
100002f8:	4090      	lsls	r0, r2
100002fa:	469c      	mov	ip, r3
100002fc:	3a20      	subs	r2, #32
100002fe:	4093      	lsls	r3, r2
10000300:	4319      	orrs	r1, r3
10000302:	4252      	negs	r2, r2
10000304:	4663      	mov	r3, ip
10000306:	40d3      	lsrs	r3, r2
10000308:	4319      	orrs	r1, r3
1000030a:	4770      	bx	lr

1000030c <__clzdi2>:
1000030c:	b510      	push	{r4, lr}
1000030e:	2900      	cmp	r1, #0
10000310:	d103      	bne.n	1000031a <__clzdi2+0xe>
10000312:	f7ff ffa5 	bl	10000260 <__clzsi2>
10000316:	3020      	adds	r0, #32
10000318:	e002      	b.n	10000320 <__clzdi2+0x14>
1000031a:	0008      	movs	r0, r1
1000031c:	f7ff ffa0 	bl	10000260 <__clzsi2>
10000320:	bd10      	pop	{r4, pc}
10000322:	46c0      	nop			; (mov r8, r8)

10000324 <__aeabi_lmul>:
10000324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10000326:	0c04      	lsrs	r4, r0, #16
10000328:	000d      	movs	r5, r1
1000032a:	b291      	uxth	r1, r2
1000032c:	000f      	movs	r7, r1
1000032e:	4361      	muls	r1, r4
10000330:	468c      	mov	ip, r1
10000332:	0006      	movs	r6, r0
10000334:	9301      	str	r3, [sp, #4]
10000336:	b283      	uxth	r3, r0
10000338:	0c10      	lsrs	r0, r2, #16
1000033a:	435f      	muls	r7, r3
1000033c:	4344      	muls	r4, r0
1000033e:	4358      	muls	r0, r3
10000340:	0c3b      	lsrs	r3, r7, #16
10000342:	4460      	add	r0, ip
10000344:	181b      	adds	r3, r3, r0
10000346:	4299      	cmp	r1, r3
10000348:	d902      	bls.n	10000350 <__aeabi_lmul+0x2c>
1000034a:	2180      	movs	r1, #128	; 0x80
1000034c:	0249      	lsls	r1, r1, #9
1000034e:	1864      	adds	r4, r4, r1
10000350:	9901      	ldr	r1, [sp, #4]
10000352:	4355      	muls	r5, r2
10000354:	4371      	muls	r1, r6
10000356:	0c18      	lsrs	r0, r3, #16
10000358:	1904      	adds	r4, r0, r4
1000035a:	041b      	lsls	r3, r3, #16
1000035c:	b2bf      	uxth	r7, r7
1000035e:	1949      	adds	r1, r1, r5
10000360:	19d8      	adds	r0, r3, r7
10000362:	1909      	adds	r1, r1, r4
10000364:	b003      	add	sp, #12
10000366:	bdf0      	pop	{r4, r5, r6, r7, pc}

10000368 <__udivmoddi4>:
10000368:	b5f0      	push	{r4, r5, r6, r7, lr}
1000036a:	0006      	movs	r6, r0
1000036c:	000f      	movs	r7, r1
1000036e:	0015      	movs	r5, r2
10000370:	001c      	movs	r4, r3
10000372:	b085      	sub	sp, #20
10000374:	428b      	cmp	r3, r1
10000376:	d863      	bhi.n	10000440 <__udivmoddi4+0xd8>
10000378:	d101      	bne.n	1000037e <__udivmoddi4+0x16>
1000037a:	4282      	cmp	r2, r0
1000037c:	d860      	bhi.n	10000440 <__udivmoddi4+0xd8>
1000037e:	0021      	movs	r1, r4
10000380:	0028      	movs	r0, r5
10000382:	f7ff ffc3 	bl	1000030c <__clzdi2>
10000386:	0039      	movs	r1, r7
10000388:	9000      	str	r0, [sp, #0]
1000038a:	0030      	movs	r0, r6
1000038c:	f7ff ffbe 	bl	1000030c <__clzdi2>
10000390:	9b00      	ldr	r3, [sp, #0]
10000392:	0021      	movs	r1, r4
10000394:	1a1b      	subs	r3, r3, r0
10000396:	001a      	movs	r2, r3
10000398:	0028      	movs	r0, r5
1000039a:	9303      	str	r3, [sp, #12]
1000039c:	f7ff ffaa 	bl	100002f4 <__aeabi_llsl>
100003a0:	9000      	str	r0, [sp, #0]
100003a2:	9101      	str	r1, [sp, #4]
100003a4:	42b9      	cmp	r1, r7
100003a6:	d845      	bhi.n	10000434 <__udivmoddi4+0xcc>
100003a8:	d101      	bne.n	100003ae <__udivmoddi4+0x46>
100003aa:	42b0      	cmp	r0, r6
100003ac:	d842      	bhi.n	10000434 <__udivmoddi4+0xcc>
100003ae:	9b00      	ldr	r3, [sp, #0]
100003b0:	9c01      	ldr	r4, [sp, #4]
100003b2:	2001      	movs	r0, #1
100003b4:	2100      	movs	r1, #0
100003b6:	9a03      	ldr	r2, [sp, #12]
100003b8:	1af6      	subs	r6, r6, r3
100003ba:	41a7      	sbcs	r7, r4
100003bc:	f7ff ff9a 	bl	100002f4 <__aeabi_llsl>
100003c0:	0004      	movs	r4, r0
100003c2:	000d      	movs	r5, r1
100003c4:	9b03      	ldr	r3, [sp, #12]
100003c6:	2b00      	cmp	r3, #0
100003c8:	d02b      	beq.n	10000422 <__udivmoddi4+0xba>
100003ca:	9b01      	ldr	r3, [sp, #4]
100003cc:	9a00      	ldr	r2, [sp, #0]
100003ce:	07db      	lsls	r3, r3, #31
100003d0:	0850      	lsrs	r0, r2, #1
100003d2:	4318      	orrs	r0, r3
100003d4:	9b01      	ldr	r3, [sp, #4]
100003d6:	0859      	lsrs	r1, r3, #1
100003d8:	9b03      	ldr	r3, [sp, #12]
100003da:	469c      	mov	ip, r3
100003dc:	42b9      	cmp	r1, r7
100003de:	d82c      	bhi.n	1000043a <__udivmoddi4+0xd2>
100003e0:	d101      	bne.n	100003e6 <__udivmoddi4+0x7e>
100003e2:	42b0      	cmp	r0, r6
100003e4:	d829      	bhi.n	1000043a <__udivmoddi4+0xd2>
100003e6:	0032      	movs	r2, r6
100003e8:	003b      	movs	r3, r7
100003ea:	1a12      	subs	r2, r2, r0
100003ec:	418b      	sbcs	r3, r1
100003ee:	2601      	movs	r6, #1
100003f0:	1892      	adds	r2, r2, r2
100003f2:	415b      	adcs	r3, r3
100003f4:	2700      	movs	r7, #0
100003f6:	18b6      	adds	r6, r6, r2
100003f8:	415f      	adcs	r7, r3
100003fa:	2301      	movs	r3, #1
100003fc:	425b      	negs	r3, r3
100003fe:	449c      	add	ip, r3
10000400:	4663      	mov	r3, ip
10000402:	2b00      	cmp	r3, #0
10000404:	d1ea      	bne.n	100003dc <__udivmoddi4+0x74>
10000406:	0030      	movs	r0, r6
10000408:	0039      	movs	r1, r7
1000040a:	9a03      	ldr	r2, [sp, #12]
1000040c:	f7ff ff66 	bl	100002dc <__aeabi_llsr>
10000410:	9a03      	ldr	r2, [sp, #12]
10000412:	19a4      	adds	r4, r4, r6
10000414:	417d      	adcs	r5, r7
10000416:	0006      	movs	r6, r0
10000418:	000f      	movs	r7, r1
1000041a:	f7ff ff6b 	bl	100002f4 <__aeabi_llsl>
1000041e:	1a24      	subs	r4, r4, r0
10000420:	418d      	sbcs	r5, r1
10000422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10000424:	2b00      	cmp	r3, #0
10000426:	d001      	beq.n	1000042c <__udivmoddi4+0xc4>
10000428:	601e      	str	r6, [r3, #0]
1000042a:	605f      	str	r7, [r3, #4]
1000042c:	0020      	movs	r0, r4
1000042e:	0029      	movs	r1, r5
10000430:	b005      	add	sp, #20
10000432:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000434:	2400      	movs	r4, #0
10000436:	2500      	movs	r5, #0
10000438:	e7c4      	b.n	100003c4 <__udivmoddi4+0x5c>
1000043a:	19b6      	adds	r6, r6, r6
1000043c:	417f      	adcs	r7, r7
1000043e:	e7dc      	b.n	100003fa <__udivmoddi4+0x92>
10000440:	2400      	movs	r4, #0
10000442:	2500      	movs	r5, #0
10000444:	e7ed      	b.n	10000422 <__udivmoddi4+0xba>
	...

10000448 <main>:
 */

#include <zephyr/kernel.h>

void main(void)
{
10000448:	b510      	push	{r4, lr}
	printk("Hello World! %s\n", CONFIG_BOARD);
1000044a:	4902      	ldr	r1, [pc, #8]	; (10000454 <main+0xc>)
1000044c:	4802      	ldr	r0, [pc, #8]	; (10000458 <main+0x10>)
1000044e:	f001 fe0a 	bl	10002066 <printk>
}
10000452:	bd10      	pop	{r4, pc}
10000454:	10002a58 	.word	0x10002a58
10000458:	10002a61 	.word	0x10002a61

1000045c <char_out>:

	return c;
}

static int char_out(int c, void *ctx_p)
{
1000045c:	b510      	push	{r4, lr}
	(void) ctx_p;
	return _char_out(c);
1000045e:	4b02      	ldr	r3, [pc, #8]	; (10000468 <char_out+0xc>)
10000460:	681b      	ldr	r3, [r3, #0]
10000462:	4798      	blx	r3
}
10000464:	bd10      	pop	{r4, pc}
10000466:	46c0      	nop			; (mov r8, r8)
10000468:	20000000 	.word	0x20000000

1000046c <__printk_hook_install>:
	_char_out = fn;
1000046c:	4b01      	ldr	r3, [pc, #4]	; (10000474 <__printk_hook_install+0x8>)
1000046e:	6018      	str	r0, [r3, #0]
}
10000470:	4770      	bx	lr
10000472:	46c0      	nop			; (mov r8, r8)
10000474:	20000000 	.word	0x20000000

10000478 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
10000478:	b513      	push	{r0, r1, r4, lr}
1000047a:	000b      	movs	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
1000047c:	2100      	movs	r1, #0
1000047e:	4c03      	ldr	r4, [pc, #12]	; (1000048c <vprintk+0x14>)
10000480:	0002      	movs	r2, r0
10000482:	9100      	str	r1, [sp, #0]
10000484:	0020      	movs	r0, r4
10000486:	f000 f803 	bl	10000490 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
1000048a:	bd13      	pop	{r0, r1, r4, pc}
1000048c:	1000045d 	.word	0x1000045d

10000490 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
10000490:	b5f0      	push	{r4, r5, r6, r7, lr}
10000492:	001c      	movs	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
10000494:	2700      	movs	r7, #0
{
10000496:	b099      	sub	sp, #100	; 0x64
10000498:	9004      	str	r0, [sp, #16]
1000049a:	9105      	str	r1, [sp, #20]
1000049c:	9208      	str	r2, [sp, #32]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
1000049e:	9b08      	ldr	r3, [sp, #32]
100004a0:	7818      	ldrb	r0, [r3, #0]
100004a2:	2800      	cmp	r0, #0
100004a4:	d101      	bne.n	100004aa <z_cbvprintf_impl+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
100004a6:	0038      	movs	r0, r7
100004a8:	e327      	b.n	10000afa <z_cbvprintf_impl+0x66a>
			OUTC(*fp++);
100004aa:	9b08      	ldr	r3, [sp, #32]
100004ac:	3301      	adds	r3, #1
100004ae:	9307      	str	r3, [sp, #28]
		if (*fp != '%') {
100004b0:	2825      	cmp	r0, #37	; 0x25
100004b2:	d007      	beq.n	100004c4 <z_cbvprintf_impl+0x34>
			OUTC('%');
100004b4:	9905      	ldr	r1, [sp, #20]
100004b6:	9b04      	ldr	r3, [sp, #16]
100004b8:	4798      	blx	r3
100004ba:	2800      	cmp	r0, #0
100004bc:	da00      	bge.n	100004c0 <z_cbvprintf_impl+0x30>
100004be:	e31c      	b.n	10000afa <z_cbvprintf_impl+0x66a>
100004c0:	3701      	adds	r7, #1
		if (bps == NULL) {
100004c2:	e1e3      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
		} state = {
100004c4:	ad12      	add	r5, sp, #72	; 0x48
100004c6:	2218      	movs	r2, #24
100004c8:	2100      	movs	r1, #0
100004ca:	0028      	movs	r0, r5
100004cc:	f001 fe76 	bl	100021bc <memset>
	if (*sp == '%') {
100004d0:	9b08      	ldr	r3, [sp, #32]
100004d2:	785b      	ldrb	r3, [r3, #1]
100004d4:	2b25      	cmp	r3, #37	; 0x25
100004d6:	d114      	bne.n	10000502 <z_cbvprintf_impl+0x72>
		conv->specifier = *sp++;
100004d8:	9a08      	ldr	r2, [sp, #32]
100004da:	72eb      	strb	r3, [r5, #11]
100004dc:	3202      	adds	r2, #2
100004de:	9207      	str	r2, [sp, #28]
		if (conv->width_star) {
100004e0:	ab12      	add	r3, sp, #72	; 0x48
100004e2:	7a5a      	ldrb	r2, [r3, #9]
100004e4:	07d1      	lsls	r1, r2, #31
100004e6:	d400      	bmi.n	100004ea <z_cbvprintf_impl+0x5a>
100004e8:	e17f      	b.n	100007ea <z_cbvprintf_impl+0x35a>
			width = va_arg(ap, int);
100004ea:	cc02      	ldmia	r4!, {r1}
100004ec:	9103      	str	r1, [sp, #12]
			if (width < 0) {
100004ee:	2900      	cmp	r1, #0
100004f0:	db00      	blt.n	100004f4 <z_cbvprintf_impl+0x64>
100004f2:	e17f      	b.n	100007f4 <z_cbvprintf_impl+0x364>
				conv->flag_dash = true;
100004f4:	2104      	movs	r1, #4
100004f6:	7a18      	ldrb	r0, [r3, #8]
100004f8:	4301      	orrs	r1, r0
100004fa:	7219      	strb	r1, [r3, #8]
				width = -width;
100004fc:	9b03      	ldr	r3, [sp, #12]
		int width = -1;
100004fe:	425b      	negs	r3, r3
10000500:	e177      	b.n	100007f2 <z_cbvprintf_impl+0x362>
10000502:	2200      	movs	r2, #0
		switch (*sp) {
10000504:	2601      	movs	r6, #1
10000506:	0015      	movs	r5, r2
10000508:	0010      	movs	r0, r2
1000050a:	4694      	mov	ip, r2
1000050c:	9203      	str	r2, [sp, #12]
1000050e:	9b07      	ldr	r3, [sp, #28]
10000510:	781b      	ldrb	r3, [r3, #0]
10000512:	2b2b      	cmp	r3, #43	; 0x2b
10000514:	d06f      	beq.n	100005f6 <z_cbvprintf_impl+0x166>
10000516:	d868      	bhi.n	100005ea <z_cbvprintf_impl+0x15a>
10000518:	2b20      	cmp	r3, #32
1000051a:	d071      	beq.n	10000600 <z_cbvprintf_impl+0x170>
1000051c:	2b23      	cmp	r3, #35	; 0x23
1000051e:	d071      	beq.n	10000604 <z_cbvprintf_impl+0x174>
10000520:	2a00      	cmp	r2, #0
10000522:	d005      	beq.n	10000530 <z_cbvprintf_impl+0xa0>
10000524:	ae12      	add	r6, sp, #72	; 0x48
10000526:	7a32      	ldrb	r2, [r6, #8]
10000528:	0011      	movs	r1, r2
1000052a:	2240      	movs	r2, #64	; 0x40
1000052c:	430a      	orrs	r2, r1
1000052e:	7232      	strb	r2, [r6, #8]
10000530:	2d00      	cmp	r5, #0
10000532:	d004      	beq.n	1000053e <z_cbvprintf_impl+0xae>
10000534:	2220      	movs	r2, #32
10000536:	ad12      	add	r5, sp, #72	; 0x48
10000538:	7a2e      	ldrb	r6, [r5, #8]
1000053a:	4332      	orrs	r2, r6
1000053c:	722a      	strb	r2, [r5, #8]
1000053e:	2800      	cmp	r0, #0
10000540:	d004      	beq.n	1000054c <z_cbvprintf_impl+0xbc>
10000542:	2210      	movs	r2, #16
10000544:	a812      	add	r0, sp, #72	; 0x48
10000546:	7a05      	ldrb	r5, [r0, #8]
10000548:	432a      	orrs	r2, r5
1000054a:	7202      	strb	r2, [r0, #8]
1000054c:	9a03      	ldr	r2, [sp, #12]
1000054e:	2a00      	cmp	r2, #0
10000550:	d004      	beq.n	1000055c <z_cbvprintf_impl+0xcc>
10000552:	2208      	movs	r2, #8
10000554:	a912      	add	r1, sp, #72	; 0x48
10000556:	7a08      	ldrb	r0, [r1, #8]
10000558:	4302      	orrs	r2, r0
1000055a:	720a      	strb	r2, [r1, #8]
1000055c:	4662      	mov	r2, ip
1000055e:	2a00      	cmp	r2, #0
10000560:	d004      	beq.n	1000056c <z_cbvprintf_impl+0xdc>
10000562:	2204      	movs	r2, #4
10000564:	a912      	add	r1, sp, #72	; 0x48
10000566:	7a08      	ldrb	r0, [r1, #8]
10000568:	4302      	orrs	r2, r0
1000056a:	720a      	strb	r2, [r1, #8]
	if (conv->flag_zero && conv->flag_dash) {
1000056c:	2144      	movs	r1, #68	; 0x44
1000056e:	a812      	add	r0, sp, #72	; 0x48
10000570:	7a02      	ldrb	r2, [r0, #8]
10000572:	4011      	ands	r1, r2
10000574:	2944      	cmp	r1, #68	; 0x44
10000576:	d102      	bne.n	1000057e <z_cbvprintf_impl+0xee>
		conv->flag_zero = false;
10000578:	2140      	movs	r1, #64	; 0x40
1000057a:	438a      	bics	r2, r1
1000057c:	7202      	strb	r2, [r0, #8]
	conv->width_present = true;
1000057e:	2280      	movs	r2, #128	; 0x80
10000580:	7a01      	ldrb	r1, [r0, #8]
10000582:	4252      	negs	r2, r2
10000584:	430a      	orrs	r2, r1
10000586:	7202      	strb	r2, [r0, #8]
	size_t val = 0;
10000588:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
1000058a:	250a      	movs	r5, #10
1000058c:	9a07      	ldr	r2, [sp, #28]
	if (*sp == '*') {
1000058e:	2b2a      	cmp	r3, #42	; 0x2a
10000590:	d140      	bne.n	10000614 <z_cbvprintf_impl+0x184>
		conv->width_star = true;
10000592:	7a41      	ldrb	r1, [r0, #9]
10000594:	3b29      	subs	r3, #41	; 0x29
10000596:	430b      	orrs	r3, r1
		return ++sp;
10000598:	3201      	adds	r2, #1
		conv->width_star = true;
1000059a:	7243      	strb	r3, [r0, #9]
	conv->prec_present = (*sp == '.');
1000059c:	7815      	ldrb	r5, [r2, #0]
1000059e:	2602      	movs	r6, #2
100005a0:	0029      	movs	r1, r5
100005a2:	392e      	subs	r1, #46	; 0x2e
100005a4:	424b      	negs	r3, r1
100005a6:	4159      	adcs	r1, r3
100005a8:	a812      	add	r0, sp, #72	; 0x48
100005aa:	7a43      	ldrb	r3, [r0, #9]
100005ac:	0049      	lsls	r1, r1, #1
100005ae:	43b3      	bics	r3, r6
100005b0:	430b      	orrs	r3, r1
100005b2:	7243      	strb	r3, [r0, #9]
	if (!conv->prec_present) {
100005b4:	2d2e      	cmp	r5, #46	; 0x2e
100005b6:	d145      	bne.n	10000644 <z_cbvprintf_impl+0x1b4>
	if (*sp == '*') {
100005b8:	7853      	ldrb	r3, [r2, #1]
100005ba:	2b2a      	cmp	r3, #42	; 0x2a
100005bc:	d03d      	beq.n	1000063a <z_cbvprintf_impl+0x1aa>
	size_t val = 0;
100005be:	2300      	movs	r3, #0
	++sp;
100005c0:	3201      	adds	r2, #1
		val = 10U * val + *sp++ - '0';
100005c2:	3608      	adds	r6, #8
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
100005c4:	7811      	ldrb	r1, [r2, #0]
100005c6:	1c55      	adds	r5, r2, #1
100005c8:	0008      	movs	r0, r1
100005ca:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
100005cc:	2809      	cmp	r0, #9
100005ce:	d963      	bls.n	10000698 <z_cbvprintf_impl+0x208>
	conv->prec_value = prec;
100005d0:	a912      	add	r1, sp, #72	; 0x48
100005d2:	9316      	str	r3, [sp, #88]	; 0x58
	conv->unsupported |= ((conv->prec_value < 0)
100005d4:	7a0d      	ldrb	r5, [r1, #8]
100005d6:	07a8      	lsls	r0, r5, #30
100005d8:	4318      	orrs	r0, r3
100005da:	2302      	movs	r3, #2
100005dc:	439d      	bics	r5, r3
100005de:	002b      	movs	r3, r5
100005e0:	0fc0      	lsrs	r0, r0, #31
100005e2:	0040      	lsls	r0, r0, #1
100005e4:	4303      	orrs	r3, r0
100005e6:	720b      	strb	r3, [r1, #8]
	return sp;
100005e8:	e02c      	b.n	10000644 <z_cbvprintf_impl+0x1b4>
		switch (*sp) {
100005ea:	2b2d      	cmp	r3, #45	; 0x2d
100005ec:	d00c      	beq.n	10000608 <z_cbvprintf_impl+0x178>
100005ee:	2b30      	cmp	r3, #48	; 0x30
100005f0:	d196      	bne.n	10000520 <z_cbvprintf_impl+0x90>
100005f2:	0032      	movs	r2, r6
100005f4:	e000      	b.n	100005f8 <z_cbvprintf_impl+0x168>
100005f6:	9603      	str	r6, [sp, #12]
			++sp;
100005f8:	9b07      	ldr	r3, [sp, #28]
100005fa:	3301      	adds	r3, #1
100005fc:	9307      	str	r3, [sp, #28]
	} while (loop);
100005fe:	e786      	b.n	1000050e <z_cbvprintf_impl+0x7e>
		switch (*sp) {
10000600:	0030      	movs	r0, r6
10000602:	e7f9      	b.n	100005f8 <z_cbvprintf_impl+0x168>
10000604:	0035      	movs	r5, r6
10000606:	e7f7      	b.n	100005f8 <z_cbvprintf_impl+0x168>
10000608:	46b4      	mov	ip, r6
1000060a:	e7f5      	b.n	100005f8 <z_cbvprintf_impl+0x168>
		val = 10U * val + *sp++ - '0';
1000060c:	0032      	movs	r2, r6
1000060e:	4369      	muls	r1, r5
10000610:	3930      	subs	r1, #48	; 0x30
10000612:	1859      	adds	r1, r3, r1
10000614:	7813      	ldrb	r3, [r2, #0]
10000616:	1c56      	adds	r6, r2, #1
10000618:	0018      	movs	r0, r3
1000061a:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
1000061c:	2809      	cmp	r0, #9
1000061e:	d9f5      	bls.n	1000060c <z_cbvprintf_impl+0x17c>
	if (sp != wp) {
10000620:	9b07      	ldr	r3, [sp, #28]
10000622:	4293      	cmp	r3, r2
10000624:	d0ba      	beq.n	1000059c <z_cbvprintf_impl+0x10c>
		conv->unsupported |= ((conv->width_value < 0)
10000626:	2502      	movs	r5, #2
		conv->width_value = width;
10000628:	ab12      	add	r3, sp, #72	; 0x48
		conv->unsupported |= ((conv->width_value < 0)
1000062a:	7a18      	ldrb	r0, [r3, #8]
		conv->width_value = width;
1000062c:	9115      	str	r1, [sp, #84]	; 0x54
		conv->unsupported |= ((conv->width_value < 0)
1000062e:	0fc9      	lsrs	r1, r1, #31
10000630:	0049      	lsls	r1, r1, #1
10000632:	43a8      	bics	r0, r5
10000634:	4301      	orrs	r1, r0
10000636:	7219      	strb	r1, [r3, #8]
10000638:	e7b0      	b.n	1000059c <z_cbvprintf_impl+0x10c>
		conv->prec_star = true;
1000063a:	2304      	movs	r3, #4
1000063c:	7a41      	ldrb	r1, [r0, #9]
		return ++sp;
1000063e:	3202      	adds	r2, #2
		conv->prec_star = true;
10000640:	430b      	orrs	r3, r1
10000642:	7243      	strb	r3, [r0, #9]
	switch (*sp) {
10000644:	7811      	ldrb	r1, [r2, #0]
10000646:	ab12      	add	r3, sp, #72	; 0x48
10000648:	296c      	cmp	r1, #108	; 0x6c
1000064a:	d045      	beq.n	100006d8 <z_cbvprintf_impl+0x248>
1000064c:	d829      	bhi.n	100006a2 <z_cbvprintf_impl+0x212>
1000064e:	2968      	cmp	r1, #104	; 0x68
10000650:	d030      	beq.n	100006b4 <z_cbvprintf_impl+0x224>
10000652:	296a      	cmp	r1, #106	; 0x6a
10000654:	d04c      	beq.n	100006f0 <z_cbvprintf_impl+0x260>
10000656:	294c      	cmp	r1, #76	; 0x4c
10000658:	d054      	beq.n	10000704 <z_cbvprintf_impl+0x274>
	conv->specifier = *sp++;
1000065a:	7811      	ldrb	r1, [r2, #0]
1000065c:	1c53      	adds	r3, r2, #1
1000065e:	aa12      	add	r2, sp, #72	; 0x48
10000660:	9307      	str	r3, [sp, #28]
10000662:	72d1      	strb	r1, [r2, #11]
		if (conv->length_mod == LENGTH_UPPER_L) {
10000664:	7a53      	ldrb	r3, [r2, #9]
	switch (conv->specifier) {
10000666:	2978      	cmp	r1, #120	; 0x78
10000668:	d900      	bls.n	1000066c <z_cbvprintf_impl+0x1dc>
1000066a:	e0b9      	b.n	100007e0 <z_cbvprintf_impl+0x350>
1000066c:	296d      	cmp	r1, #109	; 0x6d
1000066e:	d850      	bhi.n	10000712 <z_cbvprintf_impl+0x282>
10000670:	2969      	cmp	r1, #105	; 0x69
10000672:	d900      	bls.n	10000676 <z_cbvprintf_impl+0x1e6>
10000674:	e0b4      	b.n	100007e0 <z_cbvprintf_impl+0x350>
10000676:	2957      	cmp	r1, #87	; 0x57
10000678:	d866      	bhi.n	10000748 <z_cbvprintf_impl+0x2b8>
1000067a:	2941      	cmp	r1, #65	; 0x41
1000067c:	d003      	beq.n	10000686 <z_cbvprintf_impl+0x1f6>
1000067e:	3945      	subs	r1, #69	; 0x45
10000680:	2902      	cmp	r1, #2
10000682:	d900      	bls.n	10000686 <z_cbvprintf_impl+0x1f6>
10000684:	e0ac      	b.n	100007e0 <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_FP;
10000686:	2307      	movs	r3, #7
10000688:	a912      	add	r1, sp, #72	; 0x48
1000068a:	7a8a      	ldrb	r2, [r1, #10]
1000068c:	439a      	bics	r2, r3
1000068e:	3b03      	subs	r3, #3
10000690:	4313      	orrs	r3, r2
10000692:	728b      	strb	r3, [r1, #10]
			unsupported = true;
10000694:	2301      	movs	r3, #1
			break;
10000696:	e073      	b.n	10000780 <z_cbvprintf_impl+0x2f0>
		val = 10U * val + *sp++ - '0';
10000698:	4373      	muls	r3, r6
1000069a:	3b30      	subs	r3, #48	; 0x30
1000069c:	002a      	movs	r2, r5
1000069e:	185b      	adds	r3, r3, r1
100006a0:	e790      	b.n	100005c4 <z_cbvprintf_impl+0x134>
	switch (*sp) {
100006a2:	2974      	cmp	r1, #116	; 0x74
100006a4:	d029      	beq.n	100006fa <z_cbvprintf_impl+0x26a>
100006a6:	297a      	cmp	r1, #122	; 0x7a
100006a8:	d1d7      	bne.n	1000065a <z_cbvprintf_impl+0x1ca>
		conv->length_mod = LENGTH_Z;
100006aa:	2178      	movs	r1, #120	; 0x78
100006ac:	7a58      	ldrb	r0, [r3, #9]
100006ae:	4388      	bics	r0, r1
100006b0:	3948      	subs	r1, #72	; 0x48
100006b2:	e00d      	b.n	100006d0 <z_cbvprintf_impl+0x240>
		if (*++sp == 'h') {
100006b4:	7850      	ldrb	r0, [r2, #1]
100006b6:	2178      	movs	r1, #120	; 0x78
100006b8:	2868      	cmp	r0, #104	; 0x68
100006ba:	d106      	bne.n	100006ca <z_cbvprintf_impl+0x23a>
			conv->length_mod = LENGTH_HH;
100006bc:	7a58      	ldrb	r0, [r3, #9]
100006be:	4388      	bics	r0, r1
100006c0:	3970      	subs	r1, #112	; 0x70
			conv->length_mod = LENGTH_LL;
100006c2:	4301      	orrs	r1, r0
100006c4:	7259      	strb	r1, [r3, #9]
			++sp;
100006c6:	3202      	adds	r2, #2
100006c8:	e7c7      	b.n	1000065a <z_cbvprintf_impl+0x1ca>
			conv->length_mod = LENGTH_H;
100006ca:	7a58      	ldrb	r0, [r3, #9]
100006cc:	4388      	bics	r0, r1
100006ce:	2110      	movs	r1, #16
100006d0:	4301      	orrs	r1, r0
100006d2:	7259      	strb	r1, [r3, #9]
		if (*++sp == 'h') {
100006d4:	3201      	adds	r2, #1
100006d6:	e7c0      	b.n	1000065a <z_cbvprintf_impl+0x1ca>
		if (*++sp == 'l') {
100006d8:	7850      	ldrb	r0, [r2, #1]
100006da:	2178      	movs	r1, #120	; 0x78
100006dc:	286c      	cmp	r0, #108	; 0x6c
100006de:	d103      	bne.n	100006e8 <z_cbvprintf_impl+0x258>
			conv->length_mod = LENGTH_LL;
100006e0:	7a58      	ldrb	r0, [r3, #9]
100006e2:	4388      	bics	r0, r1
100006e4:	3958      	subs	r1, #88	; 0x58
100006e6:	e7ec      	b.n	100006c2 <z_cbvprintf_impl+0x232>
			conv->length_mod = LENGTH_L;
100006e8:	7a58      	ldrb	r0, [r3, #9]
100006ea:	4388      	bics	r0, r1
100006ec:	2118      	movs	r1, #24
100006ee:	e7ef      	b.n	100006d0 <z_cbvprintf_impl+0x240>
		conv->length_mod = LENGTH_J;
100006f0:	2178      	movs	r1, #120	; 0x78
100006f2:	7a58      	ldrb	r0, [r3, #9]
100006f4:	4388      	bics	r0, r1
100006f6:	3950      	subs	r1, #80	; 0x50
100006f8:	e7ea      	b.n	100006d0 <z_cbvprintf_impl+0x240>
		conv->length_mod = LENGTH_T;
100006fa:	2178      	movs	r1, #120	; 0x78
100006fc:	7a58      	ldrb	r0, [r3, #9]
100006fe:	4388      	bics	r0, r1
10000700:	3940      	subs	r1, #64	; 0x40
10000702:	e7e5      	b.n	100006d0 <z_cbvprintf_impl+0x240>
		conv->unsupported = true;
10000704:	8918      	ldrh	r0, [r3, #8]
10000706:	49a5      	ldr	r1, [pc, #660]	; (1000099c <z_cbvprintf_impl+0x50c>)
10000708:	4008      	ands	r0, r1
1000070a:	49a5      	ldr	r1, [pc, #660]	; (100009a0 <z_cbvprintf_impl+0x510>)
1000070c:	4301      	orrs	r1, r0
1000070e:	8119      	strh	r1, [r3, #8]
		break;
10000710:	e7e0      	b.n	100006d4 <z_cbvprintf_impl+0x244>
10000712:	2001      	movs	r0, #1
10000714:	0005      	movs	r5, r0
	switch (conv->specifier) {
10000716:	396e      	subs	r1, #110	; 0x6e
10000718:	b2c9      	uxtb	r1, r1
1000071a:	408d      	lsls	r5, r1
1000071c:	0029      	movs	r1, r5
1000071e:	4da1      	ldr	r5, [pc, #644]	; (100009a4 <z_cbvprintf_impl+0x514>)
10000720:	4229      	tst	r1, r5
10000722:	d138      	bne.n	10000796 <z_cbvprintf_impl+0x306>
10000724:	2524      	movs	r5, #36	; 0x24
10000726:	4229      	tst	r1, r5
10000728:	d151      	bne.n	100007ce <z_cbvprintf_impl+0x33e>
1000072a:	4201      	tst	r1, r0
1000072c:	d058      	beq.n	100007e0 <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_PTR;
1000072e:	2107      	movs	r1, #7
10000730:	7a90      	ldrb	r0, [r2, #10]
10000732:	4388      	bics	r0, r1
10000734:	3904      	subs	r1, #4
10000736:	4301      	orrs	r1, r0
10000738:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
1000073a:	2278      	movs	r2, #120	; 0x78
1000073c:	4013      	ands	r3, r2
1000073e:	3b40      	subs	r3, #64	; 0x40
10000740:	425a      	negs	r2, r3
10000742:	4153      	adcs	r3, r2
		if (conv->length_mod != LENGTH_NONE) {
10000744:	b2db      	uxtb	r3, r3
10000746:	e01b      	b.n	10000780 <z_cbvprintf_impl+0x2f0>
10000748:	2001      	movs	r0, #1
	switch (conv->specifier) {
1000074a:	000d      	movs	r5, r1
1000074c:	0006      	movs	r6, r0
1000074e:	3d58      	subs	r5, #88	; 0x58
10000750:	b2ed      	uxtb	r5, r5
10000752:	40ae      	lsls	r6, r5
10000754:	0035      	movs	r5, r6
10000756:	26e2      	movs	r6, #226	; 0xe2
10000758:	0236      	lsls	r6, r6, #8
1000075a:	4235      	tst	r5, r6
1000075c:	d193      	bne.n	10000686 <z_cbvprintf_impl+0x1f6>
1000075e:	4e92      	ldr	r6, [pc, #584]	; (100009a8 <z_cbvprintf_impl+0x518>)
10000760:	4235      	tst	r5, r6
10000762:	d122      	bne.n	100007aa <z_cbvprintf_impl+0x31a>
10000764:	2184      	movs	r1, #132	; 0x84
10000766:	0289      	lsls	r1, r1, #10
10000768:	420d      	tst	r5, r1
1000076a:	d039      	beq.n	100007e0 <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_SINT;
1000076c:	2507      	movs	r5, #7
1000076e:	7a91      	ldrb	r1, [r2, #10]
10000770:	43a9      	bics	r1, r5
10000772:	4301      	orrs	r1, r0
10000774:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
10000776:	2178      	movs	r1, #120	; 0x78
10000778:	400b      	ands	r3, r1
1000077a:	2b40      	cmp	r3, #64	; 0x40
1000077c:	d011      	beq.n	100007a2 <z_cbvprintf_impl+0x312>
	bool unsupported = false;
1000077e:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
10000780:	aa12      	add	r2, sp, #72	; 0x48
10000782:	7a11      	ldrb	r1, [r2, #8]
10000784:	0788      	lsls	r0, r1, #30
10000786:	0fc0      	lsrs	r0, r0, #31
10000788:	4303      	orrs	r3, r0
1000078a:	2002      	movs	r0, #2
1000078c:	005b      	lsls	r3, r3, #1
1000078e:	4381      	bics	r1, r0
10000790:	4319      	orrs	r1, r3
10000792:	7211      	strb	r1, [r2, #8]
	return sp;
10000794:	e6a4      	b.n	100004e0 <z_cbvprintf_impl+0x50>
		conv->specifier_cat = SPECIFIER_UINT;
10000796:	2107      	movs	r1, #7
10000798:	7a95      	ldrb	r5, [r2, #10]
1000079a:	438d      	bics	r5, r1
1000079c:	3905      	subs	r1, #5
1000079e:	4329      	orrs	r1, r5
100007a0:	e7e8      	b.n	10000774 <z_cbvprintf_impl+0x2e4>
			conv->invalid = true;
100007a2:	7a13      	ldrb	r3, [r2, #8]
100007a4:	4303      	orrs	r3, r0
		conv->invalid = true;
100007a6:	7213      	strb	r3, [r2, #8]
		break;
100007a8:	e7e9      	b.n	1000077e <z_cbvprintf_impl+0x2ee>
		conv->specifier_cat = SPECIFIER_UINT;
100007aa:	2507      	movs	r5, #7
100007ac:	7a96      	ldrb	r6, [r2, #10]
100007ae:	43ae      	bics	r6, r5
100007b0:	3d05      	subs	r5, #5
100007b2:	4335      	orrs	r5, r6
100007b4:	7295      	strb	r5, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
100007b6:	2578      	movs	r5, #120	; 0x78
100007b8:	402b      	ands	r3, r5
100007ba:	2b40      	cmp	r3, #64	; 0x40
100007bc:	d102      	bne.n	100007c4 <z_cbvprintf_impl+0x334>
			conv->invalid = true;
100007be:	7a15      	ldrb	r5, [r2, #8]
100007c0:	4328      	orrs	r0, r5
100007c2:	7210      	strb	r0, [r2, #8]
		if (conv->specifier == 'c') {
100007c4:	2963      	cmp	r1, #99	; 0x63
100007c6:	d1da      	bne.n	1000077e <z_cbvprintf_impl+0x2ee>
		if (conv->length_mod != LENGTH_NONE) {
100007c8:	1e5a      	subs	r2, r3, #1
100007ca:	4193      	sbcs	r3, r2
100007cc:	e7ba      	b.n	10000744 <z_cbvprintf_impl+0x2b4>
		conv->specifier_cat = SPECIFIER_PTR;
100007ce:	2107      	movs	r1, #7
100007d0:	7a90      	ldrb	r0, [r2, #10]
100007d2:	4388      	bics	r0, r1
100007d4:	3904      	subs	r1, #4
100007d6:	4301      	orrs	r1, r0
100007d8:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod != LENGTH_NONE) {
100007da:	2278      	movs	r2, #120	; 0x78
100007dc:	4013      	ands	r3, r2
100007de:	e7f3      	b.n	100007c8 <z_cbvprintf_impl+0x338>
		conv->invalid = true;
100007e0:	2301      	movs	r3, #1
100007e2:	aa12      	add	r2, sp, #72	; 0x48
100007e4:	7a11      	ldrb	r1, [r2, #8]
100007e6:	430b      	orrs	r3, r1
100007e8:	e7dd      	b.n	100007a6 <z_cbvprintf_impl+0x316>
		} else if (conv->width_present) {
100007ea:	7a19      	ldrb	r1, [r3, #8]
100007ec:	297f      	cmp	r1, #127	; 0x7f
100007ee:	d90f      	bls.n	10000810 <z_cbvprintf_impl+0x380>
			width = conv->width_value;
100007f0:	68db      	ldr	r3, [r3, #12]
		int width = -1;
100007f2:	9303      	str	r3, [sp, #12]
		if (conv->prec_star) {
100007f4:	ab12      	add	r3, sp, #72	; 0x48
100007f6:	0751      	lsls	r1, r2, #29
100007f8:	d50c      	bpl.n	10000814 <z_cbvprintf_impl+0x384>
			int arg = va_arg(ap, int);
100007fa:	cc04      	ldmia	r4!, {r2}
100007fc:	9206      	str	r2, [sp, #24]
			if (arg < 0) {
100007fe:	2a00      	cmp	r2, #0
10000800:	da0c      	bge.n	1000081c <z_cbvprintf_impl+0x38c>
				conv->prec_present = false;
10000802:	2102      	movs	r1, #2
10000804:	7a5a      	ldrb	r2, [r3, #9]
10000806:	438a      	bics	r2, r1
10000808:	725a      	strb	r2, [r3, #9]
		int precision = -1;
1000080a:	2301      	movs	r3, #1
1000080c:	425b      	negs	r3, r3
1000080e:	e004      	b.n	1000081a <z_cbvprintf_impl+0x38a>
		int width = -1;
10000810:	2301      	movs	r3, #1
10000812:	e674      	b.n	100004fe <z_cbvprintf_impl+0x6e>
		} else if (conv->prec_present) {
10000814:	0792      	lsls	r2, r2, #30
10000816:	d5f8      	bpl.n	1000080a <z_cbvprintf_impl+0x37a>
			precision = conv->prec_value;
10000818:	691b      	ldr	r3, [r3, #16]
		int precision = -1;
1000081a:	9306      	str	r3, [sp, #24]
		conv->pad0_value = 0;
1000081c:	2500      	movs	r5, #0
1000081e:	a912      	add	r1, sp, #72	; 0x48
			= (enum specifier_cat_enum)conv->specifier_cat;
10000820:	7a8b      	ldrb	r3, [r1, #10]
			= (enum length_mod_enum)conv->length_mod;
10000822:	7a4a      	ldrb	r2, [r1, #9]
			= (enum specifier_cat_enum)conv->specifier_cat;
10000824:	075b      	lsls	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
10000826:	0652      	lsls	r2, r2, #25
		enum specifier_cat_enum specifier_cat
10000828:	0f5b      	lsrs	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
1000082a:	0f12      	lsrs	r2, r2, #28
		conv->pad0_value = 0;
1000082c:	60cd      	str	r5, [r1, #12]
		conv->pad0_pre_exp = 0;
1000082e:	610d      	str	r5, [r1, #16]
		if (specifier_cat == SPECIFIER_SINT) {
10000830:	2b01      	cmp	r3, #1
10000832:	d130      	bne.n	10000896 <z_cbvprintf_impl+0x406>
			switch (length_mod) {
10000834:	1ed0      	subs	r0, r2, #3
10000836:	2804      	cmp	r0, #4
10000838:	d804      	bhi.n	10000844 <z_cbvprintf_impl+0x3b4>
1000083a:	f7ff fcb5 	bl	100001a8 <__gnu_thumb1_case_uqi>
1000083e:	450e      	.short	0x450e
10000840:	0e45      	.short	0x0e45
10000842:	0e          	.byte	0x0e
10000843:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
10000844:	6823      	ldr	r3, [r4, #0]
10000846:	17d8      	asrs	r0, r3, #31
10000848:	9312      	str	r3, [sp, #72]	; 0x48
1000084a:	6048      	str	r0, [r1, #4]
			if (length_mod == LENGTH_HH) {
1000084c:	2a01      	cmp	r2, #1
1000084e:	d109      	bne.n	10000864 <z_cbvprintf_impl+0x3d4>
				value->sint = (signed char)value->sint;
10000850:	b25b      	sxtb	r3, r3
				value->sint = (short)value->sint;
10000852:	9312      	str	r3, [sp, #72]	; 0x48
10000854:	17db      	asrs	r3, r3, #31
10000856:	604b      	str	r3, [r1, #4]
10000858:	e006      	b.n	10000868 <z_cbvprintf_impl+0x3d8>
					(sint_value_type)va_arg(ap, ptrdiff_t);
1000085a:	cc08      	ldmia	r4!, {r3}
1000085c:	9312      	str	r3, [sp, #72]	; 0x48
1000085e:	17db      	asrs	r3, r3, #31
					(uint_value_type)va_arg(ap, size_t);
10000860:	604b      	str	r3, [r1, #4]
			} else if (length_mod == LENGTH_H) {
10000862:	e002      	b.n	1000086a <z_cbvprintf_impl+0x3da>
			} else if (length_mod == LENGTH_H) {
10000864:	2a02      	cmp	r2, #2
10000866:	d014      	beq.n	10000892 <z_cbvprintf_impl+0x402>
				value->sint = va_arg(ap, int);
10000868:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
1000086a:	a912      	add	r1, sp, #72	; 0x48
1000086c:	7a0b      	ldrb	r3, [r1, #8]
1000086e:	2003      	movs	r0, #3
10000870:	001d      	movs	r5, r3
10000872:	4005      	ands	r5, r0
10000874:	4203      	tst	r3, r0
10000876:	d045      	beq.n	10000904 <z_cbvprintf_impl+0x474>
			OUTS(sp, fp);
10000878:	9b07      	ldr	r3, [sp, #28]
1000087a:	9a08      	ldr	r2, [sp, #32]
1000087c:	9905      	ldr	r1, [sp, #20]
1000087e:	9804      	ldr	r0, [sp, #16]
10000880:	f001 fc53 	bl	1000212a <outs>
10000884:	2800      	cmp	r0, #0
10000886:	da00      	bge.n	1000088a <z_cbvprintf_impl+0x3fa>
10000888:	e137      	b.n	10000afa <z_cbvprintf_impl+0x66a>
1000088a:	183f      	adds	r7, r7, r0
			continue;
1000088c:	9b07      	ldr	r3, [sp, #28]
1000088e:	9308      	str	r3, [sp, #32]
10000890:	e605      	b.n	1000049e <z_cbvprintf_impl+0xe>
				value->sint = (short)value->sint;
10000892:	b21b      	sxth	r3, r3
10000894:	e7dd      	b.n	10000852 <z_cbvprintf_impl+0x3c2>
		} else if (specifier_cat == SPECIFIER_UINT) {
10000896:	2b02      	cmp	r3, #2
10000898:	d125      	bne.n	100008e6 <z_cbvprintf_impl+0x456>
			switch (length_mod) {
1000089a:	1ed0      	subs	r0, r2, #3
1000089c:	2804      	cmp	r0, #4
1000089e:	d804      	bhi.n	100008aa <z_cbvprintf_impl+0x41a>
100008a0:	f7ff fc82 	bl	100001a8 <__gnu_thumb1_case_uqi>
100008a4:	1912120d 	.word	0x1912120d
100008a8:	19          	.byte	0x19
100008a9:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
100008aa:	cc08      	ldmia	r4!, {r3}
			if (length_mod == LENGTH_HH) {
100008ac:	2a01      	cmp	r2, #1
100008ae:	d016      	beq.n	100008de <z_cbvprintf_impl+0x44e>
				value->uint = va_arg(ap, unsigned int);
100008b0:	9312      	str	r3, [sp, #72]	; 0x48
100008b2:	604d      	str	r5, [r1, #4]
				value->uint = (unsigned short)value->uint;
100008b4:	b29b      	uxth	r3, r3
			} else if (length_mod == LENGTH_H) {
100008b6:	2a02      	cmp	r2, #2
100008b8:	d1d7      	bne.n	1000086a <z_cbvprintf_impl+0x3da>
			value->ptr = va_arg(ap, void *);
100008ba:	9312      	str	r3, [sp, #72]	; 0x48
100008bc:	e7d5      	b.n	1000086a <z_cbvprintf_impl+0x3da>
					value->uint = (wchar_t)va_arg(ap,
100008be:	cc08      	ldmia	r4!, {r3}
100008c0:	9312      	str	r3, [sp, #72]	; 0x48
100008c2:	2300      	movs	r3, #0
100008c4:	9313      	str	r3, [sp, #76]	; 0x4c
100008c6:	e7d0      	b.n	1000086a <z_cbvprintf_impl+0x3da>
					(uint_value_type)va_arg(ap,
100008c8:	2307      	movs	r3, #7
100008ca:	3407      	adds	r4, #7
100008cc:	439c      	bics	r4, r3
				value->uint =
100008ce:	cc03      	ldmia	r4!, {r0, r1}
100008d0:	9012      	str	r0, [sp, #72]	; 0x48
100008d2:	9113      	str	r1, [sp, #76]	; 0x4c
			if (length_mod == LENGTH_HH) {
100008d4:	e7c9      	b.n	1000086a <z_cbvprintf_impl+0x3da>
					(uint_value_type)va_arg(ap, size_t);
100008d6:	cc08      	ldmia	r4!, {r3}
100008d8:	9312      	str	r3, [sp, #72]	; 0x48
100008da:	2300      	movs	r3, #0
100008dc:	e7c0      	b.n	10000860 <z_cbvprintf_impl+0x3d0>
				value->uint = (unsigned char)value->uint;
100008de:	b2db      	uxtb	r3, r3
100008e0:	9312      	str	r3, [sp, #72]	; 0x48
100008e2:	604d      	str	r5, [r1, #4]
100008e4:	e7c1      	b.n	1000086a <z_cbvprintf_impl+0x3da>
		} else if (specifier_cat == SPECIFIER_FP) {
100008e6:	2b04      	cmp	r3, #4
100008e8:	d108      	bne.n	100008fc <z_cbvprintf_impl+0x46c>
					(sint_value_type)va_arg(ap, long long);
100008ea:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
100008ec:	3303      	adds	r3, #3
100008ee:	439c      	bics	r4, r3
100008f0:	6820      	ldr	r0, [r4, #0]
100008f2:	6861      	ldr	r1, [r4, #4]
100008f4:	3408      	adds	r4, #8
100008f6:	9012      	str	r0, [sp, #72]	; 0x48
100008f8:	9113      	str	r1, [sp, #76]	; 0x4c
100008fa:	e7b6      	b.n	1000086a <z_cbvprintf_impl+0x3da>
		} else if (specifier_cat == SPECIFIER_PTR) {
100008fc:	2b03      	cmp	r3, #3
100008fe:	d1b4      	bne.n	1000086a <z_cbvprintf_impl+0x3da>
			value->ptr = va_arg(ap, void *);
10000900:	cc08      	ldmia	r4!, {r3}
10000902:	e7da      	b.n	100008ba <z_cbvprintf_impl+0x42a>
		switch (conv->specifier) {
10000904:	7ac8      	ldrb	r0, [r1, #11]
10000906:	2878      	cmp	r0, #120	; 0x78
10000908:	d8c0      	bhi.n	1000088c <z_cbvprintf_impl+0x3fc>
1000090a:	2862      	cmp	r0, #98	; 0x62
1000090c:	d82b      	bhi.n	10000966 <z_cbvprintf_impl+0x4d6>
1000090e:	2825      	cmp	r0, #37	; 0x25
10000910:	d100      	bne.n	10000914 <z_cbvprintf_impl+0x484>
10000912:	e5cf      	b.n	100004b4 <z_cbvprintf_impl+0x24>
10000914:	2858      	cmp	r0, #88	; 0x58
10000916:	d1b9      	bne.n	1000088c <z_cbvprintf_impl+0x3fc>
			bps = encode_uint(value->uint, conv, buf, bpe);
10000918:	9812      	ldr	r0, [sp, #72]	; 0x48
1000091a:	9913      	ldr	r1, [sp, #76]	; 0x4c
1000091c:	231e      	movs	r3, #30
1000091e:	aa0a      	add	r2, sp, #40	; 0x28
10000920:	189b      	adds	r3, r3, r2
10000922:	9300      	str	r3, [sp, #0]
10000924:	aa14      	add	r2, sp, #80	; 0x50
10000926:	ab0c      	add	r3, sp, #48	; 0x30
10000928:	f001 fbb2 	bl	10002090 <encode_uint>
			if (precision >= 0) {
1000092c:	9b06      	ldr	r3, [sp, #24]
			bps = encode_uint(value->uint, conv, buf, bpe);
1000092e:	0006      	movs	r6, r0
			if (precision >= 0) {
10000930:	2b00      	cmp	r3, #0
10000932:	db0d      	blt.n	10000950 <z_cbvprintf_impl+0x4c0>
				size_t len = bpe - bps;
10000934:	231e      	movs	r3, #30
				conv->flag_zero = false;
10000936:	2040      	movs	r0, #64	; 0x40
				size_t len = bpe - bps;
10000938:	aa0a      	add	r2, sp, #40	; 0x28
1000093a:	189b      	adds	r3, r3, r2
				conv->flag_zero = false;
1000093c:	aa12      	add	r2, sp, #72	; 0x48
1000093e:	7a11      	ldrb	r1, [r2, #8]
				size_t len = bpe - bps;
10000940:	1b9b      	subs	r3, r3, r6
				conv->flag_zero = false;
10000942:	4381      	bics	r1, r0
10000944:	7211      	strb	r1, [r2, #8]
				if (len < (size_t)precision) {
10000946:	9906      	ldr	r1, [sp, #24]
10000948:	4299      	cmp	r1, r3
1000094a:	d901      	bls.n	10000950 <z_cbvprintf_impl+0x4c0>
					conv->pad0_value = precision - (int)len;
1000094c:	1acb      	subs	r3, r1, r3
1000094e:	9315      	str	r3, [sp, #84]	; 0x54
		if (bps == NULL) {
10000950:	2e00      	cmp	r6, #0
10000952:	d09b      	beq.n	1000088c <z_cbvprintf_impl+0x3fc>
		size_t nj_len = (bpe - bps);
10000954:	231e      	movs	r3, #30
10000956:	aa0a      	add	r2, sp, #40	; 0x28
10000958:	189b      	adds	r3, r3, r2
1000095a:	1b98      	subs	r0, r3, r6
		if (sign != 0) {
1000095c:	9306      	str	r3, [sp, #24]
1000095e:	2d00      	cmp	r5, #0
10000960:	d032      	beq.n	100009c8 <z_cbvprintf_impl+0x538>
			nj_len += 1U;
10000962:	3001      	adds	r0, #1
10000964:	e030      	b.n	100009c8 <z_cbvprintf_impl+0x538>
		switch (conv->specifier) {
10000966:	3863      	subs	r0, #99	; 0x63
10000968:	2815      	cmp	r0, #21
1000096a:	d88f      	bhi.n	1000088c <z_cbvprintf_impl+0x3fc>
1000096c:	f7ff fc26 	bl	100001bc <__gnu_thumb1_case_shi>
10000970:	0068005e 	.word	0x0068005e
10000974:	ff8eff8e 	.word	0xff8eff8e
10000978:	ff8eff8e 	.word	0xff8eff8e
1000097c:	ff8e0068 	.word	0xff8e0068
10000980:	ff8eff8e 	.word	0xff8eff8e
10000984:	00a0ff8e 	.word	0x00a0ff8e
10000988:	007c007a 	.word	0x007c007a
1000098c:	ff8eff8e 	.word	0xff8eff8e
10000990:	ff8e001e 	.word	0xff8e001e
10000994:	ff8e007a 	.word	0xff8e007a
10000998:	007aff8e 	.word	0x007aff8e
1000099c:	ffff87fd 	.word	0xffff87fd
100009a0:	00004002 	.word	0x00004002
100009a4:	00000482 	.word	0x00000482
100009a8:	00000801 	.word	0x00000801
			if (precision >= 0) {
100009ac:	9b06      	ldr	r3, [sp, #24]
			bps = (const char *)value->ptr;
100009ae:	9e12      	ldr	r6, [sp, #72]	; 0x48
			if (precision >= 0) {
100009b0:	2b00      	cmp	r3, #0
100009b2:	db37      	blt.n	10000a24 <z_cbvprintf_impl+0x594>
				len = strnlen(bps, precision);
100009b4:	0019      	movs	r1, r3
100009b6:	0030      	movs	r0, r6
100009b8:	f001 fbed 	bl	10002196 <strnlen>
			bpe = bps + len;
100009bc:	1833      	adds	r3, r6, r0
		char sign = 0;
100009be:	2500      	movs	r5, #0
			bpe = bps + len;
100009c0:	9306      	str	r3, [sp, #24]
		if (bps == NULL) {
100009c2:	2e00      	cmp	r6, #0
100009c4:	d100      	bne.n	100009c8 <z_cbvprintf_impl+0x538>
100009c6:	e761      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
		if (conv->altform_0c) {
100009c8:	ab12      	add	r3, sp, #72	; 0x48
100009ca:	7a9b      	ldrb	r3, [r3, #10]
100009cc:	2210      	movs	r2, #16
100009ce:	0019      	movs	r1, r3
100009d0:	4011      	ands	r1, r2
100009d2:	910b      	str	r1, [sp, #44]	; 0x2c
100009d4:	4213      	tst	r3, r2
100009d6:	d100      	bne.n	100009da <z_cbvprintf_impl+0x54a>
100009d8:	e085      	b.n	10000ae6 <z_cbvprintf_impl+0x656>
			nj_len += 2U;
100009da:	3002      	adds	r0, #2
		nj_len += conv->pad0_value;
100009dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
100009de:	920a      	str	r2, [sp, #40]	; 0x28
100009e0:	1880      	adds	r0, r0, r2
		if (conv->pad_fp) {
100009e2:	065b      	lsls	r3, r3, #25
100009e4:	d501      	bpl.n	100009ea <z_cbvprintf_impl+0x55a>
			nj_len += conv->pad0_pre_exp;
100009e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
100009e8:	18c0      	adds	r0, r0, r3
		if (width > 0) {
100009ea:	9b03      	ldr	r3, [sp, #12]
100009ec:	2b00      	cmp	r3, #0
100009ee:	dc00      	bgt.n	100009f2 <z_cbvprintf_impl+0x562>
100009f0:	e094      	b.n	10000b1c <z_cbvprintf_impl+0x68c>
			width -= (int)nj_len;
100009f2:	1a1b      	subs	r3, r3, r0
100009f4:	9303      	str	r3, [sp, #12]
			if (!conv->flag_dash) {
100009f6:	ab12      	add	r3, sp, #72	; 0x48
100009f8:	7a1b      	ldrb	r3, [r3, #8]
100009fa:	075a      	lsls	r2, r3, #29
100009fc:	0fd1      	lsrs	r1, r2, #31
100009fe:	9108      	str	r1, [sp, #32]
10000a00:	2a00      	cmp	r2, #0
10000a02:	da00      	bge.n	10000a06 <z_cbvprintf_impl+0x576>
10000a04:	e08a      	b.n	10000b1c <z_cbvprintf_impl+0x68c>
				if (conv->flag_zero) {
10000a06:	065b      	lsls	r3, r3, #25
10000a08:	d400      	bmi.n	10000a0c <z_cbvprintf_impl+0x57c>
10000a0a:	e078      	b.n	10000afe <z_cbvprintf_impl+0x66e>
					if (sign != 0) {
10000a0c:	2d00      	cmp	r5, #0
10000a0e:	d007      	beq.n	10000a20 <z_cbvprintf_impl+0x590>
						OUTC(sign);
10000a10:	0028      	movs	r0, r5
10000a12:	9905      	ldr	r1, [sp, #20]
10000a14:	9b04      	ldr	r3, [sp, #16]
10000a16:	4798      	blx	r3
10000a18:	2800      	cmp	r0, #0
10000a1a:	db6e      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000a1c:	9d08      	ldr	r5, [sp, #32]
10000a1e:	3701      	adds	r7, #1
					pad = '0';
10000a20:	2330      	movs	r3, #48	; 0x30
10000a22:	e06d      	b.n	10000b00 <z_cbvprintf_impl+0x670>
				len = strlen(bps);
10000a24:	0030      	movs	r0, r6
10000a26:	f001 fbae 	bl	10002186 <strlen>
10000a2a:	e7c7      	b.n	100009bc <z_cbvprintf_impl+0x52c>
			bpe = buf + 1;
10000a2c:	2309      	movs	r3, #9
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
10000a2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
10000a30:	ae0c      	add	r6, sp, #48	; 0x30
10000a32:	7032      	strb	r2, [r6, #0]
			bpe = buf + 1;
10000a34:	aa0a      	add	r2, sp, #40	; 0x28
10000a36:	189b      	adds	r3, r3, r2
		char sign = 0;
10000a38:	2500      	movs	r5, #0
		size_t nj_len = (bpe - bps);
10000a3a:	2001      	movs	r0, #1
			bpe = buf + 1;
10000a3c:	9306      	str	r3, [sp, #24]
10000a3e:	e7c3      	b.n	100009c8 <z_cbvprintf_impl+0x538>
				sign = '+';
10000a40:	252b      	movs	r5, #43	; 0x2b
			if (conv->flag_plus) {
10000a42:	071a      	lsls	r2, r3, #28
10000a44:	d402      	bmi.n	10000a4c <z_cbvprintf_impl+0x5bc>
			} else if (conv->flag_space) {
10000a46:	06db      	lsls	r3, r3, #27
10000a48:	0fdb      	lsrs	r3, r3, #31
10000a4a:	015d      	lsls	r5, r3, #5
			sint = value->sint;
10000a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
10000a4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
			if (sint < 0) {
10000a50:	2b00      	cmp	r3, #0
10000a52:	db00      	blt.n	10000a56 <z_cbvprintf_impl+0x5c6>
10000a54:	e760      	b.n	10000918 <z_cbvprintf_impl+0x488>
				value->uint = (uint_value_type)-sint;
10000a56:	2100      	movs	r1, #0
10000a58:	4250      	negs	r0, r2
10000a5a:	4199      	sbcs	r1, r3
				sign = '-';
10000a5c:	252d      	movs	r5, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
10000a5e:	9012      	str	r0, [sp, #72]	; 0x48
10000a60:	9113      	str	r1, [sp, #76]	; 0x4c
10000a62:	e759      	b.n	10000918 <z_cbvprintf_impl+0x488>
		switch (conv->specifier) {
10000a64:	2500      	movs	r5, #0
10000a66:	e757      	b.n	10000918 <z_cbvprintf_impl+0x488>
			if (value->ptr != NULL) {
10000a68:	9812      	ldr	r0, [sp, #72]	; 0x48
10000a6a:	ad12      	add	r5, sp, #72	; 0x48
10000a6c:	2800      	cmp	r0, #0
10000a6e:	d034      	beq.n	10000ada <z_cbvprintf_impl+0x64a>
				bps = encode_uint((uintptr_t)value->ptr, conv,
10000a70:	231e      	movs	r3, #30
10000a72:	aa0a      	add	r2, sp, #40	; 0x28
10000a74:	189b      	adds	r3, r3, r2
10000a76:	9300      	str	r3, [sp, #0]
10000a78:	aa14      	add	r2, sp, #80	; 0x50
10000a7a:	ab0c      	add	r3, sp, #48	; 0x30
10000a7c:	2100      	movs	r1, #0
10000a7e:	f001 fb07 	bl	10002090 <encode_uint>
				conv->altform_0c = true;
10000a82:	23ef      	movs	r3, #239	; 0xef
10000a84:	896a      	ldrh	r2, [r5, #10]
				bps = encode_uint((uintptr_t)value->ptr, conv,
10000a86:	0006      	movs	r6, r0
				conv->altform_0c = true;
10000a88:	401a      	ands	r2, r3
10000a8a:	4b48      	ldr	r3, [pc, #288]	; (10000bac <z_cbvprintf_impl+0x71c>)
10000a8c:	4313      	orrs	r3, r2
10000a8e:	816b      	strh	r3, [r5, #10]
		char sign = 0;
10000a90:	2500      	movs	r5, #0
			if (precision >= 0) {
10000a92:	9b06      	ldr	r3, [sp, #24]
10000a94:	42ab      	cmp	r3, r5
10000a96:	db00      	blt.n	10000a9a <z_cbvprintf_impl+0x60a>
10000a98:	e74c      	b.n	10000934 <z_cbvprintf_impl+0x4a4>
		if (bps == NULL) {
10000a9a:	42a8      	cmp	r0, r5
10000a9c:	d100      	bne.n	10000aa0 <z_cbvprintf_impl+0x610>
10000a9e:	e6f5      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
		size_t nj_len = (bpe - bps);
10000aa0:	231e      	movs	r3, #30
10000aa2:	aa0a      	add	r2, sp, #40	; 0x28
10000aa4:	189b      	adds	r3, r3, r2
10000aa6:	1a18      	subs	r0, r3, r0
10000aa8:	231e      	movs	r3, #30
10000aaa:	189b      	adds	r3, r3, r2
10000aac:	9306      	str	r3, [sp, #24]
10000aae:	e78b      	b.n	100009c8 <z_cbvprintf_impl+0x538>
				store_count(conv, value->ptr, count);
10000ab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
	switch ((enum length_mod_enum)conv->length_mod) {
10000ab2:	2a07      	cmp	r2, #7
10000ab4:	d900      	bls.n	10000ab8 <z_cbvprintf_impl+0x628>
10000ab6:	e6e9      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
10000ab8:	0010      	movs	r0, r2
10000aba:	f7ff fb75 	bl	100001a8 <__gnu_thumb1_case_uqi>
10000abe:	040c      	.short	0x040c
10000ac0:	08080c06 	.word	0x08080c06
10000ac4:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
10000ac6:	701f      	strb	r7, [r3, #0]
		if (bps == NULL) {
10000ac8:	e6e0      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
		*(short *)dp = (short)count;
10000aca:	801f      	strh	r7, [r3, #0]
		if (bps == NULL) {
10000acc:	e6de      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
		*(intmax_t *)dp = (intmax_t)count;
10000ace:	17fa      	asrs	r2, r7, #31
10000ad0:	601f      	str	r7, [r3, #0]
10000ad2:	605a      	str	r2, [r3, #4]
		if (bps == NULL) {
10000ad4:	e6da      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
10000ad6:	601f      	str	r7, [r3, #0]
		if (bps == NULL) {
10000ad8:	e6d8      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
			bpe = bps + 5;
10000ada:	4b35      	ldr	r3, [pc, #212]	; (10000bb0 <z_cbvprintf_impl+0x720>)
		char sign = 0;
10000adc:	0005      	movs	r5, r0
10000ade:	4e35      	ldr	r6, [pc, #212]	; (10000bb4 <z_cbvprintf_impl+0x724>)
		size_t nj_len = (bpe - bps);
10000ae0:	2005      	movs	r0, #5
			bpe = bps + 5;
10000ae2:	9306      	str	r3, [sp, #24]
10000ae4:	e770      	b.n	100009c8 <z_cbvprintf_impl+0x538>
		} else if (conv->altform_0) {
10000ae6:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
10000ae8:	0fd2      	lsrs	r2, r2, #31
10000aea:	1880      	adds	r0, r0, r2
10000aec:	e776      	b.n	100009dc <z_cbvprintf_impl+0x54c>
					OUTC(pad);
10000aee:	9905      	ldr	r1, [sp, #20]
10000af0:	9809      	ldr	r0, [sp, #36]	; 0x24
10000af2:	9b04      	ldr	r3, [sp, #16]
10000af4:	4798      	blx	r3
10000af6:	2800      	cmp	r0, #0
10000af8:	da05      	bge.n	10000b06 <z_cbvprintf_impl+0x676>
#undef OUTS
#undef OUTC
}
10000afa:	b019      	add	sp, #100	; 0x64
10000afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
				char pad = ' ';
10000afe:	2320      	movs	r3, #32
					pad = '0';
10000b00:	9309      	str	r3, [sp, #36]	; 0x24
10000b02:	9b03      	ldr	r3, [sp, #12]
10000b04:	9308      	str	r3, [sp, #32]
				while (width-- > 0) {
10000b06:	9b08      	ldr	r3, [sp, #32]
10000b08:	001a      	movs	r2, r3
10000b0a:	3a01      	subs	r2, #1
10000b0c:	9208      	str	r2, [sp, #32]
10000b0e:	2b00      	cmp	r3, #0
10000b10:	dced      	bgt.n	10000aee <z_cbvprintf_impl+0x65e>
10000b12:	9a03      	ldr	r2, [sp, #12]
10000b14:	19d7      	adds	r7, r2, r7
10000b16:	1aff      	subs	r7, r7, r3
10000b18:	9b08      	ldr	r3, [sp, #32]
10000b1a:	9303      	str	r3, [sp, #12]
		if (sign != 0) {
10000b1c:	2d00      	cmp	r5, #0
10000b1e:	d006      	beq.n	10000b2e <z_cbvprintf_impl+0x69e>
			OUTC(sign);
10000b20:	0028      	movs	r0, r5
10000b22:	9905      	ldr	r1, [sp, #20]
10000b24:	9b04      	ldr	r3, [sp, #16]
10000b26:	4798      	blx	r3
10000b28:	2800      	cmp	r0, #0
10000b2a:	dbe6      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000b2c:	3701      	adds	r7, #1
			if (conv->altform_0c | conv->altform_0) {
10000b2e:	ab12      	add	r3, sp, #72	; 0x48
10000b30:	7a9b      	ldrb	r3, [r3, #10]
10000b32:	06da      	lsls	r2, r3, #27
10000b34:	d401      	bmi.n	10000b3a <z_cbvprintf_impl+0x6aa>
10000b36:	071b      	lsls	r3, r3, #28
10000b38:	d506      	bpl.n	10000b48 <z_cbvprintf_impl+0x6b8>
				OUTC('0');
10000b3a:	2030      	movs	r0, #48	; 0x30
10000b3c:	9905      	ldr	r1, [sp, #20]
10000b3e:	9b04      	ldr	r3, [sp, #16]
10000b40:	4798      	blx	r3
10000b42:	2800      	cmp	r0, #0
10000b44:	dbd9      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000b46:	3701      	adds	r7, #1
			if (conv->altform_0c) {
10000b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10000b4a:	2b00      	cmp	r3, #0
10000b4c:	d007      	beq.n	10000b5e <z_cbvprintf_impl+0x6ce>
				OUTC(conv->specifier);
10000b4e:	ab12      	add	r3, sp, #72	; 0x48
10000b50:	7ad8      	ldrb	r0, [r3, #11]
10000b52:	9905      	ldr	r1, [sp, #20]
10000b54:	9b04      	ldr	r3, [sp, #16]
10000b56:	4798      	blx	r3
10000b58:	2800      	cmp	r0, #0
10000b5a:	dbce      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000b5c:	3701      	adds	r7, #1
				while (width-- > 0) {
10000b5e:	003d      	movs	r5, r7
10000b60:	e006      	b.n	10000b70 <z_cbvprintf_impl+0x6e0>
				OUTC('0');
10000b62:	2030      	movs	r0, #48	; 0x30
10000b64:	9905      	ldr	r1, [sp, #20]
10000b66:	9b04      	ldr	r3, [sp, #16]
10000b68:	4798      	blx	r3
10000b6a:	2800      	cmp	r0, #0
10000b6c:	dbc5      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000b6e:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
10000b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10000b72:	19db      	adds	r3, r3, r7
10000b74:	1b5b      	subs	r3, r3, r5
10000b76:	2b00      	cmp	r3, #0
10000b78:	dcf3      	bgt.n	10000b62 <z_cbvprintf_impl+0x6d2>
			OUTS(bps, bpe);
10000b7a:	0032      	movs	r2, r6
10000b7c:	9b06      	ldr	r3, [sp, #24]
10000b7e:	9905      	ldr	r1, [sp, #20]
10000b80:	9804      	ldr	r0, [sp, #16]
10000b82:	f001 fad2 	bl	1000212a <outs>
10000b86:	2800      	cmp	r0, #0
10000b88:	dbb7      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000b8a:	1947      	adds	r7, r0, r5
10000b8c:	003d      	movs	r5, r7
		while (width > 0) {
10000b8e:	9b03      	ldr	r3, [sp, #12]
10000b90:	195b      	adds	r3, r3, r5
10000b92:	1bdb      	subs	r3, r3, r7
10000b94:	2b00      	cmp	r3, #0
10000b96:	dc00      	bgt.n	10000b9a <z_cbvprintf_impl+0x70a>
10000b98:	e678      	b.n	1000088c <z_cbvprintf_impl+0x3fc>
			OUTC(' ');
10000b9a:	2020      	movs	r0, #32
10000b9c:	9905      	ldr	r1, [sp, #20]
10000b9e:	9b04      	ldr	r3, [sp, #16]
10000ba0:	4798      	blx	r3
10000ba2:	2800      	cmp	r0, #0
10000ba4:	dba9      	blt.n	10000afa <z_cbvprintf_impl+0x66a>
10000ba6:	3701      	adds	r7, #1
			--width;
10000ba8:	e7f1      	b.n	10000b8e <z_cbvprintf_impl+0x6fe>
10000baa:	46c0      	nop			; (mov r8, r8)
10000bac:	00007810 	.word	0x00007810
10000bb0:	10002a77 	.word	0x10002a77
10000bb4:	10002a72 	.word	0x10002a72

10000bb8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
10000bb8:	4901      	ldr	r1, [pc, #4]	; (10000bc0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
10000bba:	2210      	movs	r2, #16
	str	r2, [r1]
10000bbc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
10000bbe:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
10000bc0:	e000ed10 	.word	0xe000ed10

10000bc4 <arch_cpu_idle>:

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
10000bc4:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
10000bc8:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
10000bca:	b662      	cpsie	i
	isb
10000bcc:	f3bf 8f6f 	isb	sy

	bx	lr
10000bd0:	4770      	bx	lr
10000bd2:	46c0      	nop			; (mov r8, r8)

10000bd4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
10000bd4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
10000bd6:	0600      	lsls	r0, r0, #24
10000bd8:	d405      	bmi.n	10000be6 <arch_irq_enable+0x12>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10000bda:	221f      	movs	r2, #31
10000bdc:	401a      	ands	r2, r3
10000bde:	2301      	movs	r3, #1
10000be0:	4093      	lsls	r3, r2
10000be2:	4a01      	ldr	r2, [pc, #4]	; (10000be8 <arch_irq_enable+0x14>)
10000be4:	6013      	str	r3, [r2, #0]
}
10000be6:	4770      	bx	lr
10000be8:	e000e100 	.word	0xe000e100

10000bec <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
10000bec:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000bee:	25ff      	movs	r5, #255	; 0xff
10000bf0:	2203      	movs	r2, #3
10000bf2:	000b      	movs	r3, r1
10000bf4:	0029      	movs	r1, r5
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
10000bf6:	b240      	sxtb	r0, r0
10000bf8:	4002      	ands	r2, r0
10000bfa:	00d2      	lsls	r2, r2, #3
10000bfc:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10000bfe:	015b      	lsls	r3, r3, #5
10000c00:	402b      	ands	r3, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c02:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10000c04:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
10000c06:	2800      	cmp	r0, #0
10000c08:	db0a      	blt.n	10000c20 <z_arm_irq_priority_set+0x34>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c0a:	24c0      	movs	r4, #192	; 0xc0
10000c0c:	4a0a      	ldr	r2, [pc, #40]	; (10000c38 <z_arm_irq_priority_set+0x4c>)
10000c0e:	0880      	lsrs	r0, r0, #2
10000c10:	0080      	lsls	r0, r0, #2
10000c12:	1880      	adds	r0, r0, r2
10000c14:	00a4      	lsls	r4, r4, #2
10000c16:	5902      	ldr	r2, [r0, r4]
10000c18:	400a      	ands	r2, r1
10000c1a:	4313      	orrs	r3, r2
10000c1c:	5103      	str	r3, [r0, r4]
}
10000c1e:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c20:	220f      	movs	r2, #15
10000c22:	4010      	ands	r0, r2
10000c24:	3808      	subs	r0, #8
10000c26:	4a05      	ldr	r2, [pc, #20]	; (10000c3c <z_arm_irq_priority_set+0x50>)
10000c28:	0880      	lsrs	r0, r0, #2
10000c2a:	0080      	lsls	r0, r0, #2
10000c2c:	1880      	adds	r0, r0, r2
10000c2e:	69c2      	ldr	r2, [r0, #28]
10000c30:	4011      	ands	r1, r2
10000c32:	4319      	orrs	r1, r3
10000c34:	61c1      	str	r1, [r0, #28]
10000c36:	e7f2      	b.n	10000c1e <z_arm_irq_priority_set+0x32>
10000c38:	e000e100 	.word	0xe000e100
10000c3c:	e000ed00 	.word	0xe000ed00

10000c40 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
10000c40:	bf30      	wfi
    b z_SysNmiOnReset
10000c42:	e7fd      	b.n	10000c40 <z_SysNmiOnReset>

10000c44 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
10000c44:	22ff      	movs	r2, #255	; 0xff
10000c46:	4b08      	ldr	r3, [pc, #32]	; (10000c68 <z_arm_prep_c+0x24>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
10000c48:	b510      	push	{r4, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
10000c4a:	4393      	bics	r3, r2
10000c4c:	4a07      	ldr	r2, [pc, #28]	; (10000c6c <z_arm_prep_c+0x28>)
10000c4e:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
10000c50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
10000c54:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
10000c58:	f000 fdd4 	bl	10001804 <z_bss_zero>
	z_data_copy();
10000c5c:	f001 f8aa 	bl	10001db4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
10000c60:	f000 f8f2 	bl	10000e48 <z_arm_interrupt_init>
	z_cstart();
10000c64:	f000 fe0e 	bl	10001884 <z_cstart>
10000c68:	10000100 	.word	0x10000100
10000c6c:	e000ed00 	.word	0xe000ed00

10000c70 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
10000c70:	4a08      	ldr	r2, [pc, #32]	; (10000c94 <arch_swap+0x24>)
	_current->arch.swap_return_value = _k_neg_eagain;
10000c72:	4909      	ldr	r1, [pc, #36]	; (10000c98 <arch_swap+0x28>)
	_current->arch.basepri = key;
10000c74:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
10000c76:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
10000c78:	6698      	str	r0, [r3, #104]	; 0x68
	_current->arch.swap_return_value = _k_neg_eagain;
10000c7a:	66d9      	str	r1, [r3, #108]	; 0x6c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
10000c7c:	2380      	movs	r3, #128	; 0x80
10000c7e:	4907      	ldr	r1, [pc, #28]	; (10000c9c <arch_swap+0x2c>)
10000c80:	055b      	lsls	r3, r3, #21
10000c82:	6848      	ldr	r0, [r1, #4]
10000c84:	4303      	orrs	r3, r0
10000c86:	604b      	str	r3, [r1, #4]
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	if (key != 0U) {
		return;
	}
	__asm__ volatile(
10000c88:	b662      	cpsie	i
10000c8a:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
10000c8e:	6893      	ldr	r3, [r2, #8]
10000c90:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
}
10000c92:	4770      	bx	lr
10000c94:	20000158 	.word	0x20000158
10000c98:	10002a3c 	.word	0x10002a3c
10000c9c:	e000ed00 	.word	0xe000ed00

10000ca0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
10000ca0:	4913      	ldr	r1, [pc, #76]	; (10000cf0 <_thread_irq_disabled+0x1e>)
    ldr r2, [r1, #_kernel_offset_to_current]
10000ca2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
10000ca4:	4813      	ldr	r0, [pc, #76]	; (10000cf4 <_thread_irq_disabled+0x22>)
    add r0, r2
10000ca6:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
10000ca8:	f3ef 8c09 	mrs	ip, PSP
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    /* Store current r4-r7 */
    stmea r0!, {r4-r7}
10000cac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    /* copy r8-r12 into r3-r7 */
    mov r3, r8
10000cae:	4643      	mov	r3, r8
    mov r4, r9
10000cb0:	464c      	mov	r4, r9
    mov r5, r10
10000cb2:	4655      	mov	r5, sl
    mov r6, r11
10000cb4:	465e      	mov	r6, fp
    mov r7, ip
10000cb6:	4667      	mov	r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
10000cb8:	c0f8      	stmia	r0!, {r3, r4, r5, r6, r7}
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10000cba:	b672      	cpsid	i
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
10000cbc:	4f0e      	ldr	r7, [pc, #56]	; (10000cf8 <_thread_irq_disabled+0x26>)
    ldr v3, =_SCS_ICSR_UNPENDSV
10000cbe:	4e0f      	ldr	r6, [pc, #60]	; (10000cfc <_thread_irq_disabled+0x2a>)
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
10000cc0:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
10000cc2:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
10000cc4:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
10000cc6:	6e90      	ldr	r0, [r2, #104]	; 0x68
    movs r3, #0
10000cc8:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
10000cca:	6693      	str	r3, [r2, #104]	; 0x68
     * maps to PRIMASK.
     *
     * Only enable interrupts if value is 0, meaning interrupts
     * were enabled before irq_lock was called.
     */
    cmp r0, #0
10000ccc:	2800      	cmp	r0, #0
    bne _thread_irq_disabled
10000cce:	d100      	bne.n	10000cd2 <_thread_irq_disabled>
    cpsie i
10000cd0:	b662      	cpsie	i

10000cd2 <_thread_irq_disabled>:
     */
    isb

#endif

    ldr r4, =_thread_offset_to_callee_saved
10000cd2:	4c08      	ldr	r4, [pc, #32]	; (10000cf4 <_thread_irq_disabled+0x22>)
    adds r0, r2, r4
10000cd4:	1910      	adds	r0, r2, r4

    /* restore r4-r12 for new thread */
    /* first restore r8-r12 located after r4-r7 (4*4bytes) */
    adds r0, #16
10000cd6:	3010      	adds	r0, #16
    ldmia r0!, {r3-r7}
10000cd8:	c8f8      	ldmia	r0!, {r3, r4, r5, r6, r7}
    /* move to correct registers */
    mov r8, r3
10000cda:	4698      	mov	r8, r3
    mov r9, r4
10000cdc:	46a1      	mov	r9, r4
    mov r10, r5
10000cde:	46aa      	mov	sl, r5
    mov r11, r6
10000ce0:	46b3      	mov	fp, r6
    mov ip, r7
10000ce2:	46bc      	mov	ip, r7
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
10000ce4:	3824      	subs	r0, #36	; 0x24
    ldmia r0!, {r4-r7}
10000ce6:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
10000ce8:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
10000cec:	4770      	bx	lr
10000cee:	0000      	.short	0x0000
    ldr r1, =_kernel
10000cf0:	20000158 	.word	0x20000158
    ldr r0, =_thread_offset_to_callee_saved
10000cf4:	00000030 	.word	0x00000030
    ldr v4, =_SCS_ICSR
10000cf8:	e000ed04 	.word	0xe000ed04
    ldr v3, =_SCS_ICSR_UNPENDSV
10000cfc:	08000000 	.word	0x08000000

10000d00 <z_arm_svc>:
SECTION_FUNC(TEXT, z_arm_svc)
  /* Use EXC_RETURN state to find out if stack frame is on the
   * MSP or PSP
   */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
  movs r0, #_EXC_RETURN_SPSEL_Msk
10000d00:	2004      	movs	r0, #4
  mov r1, lr
10000d02:	4671      	mov	r1, lr
  tst r1, r0
10000d04:	4201      	tst	r1, r0
  beq _stack_frame_msp
10000d06:	d002      	beq.n	10000d0e <_stack_frame_msp>
  mrs r0, PSP
10000d08:	f3ef 8009 	mrs	r0, PSP
  bne _stack_frame_endif
10000d0c:	d101      	bne.n	10000d12 <_stack_frame_endif>

10000d0e <_stack_frame_msp>:
_stack_frame_msp:
  mrs r0, MSP
10000d0e:	f3ef 8008 	mrs	r0, MSP

10000d12 <_stack_frame_endif>:
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
10000d12:	6981      	ldr	r1, [r0, #24]
    /* SVC is a two-byte instruction, point to it and read the
     * SVC number (lower byte of SCV instruction)
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
10000d14:	3902      	subs	r1, #2
    ldrb r1, [r1]
10000d16:	7809      	ldrb	r1, [r1, #0]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
10000d18:	2902      	cmp	r1, #2
    beq _oops
10000d1a:	d0ff      	beq.n	10000d1c <_oops>

10000d1c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
10000d1c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
10000d1e:	f001 fa1f 	bl	10002160 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
10000d22:	bd01      	pop	{r0, pc}

10000d24 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
10000d24:	b510      	push	{r4, lr}
	iframe->pc = (uint32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
10000d26:	3a20      	subs	r2, #32
#endif
	iframe->a1 = (uint32_t)entry;
10000d28:	6013      	str	r3, [r2, #0]
	iframe->a2 = (uint32_t)p1;
10000d2a:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
10000d2c:	2401      	movs	r4, #1
	iframe->a2 = (uint32_t)p1;
10000d2e:	6053      	str	r3, [r2, #4]
	iframe->a3 = (uint32_t)p2;
10000d30:	9b03      	ldr	r3, [sp, #12]
	iframe->pc &= 0xfffffffe;
10000d32:	4906      	ldr	r1, [pc, #24]	; (10000d4c <arch_new_thread+0x28>)
	iframe->a3 = (uint32_t)p2;
10000d34:	6093      	str	r3, [r2, #8]
	iframe->a4 = (uint32_t)p3;
10000d36:	9b04      	ldr	r3, [sp, #16]
	iframe->pc &= 0xfffffffe;
10000d38:	43a1      	bics	r1, r4
	iframe->a4 = (uint32_t)p3;
10000d3a:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
10000d3c:	2380      	movs	r3, #128	; 0x80
10000d3e:	045b      	lsls	r3, r3, #17
10000d40:	61d3      	str	r3, [r2, #28]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
10000d42:	2300      	movs	r3, #0
	iframe->pc &= 0xfffffffe;
10000d44:	6191      	str	r1, [r2, #24]
	thread->callee_saved.psp = (uint32_t)iframe;
10000d46:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
10000d48:	6683      	str	r3, [r0, #104]	; 0x68
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
10000d4a:	bd10      	pop	{r4, pc}
10000d4c:	1000207d 	.word	0x1000207d

10000d50 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
10000d50:	4b06      	ldr	r3, [pc, #24]	; (10000d6c <arch_switch_to_main_thread+0x1c>)
10000d52:	6098      	str	r0, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
10000d54:	1c10      	adds	r0, r2, #0
10000d56:	f381 8809 	msr	PSP, r1
10000d5a:	2100      	movs	r1, #0
10000d5c:	b662      	cpsie	i
10000d5e:	f3bf 8f6f 	isb	sy
10000d62:	2200      	movs	r2, #0
10000d64:	2300      	movs	r3, #0
10000d66:	f001 f989 	bl	1000207c <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
10000d6a:	46c0      	nop			; (mov r8, r8)
10000d6c:	20000158 	.word	0x20000158

10000d70 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
10000d70:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
10000d72:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
10000d76:	4905      	ldr	r1, [pc, #20]	; (10000d8c <_isr_wrapper+0x1c>)
	subs r0, r1	/* get IRQ number */
10000d78:	1a40      	subs	r0, r0, r1
	lsls r0, #3	/* table is 8-byte wide */
10000d7a:	00c0      	lsls	r0, r0, #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
10000d7c:	4904      	ldr	r1, [pc, #16]	; (10000d90 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
10000d7e:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
10000d80:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
10000d82:	4798      	blx	r3
#ifdef CONFIG_TRACING_ISR
	bl sys_trace_isr_exit
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
10000d84:	bc09      	pop	{r0, r3}
	mov lr, r3
10000d86:	469e      	mov	lr, r3
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
10000d88:	4902      	ldr	r1, [pc, #8]	; (10000d94 <_isr_wrapper+0x24>)
	bx r1
10000d8a:	4708      	bx	r1
	ldr r1, =16
10000d8c:	00000010 	.word	0x00000010
	ldr r1, =_sw_isr_table
10000d90:	10002890 	.word	0x10002890
	ldr r1, =z_arm_int_exit
10000d94:	10000d99 	.word	0x10000d99

10000d98 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
10000d98:	4b04      	ldr	r3, [pc, #16]	; (10000dac <_EXIT_EXC+0x4>)

	ldr r1, [r3, #_kernel_offset_to_current]
10000d9a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
10000d9c:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
10000d9e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
10000da0:	d002      	beq.n	10000da8 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
10000da2:	4903      	ldr	r1, [pc, #12]	; (10000db0 <_EXIT_EXC+0x8>)
	ldr r2, =_SCS_ICSR_PENDSV
10000da4:	4a03      	ldr	r2, [pc, #12]	; (10000db4 <_EXIT_EXC+0xc>)
	str r2, [r1]
10000da6:	600a      	str	r2, [r1, #0]

10000da8 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
10000da8:	4770      	bx	lr
10000daa:	0000      	.short	0x0000
	ldr r3, =_kernel
10000dac:	20000158 	.word	0x20000158
	ldr r1, =_SCS_ICSR
10000db0:	e000ed04 	.word	0xe000ed04
	ldr r2, =_SCS_ICSR_PENDSV
10000db4:	10000000 	.word	0x10000000

10000db8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
10000db8:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10000dba:	4b1b      	ldr	r3, [pc, #108]	; (10000e28 <z_arm_fault+0x70>)
{
10000dbc:	000c      	movs	r4, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10000dbe:	685b      	ldr	r3, [r3, #4]
{
10000dc0:	b088      	sub	sp, #32
10000dc2:	05db      	lsls	r3, r3, #23
10000dc4:	0ddb      	lsrs	r3, r3, #23
10000dc6:	b662      	cpsie	i
10000dc8:	f3bf 8f6f 	isb	sy
	*nested_exc = false;
10000dcc:	2500      	movs	r5, #0
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
10000dce:	0e16      	lsrs	r6, r2, #24
		return NULL;
10000dd0:	0029      	movs	r1, r5
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
10000dd2:	2eff      	cmp	r6, #255	; 0xff
10000dd4:	d109      	bne.n	10000dea <z_arm_fault+0x32>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
10000dd6:	3ef3      	subs	r6, #243	; 0xf3
10000dd8:	4016      	ands	r6, r2
10000dda:	2e08      	cmp	r6, #8
10000ddc:	d005      	beq.n	10000dea <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
10000dde:	0001      	movs	r1, r0
			*nested_exc = true;
10000de0:	3501      	adds	r5, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
10000de2:	0712      	lsls	r2, r2, #28
10000de4:	d501      	bpl.n	10000dea <z_arm_fault+0x32>
			ptr_esf =  (z_arch_esf_t *)psp;
10000de6:	0021      	movs	r1, r4
	*nested_exc = false;
10000de8:	2500      	movs	r5, #0
	uint32_t reason = K_ERR_CPU_EXCEPTION;
10000dea:	2400      	movs	r4, #0
	switch (fault) {
10000dec:	2b03      	cmp	r3, #3
10000dee:	d106      	bne.n	10000dfe <z_arm_fault+0x46>
	uint16_t fault_insn = *(ret_addr - 1);
10000df0:	698b      	ldr	r3, [r1, #24]
10000df2:	3b02      	subs	r3, #2
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
10000df4:	881a      	ldrh	r2, [r3, #0]
10000df6:	4b0d      	ldr	r3, [pc, #52]	; (10000e2c <z_arm_fault+0x74>)
10000df8:	429a      	cmp	r2, r3
10000dfa:	d100      	bne.n	10000dfe <z_arm_fault+0x46>
		reason = esf->basic.r0;
10000dfc:	680c      	ldr	r4, [r1, #0]
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
10000dfe:	2220      	movs	r2, #32
10000e00:	4668      	mov	r0, sp
10000e02:	f001 f9d2 	bl	100021aa <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
10000e06:	9b07      	ldr	r3, [sp, #28]
10000e08:	2d00      	cmp	r5, #0
10000e0a:	d00a      	beq.n	10000e22 <z_arm_fault+0x6a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
10000e0c:	05da      	lsls	r2, r3, #23
10000e0e:	d102      	bne.n	10000e16 <z_arm_fault+0x5e>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
10000e10:	4a07      	ldr	r2, [pc, #28]	; (10000e30 <z_arm_fault+0x78>)
10000e12:	4313      	orrs	r3, r2
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
10000e14:	9307      	str	r3, [sp, #28]
	}

	z_arm_fatal_error(reason, &esf_copy);
10000e16:	4669      	mov	r1, sp
10000e18:	0020      	movs	r0, r4
10000e1a:	f001 f99d 	bl	10002158 <z_arm_fatal_error>
}
10000e1e:	b008      	add	sp, #32
10000e20:	bd70      	pop	{r4, r5, r6, pc}
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
10000e22:	0a5b      	lsrs	r3, r3, #9
10000e24:	025b      	lsls	r3, r3, #9
10000e26:	e7f5      	b.n	10000e14 <z_arm_fault+0x5c>
10000e28:	e000ed00 	.word	0xe000ed00
10000e2c:	0000df02 	.word	0x0000df02
10000e30:	000001ff 	.word	0x000001ff

10000e34 <z_arm_exc_spurious>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
10000e34:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
10000e38:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
10000e3c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
10000e3e:	4672      	mov	r2, lr
	bl z_arm_fault
10000e40:	f7ff ffba 	bl	10000db8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
10000e44:	bd01      	pop	{r0, pc}
10000e46:	46c0      	nop			; (mov r8, r8)

10000e48 <z_arm_interrupt_init>:
 * interrupt locking via BASEPRI works as expected.
 *
 */

void z_arm_interrupt_init(void)
{
10000e48:	b5f0      	push	{r4, r5, r6, r7, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000e4a:	24c0      	movs	r4, #192	; 0xc0
	int irq = 0;
10000e4c:	2200      	movs	r2, #0
10000e4e:	2603      	movs	r6, #3
10000e50:	25ff      	movs	r5, #255	; 0xff
10000e52:	00a4      	lsls	r4, r4, #2
10000e54:	0010      	movs	r0, r2
10000e56:	002f      	movs	r7, r5
10000e58:	4030      	ands	r0, r6
10000e5a:	00c0      	lsls	r0, r0, #3
10000e5c:	4087      	lsls	r7, r0
10000e5e:	4905      	ldr	r1, [pc, #20]	; (10000e74 <z_arm_interrupt_init+0x2c>)
10000e60:	0893      	lsrs	r3, r2, #2
10000e62:	009b      	lsls	r3, r3, #2
10000e64:	185b      	adds	r3, r3, r1
10000e66:	5919      	ldr	r1, [r3, r4]

	for (; irq < CONFIG_NUM_IRQS; irq++) {
10000e68:	3201      	adds	r2, #1
10000e6a:	43b9      	bics	r1, r7
10000e6c:	5119      	str	r1, [r3, r4]
10000e6e:	2a1a      	cmp	r2, #26
10000e70:	d1f0      	bne.n	10000e54 <z_arm_interrupt_init+0xc>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
10000e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000e74:	e000e100 	.word	0xe000e100

10000e78 <__start>:
    bl z_arm_init_arch_hw_at_boot
#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10000e78:	b672      	cpsid	i

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
10000e7a:	4807      	ldr	r0, [pc, #28]	; (10000e98 <__start+0x20>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10000e7c:	4907      	ldr	r1, [pc, #28]	; (10000e9c <__start+0x24>)
    adds r0, r0, r1
10000e7e:	1840      	adds	r0, r0, r1
    msr PSP, r0
10000e80:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
10000e84:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
10000e88:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
10000e8a:	4308      	orrs	r0, r1
    msr CONTROL, r0
10000e8c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
10000e90:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
10000e94:	f7ff fed6 	bl	10000c44 <z_arm_prep_c>
    ldr r0, =z_interrupt_stacks
10000e98:	20000198 	.word	0x20000198
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10000e9c:	00000800 	.word	0x00000800

10000ea0 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
10000ea0:	b510      	push	{r4, lr}
	if (_current == thread) {
10000ea2:	4b0a      	ldr	r3, [pc, #40]	; (10000ecc <z_impl_k_thread_abort+0x2c>)
10000ea4:	689b      	ldr	r3, [r3, #8]
10000ea6:	4283      	cmp	r3, r0
10000ea8:	d10d      	bne.n	10000ec6 <z_impl_k_thread_abort+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
10000eaa:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
10000eae:	2b00      	cmp	r3, #0
10000eb0:	d009      	beq.n	10000ec6 <z_impl_k_thread_abort+0x26>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
10000eb2:	2280      	movs	r2, #128	; 0x80
10000eb4:	4b06      	ldr	r3, [pc, #24]	; (10000ed0 <z_impl_k_thread_abort+0x30>)
10000eb6:	0552      	lsls	r2, r2, #21
10000eb8:	6859      	ldr	r1, [r3, #4]
10000eba:	430a      	orrs	r2, r1
10000ebc:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
10000ebe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10000ec0:	4904      	ldr	r1, [pc, #16]	; (10000ed4 <z_impl_k_thread_abort+0x34>)
10000ec2:	400a      	ands	r2, r1
10000ec4:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
10000ec6:	f000 ff19 	bl	10001cfc <z_thread_abort>
}
10000eca:	bd10      	pop	{r4, pc}
10000ecc:	20000158 	.word	0x20000158
10000ed0:	e000ed00 	.word	0xe000ed00
10000ed4:	ffff7fff 	.word	0xffff7fff

10000ed8 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
10000ed8:	4b01      	ldr	r3, [pc, #4]	; (10000ee0 <__stdout_hook_install+0x8>)
10000eda:	6018      	str	r0, [r3, #0]
}
10000edc:	4770      	bx	lr
10000ede:	46c0      	nop			; (mov r8, r8)
10000ee0:	20000004 	.word	0x20000004

10000ee4 <rp2040_init>:
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to set
 */
__force_inline static void hw_set_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10000ee4:	4b0e      	ldr	r3, [pc, #56]	; (10000f20 <rp2040_init+0x3c>)
10000ee6:	4a0f      	ldr	r2, [pc, #60]	; (10000f24 <rp2040_init+0x40>)
#endif

LOG_MODULE_REGISTER(soc, CONFIG_SOC_LOG_LEVEL);

static int rp2040_init(const struct device *arg)
{
10000ee8:	b570      	push	{r4, r5, r6, lr}
10000eea:	601a      	str	r2, [r3, #0]
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to clear
 */
__force_inline static void hw_clear_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10000eec:	4d0e      	ldr	r5, [pc, #56]	; (10000f28 <rp2040_init+0x44>)
10000eee:	4b0f      	ldr	r3, [pc, #60]	; (10000f2c <rp2040_init+0x48>)
 *
 * \param bits Bit pattern indicating blocks to unreset. See \ref reset_bitmask
 */
static inline void unreset_block_wait(uint32_t bits) {
    hw_clear_bits(&resets_hw->reset, bits);
    while (~resets_hw->reset_done & bits)
10000ef0:	4c0f      	ldr	r4, [pc, #60]	; (10000f30 <rp2040_init+0x4c>)
10000ef2:	602b      	str	r3, [r5, #0]
10000ef4:	0019      	movs	r1, r3
10000ef6:	68a2      	ldr	r2, [r4, #8]
10000ef8:	4391      	bics	r1, r2
10000efa:	d1fb      	bne.n	10000ef4 <rp2040_init+0x10>
			   ~(RESETS_RESET_ADC_BITS | RESETS_RESET_RTC_BITS |
			     RESETS_RESET_SPI0_BITS | RESETS_RESET_SPI1_BITS |
			     RESETS_RESET_UART0_BITS | RESETS_RESET_UART1_BITS |
			     RESETS_RESET_USBCTRL_BITS | RESETS_RESET_PWM_BITS));

	clocks_init();
10000efc:	f000 fa4c 	bl	10001398 <clocks_init>
10000f00:	4b0c      	ldr	r3, [pc, #48]	; (10000f34 <rp2040_init+0x50>)
10000f02:	602b      	str	r3, [r5, #0]
10000f04:	68a3      	ldr	r3, [r4, #8]
10000f06:	01db      	lsls	r3, r3, #7
10000f08:	3380      	adds	r3, #128	; 0x80
10000f0a:	d1fb      	bne.n	10000f04 <rp2040_init+0x20>
	__asm__ volatile("mrs %0, PRIMASK;"
10000f0c:	f3ef 8310 	mrs	r3, PRIMASK
10000f10:	b672      	cpsid	i
	if (key != 0U) {
10000f12:	2b00      	cmp	r3, #0
10000f14:	d102      	bne.n	10000f1c <rp2040_init+0x38>
	__asm__ volatile(
10000f16:	b662      	cpsie	i
10000f18:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
10000f1c:	2000      	movs	r0, #0
10000f1e:	bd70      	pop	{r4, r5, r6, pc}
10000f20:	4000e000 	.word	0x4000e000
10000f24:	ffffcdbf 	.word	0xffffcdbf
10000f28:	4000f000 	.word	0x4000f000
10000f2c:	003c3ffe 	.word	0x003c3ffe
10000f30:	4000c000 	.word	0x4000c000
10000f34:	01ffffff 	.word	0x01ffffff

10000f38 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
10000f38:	b510      	push	{r4, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
10000f3a:	4808      	ldr	r0, [pc, #32]	; (10000f5c <uart_console_init+0x24>)
10000f3c:	f001 fbb5 	bl	100026aa <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
10000f40:	2800      	cmp	r0, #0
10000f42:	d008      	beq.n	10000f56 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
10000f44:	4c06      	ldr	r4, [pc, #24]	; (10000f60 <uart_console_init+0x28>)
10000f46:	0020      	movs	r0, r4
10000f48:	f7ff ffc6 	bl	10000ed8 <__stdout_hook_install>
	__printk_hook_install(console_out);
10000f4c:	0020      	movs	r0, r4
10000f4e:	f7ff fa8d 	bl	1000046c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
10000f52:	2000      	movs	r0, #0
}
10000f54:	bd10      	pop	{r4, pc}
		return -ENODEV;
10000f56:	2013      	movs	r0, #19
10000f58:	4240      	negs	r0, r0
10000f5a:	e7fb      	b.n	10000f54 <uart_console_init+0x1c>
10000f5c:	10002860 	.word	0x10002860
10000f60:	10000f65 	.word	0x10000f65

10000f64 <console_out>:
{
10000f64:	b570      	push	{r4, r5, r6, lr}
10000f66:	0004      	movs	r4, r0
10000f68:	4d07      	ldr	r5, [pc, #28]	; (10000f88 <console_out+0x24>)
	if ('\n' == c) {
10000f6a:	280a      	cmp	r0, #10
10000f6c:	d104      	bne.n	10000f78 <console_out+0x14>
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
10000f6e:	68ab      	ldr	r3, [r5, #8]
10000f70:	210d      	movs	r1, #13
10000f72:	0028      	movs	r0, r5
10000f74:	685b      	ldr	r3, [r3, #4]
10000f76:	4798      	blx	r3
10000f78:	68ab      	ldr	r3, [r5, #8]
10000f7a:	0028      	movs	r0, r5
10000f7c:	685b      	ldr	r3, [r3, #4]
10000f7e:	b2e1      	uxtb	r1, r4
10000f80:	4798      	blx	r3
}
10000f82:	0020      	movs	r0, r4
10000f84:	bd70      	pop	{r4, r5, r6, pc}
10000f86:	46c0      	nop			; (mov r8, r8)
10000f88:	10002860 	.word	0x10002860

10000f8c <gpio_rpi_isr>:
	.pin_interrupt_configure = gpio_rpi_pin_interrupt_configure,
	.manage_callback = gpio_rpi_manage_callback,
};

static void gpio_rpi_isr(const struct device *dev)
{
10000f8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10000f8e:	0006      	movs	r6, r0
	const io_rw_32 *status_reg;
	uint32_t events;
	uint32_t pin;

	irq_ctrl_base = &iobank0_hw->proc0_irq_ctrl;
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
10000f90:	2400      	movs	r4, #0
	struct gpio_rpi_data *data = dev->data;
10000f92:	6903      	ldr	r3, [r0, #16]
10000f94:	9301      	str	r3, [sp, #4]
		status_reg = &irq_ctrl_base->ints[pin / 8];
10000f96:	08e3      	lsrs	r3, r4, #3
		events = (*status_reg >> 4 * (pin % 8)) & ALL_EVENTS;
10000f98:	4a14      	ldr	r2, [pc, #80]	; (10000fec <gpio_rpi_isr+0x60>)
10000f9a:	3308      	adds	r3, #8
10000f9c:	009b      	lsls	r3, r3, #2
10000f9e:	589b      	ldr	r3, [r3, r2]
10000fa0:	2207      	movs	r2, #7
10000fa2:	4022      	ands	r2, r4
10000fa4:	0092      	lsls	r2, r2, #2
10000fa6:	40d3      	lsrs	r3, r2
		if (events) {
10000fa8:	220f      	movs	r2, #15
10000faa:	4213      	tst	r3, r2
10000fac:	d103      	bne.n	10000fb6 <gpio_rpi_isr+0x2a>
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
10000fae:	3401      	adds	r4, #1
10000fb0:	2c1e      	cmp	r4, #30
10000fb2:	d1f0      	bne.n	10000f96 <gpio_rpi_isr+0xa>
			gpio_acknowledge_irq(pin, ALL_EVENTS);
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
		}
	}
}
10000fb4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			gpio_acknowledge_irq(pin, ALL_EVENTS);
10000fb6:	210f      	movs	r1, #15
10000fb8:	0020      	movs	r0, r4
10000fba:	f000 fb2f 	bl	1000161c <gpio_acknowledge_irq>
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
10000fbe:	9b01      	ldr	r3, [sp, #4]
10000fc0:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
10000fc2:	2900      	cmp	r1, #0
10000fc4:	d0f3      	beq.n	10000fae <gpio_rpi_isr+0x22>
10000fc6:	2701      	movs	r7, #1
10000fc8:	40a7      	lsls	r7, r4

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
10000fca:	680d      	ldr	r5, [r1, #0]
10000fcc:	2900      	cmp	r1, #0
10000fce:	d0ee      	beq.n	10000fae <gpio_rpi_isr+0x22>
		if (cb->pin_mask & pins) {
10000fd0:	688b      	ldr	r3, [r1, #8]
10000fd2:	001a      	movs	r2, r3
10000fd4:	403a      	ands	r2, r7
10000fd6:	423b      	tst	r3, r7
10000fd8:	d002      	beq.n	10000fe0 <gpio_rpi_isr+0x54>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
10000fda:	0030      	movs	r0, r6
10000fdc:	684b      	ldr	r3, [r1, #4]
10000fde:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
10000fe0:	1e2b      	subs	r3, r5, #0
10000fe2:	d000      	beq.n	10000fe6 <gpio_rpi_isr+0x5a>
10000fe4:	682b      	ldr	r3, [r5, #0]
10000fe6:	0029      	movs	r1, r5
10000fe8:	001d      	movs	r5, r3
10000fea:	e7ef      	b.n	10000fcc <gpio_rpi_isr+0x40>
10000fec:	40014100 	.word	0x40014100

10000ff0 <uart_rpi_irq_err_disable>:
}

static void uart_rpi_irq_err_disable(const struct device *dev)
{
	const struct uart_rpi_config * const config = dev->config;
	uart_hw_t * const uart_hw = config->uart_regs;
10000ff0:	6843      	ldr	r3, [r0, #4]

	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10000ff2:	4903      	ldr	r1, [pc, #12]	; (10001000 <uart_rpi_irq_err_disable+0x10>)
	uart_hw_t * const uart_hw = config->uart_regs;
10000ff4:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10000ff6:	6b93      	ldr	r3, [r2, #56]	; 0x38
10000ff8:	400b      	ands	r3, r1
10000ffa:	6393      	str	r3, [r2, #56]	; 0x38
			   UART_UARTIMSC_BEIM_BITS |
			   UART_UARTIMSC_PEIM_BITS |
			   UART_UARTIMSC_FEIM_BITS |
			   UART_UARTIMSC_RTIM_BITS);
}
10000ffc:	4770      	bx	lr
10000ffe:	46c0      	nop			; (mov r8, r8)
10001000:	fffff83f 	.word	0xfffff83f

10001004 <uart_rpi_set_format.isra.0>:
static int uart_rpi_set_format(const struct device *dev, const struct uart_config *cfg)
10001004:	b510      	push	{r4, lr}
10001006:	2b03      	cmp	r3, #3
10001008:	d823      	bhi.n	10001052 <uart_rpi_set_format.isra.0+0x4e>
	switch (cfg->stop_bits) {
1000100a:	2a01      	cmp	r2, #1
1000100c:	d002      	beq.n	10001014 <uart_rpi_set_format.isra.0+0x10>
1000100e:	2a03      	cmp	r2, #3
10001010:	d11f      	bne.n	10001052 <uart_rpi_set_format.isra.0+0x4e>
10001012:	3a01      	subs	r2, #1
	switch (cfg->parity) {
10001014:	2902      	cmp	r1, #2
10001016:	d81c      	bhi.n	10001052 <uart_rpi_set_format.isra.0+0x4e>
	uart_inst_t * const uart_inst = config->uart_dev;
10001018:	6804      	ldr	r4, [r0, #0]
    invalid_params_if(UART, data_bits < 5 || data_bits > 8);
    invalid_params_if(UART, stop_bits != 1 && stop_bits != 2);
    invalid_params_if(UART, parity != UART_PARITY_NONE && parity != UART_PARITY_EVEN && parity != UART_PARITY_ODD);
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
1000101a:	3a01      	subs	r2, #1
1000101c:	480e      	ldr	r0, [pc, #56]	; (10001058 <uart_rpi_set_format.isra.0+0x54>)
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
1000101e:	015b      	lsls	r3, r3, #5
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10001020:	00d2      	lsls	r2, r2, #3
10001022:	5c41      	ldrb	r1, [r0, r1]
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
10001024:	431a      	orrs	r2, r3
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10001026:	0020      	movs	r0, r4
                   (bool_to_bit(parity != UART_PARITY_NONE) << UART_UARTLCR_H_PEN_LSB) |
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10001028:	2300      	movs	r3, #0
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
1000102a:	302c      	adds	r0, #44	; 0x2c
                   (bool_to_bit(parity != UART_PARITY_NONE) << UART_UARTLCR_H_PEN_LSB) |
1000102c:	4299      	cmp	r1, r3
1000102e:	d005      	beq.n	1000103c <uart_rpi_set_format.isra.0+0x38>
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10001030:	3302      	adds	r3, #2
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10001032:	3901      	subs	r1, #1
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10001034:	431a      	orrs	r2, r3
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10001036:	424b      	negs	r3, r1
10001038:	4159      	adcs	r1, r3
1000103a:	008b      	lsls	r3, r1, #2
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
1000103c:	431a      	orrs	r2, r3
 * \param addr Address of writable register
 * \param values Bits values
 * \param write_mask Mask of bits to change
 */
__force_inline static void hw_write_masked(io_rw_32 *addr, uint32_t values, uint32_t write_mask) {
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000103e:	236e      	movs	r3, #110	; 0x6e
10001040:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
10001042:	404a      	eors	r2, r1
10001044:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001046:	2380      	movs	r3, #128	; 0x80
10001048:	015b      	lsls	r3, r3, #5
1000104a:	4303      	orrs	r3, r0
	return 0;
1000104c:	2000      	movs	r0, #0
1000104e:	601a      	str	r2, [r3, #0]
}
10001050:	bd10      	pop	{r4, pc}
		return -EINVAL;
10001052:	2016      	movs	r0, #22
10001054:	4240      	negs	r0, r0
10001056:	e7fb      	b.n	10001050 <uart_rpi_set_format.isra.0+0x4c>
10001058:	10002a86 	.word	0x10002a86

1000105c <uart_rpi_init>:
{
1000105c:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct uart_rpi_config *config = dev->config;
1000105e:	6845      	ldr	r5, [r0, #4]
{
10001060:	b085      	sub	sp, #20
	uart_inst_t * const uart_inst = config->uart_dev;
10001062:	682b      	ldr	r3, [r5, #0]
{
10001064:	0004      	movs	r4, r0
	struct uart_rpi_data * const data = dev->data;
10001066:	6906      	ldr	r6, [r0, #16]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
10001068:	2100      	movs	r1, #0
1000106a:	68a8      	ldr	r0, [r5, #8]
1000106c:	aa03      	add	r2, sp, #12
	uart_hw_t * const uart_hw = config->uart_regs;
1000106e:	686f      	ldr	r7, [r5, #4]
	uart_inst_t * const uart_inst = config->uart_dev;
10001070:	9301      	str	r3, [sp, #4]
10001072:	f001 fa34 	bl	100024de <pinctrl_lookup_state>
	if (ret < 0) {
10001076:	2800      	cmp	r0, #0
10001078:	db23      	blt.n	100010c2 <uart_rpi_init+0x66>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
1000107a:	9b03      	ldr	r3, [sp, #12]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
1000107c:	2200      	movs	r2, #0
1000107e:	7919      	ldrb	r1, [r3, #4]
10001080:	6818      	ldr	r0, [r3, #0]
10001082:	f001 fa3f 	bl	10002504 <pinctrl_configure_pins>
	if (ret < 0) {
10001086:	2800      	cmp	r0, #0
10001088:	db1b      	blt.n	100010c2 <uart_rpi_init+0x66>
	baudrate = uart_init(uart_inst, data->uart_config.baudrate);
1000108a:	6831      	ldr	r1, [r6, #0]
1000108c:	9801      	ldr	r0, [sp, #4]
1000108e:	f000 fb2f 	bl	100016f0 <uart_init>
	if (baudrate == 0) {
10001092:	2800      	cmp	r0, #0
10001094:	d017      	beq.n	100010c6 <uart_rpi_init+0x6a>
	data->uart_config = (struct uart_config){
10001096:	4b0d      	ldr	r3, [pc, #52]	; (100010cc <uart_rpi_init+0x70>)
10001098:	6030      	str	r0, [r6, #0]
1000109a:	6073      	str	r3, [r6, #4]
	uart_rpi_set_format(dev, &data->uart_config);
1000109c:	2201      	movs	r2, #1
1000109e:	2303      	movs	r3, #3
100010a0:	2100      	movs	r1, #0
100010a2:	6860      	ldr	r0, [r4, #4]
100010a4:	f7ff ffae 	bl	10001004 <uart_rpi_set_format.isra.0>
	hw_clear_bits(&uart_hw->lcr_h, UART_UARTLCR_H_FEN_BITS);
100010a8:	003a      	movs	r2, r7
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100010aa:	23c0      	movs	r3, #192	; 0xc0
100010ac:	322c      	adds	r2, #44	; 0x2c
100010ae:	019b      	lsls	r3, r3, #6
100010b0:	4313      	orrs	r3, r2
	uart_hw->dr = 0U;
100010b2:	2600      	movs	r6, #0
100010b4:	2210      	movs	r2, #16
100010b6:	601a      	str	r2, [r3, #0]
100010b8:	603e      	str	r6, [r7, #0]
	config->irq_config_func(dev);
100010ba:	0020      	movs	r0, r4
100010bc:	696b      	ldr	r3, [r5, #20]
100010be:	4798      	blx	r3
	return 0;
100010c0:	0030      	movs	r0, r6
}
100010c2:	b005      	add	sp, #20
100010c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -EINVAL;
100010c6:	2016      	movs	r0, #22
100010c8:	4240      	negs	r0, r0
100010ca:	e7fa      	b.n	100010c2 <uart_rpi_init+0x66>
100010cc:	00030100 	.word	0x00030100

100010d0 <elapsed>:
 *     - the timer reset or the last time the function was called
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
100010d0:	b530      	push	{r4, r5, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
100010d2:	4b0a      	ldr	r3, [pc, #40]	; (100010fc <elapsed+0x2c>)
100010d4:	4a0a      	ldr	r2, [pc, #40]	; (10001100 <elapsed+0x30>)
100010d6:	6898      	ldr	r0, [r3, #8]
	uint32_t ctrl = SysTick->CTRL;	/* B */
100010d8:	6819      	ldr	r1, [r3, #0]
	uint32_t val2 = SysTick->VAL;	/* C */
100010da:	4d0a      	ldr	r5, [pc, #40]	; (10001104 <elapsed+0x34>)
100010dc:	689c      	ldr	r4, [r3, #8]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
100010de:	03c9      	lsls	r1, r1, #15
100010e0:	d401      	bmi.n	100010e6 <elapsed+0x16>
	    || (val1 < val2)) {
100010e2:	42a0      	cmp	r0, r4
100010e4:	d204      	bcs.n	100010f0 <elapsed+0x20>
		overflow_cyc += last_load;
100010e6:	6811      	ldr	r1, [r2, #0]
100010e8:	6828      	ldr	r0, [r5, #0]
100010ea:	1809      	adds	r1, r1, r0
100010ec:	6011      	str	r1, [r2, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
100010ee:	681b      	ldr	r3, [r3, #0]
	}

	return (last_load - val2) + overflow_cyc;
100010f0:	682b      	ldr	r3, [r5, #0]
100010f2:	6810      	ldr	r0, [r2, #0]
100010f4:	18c0      	adds	r0, r0, r3
100010f6:	1b00      	subs	r0, r0, r4
}
100010f8:	bd30      	pop	{r4, r5, pc}
100010fa:	46c0      	nop			; (mov r8, r8)
100010fc:	e000e010 	.word	0xe000e010
10001100:	20000120 	.word	0x20000120
10001104:	2000012c 	.word	0x2000012c

10001108 <sys_clock_driver_init>:
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
	overflow_cyc = 0U;
10001108:	2000      	movs	r0, #0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000110a:	4a09      	ldr	r2, [pc, #36]	; (10001130 <sys_clock_driver_init+0x28>)
1000110c:	6a13      	ldr	r3, [r2, #32]
1000110e:	021b      	lsls	r3, r3, #8
10001110:	0a1b      	lsrs	r3, r3, #8
10001112:	6213      	str	r3, [r2, #32]
	last_load = CYC_PER_TICK - 1;
10001114:	4b07      	ldr	r3, [pc, #28]	; (10001134 <sys_clock_driver_init+0x2c>)
10001116:	4a08      	ldr	r2, [pc, #32]	; (10001138 <sys_clock_driver_init+0x30>)
10001118:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
1000111a:	4b08      	ldr	r3, [pc, #32]	; (1000113c <sys_clock_driver_init+0x34>)
1000111c:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
1000111e:	4b08      	ldr	r3, [pc, #32]	; (10001140 <sys_clock_driver_init+0x38>)
10001120:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10001122:	2207      	movs	r2, #7
	SysTick->VAL = 0; /* resets timer to last_load */
10001124:	6098      	str	r0, [r3, #8]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10001126:	6819      	ldr	r1, [r3, #0]
10001128:	430a      	orrs	r2, r1
1000112a:	601a      	str	r2, [r3, #0]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
1000112c:	4770      	bx	lr
1000112e:	46c0      	nop			; (mov r8, r8)
10001130:	e000ed00 	.word	0xe000ed00
10001134:	2000012c 	.word	0x2000012c
10001138:	000030d3 	.word	0x000030d3
1000113c:	20000120 	.word	0x20000120
10001140:	e000e010 	.word	0xe000e010

10001144 <sys_clock_isr>:
{
10001144:	b570      	push	{r4, r5, r6, lr}
	elapsed();
10001146:	f7ff ffc3 	bl	100010d0 <elapsed>
	cycle_count += overflow_cyc;
1000114a:	4b0b      	ldr	r3, [pc, #44]	; (10001178 <sys_clock_isr+0x34>)
1000114c:	4a0b      	ldr	r2, [pc, #44]	; (1000117c <sys_clock_isr+0x38>)
1000114e:	6818      	ldr	r0, [r3, #0]
10001150:	6811      	ldr	r1, [r2, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10001152:	4c0b      	ldr	r4, [pc, #44]	; (10001180 <sys_clock_isr+0x3c>)
	cycle_count += overflow_cyc;
10001154:	1840      	adds	r0, r0, r1
10001156:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
10001158:	2200      	movs	r2, #0
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
1000115a:	6825      	ldr	r5, [r4, #0]
	overflow_cyc = 0;
1000115c:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
1000115e:	4909      	ldr	r1, [pc, #36]	; (10001184 <sys_clock_isr+0x40>)
10001160:	1b40      	subs	r0, r0, r5
10001162:	f7ff f835 	bl	100001d0 <__udivsi3>
		announced_cycles += dticks * CYC_PER_TICK;
10001166:	4b07      	ldr	r3, [pc, #28]	; (10001184 <sys_clock_isr+0x40>)
10001168:	4343      	muls	r3, r0
1000116a:	195b      	adds	r3, r3, r5
1000116c:	6023      	str	r3, [r4, #0]
		sys_clock_announce(dticks);
1000116e:	f000 ff05 	bl	10001f7c <sys_clock_announce>
	z_arm_int_exit();
10001172:	f7ff fe11 	bl	10000d98 <z_arm_exc_exit>
}
10001176:	bd70      	pop	{r4, r5, r6, pc}
10001178:	20000120 	.word	0x20000120
1000117c:	20000128 	.word	0x20000128
10001180:	20000124 	.word	0x20000124
10001184:	000030d4 	.word	0x000030d4

10001188 <sys_clock_set_timeout>:
{
10001188:	b5f0      	push	{r4, r5, r6, r7, lr}
1000118a:	4d32      	ldr	r5, [pc, #200]	; (10001254 <sys_clock_set_timeout+0xcc>)
1000118c:	4f32      	ldr	r7, [pc, #200]	; (10001258 <sys_clock_set_timeout+0xd0>)
1000118e:	b085      	sub	sp, #20
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
10001190:	2900      	cmp	r1, #0
10001192:	d054      	beq.n	1000123e <sys_clock_set_timeout+0xb6>
10001194:	1c43      	adds	r3, r0, #1
10001196:	d108      	bne.n	100011aa <sys_clock_set_timeout+0x22>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
10001198:	2201      	movs	r2, #1
1000119a:	682b      	ldr	r3, [r5, #0]
1000119c:	4393      	bics	r3, r2
1000119e:	602b      	str	r3, [r5, #0]
		last_load = TIMER_STOPPED;
100011a0:	23ff      	movs	r3, #255	; 0xff
100011a2:	061b      	lsls	r3, r3, #24
100011a4:	603b      	str	r3, [r7, #0]
}
100011a6:	b005      	add	sp, #20
100011a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t last_load_ = last_load;
100011aa:	683b      	ldr	r3, [r7, #0]
100011ac:	9301      	str	r3, [sp, #4]
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
100011ae:	2600      	movs	r6, #0
100011b0:	2801      	cmp	r0, #1
100011b2:	dd04      	ble.n	100011be <sys_clock_set_timeout+0x36>
100011b4:	4b29      	ldr	r3, [pc, #164]	; (1000125c <sys_clock_set_timeout+0xd4>)
100011b6:	001e      	movs	r6, r3
100011b8:	4298      	cmp	r0, r3
100011ba:	dc00      	bgt.n	100011be <sys_clock_set_timeout+0x36>
100011bc:	1e46      	subs	r6, r0, #1
	__asm__ volatile("mrs %0, PRIMASK;"
100011be:	f3ef 8310 	mrs	r3, PRIMASK
100011c2:	b672      	cpsid	i
100011c4:	9303      	str	r3, [sp, #12]
	uint32_t pending = elapsed();
100011c6:	f7ff ff83 	bl	100010d0 <elapsed>
	overflow_cyc = 0U;
100011ca:	2200      	movs	r2, #0
	val1 = SysTick->VAL;
100011cc:	68ab      	ldr	r3, [r5, #8]
100011ce:	9302      	str	r3, [sp, #8]
	cycle_count += pending;
100011d0:	4b23      	ldr	r3, [pc, #140]	; (10001260 <sys_clock_set_timeout+0xd8>)
100011d2:	681c      	ldr	r4, [r3, #0]
	overflow_cyc = 0U;
100011d4:	4b23      	ldr	r3, [pc, #140]	; (10001264 <sys_clock_set_timeout+0xdc>)
	cycle_count += pending;
100011d6:	1904      	adds	r4, r0, r4
	overflow_cyc = 0U;
100011d8:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
100011da:	4b23      	ldr	r3, [pc, #140]	; (10001268 <sys_clock_set_timeout+0xe0>)
100011dc:	681b      	ldr	r3, [r3, #0]
100011de:	9300      	str	r3, [sp, #0]
100011e0:	1ae0      	subs	r0, r4, r3
	if ((int32_t)unannounced < 0) {
100011e2:	4290      	cmp	r0, r2
100011e4:	db31      	blt.n	1000124a <sys_clock_set_timeout+0xc2>
		delay = ticks * CYC_PER_TICK;
100011e6:	4b21      	ldr	r3, [pc, #132]	; (1000126c <sys_clock_set_timeout+0xe4>)
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
100011e8:	4a21      	ldr	r2, [pc, #132]	; (10001270 <sys_clock_set_timeout+0xe8>)
		delay = ticks * CYC_PER_TICK;
100011ea:	435e      	muls	r6, r3
		delay += unannounced;
100011ec:	1980      	adds	r0, r0, r6
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
100011ee:	0019      	movs	r1, r3
100011f0:	1880      	adds	r0, r0, r2
100011f2:	f7fe ffed 	bl	100001d0 <__udivsi3>
		delay =
100011f6:	4b1d      	ldr	r3, [pc, #116]	; (1000126c <sys_clock_set_timeout+0xe4>)
100011f8:	4358      	muls	r0, r3
		delay -= unannounced;
100011fa:	9b00      	ldr	r3, [sp, #0]
100011fc:	1b1b      	subs	r3, r3, r4
100011fe:	1818      	adds	r0, r3, r0
		delay = MAX(delay, MIN_DELAY);
10001200:	2380      	movs	r3, #128	; 0x80
10001202:	00db      	lsls	r3, r3, #3
10001204:	4298      	cmp	r0, r3
10001206:	d923      	bls.n	10001250 <sys_clock_set_timeout+0xc8>
		if (delay > MAX_CYCLES) {
10001208:	4b1a      	ldr	r3, [pc, #104]	; (10001274 <sys_clock_set_timeout+0xec>)
1000120a:	4298      	cmp	r0, r3
1000120c:	d820      	bhi.n	10001250 <sys_clock_set_timeout+0xc8>
	SysTick->VAL = 0; /* resets timer to last_load */
1000120e:	2300      	movs	r3, #0
		last_load = MIN_DELAY;
10001210:	6038      	str	r0, [r7, #0]
	SysTick->LOAD = last_load - 1;
10001212:	3801      	subs	r0, #1
	val2 = SysTick->VAL;
10001214:	68a9      	ldr	r1, [r5, #8]
	SysTick->LOAD = last_load - 1;
10001216:	6068      	str	r0, [r5, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
10001218:	60ab      	str	r3, [r5, #8]
	if (val1 < val2) {
1000121a:	9b02      	ldr	r3, [sp, #8]
1000121c:	9802      	ldr	r0, [sp, #8]
1000121e:	1a5b      	subs	r3, r3, r1
		cycle_count += (val1 - val2);
10001220:	191a      	adds	r2, r3, r4
	if (val1 < val2) {
10001222:	4288      	cmp	r0, r1
10001224:	d202      	bcs.n	1000122c <sys_clock_set_timeout+0xa4>
		cycle_count += (val1 + (last_load_ - val2));
10001226:	9a01      	ldr	r2, [sp, #4]
10001228:	189b      	adds	r3, r3, r2
1000122a:	191a      	adds	r2, r3, r4
1000122c:	4b0c      	ldr	r3, [pc, #48]	; (10001260 <sys_clock_set_timeout+0xd8>)
1000122e:	601a      	str	r2, [r3, #0]
	if (key != 0U) {
10001230:	9b03      	ldr	r3, [sp, #12]
10001232:	2b00      	cmp	r3, #0
10001234:	d1b7      	bne.n	100011a6 <sys_clock_set_timeout+0x1e>
	__asm__ volatile(
10001236:	b662      	cpsie	i
10001238:	f3bf 8f6f 	isb	sy
1000123c:	e7b3      	b.n	100011a6 <sys_clock_set_timeout+0x1e>
	uint32_t last_load_ = last_load;
1000123e:	683b      	ldr	r3, [r7, #0]
10001240:	9301      	str	r3, [sp, #4]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
10001242:	1c43      	adds	r3, r0, #1
10001244:	d1b3      	bne.n	100011ae <sys_clock_set_timeout+0x26>
10001246:	4805      	ldr	r0, [pc, #20]	; (1000125c <sys_clock_set_timeout+0xd4>)
10001248:	e7b8      	b.n	100011bc <sys_clock_set_timeout+0x34>
1000124a:	2080      	movs	r0, #128	; 0x80
1000124c:	00c0      	lsls	r0, r0, #3
1000124e:	e7de      	b.n	1000120e <sys_clock_set_timeout+0x86>
10001250:	0018      	movs	r0, r3
10001252:	e7dc      	b.n	1000120e <sys_clock_set_timeout+0x86>
10001254:	e000e010 	.word	0xe000e010
10001258:	2000012c 	.word	0x2000012c
1000125c:	0000053d 	.word	0x0000053d
10001260:	20000128 	.word	0x20000128
10001264:	20000120 	.word	0x20000120
10001268:	20000124 	.word	0x20000124
1000126c:	000030d4 	.word	0x000030d4
10001270:	000030d3 	.word	0x000030d3
10001274:	00ffc684 	.word	0x00ffc684

10001278 <sys_clock_elapsed>:
{
10001278:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
1000127a:	f3ef 8410 	mrs	r4, PRIMASK
1000127e:	b672      	cpsid	i
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
10001280:	f7ff ff26 	bl	100010d0 <elapsed>
10001284:	4b07      	ldr	r3, [pc, #28]	; (100012a4 <sys_clock_elapsed+0x2c>)
10001286:	4a08      	ldr	r2, [pc, #32]	; (100012a8 <sys_clock_elapsed+0x30>)
10001288:	681b      	ldr	r3, [r3, #0]
1000128a:	6812      	ldr	r2, [r2, #0]
1000128c:	1a9b      	subs	r3, r3, r2
1000128e:	1818      	adds	r0, r3, r0
	if (key != 0U) {
10001290:	2c00      	cmp	r4, #0
10001292:	d102      	bne.n	1000129a <sys_clock_elapsed+0x22>
	__asm__ volatile(
10001294:	b662      	cpsie	i
10001296:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
1000129a:	4904      	ldr	r1, [pc, #16]	; (100012ac <sys_clock_elapsed+0x34>)
1000129c:	f7fe ff98 	bl	100001d0 <__udivsi3>
}
100012a0:	bd10      	pop	{r4, pc}
100012a2:	46c0      	nop			; (mov r8, r8)
100012a4:	20000128 	.word	0x20000128
100012a8:	20000124 	.word	0x20000124
100012ac:	000030d4 	.word	0x000030d4

100012b0 <clock_configure>:
    hw_clear_bits(&clock->ctrl, CLOCKS_CLK_USB_CTRL_ENABLE_BITS);
    configured_freq[clk_index] = 0;
}

/// \tag::clock_configure[]
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
100012b0:	b5f0      	push	{r4, r5, r6, r7, lr}
100012b2:	b085      	sub	sp, #20
100012b4:	9201      	str	r2, [sp, #4]
    uint32_t div;

    assert(src_freq >= freq);

    if (freq > src_freq)
100012b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
100012b8:	0005      	movs	r5, r0
100012ba:	000f      	movs	r7, r1
        return false;
100012bc:	2000      	movs	r0, #0
    if (freq > src_freq)
100012be:	429a      	cmp	r2, r3
100012c0:	d863      	bhi.n	1000138a <clock_configure+0xda>

    // Div register is 24.8 int.frac divider so multiply by 2^8 (left shift by 8)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);

    clock_hw_t *clock = &clocks_hw->clk[clk_index];
100012c2:	240c      	movs	r4, #12
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
100012c4:	0e1a      	lsrs	r2, r3, #24
100012c6:	021b      	lsls	r3, r3, #8
100012c8:	9203      	str	r2, [sp, #12]
100012ca:	9302      	str	r3, [sp, #8]
100012cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
100012ce:	0003      	movs	r3, r0
100012d0:	9903      	ldr	r1, [sp, #12]
100012d2:	9802      	ldr	r0, [sp, #8]
100012d4:	f7fe ffe2 	bl	1000029c <__aeabi_uldivmod>
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
100012d8:	436c      	muls	r4, r5
100012da:	4b2d      	ldr	r3, [pc, #180]	; (10001390 <clock_configure+0xe0>)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
100012dc:	0006      	movs	r6, r0
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
100012de:	18e4      	adds	r4, r4, r3

    // If increasing divisor, set divisor before source. Otherwise set source
    // before divisor. This avoids a momentary overspeed when e.g. switching
    // to a faster source and increasing divisor to compensate.
    if (div > clock->div)
100012e0:	6863      	ldr	r3, [r4, #4]
100012e2:	4283      	cmp	r3, r0
100012e4:	d200      	bcs.n	100012e8 <clock_configure+0x38>
        clock->div = div;
100012e6:	6060      	str	r0, [r4, #4]
    return clk_index == clk_sys || clk_index == clk_ref;
100012e8:	1f2b      	subs	r3, r5, #4
100012ea:	b2db      	uxtb	r3, r3
100012ec:	9300      	str	r3, [sp, #0]
100012ee:	23c0      	movs	r3, #192	; 0xc0

    // If switching a glitchless slice (ref or sys) to an aux source, switch
    // away from aux *first* to avoid passing glitches when changing aux mux.
    // Assume (!!!) glitchless source 0 is no faster than the aux source.
    if (has_glitchless_mux(clk_index) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
100012f0:	9a00      	ldr	r2, [sp, #0]
100012f2:	019b      	lsls	r3, r3, #6
100012f4:	4323      	orrs	r3, r4
100012f6:	2a01      	cmp	r2, #1
100012f8:	d81b      	bhi.n	10001332 <clock_configure+0x82>
100012fa:	2f01      	cmp	r7, #1
100012fc:	d119      	bne.n	10001332 <clock_configure+0x82>
100012fe:	2203      	movs	r2, #3
10001300:	601a      	str	r2, [r3, #0]
        hw_clear_bits(&clock->ctrl, CLOCKS_CLK_REF_CTRL_SRC_BITS);
        while (!(clock->selected & 1u))
10001302:	68a3      	ldr	r3, [r4, #8]
10001304:	423b      	tst	r3, r7
10001306:	d0fc      	beq.n	10001302 <clock_configure+0x52>
            );
        }
    }

    // Set aux mux first, and then glitchless mux if this clock has one
    hw_write_masked(&clock->ctrl,
10001308:	9a01      	ldr	r2, [sp, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000130a:	6823      	ldr	r3, [r4, #0]
1000130c:	0152      	lsls	r2, r2, #5
1000130e:	405a      	eors	r2, r3
10001310:	23e0      	movs	r3, #224	; 0xe0
10001312:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001314:	2380      	movs	r3, #128	; 0x80
10001316:	015b      	lsls	r3, r3, #5
10001318:	4323      	orrs	r3, r4
1000131a:	601a      	str	r2, [r3, #0]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000131c:	2103      	movs	r1, #3
1000131e:	6822      	ldr	r2, [r4, #0]
10001320:	407a      	eors	r2, r7
10001322:	400a      	ands	r2, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001324:	601a      	str	r2, [r3, #0]
    if (has_glitchless_mux(clk_index)) {
        hw_write_masked(&clock->ctrl,
            src << CLOCKS_CLK_REF_CTRL_SRC_LSB,
            CLOCKS_CLK_REF_CTRL_SRC_BITS
        );
        while (!(clock->selected & (1u << src)))
10001326:	2301      	movs	r3, #1
10001328:	40bb      	lsls	r3, r7
1000132a:	68a2      	ldr	r2, [r4, #8]
1000132c:	4213      	tst	r3, r2
1000132e:	d0fc      	beq.n	1000132a <clock_configure+0x7a>
10001330:	e01a      	b.n	10001368 <clock_configure+0xb8>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001332:	2280      	movs	r2, #128	; 0x80
10001334:	0112      	lsls	r2, r2, #4
10001336:	601a      	str	r2, [r3, #0]
        if (configured_freq[clk_index] > 0) {
10001338:	4b16      	ldr	r3, [pc, #88]	; (10001394 <clock_configure+0xe4>)
1000133a:	00aa      	lsls	r2, r5, #2
1000133c:	58d1      	ldr	r1, [r2, r3]
1000133e:	2900      	cmp	r1, #0
10001340:	d005      	beq.n	1000134e <clock_configure+0x9e>
            uint delay_cyc = configured_freq[clk_sys] / configured_freq[clk_index] + 1;
10001342:	6958      	ldr	r0, [r3, #20]
10001344:	f7fe ff44 	bl	100001d0 <__udivsi3>
10001348:	3001      	adds	r0, #1
            asm volatile (
1000134a:	3801      	subs	r0, #1
1000134c:	d1fd      	bne.n	1000134a <clock_configure+0x9a>
    hw_write_masked(&clock->ctrl,
1000134e:	9a01      	ldr	r2, [sp, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10001350:	6823      	ldr	r3, [r4, #0]
10001352:	0152      	lsls	r2, r2, #5
10001354:	405a      	eors	r2, r3
10001356:	23e0      	movs	r3, #224	; 0xe0
10001358:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000135a:	2380      	movs	r3, #128	; 0x80
1000135c:	015b      	lsls	r3, r3, #5
1000135e:	4323      	orrs	r3, r4
10001360:	601a      	str	r2, [r3, #0]
    if (has_glitchless_mux(clk_index)) {
10001362:	9a00      	ldr	r2, [sp, #0]
10001364:	2a01      	cmp	r2, #1
10001366:	d9d9      	bls.n	1000131c <clock_configure+0x6c>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001368:	2380      	movs	r3, #128	; 0x80
1000136a:	2280      	movs	r2, #128	; 0x80
1000136c:	019b      	lsls	r3, r3, #6
1000136e:	4323      	orrs	r3, r4
10001370:	0112      	lsls	r2, r2, #4
10001372:	601a      	str	r2, [r3, #0]
    // Now that the source is configured, we can trust that the user-supplied
    // divisor is a safe value.
    clock->div = div;

    // Store the configured frequency
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
10001374:	9802      	ldr	r0, [sp, #8]
    clock->div = div;
10001376:	6066      	str	r6, [r4, #4]
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
10001378:	0032      	movs	r2, r6
1000137a:	2300      	movs	r3, #0
1000137c:	9903      	ldr	r1, [sp, #12]
1000137e:	f7fe ff8d 	bl	1000029c <__aeabi_uldivmod>
10001382:	4c04      	ldr	r4, [pc, #16]	; (10001394 <clock_configure+0xe4>)
10001384:	00ad      	lsls	r5, r5, #2
10001386:	5160      	str	r0, [r4, r5]
10001388:	2001      	movs	r0, #1

    return true;
}
1000138a:	b005      	add	sp, #20
1000138c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000138e:	46c0      	nop			; (mov r8, r8)
10001390:	40008000 	.word	0x40008000
10001394:	20000130 	.word	0x20000130

10001398 <clocks_init>:
/// \end::clock_configure[]

void clocks_init(void) {
10001398:	b537      	push	{r0, r1, r2, r4, r5, lr}
    // Start tick in watchdog
    watchdog_start_tick(XOSC_MHZ);
1000139a:	200c      	movs	r0, #12
1000139c:	f000 f8da 	bl	10001554 <watchdog_start_tick>

    // Everything is 48MHz on FPGA apart from RTC. Otherwise set to 0 and will be set in clock configure
    if (running_on_fpga()) {
100013a0:	f000 f8e0 	bl	10001564 <running_on_fpga>
100013a4:	2800      	cmp	r0, #0
100013a6:	d00a      	beq.n	100013be <clocks_init+0x26>
        for (uint i = 0; i < CLK_COUNT; i++) {
100013a8:	2300      	movs	r3, #0
            configured_freq[i] = 48 * PICO_MHZ;
100013aa:	4a2b      	ldr	r2, [pc, #172]	; (10001458 <clocks_init+0xc0>)
100013ac:	482b      	ldr	r0, [pc, #172]	; (1000145c <clocks_init+0xc4>)
100013ae:	0099      	lsls	r1, r3, #2
        for (uint i = 0; i < CLK_COUNT; i++) {
100013b0:	3301      	adds	r3, #1
            configured_freq[i] = 48 * PICO_MHZ;
100013b2:	5050      	str	r0, [r2, r1]
        for (uint i = 0; i < CLK_COUNT; i++) {
100013b4:	2b0a      	cmp	r3, #10
100013b6:	d1fa      	bne.n	100013ae <clocks_init+0x16>
        }
        configured_freq[clk_rtc] = 46875;
100013b8:	4b29      	ldr	r3, [pc, #164]	; (10001460 <clocks_init+0xc8>)
100013ba:	6253      	str	r3, [r2, #36]	; 0x24
    clock_configure(clk_peri,
                    0,
                    CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS,
                    125 * PICO_MHZ,
                    125 * PICO_MHZ);
}
100013bc:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    clocks_hw->resus.ctrl = 0;
100013be:	4d29      	ldr	r5, [pc, #164]	; (10001464 <clocks_init+0xcc>)
100013c0:	67a8      	str	r0, [r5, #120]	; 0x78
    xosc_init();
100013c2:	f000 f8b3 	bl	1000152c <xosc_init>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100013c6:	2201      	movs	r2, #1
100013c8:	4b27      	ldr	r3, [pc, #156]	; (10001468 <clocks_init+0xd0>)
100013ca:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_sys].selected != 0x1)
100013cc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
100013ce:	2b01      	cmp	r3, #1
100013d0:	d1fc      	bne.n	100013cc <clocks_init+0x34>
100013d2:	2203      	movs	r2, #3
100013d4:	4b25      	ldr	r3, [pc, #148]	; (1000146c <clocks_init+0xd4>)
100013d6:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_ref].selected != 0x1)
100013d8:	6bac      	ldr	r4, [r5, #56]	; 0x38
100013da:	2c01      	cmp	r4, #1
100013dc:	d1fc      	bne.n	100013d8 <clocks_init+0x40>
    pll_init(pll_sys, 1, 1500 * PICO_MHZ, 6, 2);
100013de:	2502      	movs	r5, #2
100013e0:	0021      	movs	r1, r4
100013e2:	9500      	str	r5, [sp, #0]
100013e4:	2306      	movs	r3, #6
100013e6:	4a22      	ldr	r2, [pc, #136]	; (10001470 <clocks_init+0xd8>)
100013e8:	4822      	ldr	r0, [pc, #136]	; (10001474 <clocks_init+0xdc>)
100013ea:	f000 f853 	bl	10001494 <pll_init>
    pll_init(pll_usb, 1, 480 * PICO_MHZ, 5, 2);
100013ee:	0021      	movs	r1, r4
100013f0:	9500      	str	r5, [sp, #0]
100013f2:	2305      	movs	r3, #5
100013f4:	4a20      	ldr	r2, [pc, #128]	; (10001478 <clocks_init+0xe0>)
100013f6:	4821      	ldr	r0, [pc, #132]	; (1000147c <clocks_init+0xe4>)
100013f8:	f000 f84c 	bl	10001494 <pll_init>
    clock_configure(clk_ref,
100013fc:	4b20      	ldr	r3, [pc, #128]	; (10001480 <clocks_init+0xe8>)
100013fe:	0029      	movs	r1, r5
    clock_configure(clk_sys,
10001400:	4d20      	ldr	r5, [pc, #128]	; (10001484 <clocks_init+0xec>)
    clock_configure(clk_ref,
10001402:	9300      	str	r3, [sp, #0]
10001404:	2200      	movs	r2, #0
10001406:	2004      	movs	r0, #4
10001408:	f7ff ff52 	bl	100012b0 <clock_configure>
    clock_configure(clk_sys,
1000140c:	002b      	movs	r3, r5
1000140e:	0021      	movs	r1, r4
10001410:	2200      	movs	r2, #0
10001412:	9500      	str	r5, [sp, #0]
10001414:	2005      	movs	r0, #5
10001416:	f7ff ff4b 	bl	100012b0 <clock_configure>
    clock_configure(clk_usb,
1000141a:	2200      	movs	r2, #0
1000141c:	4c0f      	ldr	r4, [pc, #60]	; (1000145c <clocks_init+0xc4>)
1000141e:	0011      	movs	r1, r2
10001420:	0023      	movs	r3, r4
10001422:	9400      	str	r4, [sp, #0]
10001424:	2007      	movs	r0, #7
10001426:	f7ff ff43 	bl	100012b0 <clock_configure>
    clock_configure(clk_adc,
1000142a:	2200      	movs	r2, #0
1000142c:	0023      	movs	r3, r4
1000142e:	0011      	movs	r1, r2
10001430:	9400      	str	r4, [sp, #0]
10001432:	2008      	movs	r0, #8
10001434:	f7ff ff3c 	bl	100012b0 <clock_configure>
    clock_configure(clk_rtc,
10001438:	2200      	movs	r2, #0
1000143a:	4b09      	ldr	r3, [pc, #36]	; (10001460 <clocks_init+0xc8>)
1000143c:	0011      	movs	r1, r2
1000143e:	9300      	str	r3, [sp, #0]
10001440:	2009      	movs	r0, #9
10001442:	0023      	movs	r3, r4
10001444:	f7ff ff34 	bl	100012b0 <clock_configure>
    clock_configure(clk_peri,
10001448:	2200      	movs	r2, #0
1000144a:	002b      	movs	r3, r5
1000144c:	0011      	movs	r1, r2
1000144e:	9500      	str	r5, [sp, #0]
10001450:	2006      	movs	r0, #6
10001452:	f7ff ff2d 	bl	100012b0 <clock_configure>
10001456:	e7b1      	b.n	100013bc <clocks_init+0x24>
10001458:	20000130 	.word	0x20000130
1000145c:	02dc6c00 	.word	0x02dc6c00
10001460:	0000b71b 	.word	0x0000b71b
10001464:	40008000 	.word	0x40008000
10001468:	4000b03c 	.word	0x4000b03c
1000146c:	4000b030 	.word	0x4000b030
10001470:	59682f00 	.word	0x59682f00
10001474:	40028000 	.word	0x40028000
10001478:	1c9c3800 	.word	0x1c9c3800
1000147c:	4002c000 	.word	0x4002c000
10001480:	00b71b00 	.word	0x00b71b00
10001484:	07735940 	.word	0x07735940

10001488 <clock_get_hz>:

/// \tag::clock_get_hz[]
uint32_t clock_get_hz(enum clock_index clk_index) {
    return configured_freq[clk_index];
10001488:	4b01      	ldr	r3, [pc, #4]	; (10001490 <clock_get_hz+0x8>)
1000148a:	0080      	lsls	r0, r0, #2
1000148c:	58c0      	ldr	r0, [r0, r3]
}
1000148e:	4770      	bx	lr
10001490:	20000130 	.word	0x20000130

10001494 <pll_init>:
#include "hardware/clocks.h"
#include "hardware/pll.h"
#include "hardware/resets.h"

/// \tag::pll_init_calculations[]
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10001494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10001496:	0004      	movs	r4, r0
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
10001498:	200c      	movs	r0, #12
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
1000149a:	0017      	movs	r7, r2
1000149c:	001e      	movs	r6, r3
1000149e:	000d      	movs	r5, r1
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
100014a0:	f7fe fe96 	bl	100001d0 <__udivsi3>

    // What are we multiplying the reference clock by to get the vco freq
    // (The regs are called div, because you divide the vco output and compare it to the refclk)
    uint32_t fbdiv = vco_freq / (ref_mhz * PICO_MHZ);
100014a4:	491c      	ldr	r1, [pc, #112]	; (10001518 <pll_init+0x84>)
100014a6:	4341      	muls	r1, r0
100014a8:	0038      	movs	r0, r7
100014aa:	f7fe fe91 	bl	100001d0 <__udivsi3>
    // Check that reference frequency is no greater than vco / 16
    assert(ref_mhz <= (vco_freq / 16));

    // div1 feeds into div2 so if div1 is 5 and div2 is 2 then you get a divide by 10
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
100014ae:	9a06      	ldr	r2, [sp, #24]
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
100014b0:	0433      	lsls	r3, r6, #16
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
100014b2:	0312      	lsls	r2, r2, #12
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
100014b4:	4313      	orrs	r3, r2

/// \tag::pll_init_finish[]
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
100014b6:	6822      	ldr	r2, [r4, #0]
100014b8:	2a00      	cmp	r2, #0
100014ba:	da0c      	bge.n	100014d6 <pll_init+0x42>
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
100014bc:	213f      	movs	r1, #63	; 0x3f
100014be:	6822      	ldr	r2, [r4, #0]
100014c0:	400a      	ands	r2, r1
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
100014c2:	42aa      	cmp	r2, r5
100014c4:	d107      	bne.n	100014d6 <pll_init+0x42>
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
100014c6:	68a2      	ldr	r2, [r4, #8]
100014c8:	0512      	lsls	r2, r2, #20
100014ca:	0d12      	lsrs	r2, r2, #20
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
100014cc:	4282      	cmp	r2, r0
100014ce:	d102      	bne.n	100014d6 <pll_init+0x42>
        (pdiv   == (pll->prim & (PLL_PRIM_POSTDIV1_BITS & PLL_PRIM_POSTDIV2_BITS)))) {
100014d0:	68e2      	ldr	r2, [r4, #12]
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
100014d2:	2b00      	cmp	r3, #0
100014d4:	d01b      	beq.n	1000150e <pll_init+0x7a>
        // do not disrupt PLL that is already correctly configured and operating
        return;
    }

    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
100014d6:	4a11      	ldr	r2, [pc, #68]	; (1000151c <pll_init+0x88>)
100014d8:	4294      	cmp	r4, r2
100014da:	d019      	beq.n	10001510 <pll_init+0x7c>
100014dc:	2280      	movs	r2, #128	; 0x80
100014de:	0152      	lsls	r2, r2, #5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100014e0:	490f      	ldr	r1, [pc, #60]	; (10001520 <pll_init+0x8c>)
100014e2:	4e10      	ldr	r6, [pc, #64]	; (10001524 <pll_init+0x90>)
100014e4:	600a      	str	r2, [r1, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100014e6:	4910      	ldr	r1, [pc, #64]	; (10001528 <pll_init+0x94>)
100014e8:	600a      	str	r2, [r1, #0]
100014ea:	0017      	movs	r7, r2
100014ec:	68b1      	ldr	r1, [r6, #8]
100014ee:	438f      	bics	r7, r1
100014f0:	d1fb      	bne.n	100014ea <pll_init+0x56>
100014f2:	22c0      	movs	r2, #192	; 0xc0

    // Turn on PLL
    uint32_t power = PLL_PWR_PD_BITS | // Main power
                     PLL_PWR_VCOPD_BITS; // VCO Power

    hw_clear_bits(&pll->pwr, power);
100014f4:	1d21      	adds	r1, r4, #4
100014f6:	0192      	lsls	r2, r2, #6
100014f8:	430a      	orrs	r2, r1
100014fa:	2121      	movs	r1, #33	; 0x21
    pll->cs = refdiv;
100014fc:	6025      	str	r5, [r4, #0]
    pll->fbdiv_int = fbdiv;
100014fe:	60a0      	str	r0, [r4, #8]
10001500:	6011      	str	r1, [r2, #0]

    // Wait for PLL to lock
    while (!(pll->cs & PLL_CS_LOCK_BITS)) tight_loop_contents();
10001502:	6821      	ldr	r1, [r4, #0]
10001504:	2900      	cmp	r1, #0
10001506:	dafc      	bge.n	10001502 <pll_init+0x6e>

    // Set up post dividers
    pll->prim = pdiv;
10001508:	60e3      	str	r3, [r4, #12]
1000150a:	2308      	movs	r3, #8
1000150c:	6013      	str	r3, [r2, #0]

    // Turn on post divider
    hw_clear_bits(&pll->pwr, PLL_PWR_POSTDIVPD_BITS);
/// \end::pll_init_finish[]
}
1000150e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
10001510:	2280      	movs	r2, #128	; 0x80
10001512:	0192      	lsls	r2, r2, #6
10001514:	e7e4      	b.n	100014e0 <pll_init+0x4c>
10001516:	46c0      	nop			; (mov r8, r8)
10001518:	000f4240 	.word	0x000f4240
1000151c:	4002c000 	.word	0x4002c000
10001520:	4000e000 	.word	0x4000e000
10001524:	4000c000 	.word	0x4000c000
10001528:	4000f000 	.word	0x4000f000

1000152c <xosc_init>:
#error PICO_XOSC_STARTUP_DELAY_MULTIPLIER is too large: XOSC STARTUP.DELAY must be < 8192
#endif

void xosc_init(void) {
    // Assumes 1-15 MHz input, checked above.
    xosc_hw->ctrl = XOSC_CTRL_FREQ_RANGE_VALUE_1_15MHZ;
1000152c:	22aa      	movs	r2, #170	; 0xaa
1000152e:	4b06      	ldr	r3, [pc, #24]	; (10001548 <xosc_init+0x1c>)
10001530:	0112      	lsls	r2, r2, #4
10001532:	601a      	str	r2, [r3, #0]

    // Set xosc startup delay
    xosc_hw->startup = STARTUP_DELAY;
10001534:	222f      	movs	r2, #47	; 0x2f
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001536:	4905      	ldr	r1, [pc, #20]	; (1000154c <xosc_init+0x20>)
10001538:	60da      	str	r2, [r3, #12]
1000153a:	4a05      	ldr	r2, [pc, #20]	; (10001550 <xosc_init+0x24>)
1000153c:	6011      	str	r1, [r2, #0]

    // Set the enable bit now that we have set freq range and startup delay
    hw_set_bits(&xosc_hw->ctrl, XOSC_CTRL_ENABLE_VALUE_ENABLE << XOSC_CTRL_ENABLE_LSB);

    // Wait for XOSC to be stable
    while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS));
1000153e:	685a      	ldr	r2, [r3, #4]
10001540:	2a00      	cmp	r2, #0
10001542:	dafc      	bge.n	1000153e <xosc_init+0x12>
}
10001544:	4770      	bx	lr
10001546:	46c0      	nop			; (mov r8, r8)
10001548:	40024000 	.word	0x40024000
1000154c:	00fab000 	.word	0x00fab000
10001550:	40026000 	.word	0x40026000

10001554 <watchdog_start_tick>:
#include "hardware/structs/psm.h"

/// \tag::watchdog_start_tick[]
void watchdog_start_tick(uint cycles) {
    // Important: This function also provides a tick reference to the timer
    watchdog_hw->tick = cycles | WATCHDOG_TICK_ENABLE_BITS;
10001554:	2380      	movs	r3, #128	; 0x80
10001556:	4a02      	ldr	r2, [pc, #8]	; (10001560 <watchdog_start_tick+0xc>)
10001558:	009b      	lsls	r3, r3, #2
1000155a:	4303      	orrs	r3, r0
1000155c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
1000155e:	4770      	bx	lr
10001560:	40058000 	.word	0x40058000

10001564 <running_on_fpga>:

#if !PICO_NO_FPGA_CHECK
// Inline stub provided in header if this code is unused (so folding can be
// done in each TU instead of relying on LTO)
bool running_on_fpga() {
    return !!((*(io_ro_32 *)TBMAN_BASE) & TBMAN_PLATFORM_FPGA_BITS);
10001564:	4b02      	ldr	r3, [pc, #8]	; (10001570 <running_on_fpga+0xc>)
10001566:	6818      	ldr	r0, [r3, #0]
10001568:	0780      	lsls	r0, r0, #30
1000156a:	0fc0      	lsrs	r0, r0, #31
}
1000156c:	4770      	bx	lr
1000156e:	46c0      	nop			; (mov r8, r8)
10001570:	4006c000 	.word	0x4006c000

10001574 <gpio_set_function>:
// This also clears the input/output/irq override bits.
void gpio_set_function(uint gpio, enum gpio_function fn) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    invalid_params_if(GPIO, ((uint32_t)fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB) & ~IO_BANK0_GPIO0_CTRL_FUNCSEL_BITS);
    // Set input enable on, output disable off
    hw_write_masked(&padsbank0_hw->io[gpio],
10001574:	4b08      	ldr	r3, [pc, #32]	; (10001598 <gpio_set_function+0x24>)
10001576:	0082      	lsls	r2, r0, #2
10001578:	18d2      	adds	r2, r2, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000157a:	2340      	movs	r3, #64	; 0x40
void gpio_set_function(uint gpio, enum gpio_function fn) {
1000157c:	b510      	push	{r4, lr}
1000157e:	6814      	ldr	r4, [r2, #0]
                   PADS_BANK0_GPIO0_IE_BITS,
                   PADS_BANK0_GPIO0_IE_BITS | PADS_BANK0_GPIO0_OD_BITS
    );
    // Zero all fields apart from fsel; we want this IO to do what the peripheral tells it.
    // This doesn't affect e.g. pullup/pulldown, as these are in pad controls.
    iobank0_hw->io[gpio].ctrl = fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB;
10001580:	00c0      	lsls	r0, r0, #3
10001582:	4063      	eors	r3, r4
10001584:	24c0      	movs	r4, #192	; 0xc0
10001586:	4023      	ands	r3, r4
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001588:	2480      	movs	r4, #128	; 0x80
1000158a:	0164      	lsls	r4, r4, #5
1000158c:	4322      	orrs	r2, r4
1000158e:	6013      	str	r3, [r2, #0]
10001590:	4b02      	ldr	r3, [pc, #8]	; (1000159c <gpio_set_function+0x28>)
10001592:	18c0      	adds	r0, r0, r3
10001594:	6041      	str	r1, [r0, #4]
}
10001596:	bd10      	pop	{r4, pc}
10001598:	4001c004 	.word	0x4001c004
1000159c:	40014000 	.word	0x40014000

100015a0 <gpio_set_pulls>:

// Note that, on RP2040, setting both pulls enables a "bus keep" function,
// i.e. weak pull to whatever is current high/low state of GPIO.
void gpio_set_pulls(uint gpio, bool up, bool down) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(
100015a0:	4b07      	ldr	r3, [pc, #28]	; (100015c0 <gpio_set_pulls+0x20>)
100015a2:	0080      	lsls	r0, r0, #2
100015a4:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100015a6:	6803      	ldr	r3, [r0, #0]
            &padsbank0_hw->io[gpio],
            (bool_to_bit(up) << PADS_BANK0_GPIO0_PUE_LSB) | (bool_to_bit(down) << PADS_BANK0_GPIO0_PDE_LSB),
100015a8:	00c9      	lsls	r1, r1, #3
100015aa:	0092      	lsls	r2, r2, #2
    hw_write_masked(
100015ac:	430a      	orrs	r2, r1
100015ae:	405a      	eors	r2, r3
100015b0:	230c      	movs	r3, #12
100015b2:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100015b4:	2380      	movs	r3, #128	; 0x80
100015b6:	015b      	lsls	r3, r3, #5
100015b8:	4303      	orrs	r3, r0
100015ba:	601a      	str	r2, [r3, #0]
            PADS_BANK0_GPIO0_PUE_BITS | PADS_BANK0_GPIO0_PDE_BITS
    );
}
100015bc:	4770      	bx	lr
100015be:	46c0      	nop			; (mov r8, r8)
100015c0:	4001c004 	.word	0x4001c004

100015c4 <gpio_set_input_hysteresis_enabled>:
}

void gpio_set_input_hysteresis_enabled(uint gpio, bool enabled) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
100015c4:	4b05      	ldr	r3, [pc, #20]	; (100015dc <gpio_set_input_hysteresis_enabled+0x18>)
100015c6:	0080      	lsls	r0, r0, #2
100015c8:	18c0      	adds	r0, r0, r3
100015ca:	2202      	movs	r2, #2
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100015cc:	2380      	movs	r3, #128	; 0x80
    if (enabled)
100015ce:	2900      	cmp	r1, #0
100015d0:	d100      	bne.n	100015d4 <gpio_set_input_hysteresis_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100015d2:	23c0      	movs	r3, #192	; 0xc0
100015d4:	019b      	lsls	r3, r3, #6
100015d6:	4303      	orrs	r3, r0
100015d8:	601a      	str	r2, [r3, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
}
100015da:	4770      	bx	lr
100015dc:	4001c004 	.word	0x4001c004

100015e0 <gpio_set_slew_rate>:
    return (padsbank0_hw->io[gpio] & PADS_BANK0_GPIO0_SCHMITT_BITS) != 0;
}

void gpio_set_slew_rate(uint gpio, enum gpio_slew_rate slew) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(&padsbank0_hw->io[gpio],
100015e0:	4b05      	ldr	r3, [pc, #20]	; (100015f8 <gpio_set_slew_rate+0x18>)
100015e2:	0080      	lsls	r0, r0, #2
100015e4:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100015e6:	6803      	ldr	r3, [r0, #0]
100015e8:	4059      	eors	r1, r3
100015ea:	2301      	movs	r3, #1
100015ec:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100015ee:	2380      	movs	r3, #128	; 0x80
100015f0:	015b      	lsls	r3, r3, #5
100015f2:	4303      	orrs	r3, r0
100015f4:	6019      	str	r1, [r3, #0]
                    (uint)slew << PADS_BANK0_GPIO0_SLEWFAST_LSB,
                    PADS_BANK0_GPIO0_SLEWFAST_BITS
    );
}
100015f6:	4770      	bx	lr
100015f8:	4001c004 	.word	0x4001c004

100015fc <gpio_set_drive_strength>:

// Enum encoding should match hardware encoding on RP2040
static_assert(PADS_BANK0_GPIO0_DRIVE_VALUE_8MA == GPIO_DRIVE_STRENGTH_8MA, "");
void gpio_set_drive_strength(uint gpio, enum gpio_drive_strength drive) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(&padsbank0_hw->io[gpio],
100015fc:	4b06      	ldr	r3, [pc, #24]	; (10001618 <gpio_set_drive_strength+0x1c>)
100015fe:	0080      	lsls	r0, r0, #2
10001600:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10001602:	6803      	ldr	r3, [r0, #0]
10001604:	0109      	lsls	r1, r1, #4
10001606:	4059      	eors	r1, r3
10001608:	2330      	movs	r3, #48	; 0x30
1000160a:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000160c:	2380      	movs	r3, #128	; 0x80
1000160e:	015b      	lsls	r3, r3, #5
10001610:	4303      	orrs	r3, r0
10001612:	6019      	str	r1, [r3, #0]
                    (uint)drive << PADS_BANK0_GPIO0_DRIVE_LSB,
                    PADS_BANK0_GPIO0_DRIVE_BITS
    );
}
10001614:	4770      	bx	lr
10001616:	46c0      	nop			; (mov r8, r8)
10001618:	4001c004 	.word	0x4001c004

1000161c <gpio_acknowledge_irq>:
    io_irq_ctrl_hw_t *irq_ctrl_base = &iobank0_hw->dormant_wake_irq_ctrl;
    _gpio_set_irq_enabled(gpio, events, enabled, irq_ctrl_base);
}

void gpio_acknowledge_irq(uint gpio, uint32_t events) {
    iobank0_hw->intr[gpio / 8] = events << 4 * (gpio % 8);
1000161c:	2207      	movs	r2, #7
1000161e:	08c3      	lsrs	r3, r0, #3
10001620:	4010      	ands	r0, r2
10001622:	0080      	lsls	r0, r0, #2
10001624:	4081      	lsls	r1, r0
10001626:	4a02      	ldr	r2, [pc, #8]	; (10001630 <gpio_acknowledge_irq+0x14>)
10001628:	333c      	adds	r3, #60	; 0x3c
1000162a:	009b      	lsls	r3, r3, #2
1000162c:	5099      	str	r1, [r3, r2]
}
1000162e:	4770      	bx	lr
10001630:	40014000 	.word	0x40014000

10001634 <gpio_set_irq_enabled>:
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
10001634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 *  \ingroup hardware_sync
 *
 * \return The core number the call was made from
 */
__force_inline static uint get_core_num(void) {
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
10001636:	23d0      	movs	r3, #208	; 0xd0
10001638:	061b      	lsls	r3, r3, #24
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000163a:	681c      	ldr	r4, [r3, #0]
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000163c:	0005      	movs	r5, r0
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000163e:	4263      	negs	r3, r4
10001640:	415c      	adcs	r4, r3
10001642:	232f      	movs	r3, #47	; 0x2f
10001644:	4264      	negs	r4, r4
10001646:	439c      	bics	r4, r3
10001648:	4b0a      	ldr	r3, [pc, #40]	; (10001674 <gpio_set_irq_enabled+0x40>)
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000164a:	000f      	movs	r7, r1
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000164c:	18e4      	adds	r4, r4, r3
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000164e:	0016      	movs	r6, r2
    gpio_acknowledge_irq(gpio, events);
10001650:	f7ff ffe4 	bl	1000161c <gpio_acknowledge_irq>
    events <<= 4 * (gpio % 8);
10001654:	2307      	movs	r3, #7
10001656:	402b      	ands	r3, r5
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
10001658:	08ed      	lsrs	r5, r5, #3
    events <<= 4 * (gpio % 8);
1000165a:	009b      	lsls	r3, r3, #2
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
1000165c:	00ad      	lsls	r5, r5, #2
    events <<= 4 * (gpio % 8);
1000165e:	409f      	lsls	r7, r3
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
10001660:	1964      	adds	r4, r4, r5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001662:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10001664:	2e00      	cmp	r6, #0
10001666:	d100      	bne.n	1000166a <gpio_set_irq_enabled+0x36>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001668:	23c0      	movs	r3, #192	; 0xc0
1000166a:	019b      	lsls	r3, r3, #6
1000166c:	4323      	orrs	r3, r4
1000166e:	601f      	str	r7, [r3, #0]
}
10001670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10001672:	46c0      	nop			; (mov r8, r8)
10001674:	40014130 	.word	0x40014130

10001678 <gpio_set_input_enabled>:
#endif
}

void gpio_set_input_enabled(uint gpio, bool enabled) {
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
10001678:	4b05      	ldr	r3, [pc, #20]	; (10001690 <gpio_set_input_enabled+0x18>)
1000167a:	0080      	lsls	r0, r0, #2
1000167c:	18c0      	adds	r0, r0, r3
1000167e:	2240      	movs	r2, #64	; 0x40
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001680:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10001682:	2900      	cmp	r1, #0
10001684:	d100      	bne.n	10001688 <gpio_set_input_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001686:	23c0      	movs	r3, #192	; 0xc0
10001688:	019b      	lsls	r3, r3, #6
1000168a:	4303      	orrs	r3, r0
1000168c:	601a      	str	r2, [r3, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
}
1000168e:	4770      	bx	lr
10001690:	4001c004 	.word	0x4001c004

10001694 <uart_set_baudrate>:
    invalid_params_if(UART, uart != uart0 && uart != uart1);
    uart_reset(uart);
}

/// \tag::uart_set_baudrate[]
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
10001694:	b570      	push	{r4, r5, r6, lr}
10001696:	0006      	movs	r6, r0
    invalid_params_if(UART, baudrate == 0);
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
10001698:	2006      	movs	r0, #6
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
1000169a:	000c      	movs	r4, r1
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
1000169c:	f7ff fef4 	bl	10001488 <clock_get_hz>
100016a0:	0021      	movs	r1, r4
100016a2:	00c0      	lsls	r0, r0, #3
100016a4:	f7fe fd94 	bl	100001d0 <__udivsi3>
    uint32_t baud_ibrd = baud_rate_div >> 7;
    uint32_t baud_fbrd;

    if (baud_ibrd == 0) {
        baud_ibrd = 1;
100016a8:	2401      	movs	r4, #1
    uint32_t baud_ibrd = baud_rate_div >> 7;
100016aa:	09c5      	lsrs	r5, r0, #7
    if (baud_ibrd == 0) {
100016ac:	d007      	beq.n	100016be <uart_set_baudrate+0x2a>
        baud_fbrd = 0;
    } else if (baud_ibrd >= 65535) {
100016ae:	4b0e      	ldr	r3, [pc, #56]	; (100016e8 <uart_set_baudrate+0x54>)
100016b0:	429d      	cmp	r5, r3
100016b2:	d815      	bhi.n	100016e0 <uart_set_baudrate+0x4c>
        baud_ibrd = 65535;
        baud_fbrd = 0;
    }  else {
        baud_fbrd = ((baud_rate_div & 0x7f) + 1) / 2;
100016b4:	237f      	movs	r3, #127	; 0x7f
100016b6:	4018      	ands	r0, r3
100016b8:	1900      	adds	r0, r0, r4
100016ba:	002c      	movs	r4, r5
100016bc:	0845      	lsrs	r5, r0, #1
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100016be:	2380      	movs	r3, #128	; 0x80
100016c0:	2200      	movs	r2, #0
    }

    // Load PL011's baud divisor registers
    uart_get_hw(uart)->ibrd = baud_ibrd;
100016c2:	6274      	str	r4, [r6, #36]	; 0x24
100016c4:	019b      	lsls	r3, r3, #6
    uart_get_hw(uart)->fbrd = baud_fbrd;
100016c6:	62b5      	str	r5, [r6, #40]	; 0x28

    // PL011 needs a (dummy) line control register write to latch in the
    // divisors. We don't want to actually change LCR contents here.
    hw_set_bits(&uart_get_hw(uart)->lcr_h, 0);
100016c8:	362c      	adds	r6, #44	; 0x2c
100016ca:	4333      	orrs	r3, r6
100016cc:	601a      	str	r2, [r3, #0]

    // See datasheet
    return (4 * clock_get_hz(clk_peri)) / (64 * baud_ibrd + baud_fbrd);
100016ce:	2006      	movs	r0, #6
100016d0:	f7ff feda 	bl	10001488 <clock_get_hz>
100016d4:	01a1      	lsls	r1, r4, #6
100016d6:	1949      	adds	r1, r1, r5
100016d8:	0080      	lsls	r0, r0, #2
100016da:	f7fe fd79 	bl	100001d0 <__udivsi3>
}
100016de:	bd70      	pop	{r4, r5, r6, pc}
        baud_fbrd = 0;
100016e0:	2500      	movs	r5, #0
        baud_ibrd = 65535;
100016e2:	4c02      	ldr	r4, [pc, #8]	; (100016ec <uart_set_baudrate+0x58>)
100016e4:	e7eb      	b.n	100016be <uart_set_baudrate+0x2a>
100016e6:	46c0      	nop			; (mov r8, r8)
100016e8:	0000fffe 	.word	0x0000fffe
100016ec:	0000ffff 	.word	0x0000ffff

100016f0 <uart_init>:
uint uart_init(uart_inst_t *uart, uint baudrate) {
100016f0:	b570      	push	{r4, r5, r6, lr}
100016f2:	0004      	movs	r4, r0
    if (clock_get_hz(clk_peri) == 0)
100016f4:	2006      	movs	r0, #6
uint uart_init(uart_inst_t *uart, uint baudrate) {
100016f6:	000d      	movs	r5, r1
    if (clock_get_hz(clk_peri) == 0)
100016f8:	f7ff fec6 	bl	10001488 <clock_get_hz>
100016fc:	2800      	cmp	r0, #0
100016fe:	d02e      	beq.n	1000175e <uart_init+0x6e>
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
10001700:	4b19      	ldr	r3, [pc, #100]	; (10001768 <uart_init+0x78>)
10001702:	429c      	cmp	r4, r3
10001704:	d02c      	beq.n	10001760 <uart_init+0x70>
10001706:	2380      	movs	r3, #128	; 0x80
10001708:	03db      	lsls	r3, r3, #15
1000170a:	4a18      	ldr	r2, [pc, #96]	; (1000176c <uart_init+0x7c>)
1000170c:	4918      	ldr	r1, [pc, #96]	; (10001770 <uart_init+0x80>)
1000170e:	6013      	str	r3, [r2, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001710:	4a18      	ldr	r2, [pc, #96]	; (10001774 <uart_init+0x84>)
10001712:	6013      	str	r3, [r2, #0]
10001714:	0018      	movs	r0, r3
10001716:	688a      	ldr	r2, [r1, #8]
10001718:	4390      	bics	r0, r2
1000171a:	d1fb      	bne.n	10001714 <uart_init+0x24>
    return uart == uart1 ? 1 : 0;
1000171c:	4b16      	ldr	r3, [pc, #88]	; (10001778 <uart_init+0x88>)
/// \end::uart_set_baudrate[]

void uart_set_translate_crlf(uart_inst_t *uart, bool crlf) {
#if PICO_UART_ENABLE_CRLF_SUPPORT
    uart_char_to_line_feed[uart_get_index(uart)] = crlf ? '\n' : 0x100;
1000171e:	4a17      	ldr	r2, [pc, #92]	; (1000177c <uart_init+0x8c>)
10001720:	18e3      	adds	r3, r4, r3
10001722:	4259      	negs	r1, r3
10001724:	414b      	adcs	r3, r1
10001726:	2180      	movs	r1, #128	; 0x80
10001728:	005b      	lsls	r3, r3, #1
1000172a:	0049      	lsls	r1, r1, #1
1000172c:	5299      	strh	r1, [r3, r2]
    uint baud = uart_set_baudrate(uart, baudrate);
1000172e:	0020      	movs	r0, r4
10001730:	0029      	movs	r1, r5
10001732:	f7ff ffaf 	bl	10001694 <uart_set_baudrate>
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10001736:	2360      	movs	r3, #96	; 0x60
10001738:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
1000173a:	0021      	movs	r1, r4
1000173c:	4053      	eors	r3, r2
1000173e:	226e      	movs	r2, #110	; 0x6e
10001740:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001742:	2280      	movs	r2, #128	; 0x80
10001744:	312c      	adds	r1, #44	; 0x2c
10001746:	0152      	lsls	r2, r2, #5
10001748:	430a      	orrs	r2, r1
1000174a:	6013      	str	r3, [r2, #0]
    uart_get_hw(uart)->cr = UART_UARTCR_UARTEN_BITS | UART_UARTCR_TXE_BITS | UART_UARTCR_RXE_BITS;
1000174c:	4b0c      	ldr	r3, [pc, #48]	; (10001780 <uart_init+0x90>)
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000174e:	2210      	movs	r2, #16
10001750:	6323      	str	r3, [r4, #48]	; 0x30
10001752:	2380      	movs	r3, #128	; 0x80
10001754:	019b      	lsls	r3, r3, #6
10001756:	430b      	orrs	r3, r1
10001758:	601a      	str	r2, [r3, #0]
    uart_get_hw(uart)->dmacr = UART_UARTDMACR_TXDMAE_BITS | UART_UARTDMACR_RXDMAE_BITS;
1000175a:	2303      	movs	r3, #3
1000175c:	64a3      	str	r3, [r4, #72]	; 0x48
}
1000175e:	bd70      	pop	{r4, r5, r6, pc}
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
10001760:	2380      	movs	r3, #128	; 0x80
10001762:	041b      	lsls	r3, r3, #16
10001764:	e7d1      	b.n	1000170a <uart_init+0x1a>
10001766:	46c0      	nop			; (mov r8, r8)
10001768:	40038000 	.word	0x40038000
1000176c:	4000e000 	.word	0x4000e000
10001770:	4000c000 	.word	0x4000c000
10001774:	4000f000 	.word	0x4000f000
10001778:	bffc8000 	.word	0xbffc8000
1000177c:	2000018c 	.word	0x2000018c
10001780:	00000301 	.word	0x00000301

10001784 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
static void z_sys_init_run_level(enum init_level level)
{
10001784:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
10001786:	2701      	movs	r7, #1
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
10001788:	4e10      	ldr	r6, [pc, #64]	; (100017cc <z_sys_init_run_level+0x48>)
1000178a:	0083      	lsls	r3, r0, #2
1000178c:	3001      	adds	r0, #1
1000178e:	599c      	ldr	r4, [r3, r6]
10001790:	0083      	lsls	r3, r0, #2
10001792:	9301      	str	r3, [sp, #4]
10001794:	9b01      	ldr	r3, [sp, #4]
10001796:	58f3      	ldr	r3, [r6, r3]
10001798:	42a3      	cmp	r3, r4
1000179a:	d800      	bhi.n	1000179e <z_sys_init_run_level+0x1a>
		}
	}
}
1000179c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		const struct device *dev = entry->dev;
1000179e:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
100017a0:	6823      	ldr	r3, [r4, #0]
100017a2:	0028      	movs	r0, r5
100017a4:	4798      	blx	r3
		if (dev != NULL) {
100017a6:	2d00      	cmp	r5, #0
100017a8:	d00d      	beq.n	100017c6 <z_sys_init_run_level+0x42>
			if (rc != 0) {
100017aa:	2800      	cmp	r0, #0
100017ac:	d007      	beq.n	100017be <z_sys_init_run_level+0x3a>
				if (rc < 0) {
100017ae:	17c2      	asrs	r2, r0, #31
100017b0:	1880      	adds	r0, r0, r2
				dev->state->init_res = rc;
100017b2:	68eb      	ldr	r3, [r5, #12]
				if (rc < 0) {
100017b4:	4050      	eors	r0, r2
				if (rc > UINT8_MAX) {
100017b6:	28ff      	cmp	r0, #255	; 0xff
100017b8:	dd00      	ble.n	100017bc <z_sys_init_run_level+0x38>
100017ba:	20ff      	movs	r0, #255	; 0xff
				dev->state->init_res = rc;
100017bc:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
100017be:	68ea      	ldr	r2, [r5, #12]
100017c0:	7853      	ldrb	r3, [r2, #1]
100017c2:	433b      	orrs	r3, r7
100017c4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
100017c6:	3408      	adds	r4, #8
100017c8:	e7e4      	b.n	10001794 <z_sys_init_run_level+0x10>
100017ca:	46c0      	nop			; (mov r8, r8)
100017cc:	10002a40 	.word	0x10002a40

100017d0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
100017d0:	b510      	push	{r4, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
100017d2:	2401      	movs	r4, #1
100017d4:	4b09      	ldr	r3, [pc, #36]	; (100017fc <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
100017d6:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
100017d8:	701c      	strb	r4, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
100017da:	f7ff ffd3 	bl	10001784 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
100017de:	f000 fc37 	bl	10002050 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
100017e2:	2004      	movs	r0, #4
100017e4:	f7ff ffce 	bl	10001784 <z_sys_init_run_level>

	z_init_static_threads();
100017e8:	f000 f8ce 	bl	10001988 <z_init_static_threads>
	extern int main(void);
#else
	extern void main(void);
#endif

	(void)main();
100017ec:	f7fe fe2c 	bl	10000448 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
100017f0:	4a03      	ldr	r2, [pc, #12]	; (10001800 <bg_thread_main+0x30>)
100017f2:	7b13      	ldrb	r3, [r2, #12]
100017f4:	43a3      	bics	r3, r4
100017f6:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
100017f8:	bd10      	pop	{r4, pc}
100017fa:	46c0      	nop			; (mov r8, r8)
100017fc:	20000190 	.word	0x20000190
10001800:	20000098 	.word	0x20000098

10001804 <z_bss_zero>:
{
10001804:	b510      	push	{r4, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
10001806:	4a03      	ldr	r2, [pc, #12]	; (10001814 <z_bss_zero+0x10>)
10001808:	4803      	ldr	r0, [pc, #12]	; (10001818 <z_bss_zero+0x14>)
1000180a:	2100      	movs	r1, #0
1000180c:	1a12      	subs	r2, r2, r0
1000180e:	f000 ff76 	bl	100026fe <z_early_memset>
}
10001812:	bd10      	pop	{r4, pc}
10001814:	20000194 	.word	0x20000194
10001818:	20000028 	.word	0x20000028

1000181c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
1000181c:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
1000181e:	2670      	movs	r6, #112	; 0x70
	z_setup_new_thread(thread, stack,
10001820:	2501      	movs	r5, #1
{
10001822:	0004      	movs	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
10001824:	4346      	muls	r6, r0
	k_thread_stack_t *stack = z_idle_stacks[i];
10001826:	0201      	lsls	r1, r0, #8
10001828:	4811      	ldr	r0, [pc, #68]	; (10001870 <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
1000182a:	2280      	movs	r2, #128	; 0x80
	k_thread_stack_t *stack = z_idle_stacks[i];
1000182c:	1809      	adds	r1, r1, r0
	z_setup_new_thread(thread, stack,
1000182e:	2000      	movs	r0, #0
{
10001830:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
10001832:	9504      	str	r5, [sp, #16]
10001834:	350e      	adds	r5, #14
10001836:	9503      	str	r5, [sp, #12]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10001838:	3509      	adds	r5, #9
1000183a:	4365      	muls	r5, r4
	struct k_thread *thread = &z_idle_threads[i];
1000183c:	4b0d      	ldr	r3, [pc, #52]	; (10001874 <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
1000183e:	9005      	str	r0, [sp, #20]
10001840:	9002      	str	r0, [sp, #8]
10001842:	9001      	str	r0, [sp, #4]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10001844:	480c      	ldr	r0, [pc, #48]	; (10001878 <z_init_cpu+0x5c>)
	struct k_thread *thread = &z_idle_threads[i];
10001846:	18f6      	adds	r6, r6, r3
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10001848:	182d      	adds	r5, r5, r0
	z_setup_new_thread(thread, stack,
1000184a:	4b0c      	ldr	r3, [pc, #48]	; (1000187c <z_init_cpu+0x60>)
1000184c:	0030      	movs	r0, r6
1000184e:	9500      	str	r5, [sp, #0]
10001850:	0052      	lsls	r2, r2, #1
10001852:	f000 f86f 	bl	10001934 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
10001856:	2204      	movs	r2, #4
10001858:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
1000185a:	752c      	strb	r4, [r5, #20]
1000185c:	4393      	bics	r3, r2
1000185e:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
10001860:	3401      	adds	r4, #1
10001862:	4b07      	ldr	r3, [pc, #28]	; (10001880 <z_init_cpu+0x64>)
10001864:	02e4      	lsls	r4, r4, #11
10001866:	18e4      	adds	r4, r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
10001868:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
1000186a:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
1000186c:	b006      	add	sp, #24
1000186e:	bd70      	pop	{r4, r5, r6, pc}
10001870:	20000998 	.word	0x20000998
10001874:	20000028 	.word	0x20000028
10001878:	20000158 	.word	0x20000158
1000187c:	1000270f 	.word	0x1000270f
10001880:	20000198 	.word	0x20000198

10001884 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
10001884:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
10001886:	2000      	movs	r0, #0
{
10001888:	b0a3      	sub	sp, #140	; 0x8c
	z_sys_init_run_level(INIT_LEVEL_EARLY);
1000188a:	f7ff ff7b 	bl	10001784 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
1000188e:	4b21      	ldr	r3, [pc, #132]	; (10001914 <z_cstart+0x90>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
10001890:	f383 8808 	msr	MSP, r3
10001894:	4920      	ldr	r1, [pc, #128]	; (10001918 <z_cstart+0x94>)
10001896:	4b21      	ldr	r3, [pc, #132]	; (1000191c <z_cstart+0x98>)
10001898:	6a0a      	ldr	r2, [r1, #32]
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
1000189a:	2500      	movs	r5, #0
1000189c:	401a      	ands	r2, r3
1000189e:	23e0      	movs	r3, #224	; 0xe0
100018a0:	041b      	lsls	r3, r3, #16
100018a2:	4313      	orrs	r3, r2
100018a4:	620b      	str	r3, [r1, #32]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
100018a6:	f000 fc6d 	bl	10002184 <z_arm_fault_init>
	z_arm_cpu_idle_init();
100018aa:	f7ff f985 	bl	10000bb8 <z_arm_cpu_idle_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
100018ae:	2202      	movs	r2, #2

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
100018b0:	4e1b      	ldr	r6, [pc, #108]	; (10001920 <z_cstart+0x9c>)
	dummy_thread->base.user_options = K_ESSENTIAL;
100018b2:	ab06      	add	r3, sp, #24
100018b4:	32ff      	adds	r2, #255	; 0xff
100018b6:	819a      	strh	r2, [r3, #12]
	_current_cpu->current = dummy_thread;
100018b8:	60b3      	str	r3, [r6, #8]
	dummy_thread->resource_pool = NULL;
100018ba:	951f      	str	r5, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
100018bc:	f000 fef4 	bl	100026a8 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
100018c0:	2001      	movs	r0, #1
100018c2:	f7ff ff5f 	bl	10001784 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
100018c6:	2002      	movs	r0, #2
100018c8:	f7ff ff5c 	bl	10001784 <z_sys_init_run_level>
	z_sched_init();
100018cc:	f000 fa02 	bl	10001cd4 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
100018d0:	4c14      	ldr	r4, [pc, #80]	; (10001924 <z_cstart+0xa0>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
100018d2:	4b15      	ldr	r3, [pc, #84]	; (10001928 <z_cstart+0xa4>)
	_kernel.ready_q.cache = &z_main_thread;
100018d4:	61b4      	str	r4, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
100018d6:	2280      	movs	r2, #128	; 0x80
100018d8:	9305      	str	r3, [sp, #20]
100018da:	2301      	movs	r3, #1
100018dc:	4e13      	ldr	r6, [pc, #76]	; (1000192c <z_cstart+0xa8>)
100018de:	4914      	ldr	r1, [pc, #80]	; (10001930 <z_cstart+0xac>)
100018e0:	9304      	str	r3, [sp, #16]
100018e2:	00d2      	lsls	r2, r2, #3
100018e4:	0033      	movs	r3, r6
100018e6:	0020      	movs	r0, r4
100018e8:	9503      	str	r5, [sp, #12]
100018ea:	9502      	str	r5, [sp, #8]
100018ec:	9501      	str	r5, [sp, #4]
100018ee:	9500      	str	r5, [sp, #0]
100018f0:	f000 f820 	bl	10001934 <z_setup_new_thread>
100018f4:	2204      	movs	r2, #4
100018f6:	0007      	movs	r7, r0
100018f8:	7b63      	ldrb	r3, [r4, #13]
	z_ready_thread(&z_main_thread);
100018fa:	0020      	movs	r0, r4
100018fc:	4393      	bics	r3, r2
100018fe:	7363      	strb	r3, [r4, #13]
10001900:	f000 ff3b 	bl	1000277a <z_ready_thread>
	z_init_cpu(0);
10001904:	0028      	movs	r0, r5
10001906:	f7ff ff89 	bl	1000181c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
1000190a:	0032      	movs	r2, r6
1000190c:	0039      	movs	r1, r7
1000190e:	0020      	movs	r0, r4
10001910:	f7ff fa1e 	bl	10000d50 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
10001914:	20000998 	.word	0x20000998
10001918:	e000ed00 	.word	0xe000ed00
1000191c:	ff00ffff 	.word	0xff00ffff
10001920:	20000158 	.word	0x20000158
10001924:	20000098 	.word	0x20000098
10001928:	10002ab1 	.word	0x10002ab1
1000192c:	100017d1 	.word	0x100017d1
10001930:	20000a98 	.word	0x20000a98

10001934 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
10001934:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
10001936:	0004      	movs	r4, r0
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
10001938:	3058      	adds	r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
1000193a:	65a0      	str	r0, [r4, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
1000193c:	65e0      	str	r0, [r4, #92]	; 0x5c
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
1000193e:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
10001940:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
10001942:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
10001944:	2004      	movs	r0, #4
10001946:	7360      	strb	r0, [r4, #13]

	thread_base->prio = priority;
10001948:	980b      	ldr	r0, [sp, #44]	; 0x2c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
1000194a:	3207      	adds	r2, #7
	thread_base->prio = priority;
1000194c:	73a0      	strb	r0, [r4, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
1000194e:	2007      	movs	r0, #7
10001950:	4382      	bics	r2, r0
	stack_ptr = (char *)stack + stack_obj_size;
10001952:	188d      	adds	r5, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
10001954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->pended_on = NULL;
10001956:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
10001958:	73e6      	strb	r6, [r4, #15]
 * @param node the node
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
1000195a:	61a6      	str	r6, [r4, #24]
	node->prev = NULL;
1000195c:	61e6      	str	r6, [r4, #28]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
1000195e:	9202      	str	r2, [sp, #8]
10001960:	9a09      	ldr	r2, [sp, #36]	; 0x24
10001962:	0020      	movs	r0, r4
10001964:	9201      	str	r2, [sp, #4]
10001966:	9a08      	ldr	r2, [sp, #32]
10001968:	9200      	str	r2, [sp, #0]
1000196a:	002a      	movs	r2, r5
1000196c:	f7ff f9da 	bl	10000d24 <arch_new_thread>
	if (!_current) {
10001970:	4b04      	ldr	r3, [pc, #16]	; (10001984 <z_setup_new_thread+0x50>)
	new_thread->init_data = NULL;
10001972:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
10001974:	689b      	ldr	r3, [r3, #8]
10001976:	42b3      	cmp	r3, r6
10001978:	d000      	beq.n	1000197c <z_setup_new_thread+0x48>
	new_thread->resource_pool = _current->resource_pool;
1000197a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
}
1000197c:	0028      	movs	r0, r5
1000197e:	6663      	str	r3, [r4, #100]	; 0x64
10001980:	b004      	add	sp, #16
10001982:	bd70      	pop	{r4, r5, r6, pc}
10001984:	20000158 	.word	0x20000158

10001988 <z_init_static_threads>:
{
10001988:	b570      	push	{r4, r5, r6, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
1000198a:	4c20      	ldr	r4, [pc, #128]	; (10001a0c <z_init_static_threads+0x84>)
{
1000198c:	b086      	sub	sp, #24
1000198e:	0026      	movs	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
10001990:	4d1f      	ldr	r5, [pc, #124]	; (10001a10 <z_init_static_threads+0x88>)
10001992:	42ac      	cmp	r4, r5
10001994:	d308      	bcc.n	100019a8 <z_init_static_threads+0x20>
	k_sched_lock();
10001996:	f000 f977 	bl	10001c88 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
1000199a:	0034      	movs	r4, r6
1000199c:	42ac      	cmp	r4, r5
1000199e:	d319      	bcc.n	100019d4 <z_init_static_threads+0x4c>
	k_sched_unlock();
100019a0:	f000 f982 	bl	10001ca8 <k_sched_unlock>
}
100019a4:	b006      	add	sp, #24
100019a6:	bd70      	pop	{r4, r5, r6, pc}
		z_setup_new_thread(
100019a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
100019aa:	9305      	str	r3, [sp, #20]
100019ac:	6a23      	ldr	r3, [r4, #32]
100019ae:	9304      	str	r3, [sp, #16]
100019b0:	69e3      	ldr	r3, [r4, #28]
100019b2:	9303      	str	r3, [sp, #12]
100019b4:	69a3      	ldr	r3, [r4, #24]
100019b6:	9302      	str	r3, [sp, #8]
100019b8:	6963      	ldr	r3, [r4, #20]
100019ba:	9301      	str	r3, [sp, #4]
100019bc:	6923      	ldr	r3, [r4, #16]
100019be:	9300      	str	r3, [sp, #0]
100019c0:	68e3      	ldr	r3, [r4, #12]
100019c2:	68a2      	ldr	r2, [r4, #8]
100019c4:	6861      	ldr	r1, [r4, #4]
100019c6:	6820      	ldr	r0, [r4, #0]
100019c8:	f7ff ffb4 	bl	10001934 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
100019cc:	6823      	ldr	r3, [r4, #0]
100019ce:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
100019d0:	3430      	adds	r4, #48	; 0x30
100019d2:	e7dd      	b.n	10001990 <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
100019d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
100019d6:	1c5a      	adds	r2, r3, #1
100019d8:	d00f      	beq.n	100019fa <z_init_static_threads+0x72>
					    K_MSEC(thread_data->init_delay));
100019da:	43d8      	mvns	r0, r3
100019dc:	17c0      	asrs	r0, r0, #31
100019de:	4018      	ands	r0, r3
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
100019e0:	220a      	movs	r2, #10
100019e2:	2300      	movs	r3, #0
100019e4:	17c1      	asrs	r1, r0, #31
100019e6:	f7fe fc9d 	bl	10000324 <__aeabi_lmul>
			schedule_new_thread(thread_data->init_thread,
100019ea:	6826      	ldr	r6, [r4, #0]
100019ec:	000b      	movs	r3, r1
100019ee:	0002      	movs	r2, r0
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
100019f0:	4301      	orrs	r1, r0
100019f2:	d104      	bne.n	100019fe <z_init_static_threads+0x76>
	z_sched_start(thread);
100019f4:	0030      	movs	r0, r6
100019f6:	f000 f92d 	bl	10001c54 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
100019fa:	3430      	adds	r4, #48	; 0x30
100019fc:	e7ce      	b.n	1000199c <z_init_static_threads+0x14>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
100019fe:	0030      	movs	r0, r6
10001a00:	4904      	ldr	r1, [pc, #16]	; (10001a14 <z_init_static_threads+0x8c>)
10001a02:	3018      	adds	r0, #24
10001a04:	f000 fa44 	bl	10001e90 <z_add_timeout>
10001a08:	e7f7      	b.n	100019fa <z_init_static_threads+0x72>
10001a0a:	46c0      	nop			; (mov r8, r8)
10001a0c:	10002960 	.word	0x10002960
10001a10:	10002960 	.word	0x10002960
10001a14:	10002743 	.word	0x10002743

10001a18 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
10001a18:	b570      	push	{r4, r5, r6, lr}
	int ret = slice_ticks;
10001a1a:	4d07      	ldr	r5, [pc, #28]	; (10001a38 <z_reset_time_slice+0x20>)
10001a1c:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
10001a1e:	2c00      	cmp	r4, #0
10001a20:	d008      	beq.n	10001a34 <z_reset_time_slice+0x1c>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
10001a22:	f7ff fc29 	bl	10001278 <sys_clock_elapsed>
10001a26:	4b05      	ldr	r3, [pc, #20]	; (10001a3c <z_reset_time_slice+0x24>)
10001a28:	1824      	adds	r4, r4, r0
		z_set_timeout_expiry(slice_time(curr), false);
10001a2a:	2100      	movs	r1, #0
10001a2c:	6828      	ldr	r0, [r5, #0]
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
10001a2e:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
10001a30:	f000 fed7 	bl	100027e2 <z_set_timeout_expiry>
	}
}
10001a34:	bd70      	pop	{r4, r5, r6, pc}
10001a36:	46c0      	nop			; (mov r8, r8)
10001a38:	20000184 	.word	0x20000184
10001a3c:	20000158 	.word	0x20000158

10001a40 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
10001a40:	b570      	push	{r4, r5, r6, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
10001a42:	4d0e      	ldr	r5, [pc, #56]	; (10001a7c <update_cache+0x3c>)
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001a44:	4b0e      	ldr	r3, [pc, #56]	; (10001a80 <update_cache+0x40>)
	return list->head == list;
10001a46:	69ec      	ldr	r4, [r5, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001a48:	429c      	cmp	r4, r3
10001a4a:	d001      	beq.n	10001a50 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
10001a4c:	2c00      	cmp	r4, #0
10001a4e:	d100      	bne.n	10001a52 <update_cache+0x12>
10001a50:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
10001a52:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
10001a54:	2800      	cmp	r0, #0
10001a56:	d108      	bne.n	10001a6a <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
10001a58:	7b5a      	ldrb	r2, [r3, #13]
10001a5a:	06d2      	lsls	r2, r2, #27
10001a5c:	d105      	bne.n	10001a6a <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
10001a5e:	69a2      	ldr	r2, [r4, #24]
10001a60:	2a00      	cmp	r2, #0
10001a62:	d102      	bne.n	10001a6a <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
10001a64:	89da      	ldrh	r2, [r3, #14]
10001a66:	2a7f      	cmp	r2, #127	; 0x7f
10001a68:	d805      	bhi.n	10001a76 <update_cache+0x36>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
10001a6a:	429c      	cmp	r4, r3
10001a6c:	d002      	beq.n	10001a74 <update_cache+0x34>
			z_reset_time_slice(thread);
10001a6e:	0020      	movs	r0, r4
10001a70:	f7ff ffd2 	bl	10001a18 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
10001a74:	0023      	movs	r3, r4
10001a76:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
10001a78:	bd70      	pop	{r4, r5, r6, pc}
10001a7a:	46c0      	nop			; (mov r8, r8)
10001a7c:	20000158 	.word	0x20000158
10001a80:	20000174 	.word	0x20000174

10001a84 <move_thread_to_end_of_prio_q>:
	if (z_is_thread_queued(thread)) {
10001a84:	220d      	movs	r2, #13
{
10001a86:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
10001a88:	5682      	ldrsb	r2, [r0, r2]
{
10001a8a:	0004      	movs	r4, r0
	return (thread->base.thread_state & state) != 0U;
10001a8c:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
10001a8e:	2a00      	cmp	r2, #0
10001a90:	da04      	bge.n	10001a9c <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10001a92:	227f      	movs	r2, #127	; 0x7f
10001a94:	4013      	ands	r3, r2
10001a96:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
10001a98:	f000 fe40 	bl	1000271c <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
10001a9c:	2380      	movs	r3, #128	; 0x80
10001a9e:	7b62      	ldrb	r2, [r4, #13]
10001aa0:	425b      	negs	r3, r3
10001aa2:	4313      	orrs	r3, r2
	return list->head == list;
10001aa4:	4a13      	ldr	r2, [pc, #76]	; (10001af4 <move_thread_to_end_of_prio_q+0x70>)
10001aa6:	7363      	strb	r3, [r4, #13]
10001aa8:	69d3      	ldr	r3, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001aaa:	4813      	ldr	r0, [pc, #76]	; (10001af8 <move_thread_to_end_of_prio_q+0x74>)
10001aac:	4283      	cmp	r3, r0
10001aae:	d100      	bne.n	10001ab2 <move_thread_to_end_of_prio_q+0x2e>
10001ab0:	2300      	movs	r3, #0
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
10001ab2:	6a11      	ldr	r1, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10001ab4:	2b00      	cmp	r3, #0
10001ab6:	d104      	bne.n	10001ac2 <move_thread_to_end_of_prio_q+0x3e>

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
10001ab8:	6020      	str	r0, [r4, #0]
	node->prev = tail;
10001aba:	6061      	str	r1, [r4, #4]

	tail->next = node;
10001abc:	600c      	str	r4, [r1, #0]
	list->tail = node;
10001abe:	6214      	str	r4, [r2, #32]
}
10001ac0:	e00c      	b.n	10001adc <move_thread_to_end_of_prio_q+0x58>
	int32_t b1 = thread_1->base.prio;
10001ac2:	250e      	movs	r5, #14
	int32_t b2 = thread_2->base.prio;
10001ac4:	260e      	movs	r6, #14
	int32_t b1 = thread_1->base.prio;
10001ac6:	5765      	ldrsb	r5, [r4, r5]
	int32_t b2 = thread_2->base.prio;
10001ac8:	579e      	ldrsb	r6, [r3, r6]
	if (b1 != b2) {
10001aca:	42b5      	cmp	r5, r6
10001acc:	d00d      	beq.n	10001aea <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
10001ace:	42ae      	cmp	r6, r5
10001ad0:	dd0b      	ble.n	10001aea <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
10001ad2:	6859      	ldr	r1, [r3, #4]

	node->prev = prev;
	node->next = successor;
10001ad4:	6023      	str	r3, [r4, #0]
	node->prev = prev;
10001ad6:	6061      	str	r1, [r4, #4]
	prev->next = node;
10001ad8:	600c      	str	r4, [r1, #0]
	successor->prev = node;
10001ada:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
10001adc:	6890      	ldr	r0, [r2, #8]
10001ade:	1b00      	subs	r0, r0, r4
10001ae0:	4243      	negs	r3, r0
10001ae2:	4158      	adcs	r0, r3
10001ae4:	f7ff ffac 	bl	10001a40 <update_cache>
}
10001ae8:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
10001aea:	4299      	cmp	r1, r3
10001aec:	d0e4      	beq.n	10001ab8 <move_thread_to_end_of_prio_q+0x34>
10001aee:	681b      	ldr	r3, [r3, #0]
10001af0:	e7e0      	b.n	10001ab4 <move_thread_to_end_of_prio_q+0x30>
10001af2:	46c0      	nop			; (mov r8, r8)
10001af4:	20000158 	.word	0x20000158
10001af8:	20000174 	.word	0x20000174

10001afc <ready_thread>:
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
10001afc:	230d      	movs	r3, #13
{
10001afe:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
10001b00:	56c3      	ldrsb	r3, [r0, r3]
10001b02:	7b41      	ldrb	r1, [r0, #13]
10001b04:	2b00      	cmp	r3, #0
10001b06:	db26      	blt.n	10001b56 <ready_thread+0x5a>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
10001b08:	06cb      	lsls	r3, r1, #27
10001b0a:	d124      	bne.n	10001b56 <ready_thread+0x5a>
	return node->next != NULL;
10001b0c:	6983      	ldr	r3, [r0, #24]
10001b0e:	2b00      	cmp	r3, #0
10001b10:	d121      	bne.n	10001b56 <ready_thread+0x5a>
	thread->base.thread_state |= _THREAD_QUEUED;
10001b12:	2280      	movs	r2, #128	; 0x80
10001b14:	4252      	negs	r2, r2
10001b16:	430a      	orrs	r2, r1
10001b18:	7342      	strb	r2, [r0, #13]
	return list->head == list;
10001b1a:	4a11      	ldr	r2, [pc, #68]	; (10001b60 <ready_thread+0x64>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001b1c:	4c11      	ldr	r4, [pc, #68]	; (10001b64 <ready_thread+0x68>)
	return list->head == list;
10001b1e:	69d1      	ldr	r1, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001b20:	42a1      	cmp	r1, r4
10001b22:	d000      	beq.n	10001b26 <ready_thread+0x2a>
10001b24:	000b      	movs	r3, r1
	return (node == list->tail) ? NULL : node->next;
10001b26:	6a11      	ldr	r1, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10001b28:	2b00      	cmp	r3, #0
10001b2a:	d104      	bne.n	10001b36 <ready_thread+0x3a>
	node->next = list;
10001b2c:	6004      	str	r4, [r0, #0]
	node->prev = tail;
10001b2e:	6041      	str	r1, [r0, #4]
	tail->next = node;
10001b30:	6008      	str	r0, [r1, #0]
	list->tail = node;
10001b32:	6210      	str	r0, [r2, #32]
}
10001b34:	e00c      	b.n	10001b50 <ready_thread+0x54>
	int32_t b1 = thread_1->base.prio;
10001b36:	250e      	movs	r5, #14
	int32_t b2 = thread_2->base.prio;
10001b38:	260e      	movs	r6, #14
	int32_t b1 = thread_1->base.prio;
10001b3a:	5745      	ldrsb	r5, [r0, r5]
	int32_t b2 = thread_2->base.prio;
10001b3c:	579e      	ldrsb	r6, [r3, r6]
	if (b1 != b2) {
10001b3e:	42b5      	cmp	r5, r6
10001b40:	d00a      	beq.n	10001b58 <ready_thread+0x5c>
		if (z_sched_prio_cmp(thread, t) > 0) {
10001b42:	42ae      	cmp	r6, r5
10001b44:	dd08      	ble.n	10001b58 <ready_thread+0x5c>
	sys_dnode_t *const prev = successor->prev;
10001b46:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
10001b48:	6003      	str	r3, [r0, #0]
	node->prev = prev;
10001b4a:	6042      	str	r2, [r0, #4]
	prev->next = node;
10001b4c:	6010      	str	r0, [r2, #0]
	successor->prev = node;
10001b4e:	6058      	str	r0, [r3, #4]
		update_cache(0);
10001b50:	2000      	movs	r0, #0
10001b52:	f7ff ff75 	bl	10001a40 <update_cache>
}
10001b56:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
10001b58:	428b      	cmp	r3, r1
10001b5a:	d0e7      	beq.n	10001b2c <ready_thread+0x30>
10001b5c:	681b      	ldr	r3, [r3, #0]
10001b5e:	e7e3      	b.n	10001b28 <ready_thread+0x2c>
10001b60:	20000158 	.word	0x20000158
10001b64:	20000174 	.word	0x20000174

10001b68 <k_sched_time_slice_set>:
{
10001b68:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001b6a:	f3ef 8410 	mrs	r4, PRIMASK
10001b6e:	b672      	cpsid	i
			return ((uint32_t)t) * (to_hz / from_hz);
10001b70:	230a      	movs	r3, #10
10001b72:	4343      	muls	r3, r0
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
10001b74:	2800      	cmp	r0, #0
10001b76:	dd02      	ble.n	10001b7e <k_sched_time_slice_set+0x16>
			slice_ticks = MAX(2, slice_ticks);
10001b78:	2b02      	cmp	r3, #2
10001b7a:	da00      	bge.n	10001b7e <k_sched_time_slice_set+0x16>
10001b7c:	2302      	movs	r3, #2
		_current_cpu->slice_ticks = 0;
10001b7e:	2000      	movs	r0, #0
10001b80:	4a07      	ldr	r2, [pc, #28]	; (10001ba0 <k_sched_time_slice_set+0x38>)
10001b82:	6110      	str	r0, [r2, #16]
		slice_ticks = k_ms_to_ticks_ceil32(slice);
10001b84:	4807      	ldr	r0, [pc, #28]	; (10001ba4 <k_sched_time_slice_set+0x3c>)
10001b86:	6003      	str	r3, [r0, #0]
		slice_max_prio = prio;
10001b88:	4b07      	ldr	r3, [pc, #28]	; (10001ba8 <k_sched_time_slice_set+0x40>)
		z_reset_time_slice(_current);
10001b8a:	6890      	ldr	r0, [r2, #8]
		slice_max_prio = prio;
10001b8c:	6019      	str	r1, [r3, #0]
		z_reset_time_slice(_current);
10001b8e:	f7ff ff43 	bl	10001a18 <z_reset_time_slice>
	if (key != 0U) {
10001b92:	2c00      	cmp	r4, #0
10001b94:	d102      	bne.n	10001b9c <k_sched_time_slice_set+0x34>
	__asm__ volatile(
10001b96:	b662      	cpsie	i
10001b98:	f3bf 8f6f 	isb	sy
}
10001b9c:	bd10      	pop	{r4, pc}
10001b9e:	46c0      	nop			; (mov r8, r8)
10001ba0:	20000158 	.word	0x20000158
10001ba4:	20000184 	.word	0x20000184
10001ba8:	20000180 	.word	0x20000180

10001bac <z_time_slice>:
{
10001bac:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001bae:	f3ef 8510 	mrs	r5, PRIMASK
10001bb2:	b672      	cpsid	i
	if (pending_current == _current) {
10001bb4:	4b17      	ldr	r3, [pc, #92]	; (10001c14 <z_time_slice+0x68>)
10001bb6:	4a18      	ldr	r2, [pc, #96]	; (10001c18 <z_time_slice+0x6c>)
10001bb8:	689c      	ldr	r4, [r3, #8]
10001bba:	6811      	ldr	r1, [r2, #0]
10001bbc:	428c      	cmp	r4, r1
10001bbe:	d108      	bne.n	10001bd2 <z_time_slice+0x26>
	z_reset_time_slice(curr);
10001bc0:	0020      	movs	r0, r4
10001bc2:	f7ff ff29 	bl	10001a18 <z_reset_time_slice>
	if (key != 0U) {
10001bc6:	2d00      	cmp	r5, #0
10001bc8:	d102      	bne.n	10001bd0 <z_time_slice+0x24>
	__asm__ volatile(
10001bca:	b662      	cpsie	i
10001bcc:	f3bf 8f6f 	isb	sy
}
10001bd0:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
10001bd2:	2100      	movs	r1, #0
10001bd4:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
10001bd6:	4a11      	ldr	r2, [pc, #68]	; (10001c1c <z_time_slice+0x70>)
	if (slice_time(_current) && sliceable(_current)) {
10001bd8:	6812      	ldr	r2, [r2, #0]
10001bda:	428a      	cmp	r2, r1
10001bdc:	d018      	beq.n	10001c10 <z_time_slice+0x64>
		&& !z_is_idle_thread_object(thread);
10001bde:	89e2      	ldrh	r2, [r4, #14]
10001be0:	2a7f      	cmp	r2, #127	; 0x7f
10001be2:	d815      	bhi.n	10001c10 <z_time_slice+0x64>
		&& !z_is_thread_prevented_from_running(thread)
10001be4:	7b62      	ldrb	r2, [r4, #13]
10001be6:	06d2      	lsls	r2, r2, #27
10001be8:	d112      	bne.n	10001c10 <z_time_slice+0x64>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
10001bea:	210e      	movs	r1, #14
10001bec:	4a0c      	ldr	r2, [pc, #48]	; (10001c20 <z_time_slice+0x74>)
10001bee:	5661      	ldrsb	r1, [r4, r1]
10001bf0:	6812      	ldr	r2, [r2, #0]
10001bf2:	4291      	cmp	r1, r2
10001bf4:	db0c      	blt.n	10001c10 <z_time_slice+0x64>
		&& !z_is_idle_thread_object(thread);
10001bf6:	4a0b      	ldr	r2, [pc, #44]	; (10001c24 <z_time_slice+0x78>)
10001bf8:	4294      	cmp	r4, r2
10001bfa:	d009      	beq.n	10001c10 <z_time_slice+0x64>
		if (ticks >= _current_cpu->slice_ticks) {
10001bfc:	691a      	ldr	r2, [r3, #16]
10001bfe:	4282      	cmp	r2, r0
10001c00:	dc03      	bgt.n	10001c0a <z_time_slice+0x5e>
		move_thread_to_end_of_prio_q(curr);
10001c02:	0020      	movs	r0, r4
10001c04:	f7ff ff3e 	bl	10001a84 <move_thread_to_end_of_prio_q>
10001c08:	e7da      	b.n	10001bc0 <z_time_slice+0x14>
			_current_cpu->slice_ticks -= ticks;
10001c0a:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
10001c0c:	611a      	str	r2, [r3, #16]
10001c0e:	e7da      	b.n	10001bc6 <z_time_slice+0x1a>
10001c10:	2200      	movs	r2, #0
10001c12:	e7fb      	b.n	10001c0c <z_time_slice+0x60>
10001c14:	20000158 	.word	0x20000158
10001c18:	2000017c 	.word	0x2000017c
10001c1c:	20000184 	.word	0x20000184
10001c20:	20000180 	.word	0x20000180
10001c24:	20000028 	.word	0x20000028

10001c28 <z_reschedule>:
{
10001c28:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
10001c2a:	2900      	cmp	r1, #0
10001c2c:	d10a      	bne.n	10001c44 <z_reschedule+0x1c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
10001c2e:	f3ef 8005 	mrs	r0, IPSR
10001c32:	2800      	cmp	r0, #0
10001c34:	d107      	bne.n	10001c46 <z_reschedule+0x1e>
	return new_thread != _current;
10001c36:	4b06      	ldr	r3, [pc, #24]	; (10001c50 <z_reschedule+0x28>)
	if (resched(key.key) && need_swap()) {
10001c38:	689a      	ldr	r2, [r3, #8]
10001c3a:	699b      	ldr	r3, [r3, #24]
10001c3c:	429a      	cmp	r2, r3
10001c3e:	d002      	beq.n	10001c46 <z_reschedule+0x1e>
	ret = arch_swap(key);
10001c40:	f7ff f816 	bl	10000c70 <arch_swap>
}
10001c44:	bd10      	pop	{r4, pc}
10001c46:	b662      	cpsie	i
10001c48:	f3bf 8f6f 	isb	sy
10001c4c:	e7fa      	b.n	10001c44 <z_reschedule+0x1c>
10001c4e:	46c0      	nop			; (mov r8, r8)
10001c50:	20000158 	.word	0x20000158

10001c54 <z_sched_start>:
{
10001c54:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001c56:	f3ef 8410 	mrs	r4, PRIMASK
10001c5a:	b672      	cpsid	i
	if (z_has_thread_started(thread)) {
10001c5c:	2204      	movs	r2, #4
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
10001c5e:	7b43      	ldrb	r3, [r0, #13]
10001c60:	4213      	tst	r3, r2
10001c62:	d105      	bne.n	10001c70 <z_sched_start+0x1c>
	if (key != 0U) {
10001c64:	2c00      	cmp	r4, #0
10001c66:	d102      	bne.n	10001c6e <z_sched_start+0x1a>
	__asm__ volatile(
10001c68:	b662      	cpsie	i
10001c6a:	f3bf 8f6f 	isb	sy
}
10001c6e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
10001c70:	4393      	bics	r3, r2
10001c72:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
10001c74:	f7ff ff42 	bl	10001afc <ready_thread>
	z_reschedule(&sched_spinlock, key);
10001c78:	0021      	movs	r1, r4
10001c7a:	4802      	ldr	r0, [pc, #8]	; (10001c84 <z_sched_start+0x30>)
10001c7c:	f7ff ffd4 	bl	10001c28 <z_reschedule>
10001c80:	e7f5      	b.n	10001c6e <z_sched_start+0x1a>
10001c82:	46c0      	nop			; (mov r8, r8)
10001c84:	20000191 	.word	0x20000191

10001c88 <k_sched_lock>:
	__asm__ volatile("mrs %0, PRIMASK;"
10001c88:	f3ef 8110 	mrs	r1, PRIMASK
10001c8c:	b672      	cpsid	i
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
10001c8e:	4b05      	ldr	r3, [pc, #20]	; (10001ca4 <k_sched_lock+0x1c>)
10001c90:	689a      	ldr	r2, [r3, #8]
10001c92:	7bd3      	ldrb	r3, [r2, #15]
10001c94:	3b01      	subs	r3, #1
10001c96:	73d3      	strb	r3, [r2, #15]
	if (key != 0U) {
10001c98:	2900      	cmp	r1, #0
10001c9a:	d102      	bne.n	10001ca2 <k_sched_lock+0x1a>
	__asm__ volatile(
10001c9c:	b662      	cpsie	i
10001c9e:	f3bf 8f6f 	isb	sy
}
10001ca2:	4770      	bx	lr
10001ca4:	20000158 	.word	0x20000158

10001ca8 <k_sched_unlock>:
{
10001ca8:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001caa:	f3ef 8410 	mrs	r4, PRIMASK
10001cae:	b672      	cpsid	i
		++_current->base.sched_locked;
10001cb0:	4b07      	ldr	r3, [pc, #28]	; (10001cd0 <k_sched_unlock+0x28>)
		update_cache(0);
10001cb2:	2000      	movs	r0, #0
		++_current->base.sched_locked;
10001cb4:	689a      	ldr	r2, [r3, #8]
10001cb6:	7bd3      	ldrb	r3, [r2, #15]
10001cb8:	3301      	adds	r3, #1
10001cba:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
10001cbc:	f7ff fec0 	bl	10001a40 <update_cache>
	if (key != 0U) {
10001cc0:	2c00      	cmp	r4, #0
10001cc2:	d102      	bne.n	10001cca <k_sched_unlock+0x22>
	__asm__ volatile(
10001cc4:	b662      	cpsie	i
10001cc6:	f3bf 8f6f 	isb	sy
	z_reschedule_unlocked();
10001cca:	f000 fd70 	bl	100027ae <z_reschedule_unlocked>
}
10001cce:	bd10      	pop	{r4, pc}
10001cd0:	20000158 	.word	0x20000158

10001cd4 <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10001cd4:	2100      	movs	r1, #0
{
10001cd6:	b510      	push	{r4, lr}
	list->head = (sys_dnode_t *)list;
10001cd8:	4b03      	ldr	r3, [pc, #12]	; (10001ce8 <z_sched_init+0x14>)
10001cda:	4a04      	ldr	r2, [pc, #16]	; (10001cec <z_sched_init+0x18>)
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10001cdc:	0008      	movs	r0, r1
10001cde:	61da      	str	r2, [r3, #28]
	list->tail = (sys_dnode_t *)list;
10001ce0:	621a      	str	r2, [r3, #32]
10001ce2:	f7ff ff41 	bl	10001b68 <k_sched_time_slice_set>
		CONFIG_TIMESLICE_PRIORITY);
#endif
}
10001ce6:	bd10      	pop	{r4, pc}
10001ce8:	20000158 	.word	0x20000158
10001cec:	20000174 	.word	0x20000174

10001cf0 <z_impl_z_current_get>:
	 * local interrupts when reading it.
	 */
	unsigned int k = arch_irq_lock();
#endif

	k_tid_t ret = _current_cpu->current;
10001cf0:	4b01      	ldr	r3, [pc, #4]	; (10001cf8 <z_impl_z_current_get+0x8>)

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
10001cf2:	6898      	ldr	r0, [r3, #8]
}
10001cf4:	4770      	bx	lr
10001cf6:	46c0      	nop			; (mov r8, r8)
10001cf8:	20000158 	.word	0x20000158

10001cfc <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
10001cfc:	b570      	push	{r4, r5, r6, lr}
10001cfe:	0004      	movs	r4, r0
	__asm__ volatile("mrs %0, PRIMASK;"
10001d00:	f3ef 8610 	mrs	r6, PRIMASK
10001d04:	b672      	cpsid	i
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
10001d06:	7b03      	ldrb	r3, [r0, #12]
10001d08:	07db      	lsls	r3, r3, #31
10001d0a:	d508      	bpl.n	10001d1e <z_thread_abort+0x22>
	if (key != 0U) {
10001d0c:	2e00      	cmp	r6, #0
10001d0e:	d102      	bne.n	10001d16 <z_thread_abort+0x1a>
	__asm__ volatile(
10001d10:	b662      	cpsie	i
10001d12:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
10001d16:	2004      	movs	r0, #4
10001d18:	b662      	cpsie	i
10001d1a:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
10001d1c:	bd70      	pop	{r4, r5, r6, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
10001d1e:	2308      	movs	r3, #8
10001d20:	7b42      	ldrb	r2, [r0, #13]
10001d22:	421a      	tst	r2, r3
10001d24:	d005      	beq.n	10001d32 <z_thread_abort+0x36>
	if (key != 0U) {
10001d26:	2e00      	cmp	r6, #0
10001d28:	d1f8      	bne.n	10001d1c <z_thread_abort+0x20>
	__asm__ volatile(
10001d2a:	b662      	cpsie	i
10001d2c:	f3bf 8f6f 	isb	sy
10001d30:	e7f4      	b.n	10001d1c <z_thread_abort+0x20>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10001d32:	2120      	movs	r1, #32
10001d34:	0010      	movs	r0, r2
10001d36:	4388      	bics	r0, r1
10001d38:	0001      	movs	r1, r0
10001d3a:	4319      	orrs	r1, r3
		if (z_is_thread_queued(thread)) {
10001d3c:	b248      	sxtb	r0, r1
10001d3e:	2800      	cmp	r0, #0
10001d40:	db20      	blt.n	10001d84 <z_thread_abort+0x88>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10001d42:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
10001d44:	68a3      	ldr	r3, [r4, #8]
10001d46:	2b00      	cmp	r3, #0
10001d48:	d002      	beq.n	10001d50 <z_thread_abort+0x54>
			unpend_thread_no_timeout(thread);
10001d4a:	0020      	movs	r0, r4
10001d4c:	f000 fcee 	bl	1000272c <unpend_thread_no_timeout>
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
10001d50:	0020      	movs	r0, r4
10001d52:	3018      	adds	r0, #24
10001d54:	f000 fd32 	bl	100027bc <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
10001d58:	0023      	movs	r3, r4
	return list->head == list;
10001d5a:	6da5      	ldr	r5, [r4, #88]	; 0x58
10001d5c:	3358      	adds	r3, #88	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001d5e:	429d      	cmp	r5, r3
10001d60:	d001      	beq.n	10001d66 <z_thread_abort+0x6a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
10001d62:	2d00      	cmp	r5, #0
10001d64:	d116      	bne.n	10001d94 <z_thread_abort+0x98>
		update_cache(1);
10001d66:	2001      	movs	r0, #1
10001d68:	f7ff fe6a 	bl	10001a40 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
10001d6c:	4b10      	ldr	r3, [pc, #64]	; (10001db0 <z_thread_abort+0xb4>)
10001d6e:	689b      	ldr	r3, [r3, #8]
10001d70:	42a3      	cmp	r3, r4
10001d72:	d1d8      	bne.n	10001d26 <z_thread_abort+0x2a>
10001d74:	f3ef 8305 	mrs	r3, IPSR
10001d78:	2b00      	cmp	r3, #0
10001d7a:	d1d4      	bne.n	10001d26 <z_thread_abort+0x2a>
10001d7c:	0030      	movs	r0, r6
10001d7e:	f7fe ff77 	bl	10000c70 <arch_swap>
	return ret;
10001d82:	e7d0      	b.n	10001d26 <z_thread_abort+0x2a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10001d84:	215f      	movs	r1, #95	; 0x5f
10001d86:	400a      	ands	r2, r1
10001d88:	4313      	orrs	r3, r2
	sys_dlist_remove(&thread->base.qnode_dlist);
10001d8a:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
10001d8c:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
10001d8e:	f000 fcc5 	bl	1000271c <sys_dlist_remove>
}
10001d92:	e7d7      	b.n	10001d44 <z_thread_abort+0x48>
		unpend_thread_no_timeout(thread);
10001d94:	0028      	movs	r0, r5
10001d96:	f000 fcc9 	bl	1000272c <unpend_thread_no_timeout>
10001d9a:	0028      	movs	r0, r5
10001d9c:	3018      	adds	r0, #24
10001d9e:	f000 fd0d 	bl	100027bc <z_abort_timeout>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
10001da2:	2300      	movs	r3, #0
		ready_thread(thread);
10001da4:	0028      	movs	r0, r5
10001da6:	66eb      	str	r3, [r5, #108]	; 0x6c
10001da8:	f7ff fea8 	bl	10001afc <ready_thread>
10001dac:	e7d4      	b.n	10001d58 <z_thread_abort+0x5c>
10001dae:	46c0      	nop			; (mov r8, r8)
10001db0:	20000158 	.word	0x20000158

10001db4 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
10001db4:	b510      	push	{r4, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
10001db6:	4806      	ldr	r0, [pc, #24]	; (10001dd0 <z_data_copy+0x1c>)
10001db8:	4a06      	ldr	r2, [pc, #24]	; (10001dd4 <z_data_copy+0x20>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10001dba:	4907      	ldr	r1, [pc, #28]	; (10001dd8 <z_data_copy+0x24>)
		       __data_region_end - __data_region_start);
10001dbc:	1a12      	subs	r2, r2, r0
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10001dbe:	f000 fca2 	bl	10002706 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
10001dc2:	4a06      	ldr	r2, [pc, #24]	; (10001ddc <z_data_copy+0x28>)
10001dc4:	4906      	ldr	r1, [pc, #24]	; (10001de0 <z_data_copy+0x2c>)
10001dc6:	4807      	ldr	r0, [pc, #28]	; (10001de4 <z_data_copy+0x30>)
10001dc8:	f000 fc9d 	bl	10002706 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
10001dcc:	bd10      	pop	{r4, pc}
10001dce:	46c0      	nop			; (mov r8, r8)
10001dd0:	20000000 	.word	0x20000000
10001dd4:	20000026 	.word	0x20000026
10001dd8:	10002af8 	.word	0x10002af8
10001ddc:	00000000 	.word	0x00000000
10001de0:	10002af8 	.word	0x10002af8
10001de4:	20000000 	.word	0x20000000

10001de8 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10001de8:	2000      	movs	r0, #0
{
10001dea:	b510      	push	{r4, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10001dec:	4b03      	ldr	r3, [pc, #12]	; (10001dfc <elapsed+0x14>)
10001dee:	681b      	ldr	r3, [r3, #0]
10001df0:	4283      	cmp	r3, r0
10001df2:	d101      	bne.n	10001df8 <elapsed+0x10>
10001df4:	f7ff fa40 	bl	10001278 <sys_clock_elapsed>
}
10001df8:	bd10      	pop	{r4, pc}
10001dfa:	46c0      	nop			; (mov r8, r8)
10001dfc:	20000188 	.word	0x20000188

10001e00 <next_timeout>:

static int32_t next_timeout(void)
{
10001e00:	b570      	push	{r4, r5, r6, lr}
	return list->head == list;
10001e02:	4b12      	ldr	r3, [pc, #72]	; (10001e4c <next_timeout+0x4c>)
10001e04:	681e      	ldr	r6, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001e06:	429e      	cmp	r6, r3
10001e08:	d10a      	bne.n	10001e20 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
10001e0a:	f7ff ffed 	bl	10001de8 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
10001e0e:	4810      	ldr	r0, [pc, #64]	; (10001e50 <next_timeout+0x50>)
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
10001e10:	4b10      	ldr	r3, [pc, #64]	; (10001e54 <next_timeout+0x54>)
10001e12:	691b      	ldr	r3, [r3, #16]
10001e14:	2b00      	cmp	r3, #0
10001e16:	d002      	beq.n	10001e1e <next_timeout+0x1e>
10001e18:	4298      	cmp	r0, r3
10001e1a:	dd00      	ble.n	10001e1e <next_timeout+0x1e>
10001e1c:	0018      	movs	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
10001e1e:	bd70      	pop	{r4, r5, r6, pc}
	int32_t ticks_elapsed = elapsed();
10001e20:	f7ff ffe2 	bl	10001de8 <elapsed>
	if ((to == NULL) ||
10001e24:	2e00      	cmp	r6, #0
10001e26:	d0f2      	beq.n	10001e0e <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
10001e28:	6932      	ldr	r2, [r6, #16]
10001e2a:	6973      	ldr	r3, [r6, #20]
10001e2c:	0004      	movs	r4, r0
10001e2e:	17c5      	asrs	r5, r0, #31
10001e30:	1b12      	subs	r2, r2, r4
10001e32:	41ab      	sbcs	r3, r5
	if ((to == NULL) ||
10001e34:	2b00      	cmp	r3, #0
10001e36:	dcea      	bgt.n	10001e0e <next_timeout+0xe>
10001e38:	d103      	bne.n	10001e42 <next_timeout+0x42>
10001e3a:	2180      	movs	r1, #128	; 0x80
10001e3c:	0609      	lsls	r1, r1, #24
10001e3e:	428a      	cmp	r2, r1
10001e40:	d2e5      	bcs.n	10001e0e <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
10001e42:	43d8      	mvns	r0, r3
10001e44:	17c0      	asrs	r0, r0, #31
10001e46:	4010      	ands	r0, r2
10001e48:	e7e2      	b.n	10001e10 <next_timeout+0x10>
10001e4a:	46c0      	nop			; (mov r8, r8)
10001e4c:	20000018 	.word	0x20000018
10001e50:	7fffffff 	.word	0x7fffffff
10001e54:	20000158 	.word	0x20000158

10001e58 <remove_timeout>:
{
10001e58:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
10001e5a:	2800      	cmp	r0, #0
10001e5c:	d00e      	beq.n	10001e7c <remove_timeout+0x24>
	return (node == list->tail) ? NULL : node->next;
10001e5e:	4b0b      	ldr	r3, [pc, #44]	; (10001e8c <remove_timeout+0x34>)
10001e60:	685b      	ldr	r3, [r3, #4]
10001e62:	4298      	cmp	r0, r3
10001e64:	d00a      	beq.n	10001e7c <remove_timeout+0x24>
10001e66:	6801      	ldr	r1, [r0, #0]
	if (next(t) != NULL) {
10001e68:	2900      	cmp	r1, #0
10001e6a:	d007      	beq.n	10001e7c <remove_timeout+0x24>
		next(t)->dticks += t->dticks;
10001e6c:	690a      	ldr	r2, [r1, #16]
10001e6e:	694b      	ldr	r3, [r1, #20]
10001e70:	6904      	ldr	r4, [r0, #16]
10001e72:	6945      	ldr	r5, [r0, #20]
10001e74:	1912      	adds	r2, r2, r4
10001e76:	416b      	adcs	r3, r5
10001e78:	610a      	str	r2, [r1, #16]
10001e7a:	614b      	str	r3, [r1, #20]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
10001e7c:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
10001e7e:	6842      	ldr	r2, [r0, #4]

	prev->next = next;
10001e80:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10001e82:	605a      	str	r2, [r3, #4]
	node->next = NULL;
10001e84:	2300      	movs	r3, #0
10001e86:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
10001e88:	6043      	str	r3, [r0, #4]
}
10001e8a:	bd30      	pop	{r4, r5, pc}
10001e8c:	20000018 	.word	0x20000018

10001e90 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
10001e90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001e92:	0004      	movs	r4, r0
10001e94:	0016      	movs	r6, r2
10001e96:	001f      	movs	r7, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
10001e98:	1c53      	adds	r3, r2, #1
10001e9a:	d101      	bne.n	10001ea0 <z_add_timeout+0x10>
10001e9c:	1c7b      	adds	r3, r7, #1
10001e9e:	d05d      	beq.n	10001f5c <z_add_timeout+0xcc>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
10001ea0:	60a1      	str	r1, [r4, #8]
	__asm__ volatile("mrs %0, PRIMASK;"
10001ea2:	f3ef 8310 	mrs	r3, PRIMASK
10001ea6:	b672      	cpsid	i
10001ea8:	9301      	str	r3, [sp, #4]

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
10001eaa:	2f00      	cmp	r7, #0
10001eac:	da23      	bge.n	10001ef6 <z_add_timeout+0x66>
10001eae:	1c7b      	adds	r3, r7, #1
10001eb0:	d101      	bne.n	10001eb6 <z_add_timeout+0x26>
10001eb2:	1cb3      	adds	r3, r6, #2
10001eb4:	d81f      	bhi.n	10001ef6 <z_add_timeout+0x66>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
10001eb6:	4b2e      	ldr	r3, [pc, #184]	; (10001f70 <z_add_timeout+0xe0>)
10001eb8:	6818      	ldr	r0, [r3, #0]
10001eba:	6859      	ldr	r1, [r3, #4]
10001ebc:	2202      	movs	r2, #2
10001ebe:	4252      	negs	r2, r2
10001ec0:	17d3      	asrs	r3, r2, #31
10001ec2:	1a12      	subs	r2, r2, r0
10001ec4:	418b      	sbcs	r3, r1
10001ec6:	1b92      	subs	r2, r2, r6
10001ec8:	41bb      	sbcs	r3, r7

			to->dticks = MAX(1, ticks);
10001eca:	2b00      	cmp	r3, #0
10001ecc:	dc04      	bgt.n	10001ed8 <z_add_timeout+0x48>
10001ece:	d101      	bne.n	10001ed4 <z_add_timeout+0x44>
10001ed0:	2a00      	cmp	r2, #0
10001ed2:	d101      	bne.n	10001ed8 <z_add_timeout+0x48>
10001ed4:	2201      	movs	r2, #1
10001ed6:	2300      	movs	r3, #0
	return list->head == list;
10001ed8:	4f26      	ldr	r7, [pc, #152]	; (10001f74 <z_add_timeout+0xe4>)
10001eda:	6122      	str	r2, [r4, #16]
10001edc:	6163      	str	r3, [r4, #20]
10001ede:	683d      	ldr	r5, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001ee0:	42bd      	cmp	r5, r7
10001ee2:	d100      	bne.n	10001ee6 <z_add_timeout+0x56>
10001ee4:	2500      	movs	r5, #0
	return (node == list->tail) ? NULL : node->next;
10001ee6:	687e      	ldr	r6, [r7, #4]
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
10001ee8:	2d00      	cmp	r5, #0
10001eea:	d10f      	bne.n	10001f0c <z_add_timeout+0x7c>
	node->next = list;
10001eec:	6027      	str	r7, [r4, #0]
	node->prev = tail;
10001eee:	6066      	str	r6, [r4, #4]
	tail->next = node;
10001ef0:	6034      	str	r4, [r6, #0]
	list->tail = node;
10001ef2:	607c      	str	r4, [r7, #4]
}
10001ef4:	e01c      	b.n	10001f30 <z_add_timeout+0xa0>
			to->dticks = timeout.ticks + 1 + elapsed();
10001ef6:	f7ff ff77 	bl	10001de8 <elapsed>
10001efa:	2201      	movs	r2, #1
10001efc:	2300      	movs	r3, #0
10001efe:	1992      	adds	r2, r2, r6
10001f00:	417b      	adcs	r3, r7
10001f02:	0006      	movs	r6, r0
10001f04:	17c7      	asrs	r7, r0, #31
10001f06:	1992      	adds	r2, r2, r6
10001f08:	417b      	adcs	r3, r7
10001f0a:	e7e5      	b.n	10001ed8 <z_add_timeout+0x48>
			if (t->dticks > to->dticks) {
10001f0c:	6928      	ldr	r0, [r5, #16]
10001f0e:	6969      	ldr	r1, [r5, #20]
10001f10:	6922      	ldr	r2, [r4, #16]
10001f12:	6963      	ldr	r3, [r4, #20]
10001f14:	4299      	cmp	r1, r3
10001f16:	dc02      	bgt.n	10001f1e <z_add_timeout+0x8e>
10001f18:	d121      	bne.n	10001f5e <z_add_timeout+0xce>
10001f1a:	4290      	cmp	r0, r2
10001f1c:	d91f      	bls.n	10001f5e <z_add_timeout+0xce>
				t->dticks -= to->dticks;
10001f1e:	1a80      	subs	r0, r0, r2
10001f20:	4199      	sbcs	r1, r3
	sys_dnode_t *const prev = successor->prev;
10001f22:	686b      	ldr	r3, [r5, #4]
10001f24:	6128      	str	r0, [r5, #16]
10001f26:	6169      	str	r1, [r5, #20]
	node->prev = prev;
10001f28:	6063      	str	r3, [r4, #4]
	node->next = successor;
10001f2a:	6025      	str	r5, [r4, #0]
	prev->next = node;
10001f2c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
10001f2e:	606c      	str	r4, [r5, #4]
	return list->head == list;
10001f30:	683b      	ldr	r3, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001f32:	42bb      	cmp	r3, r7
10001f34:	d00c      	beq.n	10001f50 <z_add_timeout+0xc0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
10001f36:	429c      	cmp	r4, r3
10001f38:	d10a      	bne.n	10001f50 <z_add_timeout+0xc0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
10001f3a:	f7ff ff61 	bl	10001e00 <next_timeout>

			if (next_time == 0 ||
10001f3e:	2800      	cmp	r0, #0
10001f40:	d003      	beq.n	10001f4a <z_add_timeout+0xba>
			    _current_cpu->slice_ticks != next_time) {
10001f42:	4b0d      	ldr	r3, [pc, #52]	; (10001f78 <z_add_timeout+0xe8>)
			if (next_time == 0 ||
10001f44:	691b      	ldr	r3, [r3, #16]
10001f46:	4283      	cmp	r3, r0
10001f48:	d002      	beq.n	10001f50 <z_add_timeout+0xc0>
				sys_clock_set_timeout(next_time, false);
10001f4a:	2100      	movs	r1, #0
10001f4c:	f7ff f91c 	bl	10001188 <sys_clock_set_timeout>
	if (key != 0U) {
10001f50:	9b01      	ldr	r3, [sp, #4]
10001f52:	2b00      	cmp	r3, #0
10001f54:	d102      	bne.n	10001f5c <z_add_timeout+0xcc>
	__asm__ volatile(
10001f56:	b662      	cpsie	i
10001f58:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
10001f5c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
10001f5e:	1a12      	subs	r2, r2, r0
10001f60:	418b      	sbcs	r3, r1
10001f62:	6122      	str	r2, [r4, #16]
10001f64:	6163      	str	r3, [r4, #20]
	return (node == list->tail) ? NULL : node->next;
10001f66:	42b5      	cmp	r5, r6
10001f68:	d0c0      	beq.n	10001eec <z_add_timeout+0x5c>
10001f6a:	682d      	ldr	r5, [r5, #0]
10001f6c:	e7bc      	b.n	10001ee8 <z_add_timeout+0x58>
10001f6e:	46c0      	nop			; (mov r8, r8)
10001f70:	20000108 	.word	0x20000108
10001f74:	20000018 	.word	0x20000018
10001f78:	20000158 	.word	0x20000158

10001f7c <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
10001f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
10001f7e:	b087      	sub	sp, #28
10001f80:	0004      	movs	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
10001f82:	f7ff fe13 	bl	10001bac <z_time_slice>
	__asm__ volatile("mrs %0, PRIMASK;"
10001f86:	f3ef 8310 	mrs	r3, PRIMASK
10001f8a:	b672      	cpsid	i

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
10001f8c:	9301      	str	r3, [sp, #4]
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
10001f8e:	4b2d      	ldr	r3, [pc, #180]	; (10002044 <sys_clock_announce+0xc8>)

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
10001f90:	4f2d      	ldr	r7, [pc, #180]	; (10002048 <sys_clock_announce+0xcc>)
	announce_remaining = ticks;
10001f92:	601c      	str	r4, [r3, #0]
10001f94:	469c      	mov	ip, r3
		curr_tick += dt;
10001f96:	6839      	ldr	r1, [r7, #0]
10001f98:	687a      	ldr	r2, [r7, #4]
	return list->head == list;
10001f9a:	4b2c      	ldr	r3, [pc, #176]	; (1000204c <sys_clock_announce+0xd0>)
10001f9c:	9102      	str	r1, [sp, #8]
10001f9e:	9203      	str	r2, [sp, #12]
10001fa0:	681d      	ldr	r5, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001fa2:	429d      	cmp	r5, r3
10001fa4:	d011      	beq.n	10001fca <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
10001fa6:	2d00      	cmp	r5, #0
10001fa8:	d00f      	beq.n	10001fca <sys_clock_announce+0x4e>
10001faa:	696a      	ldr	r2, [r5, #20]
10001fac:	692e      	ldr	r6, [r5, #16]
10001fae:	17e3      	asrs	r3, r4, #31
10001fb0:	429a      	cmp	r2, r3
10001fb2:	dc02      	bgt.n	10001fba <sys_clock_announce+0x3e>
10001fb4:	d121      	bne.n	10001ffa <sys_clock_announce+0x7e>
10001fb6:	42a6      	cmp	r6, r4
10001fb8:	d91f      	bls.n	10001ffa <sys_clock_announce+0x7e>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
10001fba:	0019      	movs	r1, r3
10001fbc:	692a      	ldr	r2, [r5, #16]
10001fbe:	696b      	ldr	r3, [r5, #20]
10001fc0:	0020      	movs	r0, r4
10001fc2:	1a12      	subs	r2, r2, r0
10001fc4:	418b      	sbcs	r3, r1
10001fc6:	612a      	str	r2, [r5, #16]
10001fc8:	616b      	str	r3, [r5, #20]
	}

	curr_tick += announce_remaining;
10001fca:	9802      	ldr	r0, [sp, #8]
10001fcc:	9903      	ldr	r1, [sp, #12]
10001fce:	0022      	movs	r2, r4
10001fd0:	17e3      	asrs	r3, r4, #31
10001fd2:	1812      	adds	r2, r2, r0
10001fd4:	414b      	adcs	r3, r1
	announce_remaining = 0;
10001fd6:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
10001fd8:	603a      	str	r2, [r7, #0]
10001fda:	607b      	str	r3, [r7, #4]
	announce_remaining = 0;
10001fdc:	4663      	mov	r3, ip
10001fde:	601c      	str	r4, [r3, #0]

	sys_clock_set_timeout(next_timeout(), false);
10001fe0:	f7ff ff0e 	bl	10001e00 <next_timeout>
10001fe4:	0021      	movs	r1, r4
10001fe6:	f7ff f8cf 	bl	10001188 <sys_clock_set_timeout>
	if (key != 0U) {
10001fea:	9b01      	ldr	r3, [sp, #4]
10001fec:	42a3      	cmp	r3, r4
10001fee:	d102      	bne.n	10001ff6 <sys_clock_announce+0x7a>
	__asm__ volatile(
10001ff0:	b662      	cpsie	i
10001ff2:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
10001ff6:	b007      	add	sp, #28
10001ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		curr_tick += dt;
10001ffa:	17f3      	asrs	r3, r6, #31
10001ffc:	9604      	str	r6, [sp, #16]
10001ffe:	9305      	str	r3, [sp, #20]
10002000:	9b04      	ldr	r3, [sp, #16]
10002002:	9c05      	ldr	r4, [sp, #20]
10002004:	9802      	ldr	r0, [sp, #8]
10002006:	9903      	ldr	r1, [sp, #12]
10002008:	18c0      	adds	r0, r0, r3
1000200a:	4161      	adcs	r1, r4
		t->dticks = 0;
1000200c:	2300      	movs	r3, #0
1000200e:	2400      	movs	r4, #0
		curr_tick += dt;
10002010:	4a0d      	ldr	r2, [pc, #52]	; (10002048 <sys_clock_announce+0xcc>)
		t->dticks = 0;
10002012:	612b      	str	r3, [r5, #16]
10002014:	616c      	str	r4, [r5, #20]
		curr_tick += dt;
10002016:	6010      	str	r0, [r2, #0]
10002018:	6051      	str	r1, [r2, #4]
		remove_timeout(t);
1000201a:	0028      	movs	r0, r5
1000201c:	f7ff ff1c 	bl	10001e58 <remove_timeout>
	if (key != 0U) {
10002020:	9b01      	ldr	r3, [sp, #4]
10002022:	2b00      	cmp	r3, #0
10002024:	d102      	bne.n	1000202c <sys_clock_announce+0xb0>
	__asm__ volatile(
10002026:	b662      	cpsie	i
10002028:	f3bf 8f6f 	isb	sy
		t->fn(t);
1000202c:	0028      	movs	r0, r5
1000202e:	68ab      	ldr	r3, [r5, #8]
10002030:	4798      	blx	r3
	__asm__ volatile("mrs %0, PRIMASK;"
10002032:	f3ef 8310 	mrs	r3, PRIMASK
10002036:	b672      	cpsid	i
10002038:	9301      	str	r3, [sp, #4]
		announce_remaining -= dt;
1000203a:	4b02      	ldr	r3, [pc, #8]	; (10002044 <sys_clock_announce+0xc8>)
1000203c:	681c      	ldr	r4, [r3, #0]
1000203e:	1ba4      	subs	r4, r4, r6
10002040:	e7a5      	b.n	10001f8e <sys_clock_announce+0x12>
10002042:	46c0      	nop			; (mov r8, r8)
10002044:	20000188 	.word	0x20000188
10002048:	20000108 	.word	0x20000108
1000204c:	20000018 	.word	0x20000018

10002050 <boot_banner>:
#else
#define BANNER_VERSION KERNEL_VERSION_STRING
#endif

void boot_banner(void)
{
10002050:	b510      	push	{r4, lr}
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
10002052:	4802      	ldr	r0, [pc, #8]	; (1000205c <boot_banner+0xc>)
10002054:	f000 f807 	bl	10002066 <printk>
#endif /* CONFIG_BOOT_BANNER */
}
10002058:	bd10      	pop	{r4, pc}
1000205a:	46c0      	nop			; (mov r8, r8)
1000205c:	10002ab6 	.word	0x10002ab6

10002060 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
10002060:	4770      	bx	lr

10002062 <arch_printk_char_out>:
}
10002062:	2000      	movs	r0, #0
10002064:	4770      	bx	lr

10002066 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
10002066:	b40f      	push	{r0, r1, r2, r3}
10002068:	b507      	push	{r0, r1, r2, lr}
1000206a:	a904      	add	r1, sp, #16
1000206c:	c901      	ldmia	r1!, {r0}
	va_list ap;

	va_start(ap, fmt);
1000206e:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
10002070:	f7fe fa02 	bl	10000478 <vprintk>

	va_end(ap);
}
10002074:	b003      	add	sp, #12
10002076:	bc08      	pop	{r3}
10002078:	b004      	add	sp, #16
1000207a:	4718      	bx	r3

1000207c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
1000207c:	b510      	push	{r4, lr}
1000207e:	0004      	movs	r4, r0
10002080:	0008      	movs	r0, r1
10002082:	0011      	movs	r1, r2
10002084:	001a      	movs	r2, r3
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
10002086:	47a0      	blx	r4
	if (z_syscall_trap()) {
		return (k_tid_t) arch_syscall_invoke0(K_SYSCALL_Z_CURRENT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_z_current_get();
10002088:	f7ff fe32 	bl	10001cf0 <z_impl_z_current_get>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_THREAD_ABORT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_abort(thread);
1000208c:	f7fe ff08 	bl	10000ea0 <z_impl_k_thread_abort>

10002090 <encode_uint>:
{
10002090:	b5f0      	push	{r4, r5, r6, r7, lr}
10002092:	b085      	sub	sp, #20
10002094:	9001      	str	r0, [sp, #4]
10002096:	9303      	str	r3, [sp, #12]
	bool upcase = isupper((int)conv->specifier);
10002098:	78d3      	ldrb	r3, [r2, #3]
{
1000209a:	0015      	movs	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
1000209c:	001a      	movs	r2, r3
1000209e:	3a41      	subs	r2, #65	; 0x41
100020a0:	000f      	movs	r7, r1
	switch (specifier) {
100020a2:	2408      	movs	r4, #8
100020a4:	9202      	str	r2, [sp, #8]
100020a6:	2b6f      	cmp	r3, #111	; 0x6f
100020a8:	d00a      	beq.n	100020c0 <encode_uint+0x30>
100020aa:	d804      	bhi.n	100020b6 <encode_uint+0x26>
		return 16;
100020ac:	1924      	adds	r4, r4, r4
	switch (specifier) {
100020ae:	2b58      	cmp	r3, #88	; 0x58
100020b0:	d006      	beq.n	100020c0 <encode_uint+0x30>
		return 10;
100020b2:	3c06      	subs	r4, #6
100020b4:	e004      	b.n	100020c0 <encode_uint+0x30>
	switch (specifier) {
100020b6:	2208      	movs	r2, #8
		return 16;
100020b8:	2410      	movs	r4, #16
	switch (specifier) {
100020ba:	4393      	bics	r3, r2
100020bc:	2b70      	cmp	r3, #112	; 0x70
100020be:	d1f8      	bne.n	100020b2 <encode_uint+0x22>
	char *bp = bps + (bpe - bps);
100020c0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
100020c2:	0022      	movs	r2, r4
100020c4:	2300      	movs	r3, #0
100020c6:	0039      	movs	r1, r7
100020c8:	9801      	ldr	r0, [sp, #4]
100020ca:	f7fe f8e7 	bl	1000029c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
100020ce:	0013      	movs	r3, r2
100020d0:	468c      	mov	ip, r1
100020d2:	b2d2      	uxtb	r2, r2
100020d4:	2b09      	cmp	r3, #9
100020d6:	d81a      	bhi.n	1000210e <encode_uint+0x7e>
100020d8:	3230      	adds	r2, #48	; 0x30
100020da:	b2d3      	uxtb	r3, r2
100020dc:	3e01      	subs	r6, #1
100020de:	7033      	strb	r3, [r6, #0]
	} while ((value != 0) && (bps < bp));
100020e0:	2300      	movs	r3, #0
100020e2:	42bb      	cmp	r3, r7
100020e4:	d102      	bne.n	100020ec <encode_uint+0x5c>
100020e6:	9b01      	ldr	r3, [sp, #4]
100020e8:	429c      	cmp	r4, r3
100020ea:	d802      	bhi.n	100020f2 <encode_uint+0x62>
100020ec:	9b03      	ldr	r3, [sp, #12]
100020ee:	429e      	cmp	r6, r3
100020f0:	d80a      	bhi.n	10002108 <encode_uint+0x78>
	if (conv->flag_hash) {
100020f2:	782b      	ldrb	r3, [r5, #0]
100020f4:	069b      	lsls	r3, r3, #26
100020f6:	d504      	bpl.n	10002102 <encode_uint+0x72>
		if (radix == 8) {
100020f8:	2c08      	cmp	r4, #8
100020fa:	d110      	bne.n	1000211e <encode_uint+0x8e>
			conv->altform_0 = true;
100020fc:	78ab      	ldrb	r3, [r5, #2]
100020fe:	4323      	orrs	r3, r4
10002100:	70ab      	strb	r3, [r5, #2]
}
10002102:	0030      	movs	r0, r6
10002104:	b005      	add	sp, #20
10002106:	bdf0      	pop	{r4, r5, r6, r7, pc}
		value /= radix;
10002108:	4667      	mov	r7, ip
1000210a:	9001      	str	r0, [sp, #4]
1000210c:	e7d9      	b.n	100020c2 <encode_uint+0x32>
		*--bp = (lsv <= 9) ? ('0' + lsv)
1000210e:	0013      	movs	r3, r2
10002110:	9902      	ldr	r1, [sp, #8]
10002112:	3357      	adds	r3, #87	; 0x57
10002114:	b2db      	uxtb	r3, r3
10002116:	2919      	cmp	r1, #25
10002118:	d8e0      	bhi.n	100020dc <encode_uint+0x4c>
1000211a:	3237      	adds	r2, #55	; 0x37
1000211c:	e7dd      	b.n	100020da <encode_uint+0x4a>
		} else if (radix == 16) {
1000211e:	2c10      	cmp	r4, #16
10002120:	d1ef      	bne.n	10002102 <encode_uint+0x72>
			conv->altform_0c = true;
10002122:	78ab      	ldrb	r3, [r5, #2]
10002124:	431c      	orrs	r4, r3
10002126:	70ac      	strb	r4, [r5, #2]
	return bp;
10002128:	e7eb      	b.n	10002102 <encode_uint+0x72>

1000212a <outs>:
{
1000212a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000212c:	0007      	movs	r7, r0
1000212e:	0015      	movs	r5, r2
10002130:	001e      	movs	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
10002132:	0014      	movs	r4, r2
{
10002134:	9101      	str	r1, [sp, #4]
	while ((sp < ep) || ((ep == NULL) && *sp)) {
10002136:	42a6      	cmp	r6, r4
10002138:	d806      	bhi.n	10002148 <outs+0x1e>
1000213a:	2e00      	cmp	r6, #0
1000213c:	d001      	beq.n	10002142 <outs+0x18>
	return (int)count;
1000213e:	1b60      	subs	r0, r4, r5
10002140:	e008      	b.n	10002154 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
10002142:	7823      	ldrb	r3, [r4, #0]
10002144:	2b00      	cmp	r3, #0
10002146:	d0fa      	beq.n	1000213e <outs+0x14>
		int rc = out((int)*sp++, ctx);
10002148:	7820      	ldrb	r0, [r4, #0]
1000214a:	9901      	ldr	r1, [sp, #4]
1000214c:	47b8      	blx	r7
		if (rc < 0) {
1000214e:	3401      	adds	r4, #1
10002150:	2800      	cmp	r0, #0
10002152:	daf0      	bge.n	10002136 <outs+0xc>
}
10002154:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

10002156 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_UF2_FAMILY_ID, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
10002156:	4770      	bx	lr

10002158 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
10002158:	b510      	push	{r4, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
1000215a:	f000 faba 	bl	100026d2 <z_fatal_error>
}
1000215e:	bd10      	pop	{r4, pc}

10002160 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
10002160:	b510      	push	{r4, lr}
10002162:	0001      	movs	r1, r0
	z_fatal_error(reason, esf);
10002164:	6800      	ldr	r0, [r0, #0]
10002166:	f000 fab4 	bl	100026d2 <z_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
1000216a:	bd10      	pop	{r4, pc}

1000216c <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
1000216c:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
1000216e:	2100      	movs	r1, #0
10002170:	2001      	movs	r0, #1
10002172:	f7ff fff1 	bl	10002158 <z_arm_fatal_error>
}
10002176:	bd10      	pop	{r4, pc}

10002178 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
10002178:	b510      	push	{r4, lr}
	handler();
1000217a:	f7fe fd61 	bl	10000c40 <z_SysNmiOnReset>
	z_arm_int_exit();
1000217e:	f7fe fe0b 	bl	10000d98 <z_arm_exc_exit>
}
10002182:	bd10      	pop	{r4, pc}

10002184 <z_arm_fault_init>:
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
10002184:	4770      	bx	lr

10002186 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
10002186:	0003      	movs	r3, r0
	size_t n = 0;
10002188:	2000      	movs	r0, #0

	while (*s != '\0') {
1000218a:	5c1a      	ldrb	r2, [r3, r0]
1000218c:	2a00      	cmp	r2, #0
1000218e:	d100      	bne.n	10002192 <strlen+0xc>
		s++;
		n++;
	}

	return n;
}
10002190:	4770      	bx	lr
		n++;
10002192:	3001      	adds	r0, #1
10002194:	e7f9      	b.n	1000218a <strlen+0x4>

10002196 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
10002196:	0003      	movs	r3, r0
	size_t n = 0;
10002198:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
1000219a:	5c1a      	ldrb	r2, [r3, r0]
1000219c:	2a00      	cmp	r2, #0
1000219e:	d001      	beq.n	100021a4 <strnlen+0xe>
100021a0:	4288      	cmp	r0, r1
100021a2:	d100      	bne.n	100021a6 <strnlen+0x10>
		s++;
		n++;
	}

	return n;
}
100021a4:	4770      	bx	lr
		n++;
100021a6:	3001      	adds	r0, #1
100021a8:	e7f7      	b.n	1000219a <strnlen+0x4>

100021aa <memcpy>:
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
100021aa:	2300      	movs	r3, #0
{
100021ac:	b510      	push	{r4, lr}
	while (n > 0) {
100021ae:	429a      	cmp	r2, r3
100021b0:	d100      	bne.n	100021b4 <memcpy+0xa>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
100021b2:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
100021b4:	5ccc      	ldrb	r4, [r1, r3]
100021b6:	54c4      	strb	r4, [r0, r3]
		n--;
100021b8:	3301      	adds	r3, #1
100021ba:	e7f8      	b.n	100021ae <memcpy+0x4>

100021bc <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
100021bc:	0003      	movs	r3, r0
100021be:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
100021c0:	1882      	adds	r2, r0, r2
100021c2:	4293      	cmp	r3, r2
100021c4:	d100      	bne.n	100021c8 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
100021c6:	4770      	bx	lr
		*(d_byte++) = c_byte;
100021c8:	7019      	strb	r1, [r3, #0]
		n--;
100021ca:	3301      	adds	r3, #1
100021cc:	e7f9      	b.n	100021c2 <memset+0x6>

100021ce <_stdout_hook_default>:
	return EOF;
100021ce:	2001      	movs	r0, #1
}
100021d0:	4240      	negs	r0, r0
100021d2:	4770      	bx	lr

100021d4 <gpio_rpi_port_get_raw>:
 *  \ingroup hardware_gpio
 *
 * \return Bitmask of raw GPIO values, as bits 0-29
 */
static inline uint32_t gpio_get_all(void) {
    return sio_hw->gpio_in;
100021d4:	23d0      	movs	r3, #208	; 0xd0
100021d6:	061b      	lsls	r3, r3, #24
100021d8:	685b      	ldr	r3, [r3, #4]
}
100021da:	2000      	movs	r0, #0
	*value = gpio_get_all();
100021dc:	600b      	str	r3, [r1, #0]
}
100021de:	4770      	bx	lr

100021e0 <gpio_rpi_port_set_masked_raw>:
 * corresponding bit in \p value, leaving other pins unchanged.
 * Since this uses the TOGL alias, it is concurrency-safe with e.g. an IRQ
 * bashing different pins from the same core.
 */
static inline void gpio_put_masked(uint32_t mask, uint32_t value) {
    sio_hw->gpio_togl = (sio_hw->gpio_out ^ value) & mask;
100021e0:	23d0      	movs	r3, #208	; 0xd0
100021e2:	061b      	lsls	r3, r3, #24
100021e4:	6918      	ldr	r0, [r3, #16]
100021e6:	4042      	eors	r2, r0
100021e8:	4011      	ands	r1, r2
}
100021ea:	2000      	movs	r0, #0
100021ec:	61d9      	str	r1, [r3, #28]
100021ee:	4770      	bx	lr

100021f0 <gpio_rpi_port_set_bits_raw>:
    sio_hw->gpio_set = mask;
100021f0:	23d0      	movs	r3, #208	; 0xd0
100021f2:	061b      	lsls	r3, r3, #24
}
100021f4:	2000      	movs	r0, #0
100021f6:	6159      	str	r1, [r3, #20]
100021f8:	4770      	bx	lr

100021fa <gpio_rpi_port_clear_bits_raw>:
    sio_hw->gpio_clr = mask;
100021fa:	23d0      	movs	r3, #208	; 0xd0
100021fc:	061b      	lsls	r3, r3, #24
}
100021fe:	2000      	movs	r0, #0
10002200:	6199      	str	r1, [r3, #24]
10002202:	4770      	bx	lr

10002204 <gpio_rpi_port_toggle_bits>:
    sio_hw->gpio_togl = mask;
10002204:	23d0      	movs	r3, #208	; 0xd0
10002206:	061b      	lsls	r3, r3, #24
}
10002208:	2000      	movs	r0, #0
1000220a:	61d9      	str	r1, [r3, #28]
1000220c:	4770      	bx	lr

1000220e <gpio_rpi_manage_callback>:
{
1000220e:	b510      	push	{r4, lr}
	struct gpio_rpi_data *data = dev->data;
10002210:	6903      	ldr	r3, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
10002212:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
10002214:	2800      	cmp	r0, #0
10002216:	d021      	beq.n	1000225c <gpio_rpi_manage_callback+0x4e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10002218:	4288      	cmp	r0, r1
1000221a:	d11b      	bne.n	10002254 <gpio_rpi_manage_callback+0x46>
	return node->next;
1000221c:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
1000221e:	689c      	ldr	r4, [r3, #8]
	list->head = node;
10002220:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
10002222:	42a1      	cmp	r1, r4
10002224:	d100      	bne.n	10002228 <gpio_rpi_manage_callback+0x1a>
	list->tail = node;
10002226:	6098      	str	r0, [r3, #8]
	parent->next = child;
10002228:	2000      	movs	r0, #0
1000222a:	6008      	str	r0, [r1, #0]
	if (set) {
1000222c:	4282      	cmp	r2, r0
1000222e:	d006      	beq.n	1000223e <gpio_rpi_manage_callback+0x30>
	return list->head;
10002230:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
10002232:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
10002234:	689a      	ldr	r2, [r3, #8]
	list->head = node;
10002236:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
10002238:	2a00      	cmp	r2, #0
1000223a:	d100      	bne.n	1000223e <gpio_rpi_manage_callback+0x30>
	list->tail = node;
1000223c:	6099      	str	r1, [r3, #8]
	return 0;
1000223e:	2000      	movs	r0, #0
	return gpio_manage_callback(&data->callbacks, callback, set);
10002240:	e010      	b.n	10002264 <gpio_rpi_manage_callback+0x56>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10002242:	4281      	cmp	r1, r0
10002244:	d106      	bne.n	10002254 <gpio_rpi_manage_callback+0x46>
	return node->next;
10002246:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
10002248:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
1000224a:	6898      	ldr	r0, [r3, #8]
1000224c:	4281      	cmp	r1, r0
1000224e:	d1eb      	bne.n	10002228 <gpio_rpi_manage_callback+0x1a>
	list->tail = node;
10002250:	609c      	str	r4, [r3, #8]
}
10002252:	e7e9      	b.n	10002228 <gpio_rpi_manage_callback+0x1a>
	return node->next;
10002254:	0004      	movs	r4, r0
10002256:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10002258:	2800      	cmp	r0, #0
1000225a:	d1f2      	bne.n	10002242 <gpio_rpi_manage_callback+0x34>
			if (!set) {
1000225c:	2a00      	cmp	r2, #0
1000225e:	d1e7      	bne.n	10002230 <gpio_rpi_manage_callback+0x22>
				return -EINVAL;
10002260:	2016      	movs	r0, #22
10002262:	4240      	negs	r0, r0
}
10002264:	bd10      	pop	{r4, pc}

10002266 <gpio_rpi_bank_init>:

static int gpio_rpi_bank_init(const struct device *dev)
{
10002266:	b510      	push	{r4, lr}
	const struct gpio_rpi_config *config = dev->config;

	config->bank_config_func();
10002268:	6843      	ldr	r3, [r0, #4]
1000226a:	685b      	ldr	r3, [r3, #4]
1000226c:	4798      	blx	r3
	return 0;
}
1000226e:	2000      	movs	r0, #0
10002270:	bd10      	pop	{r4, pc}

10002272 <gpio_rpi_pin_interrupt_configure>:
{
10002272:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10002274:	000d      	movs	r5, r1
	struct gpio_rpi_data *data = dev->data;
10002276:	6907      	ldr	r7, [r0, #16]
{
10002278:	0016      	movs	r6, r2
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
1000227a:	210f      	movs	r1, #15
1000227c:	2200      	movs	r2, #0
1000227e:	0028      	movs	r0, r5
{
10002280:	001c      	movs	r4, r3
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
10002282:	f7ff f9d7 	bl	10001634 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10002286:	2201      	movs	r2, #1
10002288:	0013      	movs	r3, r2
1000228a:	40ab      	lsls	r3, r5
1000228c:	9301      	str	r3, [sp, #4]
	if (mode != GPIO_INT_DISABLE) {
1000228e:	2380      	movs	r3, #128	; 0x80
10002290:	039b      	lsls	r3, r3, #14
10002292:	429e      	cmp	r6, r3
10002294:	d105      	bne.n	100022a2 <gpio_rpi_pin_interrupt_configure+0x30>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10002296:	68fb      	ldr	r3, [r7, #12]
10002298:	9a01      	ldr	r2, [sp, #4]
1000229a:	4393      	bics	r3, r2
}
1000229c:	2000      	movs	r0, #0
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
1000229e:	60fb      	str	r3, [r7, #12]
}
100022a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			if (trig & GPIO_INT_HIGH_1) {
100022a2:	2380      	movs	r3, #128	; 0x80
			if (trig & GPIO_INT_LOW_0) {
100022a4:	0e61      	lsrs	r1, r4, #25
			if (trig & GPIO_INT_HIGH_1) {
100022a6:	04db      	lsls	r3, r3, #19
100022a8:	4023      	ands	r3, r4
			if (trig & GPIO_INT_LOW_0) {
100022aa:	4011      	ands	r1, r2
		if (mode & GPIO_INT_EDGE) {
100022ac:	01f6      	lsls	r6, r6, #7
100022ae:	d50d      	bpl.n	100022cc <gpio_rpi_pin_interrupt_configure+0x5a>
			if (trig & GPIO_INT_LOW_0) {
100022b0:	0089      	lsls	r1, r1, #2
			if (trig & GPIO_INT_HIGH_1) {
100022b2:	2b00      	cmp	r3, #0
100022b4:	d001      	beq.n	100022ba <gpio_rpi_pin_interrupt_configure+0x48>
				events |= GPIO_IRQ_EDGE_RISE;
100022b6:	2308      	movs	r3, #8
				events |= GPIO_IRQ_LEVEL_HIGH;
100022b8:	4319      	orrs	r1, r3
		gpio_set_irq_enabled(pin, events, true);
100022ba:	2201      	movs	r2, #1
100022bc:	0028      	movs	r0, r5
100022be:	f7ff f9b9 	bl	10001634 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
100022c2:	68fb      	ldr	r3, [r7, #12]
100022c4:	9a01      	ldr	r2, [sp, #4]
100022c6:	431a      	orrs	r2, r3
100022c8:	0013      	movs	r3, r2
100022ca:	e7e7      	b.n	1000229c <gpio_rpi_pin_interrupt_configure+0x2a>
			if (trig & GPIO_INT_HIGH_1) {
100022cc:	2b00      	cmp	r3, #0
100022ce:	d0f4      	beq.n	100022ba <gpio_rpi_pin_interrupt_configure+0x48>
				events |= GPIO_IRQ_LEVEL_HIGH;
100022d0:	2302      	movs	r3, #2
100022d2:	e7f1      	b.n	100022b8 <gpio_rpi_pin_interrupt_configure+0x46>

100022d4 <gpio_rpi_configure>:
{
100022d4:	b570      	push	{r4, r5, r6, lr}
100022d6:	000d      	movs	r5, r1
100022d8:	0014      	movs	r4, r2
	if (flags & GPIO_SINGLE_ENDED) {
100022da:	0793      	lsls	r3, r2, #30
100022dc:	d423      	bmi.n	10002326 <gpio_rpi_configure+0x52>
	gpio_set_function(pin, GPIO_FUNC_SIO);
100022de:	2105      	movs	r1, #5
100022e0:	0028      	movs	r0, r5
100022e2:	f7ff f947 	bl	10001574 <gpio_set_function>
	if (flags & GPIO_OUTPUT) {
100022e6:	03a3      	lsls	r3, r4, #14
100022e8:	d50d      	bpl.n	10002306 <gpio_rpi_configure+0x32>
 *
 * \param gpio GPIO number
 * \param out true for out, false for in
 */
static inline void gpio_set_dir(uint gpio, bool out) {
    uint32_t mask = 1ul << gpio;
100022ea:	2301      	movs	r3, #1
    sio_hw->gpio_oe_set = mask;
100022ec:	22d0      	movs	r2, #208	; 0xd0
    uint32_t mask = 1ul << gpio;
100022ee:	40ab      	lsls	r3, r5
    sio_hw->gpio_oe_set = mask;
100022f0:	0612      	lsls	r2, r2, #24
100022f2:	6253      	str	r3, [r2, #36]	; 0x24
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
100022f4:	0321      	lsls	r1, r4, #12
100022f6:	d502      	bpl.n	100022fe <gpio_rpi_configure+0x2a>
    sio_hw->gpio_set = mask;
100022f8:	6153      	str	r3, [r2, #20]
	return 0;
100022fa:	2000      	movs	r0, #0
}
100022fc:	bd70      	pop	{r4, r5, r6, pc}
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
100022fe:	0364      	lsls	r4, r4, #13
10002300:	d5fb      	bpl.n	100022fa <gpio_rpi_configure+0x26>
    sio_hw->gpio_clr = mask;
10002302:	6193      	str	r3, [r2, #24]
}
10002304:	e7f9      	b.n	100022fa <gpio_rpi_configure+0x26>
	} else if (flags & GPIO_INPUT) {
10002306:	03e3      	lsls	r3, r4, #15
10002308:	d5f7      	bpl.n	100022fa <gpio_rpi_configure+0x26>
    uint32_t mask = 1ul << gpio;
1000230a:	2301      	movs	r3, #1
1000230c:	0019      	movs	r1, r3
    sio_hw->gpio_oe_clr = mask;
1000230e:	22d0      	movs	r2, #208	; 0xd0
    uint32_t mask = 1ul << gpio;
10002310:	40a9      	lsls	r1, r5
    sio_hw->gpio_oe_clr = mask;
10002312:	0612      	lsls	r2, r2, #24
10002314:	6291      	str	r1, [r2, #40]	; 0x28
		gpio_set_pulls(pin,
10002316:	0962      	lsrs	r2, r4, #5
10002318:	0921      	lsrs	r1, r4, #4
1000231a:	0028      	movs	r0, r5
1000231c:	401a      	ands	r2, r3
1000231e:	4019      	ands	r1, r3
10002320:	f7ff f93e 	bl	100015a0 <gpio_set_pulls>
10002324:	e7e9      	b.n	100022fa <gpio_rpi_configure+0x26>
		return -ENOTSUP;
10002326:	2086      	movs	r0, #134	; 0x86
10002328:	4240      	negs	r0, r0
1000232a:	e7e7      	b.n	100022fc <gpio_rpi_configure+0x28>

1000232c <bank_0_config_func>:
				&gpio_rpi_##idx##_data,				\
				&gpio_rpi_##idx##_config,			\
				POST_KERNEL, CONFIG_GPIO_INIT_PRIORITY,		\
				&gpio_rpi_driver_api);

DT_INST_FOREACH_STATUS_OKAY(GPIO_RPI_INIT)
1000232c:	b510      	push	{r4, lr}
1000232e:	2200      	movs	r2, #0
10002330:	2103      	movs	r1, #3
10002332:	200d      	movs	r0, #13
10002334:	f7fe fc5a 	bl	10000bec <z_arm_irq_priority_set>
10002338:	200d      	movs	r0, #13
1000233a:	f7fe fc4b 	bl	10000bd4 <arch_irq_enable>
1000233e:	bd10      	pop	{r4, pc}

10002340 <uart_rpi_poll_in>:
{
10002340:	b510      	push	{r4, lr}
	uart_hw_t * const uart_hw = config->uart_regs;
10002342:	6843      	ldr	r3, [r0, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
10002344:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
10002346:	685b      	ldr	r3, [r3, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
10002348:	699c      	ldr	r4, [r3, #24]
1000234a:	0020      	movs	r0, r4
1000234c:	4010      	ands	r0, r2
1000234e:	4214      	tst	r4, r2
10002350:	d102      	bne.n	10002358 <uart_rpi_poll_in+0x18>
	*c = (unsigned char)uart_hw->dr;
10002352:	681b      	ldr	r3, [r3, #0]
10002354:	700b      	strb	r3, [r1, #0]
}
10002356:	bd10      	pop	{r4, pc}
		return -1;
10002358:	2001      	movs	r0, #1
1000235a:	4240      	negs	r0, r0
1000235c:	e7fb      	b.n	10002356 <uart_rpi_poll_in+0x16>

1000235e <uart_rpi_poll_out>:
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
1000235e:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
10002360:	6843      	ldr	r3, [r0, #4]
10002362:	685b      	ldr	r3, [r3, #4]
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
10002364:	6998      	ldr	r0, [r3, #24]
10002366:	4210      	tst	r0, r2
10002368:	d1fc      	bne.n	10002364 <uart_rpi_poll_out+0x6>
	uart_hw->dr = c;
1000236a:	6019      	str	r1, [r3, #0]
}
1000236c:	4770      	bx	lr

1000236e <uart_rpi_err_check>:
	uart_hw_t * const uart_hw = config->uart_regs;
1000236e:	6843      	ldr	r3, [r0, #4]
10002370:	685b      	ldr	r3, [r3, #4]
	uint32_t data_reg = uart_hw->dr;
10002372:	681b      	ldr	r3, [r3, #0]
	if (data_reg & UART_UARTDR_OE_BITS) {
10002374:	0518      	lsls	r0, r3, #20
10002376:	0fc0      	lsrs	r0, r0, #31
	if (data_reg & UART_UARTDR_BE_BITS) {
10002378:	055a      	lsls	r2, r3, #21
1000237a:	d501      	bpl.n	10002380 <uart_rpi_err_check+0x12>
		errors |= UART_BREAK;
1000237c:	2208      	movs	r2, #8
1000237e:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_PE_BITS) {
10002380:	059a      	lsls	r2, r3, #22
10002382:	d501      	bpl.n	10002388 <uart_rpi_err_check+0x1a>
		errors |= UART_ERROR_PARITY;
10002384:	2202      	movs	r2, #2
10002386:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_FE_BITS) {
10002388:	05db      	lsls	r3, r3, #23
1000238a:	d501      	bpl.n	10002390 <uart_rpi_err_check+0x22>
		errors |= UART_ERROR_FRAMING;
1000238c:	2304      	movs	r3, #4
1000238e:	4318      	orrs	r0, r3
}
10002390:	4770      	bx	lr

10002392 <uart_rpi_fifo_fill>:
{
10002392:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
10002394:	2520      	movs	r5, #32
	uart_hw_t * const uart_hw = config->uart_regs;
10002396:	6843      	ldr	r3, [r0, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
10002398:	2000      	movs	r0, #0
	uart_hw_t * const uart_hw = config->uart_regs;
1000239a:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
1000239c:	699c      	ldr	r4, [r3, #24]
1000239e:	422c      	tst	r4, r5
100023a0:	d102      	bne.n	100023a8 <uart_rpi_fifo_fill+0x16>
100023a2:	1a14      	subs	r4, r2, r0
100023a4:	2c00      	cmp	r4, #0
100023a6:	dc00      	bgt.n	100023aa <uart_rpi_fifo_fill+0x18>
}
100023a8:	bd30      	pop	{r4, r5, pc}
		uart_hw->dr = tx_data[tx_len++];
100023aa:	5c0c      	ldrb	r4, [r1, r0]
100023ac:	3001      	adds	r0, #1
100023ae:	601c      	str	r4, [r3, #0]
100023b0:	e7f4      	b.n	1000239c <uart_rpi_fifo_fill+0xa>

100023b2 <uart_rpi_fifo_read>:
{
100023b2:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100023b4:	2510      	movs	r5, #16
	uart_hw_t * const uart_hw = config->uart_regs;
100023b6:	6843      	ldr	r3, [r0, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100023b8:	2000      	movs	r0, #0
	uart_hw_t * const uart_hw = config->uart_regs;
100023ba:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100023bc:	699c      	ldr	r4, [r3, #24]
100023be:	422c      	tst	r4, r5
100023c0:	d102      	bne.n	100023c8 <uart_rpi_fifo_read+0x16>
100023c2:	1a14      	subs	r4, r2, r0
100023c4:	2c00      	cmp	r4, #0
100023c6:	dc00      	bgt.n	100023ca <uart_rpi_fifo_read+0x18>
}
100023c8:	bd30      	pop	{r4, r5, pc}
		rx_data[rx_len++] = (uint8_t)uart_hw->dr;
100023ca:	681c      	ldr	r4, [r3, #0]
100023cc:	540c      	strb	r4, [r1, r0]
100023ce:	3001      	adds	r0, #1
100023d0:	e7f4      	b.n	100023bc <uart_rpi_fifo_read+0xa>

100023d2 <uart_rpi_irq_tx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100023d2:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100023d4:	6843      	ldr	r3, [r0, #4]
100023d6:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100023d8:	6b99      	ldr	r1, [r3, #56]	; 0x38
100023da:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
100023dc:	2107      	movs	r1, #7
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100023de:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
100023e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100023e2:	438a      	bics	r2, r1
100023e4:	635a      	str	r2, [r3, #52]	; 0x34
}
100023e6:	4770      	bx	lr

100023e8 <uart_rpi_irq_tx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
100023e8:	2120      	movs	r1, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100023ea:	6843      	ldr	r3, [r0, #4]
100023ec:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
100023ee:	6b93      	ldr	r3, [r2, #56]	; 0x38
100023f0:	438b      	bics	r3, r1
100023f2:	6393      	str	r3, [r2, #56]	; 0x38
}
100023f4:	4770      	bx	lr

100023f6 <uart_rpi_irq_tx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
100023f6:	6843      	ldr	r3, [r0, #4]
100023f8:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_TXMIS_BITS) == UART_UARTMIS_TXMIS_BITS;
100023fa:	6c18      	ldr	r0, [r3, #64]	; 0x40
100023fc:	0680      	lsls	r0, r0, #26
100023fe:	0fc0      	lsrs	r0, r0, #31
}
10002400:	4770      	bx	lr

10002402 <uart_rpi_irq_rx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
10002402:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
10002404:	6843      	ldr	r3, [r0, #4]
10002406:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
10002408:	6b99      	ldr	r1, [r3, #56]	; 0x38
1000240a:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
1000240c:	2138      	movs	r1, #56	; 0x38
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
1000240e:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
10002410:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002412:	438a      	bics	r2, r1
10002414:	635a      	str	r2, [r3, #52]	; 0x34
}
10002416:	4770      	bx	lr

10002418 <uart_rpi_irq_rx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
10002418:	2110      	movs	r1, #16
	uart_hw_t * const uart_hw = config->uart_regs;
1000241a:	6843      	ldr	r3, [r0, #4]
1000241c:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
1000241e:	6b93      	ldr	r3, [r2, #56]	; 0x38
10002420:	438b      	bics	r3, r1
10002422:	6393      	str	r3, [r2, #56]	; 0x38
}
10002424:	4770      	bx	lr

10002426 <uart_rpi_irq_tx_complete>:
	uart_hw_t * const uart_hw = config->uart_regs;
10002426:	6843      	ldr	r3, [r0, #4]
10002428:	685b      	ldr	r3, [r3, #4]
	return !!(uart_hw->fr & UART_UARTFR_TXFE_BITS);
1000242a:	6998      	ldr	r0, [r3, #24]
1000242c:	0600      	lsls	r0, r0, #24
1000242e:	0fc0      	lsrs	r0, r0, #31
}
10002430:	4770      	bx	lr

10002432 <uart_rpi_irq_rx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
10002432:	6843      	ldr	r3, [r0, #4]
10002434:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_RXMIS_BITS) == UART_UARTMIS_RXMIS_BITS;
10002436:	6c18      	ldr	r0, [r3, #64]	; 0x40
10002438:	06c0      	lsls	r0, r0, #27
1000243a:	0fc0      	lsrs	r0, r0, #31
}
1000243c:	4770      	bx	lr

1000243e <uart_rpi_irq_err_enable>:
	uart_hw_t * const uart_hw = config->uart_regs;
1000243e:	6843      	ldr	r3, [r0, #4]
10002440:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc |= (UART_UARTIMSC_OEIM_BITS |
10002442:	23f8      	movs	r3, #248	; 0xf8
10002444:	6b91      	ldr	r1, [r2, #56]	; 0x38
10002446:	00db      	lsls	r3, r3, #3
10002448:	430b      	orrs	r3, r1
1000244a:	6393      	str	r3, [r2, #56]	; 0x38
}
1000244c:	4770      	bx	lr

1000244e <uart_rpi_irq_is_pending>:

static int uart_rpi_irq_is_pending(const struct device *dev)
{
1000244e:	b510      	push	{r4, lr}
10002450:	0004      	movs	r4, r0
	return !!(uart_rpi_irq_rx_ready(dev) || uart_rpi_irq_tx_ready(dev));
10002452:	f7ff ffee 	bl	10002432 <uart_rpi_irq_rx_ready>
10002456:	0003      	movs	r3, r0
10002458:	2001      	movs	r0, #1
1000245a:	2b00      	cmp	r3, #0
1000245c:	d104      	bne.n	10002468 <uart_rpi_irq_is_pending+0x1a>
1000245e:	0020      	movs	r0, r4
10002460:	f7ff ffc9 	bl	100023f6 <uart_rpi_irq_tx_ready>
10002464:	1e43      	subs	r3, r0, #1
10002466:	4198      	sbcs	r0, r3
}
10002468:	bd10      	pop	{r4, pc}

1000246a <uart_rpi_irq_update>:

static int uart_rpi_irq_update(const struct device *dev)
{
	return 1;
}
1000246a:	2001      	movs	r0, #1
1000246c:	4770      	bx	lr

1000246e <uart_rpi_irq_callback_set>:

static void uart_rpi_irq_callback_set(const struct device *dev,
				      uart_irq_callback_user_data_t cb,
				      void *cb_data)
{
	struct uart_rpi_data * const data = dev->data;
1000246e:	6903      	ldr	r3, [r0, #16]

	data->irq_cb = cb;
10002470:	6099      	str	r1, [r3, #8]
	data->irq_cb_data = cb_data;
10002472:	60da      	str	r2, [r3, #12]
}
10002474:	4770      	bx	lr

10002476 <uart_rpi_isr>:

static void uart_rpi_isr(const struct device *dev)
{
10002476:	b510      	push	{r4, lr}
	struct uart_rpi_data * const data = dev->data;
10002478:	6902      	ldr	r2, [r0, #16]

	if (data->irq_cb) {
1000247a:	6893      	ldr	r3, [r2, #8]
1000247c:	2b00      	cmp	r3, #0
1000247e:	d001      	beq.n	10002484 <uart_rpi_isr+0xe>
		data->irq_cb(dev, data->irq_cb_data);
10002480:	68d1      	ldr	r1, [r2, #12]
10002482:	4798      	blx	r3
	}
}
10002484:	bd10      	pop	{r4, pc}

10002486 <uart_rpi_config_get>:
{
10002486:	0003      	movs	r3, r0
10002488:	b510      	push	{r4, lr}
1000248a:	0008      	movs	r0, r1
	memcpy(cfg, &data->uart_config, sizeof(struct uart_config));
1000248c:	2208      	movs	r2, #8
1000248e:	6919      	ldr	r1, [r3, #16]
10002490:	f7ff fe8b 	bl	100021aa <memcpy>
}
10002494:	2000      	movs	r0, #0
10002496:	bd10      	pop	{r4, pc}

10002498 <uart0_rpi_irq_config_func>:
			    NULL, &uart##idx##_rpi_data,			\
			    &uart##idx##_rpi_config, PRE_KERNEL_1,		\
			    CONFIG_SERIAL_INIT_PRIORITY,			\
			    &uart_rpi_driver_api);				\

DT_INST_FOREACH_STATUS_OKAY(RPI_UART_INIT)
10002498:	b510      	push	{r4, lr}
1000249a:	2200      	movs	r2, #0
1000249c:	2103      	movs	r1, #3
1000249e:	2014      	movs	r0, #20
100024a0:	f7fe fba4 	bl	10000bec <z_arm_irq_priority_set>
100024a4:	2014      	movs	r0, #20
100024a6:	f7fe fb95 	bl	10000bd4 <arch_irq_enable>
100024aa:	bd10      	pop	{r4, pc}

100024ac <uart_rpi_configure>:
{
100024ac:	b570      	push	{r4, r5, r6, lr}
	uart_inst_t * const uart_inst = config->uart_dev;
100024ae:	6843      	ldr	r3, [r0, #4]
{
100024b0:	0006      	movs	r6, r0
100024b2:	000c      	movs	r4, r1
	struct uart_rpi_data *data = dev->data;
100024b4:	6905      	ldr	r5, [r0, #16]
	baudrate = uart_set_baudrate(uart_inst, cfg->baudrate);
100024b6:	6809      	ldr	r1, [r1, #0]
100024b8:	6818      	ldr	r0, [r3, #0]
100024ba:	f7ff f8eb 	bl	10001694 <uart_set_baudrate>
	if (baudrate == 0) {
100024be:	2800      	cmp	r0, #0
100024c0:	d102      	bne.n	100024c8 <uart_rpi_configure+0x1c>
		return -EINVAL;
100024c2:	2016      	movs	r0, #22
100024c4:	4240      	negs	r0, r0
}
100024c6:	bd70      	pop	{r4, r5, r6, pc}
	if (uart_rpi_set_format(dev, cfg) != 0) {
100024c8:	79a3      	ldrb	r3, [r4, #6]
100024ca:	7962      	ldrb	r2, [r4, #5]
100024cc:	7921      	ldrb	r1, [r4, #4]
100024ce:	6870      	ldr	r0, [r6, #4]
100024d0:	f7fe fd98 	bl	10001004 <uart_rpi_set_format.isra.0>
100024d4:	2800      	cmp	r0, #0
100024d6:	d1f4      	bne.n	100024c2 <uart_rpi_configure+0x16>
	data->uart_config = *cfg;
100024d8:	cc06      	ldmia	r4!, {r1, r2}
100024da:	c506      	stmia	r5!, {r1, r2}
	return 0;
100024dc:	e7f3      	b.n	100024c6 <uart_rpi_configure+0x1a>

100024de <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
100024de:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
100024e0:	6803      	ldr	r3, [r0, #0]
100024e2:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
100024e4:	7905      	ldrb	r5, [r0, #4]
100024e6:	6804      	ldr	r4, [r0, #0]
100024e8:	00ed      	lsls	r5, r5, #3
100024ea:	1964      	adds	r4, r4, r5
100024ec:	42a3      	cmp	r3, r4
100024ee:	d302      	bcc.n	100024f6 <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
100024f0:	2002      	movs	r0, #2
100024f2:	4240      	negs	r0, r0
}
100024f4:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
100024f6:	795c      	ldrb	r4, [r3, #5]
100024f8:	428c      	cmp	r4, r1
100024fa:	d001      	beq.n	10002500 <pinctrl_lookup_state+0x22>
		(*state)++;
100024fc:	3308      	adds	r3, #8
100024fe:	e7f0      	b.n	100024e2 <pinctrl_lookup_state+0x4>
			return 0;
10002500:	2000      	movs	r0, #0
10002502:	e7f7      	b.n	100024f4 <pinctrl_lookup_state+0x16>

10002504 <pinctrl_configure_pins>:
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
10002504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10002506:	0004      	movs	r4, r0
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10002508:	2601      	movs	r6, #1
1000250a:	008d      	lsls	r5, r1, #2
1000250c:	1945      	adds	r5, r0, r5
	ARG_UNUSED(reg);

	for (uint8_t i = 0U; i < pin_cnt; i++) {
1000250e:	42ac      	cmp	r4, r5
10002510:	d101      	bne.n	10002516 <pinctrl_configure_pins+0x12>
		pinctrl_configure_pin(pins++);
	}

	return 0;
}
10002512:	2000      	movs	r0, #0
10002514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	gpio_init(pin->pin_num);
10002516:	7820      	ldrb	r0, [r4, #0]
		pinctrl_configure_pin(pins++);
10002518:	1d27      	adds	r7, r4, #4
	gpio_init(pin->pin_num);
1000251a:	06c0      	lsls	r0, r0, #27
1000251c:	0ec0      	lsrs	r0, r0, #27
1000251e:	f000 f8b8 	bl	10002692 <gpio_init>
	gpio_set_function(pin->pin_num, pin->alt_func);
10002522:	8821      	ldrh	r1, [r4, #0]
10002524:	7820      	ldrb	r0, [r4, #0]
10002526:	05c9      	lsls	r1, r1, #23
10002528:	06c0      	lsls	r0, r0, #27
1000252a:	0f09      	lsrs	r1, r1, #28
1000252c:	0ec0      	lsrs	r0, r0, #27
1000252e:	f7ff f821 	bl	10001574 <gpio_set_function>
	gpio_set_pulls(pin->pin_num, pin->pullup, pin->pulldown);
10002532:	7861      	ldrb	r1, [r4, #1]
10002534:	7820      	ldrb	r0, [r4, #0]
10002536:	09ca      	lsrs	r2, r1, #7
10002538:	06c0      	lsls	r0, r0, #27
1000253a:	0649      	lsls	r1, r1, #25
1000253c:	0fc9      	lsrs	r1, r1, #31
1000253e:	0ec0      	lsrs	r0, r0, #27
10002540:	f7ff f82e 	bl	100015a0 <gpio_set_pulls>
	gpio_set_drive_strength(pin->pin_num, pin->drive_strength);
10002544:	7861      	ldrb	r1, [r4, #1]
10002546:	7820      	ldrb	r0, [r4, #0]
10002548:	06c9      	lsls	r1, r1, #27
1000254a:	06c0      	lsls	r0, r0, #27
1000254c:	0f09      	lsrs	r1, r1, #28
1000254e:	0ec0      	lsrs	r0, r0, #27
10002550:	f7ff f854 	bl	100015fc <gpio_set_drive_strength>
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10002554:	7861      	ldrb	r1, [r4, #1]
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
10002556:	7820      	ldrb	r0, [r4, #0]
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10002558:	0949      	lsrs	r1, r1, #5
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
1000255a:	06c0      	lsls	r0, r0, #27
1000255c:	4031      	ands	r1, r6
1000255e:	0ec0      	lsrs	r0, r0, #27
10002560:	f7ff f83e 	bl	100015e0 <gpio_set_slew_rate>
	gpio_set_input_hysteresis_enabled(pin->pin_num, pin->schmitt_enable);
10002564:	78a1      	ldrb	r1, [r4, #2]
10002566:	7820      	ldrb	r0, [r4, #0]
10002568:	0789      	lsls	r1, r1, #30
1000256a:	06c0      	lsls	r0, r0, #27
1000256c:	0fc9      	lsrs	r1, r1, #31
1000256e:	0ec0      	lsrs	r0, r0, #27
10002570:	f7ff f828 	bl	100015c4 <gpio_set_input_hysteresis_enabled>
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
10002574:	78a1      	ldrb	r1, [r4, #2]
10002576:	7820      	ldrb	r0, [r4, #0]
10002578:	07c9      	lsls	r1, r1, #31
1000257a:	06c0      	lsls	r0, r0, #27
1000257c:	0fc9      	lsrs	r1, r1, #31
1000257e:	0ec0      	lsrs	r0, r0, #27
10002580:	f7ff f87a 	bl	10001678 <gpio_set_input_enabled>
		pinctrl_configure_pin(pins++);
10002584:	003c      	movs	r4, r7
10002586:	e7c2      	b.n	1000250e <pinctrl_configure_pins+0xa>

10002588 <reset_rpi_init>:
static int reset_rpi_init(const struct device *dev)
{
	DEVICE_MMIO_MAP(dev, K_MEM_CACHE_NONE);

	return 0;
}
10002588:	2000      	movs	r0, #0
1000258a:	4770      	bx	lr

1000258c <reset_rpi_read_register.isra.0>:
	uint32_t base_address = config->base_address;
1000258c:	6883      	ldr	r3, [r0, #8]
	switch (config->reg_width) {
1000258e:	7900      	ldrb	r0, [r0, #4]
10002590:	2802      	cmp	r0, #2
10002592:	d009      	beq.n	100025a8 <reset_rpi_read_register.isra.0+0x1c>
10002594:	2804      	cmp	r0, #4
10002596:	d00b      	beq.n	100025b0 <reset_rpi_read_register.isra.0+0x24>
10002598:	2801      	cmp	r0, #1
1000259a:	d10c      	bne.n	100025b6 <reset_rpi_read_register.isra.0+0x2a>
		*value = sys_read8(base_address + offset);
1000259c:	18c9      	adds	r1, r1, r3
extern "C" {
#endif

static ALWAYS_INLINE uint8_t sys_read8(mem_addr_t addr)
{
	return *(volatile uint8_t *)addr;
1000259e:	780b      	ldrb	r3, [r1, #0]
100025a0:	b2db      	uxtb	r3, r3
	return 0;
100025a2:	2000      	movs	r0, #0
		*value = sys_read16(base_address + offset);
100025a4:	6013      	str	r3, [r2, #0]
}
100025a6:	4770      	bx	lr
		*value = sys_read16(base_address + offset);
100025a8:	18c9      	adds	r1, r1, r3
	*(volatile uint8_t *)addr = data;
}

static ALWAYS_INLINE uint16_t sys_read16(mem_addr_t addr)
{
	return *(volatile uint16_t *)addr;
100025aa:	880b      	ldrh	r3, [r1, #0]
100025ac:	b29b      	uxth	r3, r3
		break;
100025ae:	e7f8      	b.n	100025a2 <reset_rpi_read_register.isra.0+0x16>
		*value = sys_read32(base_address + offset);
100025b0:	18c9      	adds	r1, r1, r3
	*(volatile uint16_t *)addr = data;
}

static ALWAYS_INLINE uint32_t sys_read32(mem_addr_t addr)
{
	return *(volatile uint32_t *)addr;
100025b2:	680b      	ldr	r3, [r1, #0]
		break;
100025b4:	e7f5      	b.n	100025a2 <reset_rpi_read_register.isra.0+0x16>
	switch (config->reg_width) {
100025b6:	2016      	movs	r0, #22
100025b8:	4240      	negs	r0, r0
100025ba:	e7f4      	b.n	100025a6 <reset_rpi_read_register.isra.0+0x1a>

100025bc <reset_rpi_update>:
{
100025bc:	0003      	movs	r3, r0
100025be:	b5f0      	push	{r4, r5, r6, r7, lr}
100025c0:	b085      	sub	sp, #20
	const struct reset_rpi_config *config = dev->config;
100025c2:	685f      	ldr	r7, [r3, #4]
{
100025c4:	9201      	str	r2, [sp, #4]
	offset = id / (config->reg_width * CHAR_BIT);
100025c6:	793e      	ldrb	r6, [r7, #4]
{
100025c8:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
100025ca:	00f1      	lsls	r1, r6, #3
100025cc:	f7fd fe3c 	bl	10000248 <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
100025d0:	aa03      	add	r2, sp, #12
100025d2:	0004      	movs	r4, r0
100025d4:	000d      	movs	r5, r1
100025d6:	b281      	uxth	r1, r0
100025d8:	0038      	movs	r0, r7
100025da:	f7ff ffd7 	bl	1000258c <reset_rpi_read_register.isra.0>
	if (ret) {
100025de:	2800      	cmp	r0, #0
100025e0:	d117      	bne.n	10002612 <reset_rpi_update+0x56>
		value |= BIT(regbit);
100025e2:	2201      	movs	r2, #1
100025e4:	9903      	ldr	r1, [sp, #12]
100025e6:	b2ed      	uxtb	r5, r5
100025e8:	40aa      	lsls	r2, r5
		value &= ~BIT(regbit);
100025ea:	000b      	movs	r3, r1
		value |= BIT(regbit);
100025ec:	4694      	mov	ip, r2
		value &= ~BIT(regbit);
100025ee:	4393      	bics	r3, r2
	if (assert ^ config->active_low) {
100025f0:	797d      	ldrb	r5, [r7, #5]
100025f2:	9a01      	ldr	r2, [sp, #4]
100025f4:	4295      	cmp	r5, r2
100025f6:	d001      	beq.n	100025fc <reset_rpi_update+0x40>
		value |= BIT(regbit);
100025f8:	4663      	mov	r3, ip
100025fa:	430b      	orrs	r3, r1
	uint32_t base_address = config->base_address;
100025fc:	68ba      	ldr	r2, [r7, #8]
	switch (config->reg_width) {
100025fe:	2e02      	cmp	r6, #2
10002600:	d009      	beq.n	10002616 <reset_rpi_update+0x5a>
10002602:	2e04      	cmp	r6, #4
10002604:	d00c      	beq.n	10002620 <reset_rpi_update+0x64>
10002606:	2e01      	cmp	r6, #1
10002608:	d10e      	bne.n	10002628 <reset_rpi_update+0x6c>
		sys_write8(value, base_address + offset);
1000260a:	b2a4      	uxth	r4, r4
1000260c:	b2db      	uxtb	r3, r3
1000260e:	18a4      	adds	r4, r4, r2
	*(volatile uint8_t *)addr = data;
10002610:	7023      	strb	r3, [r4, #0]
}
10002612:	b005      	add	sp, #20
10002614:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sys_write16(value, base_address + offset);
10002616:	b2a4      	uxth	r4, r4
10002618:	b29b      	uxth	r3, r3
1000261a:	18a4      	adds	r4, r4, r2
	*(volatile uint16_t *)addr = data;
1000261c:	8023      	strh	r3, [r4, #0]
}
1000261e:	e7f8      	b.n	10002612 <reset_rpi_update+0x56>
		sys_write32(value, base_address + offset);
10002620:	b2a4      	uxth	r4, r4
10002622:	18a4      	adds	r4, r4, r2
}

static ALWAYS_INLINE void sys_write32(uint32_t data, mem_addr_t addr)
{
	*(volatile uint32_t *)addr = data;
10002624:	6023      	str	r3, [r4, #0]
}
10002626:	e7f4      	b.n	10002612 <reset_rpi_update+0x56>
	switch (config->reg_width) {
10002628:	2016      	movs	r0, #22
1000262a:	4240      	negs	r0, r0
1000262c:	e7f1      	b.n	10002612 <reset_rpi_update+0x56>

1000262e <reset_rpi_line_assert>:
{
1000262e:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 1);
10002630:	2201      	movs	r2, #1
10002632:	f7ff ffc3 	bl	100025bc <reset_rpi_update>
}
10002636:	bd10      	pop	{r4, pc}

10002638 <reset_rpi_line_deassert>:
{
10002638:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 0);
1000263a:	2200      	movs	r2, #0
1000263c:	f7ff ffbe 	bl	100025bc <reset_rpi_update>
}
10002640:	bd10      	pop	{r4, pc}

10002642 <reset_rpi_line_toggle>:
{
10002642:	b570      	push	{r4, r5, r6, lr}
10002644:	0004      	movs	r4, r0
10002646:	000d      	movs	r5, r1
	ret = reset_rpi_line_assert(dev, id);
10002648:	f7ff fff1 	bl	1000262e <reset_rpi_line_assert>
	if (ret) {
1000264c:	2800      	cmp	r0, #0
1000264e:	d103      	bne.n	10002658 <reset_rpi_line_toggle+0x16>
	return reset_rpi_line_deassert(dev, id);
10002650:	0029      	movs	r1, r5
10002652:	0020      	movs	r0, r4
10002654:	f7ff fff0 	bl	10002638 <reset_rpi_line_deassert>
}
10002658:	bd70      	pop	{r4, r5, r6, pc}

1000265a <reset_rpi_status>:
{
1000265a:	0003      	movs	r3, r0
1000265c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	const struct reset_rpi_config *config = dev->config;
1000265e:	685e      	ldr	r6, [r3, #4]
{
10002660:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
10002662:	7931      	ldrb	r1, [r6, #4]
{
10002664:	0014      	movs	r4, r2
	offset = id / (config->reg_width * CHAR_BIT);
10002666:	00c9      	lsls	r1, r1, #3
10002668:	f7fd fdee 	bl	10000248 <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
1000266c:	aa01      	add	r2, sp, #4
1000266e:	000d      	movs	r5, r1
10002670:	b281      	uxth	r1, r0
10002672:	0030      	movs	r0, r6
10002674:	f7ff ff8a 	bl	1000258c <reset_rpi_read_register.isra.0>
	if (ret) {
10002678:	2800      	cmp	r0, #0
1000267a:	d109      	bne.n	10002690 <reset_rpi_status+0x36>
	*status = !(value & BIT(regbit)) ^ !config->active_low;
1000267c:	9b01      	ldr	r3, [sp, #4]
1000267e:	b2ed      	uxtb	r5, r5
10002680:	40eb      	lsrs	r3, r5
10002682:	2201      	movs	r2, #1
10002684:	439a      	bics	r2, r3
10002686:	7973      	ldrb	r3, [r6, #5]
10002688:	4259      	negs	r1, r3
1000268a:	414b      	adcs	r3, r1
1000268c:	4053      	eors	r3, r2
1000268e:	7023      	strb	r3, [r4, #0]
}
10002690:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

10002692 <gpio_init>:

void gpio_init(uint gpio) {
    sio_hw->gpio_oe_clr = 1ul << gpio;
10002692:	2301      	movs	r3, #1
10002694:	22d0      	movs	r2, #208	; 0xd0
10002696:	4083      	lsls	r3, r0
void gpio_init(uint gpio) {
10002698:	b510      	push	{r4, lr}
    sio_hw->gpio_oe_clr = 1ul << gpio;
1000269a:	0612      	lsls	r2, r2, #24
1000269c:	6293      	str	r3, [r2, #40]	; 0x28
    sio_hw->gpio_clr = 1ul << gpio;
    gpio_set_function(gpio, GPIO_FUNC_SIO);
1000269e:	2105      	movs	r1, #5
    sio_hw->gpio_clr = 1ul << gpio;
100026a0:	6193      	str	r3, [r2, #24]
    gpio_set_function(gpio, GPIO_FUNC_SIO);
100026a2:	f7fe ff67 	bl	10001574 <gpio_set_function>
}
100026a6:	bd10      	pop	{r4, pc}

100026a8 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
100026a8:	4770      	bx	lr

100026aa <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
100026aa:	2800      	cmp	r0, #0
100026ac:	d009      	beq.n	100026c2 <z_device_is_ready+0x18>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
100026ae:	2301      	movs	r3, #1
100026b0:	68c2      	ldr	r2, [r0, #12]
100026b2:	2000      	movs	r0, #0
100026b4:	7851      	ldrb	r1, [r2, #1]
100026b6:	4219      	tst	r1, r3
100026b8:	d002      	beq.n	100026c0 <z_device_is_ready+0x16>
100026ba:	7810      	ldrb	r0, [r2, #0]
100026bc:	4242      	negs	r2, r0
100026be:	4150      	adcs	r0, r2
100026c0:	4018      	ands	r0, r3
}
100026c2:	4770      	bx	lr

100026c4 <arch_system_halt>:
100026c4:	f3ef 8310 	mrs	r3, PRIMASK
100026c8:	b672      	cpsid	i
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
100026ca:	e7fe      	b.n	100026ca <arch_system_halt+0x6>

100026cc <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
100026cc:	b510      	push	{r4, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
100026ce:	f7ff fff9 	bl	100026c4 <arch_system_halt>

100026d2 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
100026d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100026d4:	0005      	movs	r5, r0
100026d6:	000e      	movs	r6, r1
100026d8:	f3ef 8710 	mrs	r7, PRIMASK
100026dc:	b672      	cpsid	i
	return z_impl_z_current_get();
100026de:	f7ff fb07 	bl	10001cf0 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
100026e2:	0031      	movs	r1, r6
100026e4:	0004      	movs	r4, r0
100026e6:	0028      	movs	r0, r5
100026e8:	f7ff fff0 	bl	100026cc <k_sys_fatal_error_handler>
	if (key != 0U) {
100026ec:	2f00      	cmp	r7, #0
100026ee:	d102      	bne.n	100026f6 <z_fatal_error+0x24>
	__asm__ volatile(
100026f0:	b662      	cpsie	i
100026f2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
100026f6:	0020      	movs	r0, r4
100026f8:	f7fe fbd2 	bl	10000ea0 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
100026fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

100026fe <z_early_memset>:
{
100026fe:	b510      	push	{r4, lr}
	(void) memset(dst, c, n);
10002700:	f7ff fd5c 	bl	100021bc <memset>
}
10002704:	bd10      	pop	{r4, pc}

10002706 <z_early_memcpy>:
{
10002706:	b510      	push	{r4, lr}
	(void) memcpy(dst, src, n);
10002708:	f7ff fd4f 	bl	100021aa <memcpy>
}
1000270c:	bd10      	pop	{r4, pc}

1000270e <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
1000270e:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10002710:	f3ef 8310 	mrs	r3, PRIMASK
10002714:	b672      	cpsid	i
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
10002716:	f7fe fa55 	bl	10000bc4 <arch_cpu_idle>
1000271a:	e7f9      	b.n	10002710 <idle+0x2>

1000271c <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
1000271c:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
1000271e:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
10002720:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10002722:	605a      	str	r2, [r3, #4]
	node->next = NULL;
10002724:	2300      	movs	r3, #0
10002726:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
10002728:	6043      	str	r3, [r0, #4]
	sys_dnode_init(node);
}
1000272a:	4770      	bx	lr

1000272c <unpend_thread_no_timeout>:
{
1000272c:	b510      	push	{r4, lr}
1000272e:	0004      	movs	r4, r0
	sys_dlist_remove(&thread->base.qnode_dlist);
10002730:	f7ff fff4 	bl	1000271c <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
10002734:	2202      	movs	r2, #2
10002736:	7b63      	ldrb	r3, [r4, #13]
10002738:	4393      	bics	r3, r2
1000273a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
1000273c:	2300      	movs	r3, #0
1000273e:	60a3      	str	r3, [r4, #8]
}
10002740:	bd10      	pop	{r4, pc}

10002742 <z_thread_timeout>:
	struct k_thread *thread = CONTAINER_OF(timeout,
10002742:	3818      	subs	r0, #24
{
10002744:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = CONTAINER_OF(timeout,
10002746:	0004      	movs	r4, r0
10002748:	f3ef 8510 	mrs	r5, PRIMASK
1000274c:	b672      	cpsid	i
		if (!killed) {
1000274e:	2328      	movs	r3, #40	; 0x28
10002750:	7b42      	ldrb	r2, [r0, #13]
10002752:	421a      	tst	r2, r3
10002754:	d10b      	bne.n	1000276e <z_thread_timeout+0x2c>
			if (thread->base.pended_on != NULL) {
10002756:	6883      	ldr	r3, [r0, #8]
10002758:	2b00      	cmp	r3, #0
1000275a:	d001      	beq.n	10002760 <z_thread_timeout+0x1e>
				unpend_thread_no_timeout(thread);
1000275c:	f7ff ffe6 	bl	1000272c <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
10002760:	2214      	movs	r2, #20
10002762:	7b63      	ldrb	r3, [r4, #13]
			ready_thread(thread);
10002764:	0020      	movs	r0, r4
10002766:	4393      	bics	r3, r2
10002768:	7363      	strb	r3, [r4, #13]
1000276a:	f7ff f9c7 	bl	10001afc <ready_thread>
	if (key != 0U) {
1000276e:	2d00      	cmp	r5, #0
10002770:	d102      	bne.n	10002778 <z_thread_timeout+0x36>
	__asm__ volatile(
10002772:	b662      	cpsie	i
10002774:	f3bf 8f6f 	isb	sy
}
10002778:	bd70      	pop	{r4, r5, r6, pc}

1000277a <z_ready_thread>:
{
1000277a:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
1000277c:	f3ef 8410 	mrs	r4, PRIMASK
10002780:	b672      	cpsid	i
			ready_thread(thread);
10002782:	f7ff f9bb 	bl	10001afc <ready_thread>
	if (key != 0U) {
10002786:	2c00      	cmp	r4, #0
10002788:	d102      	bne.n	10002790 <z_ready_thread+0x16>
	__asm__ volatile(
1000278a:	b662      	cpsie	i
1000278c:	f3bf 8f6f 	isb	sy
}
10002790:	bd10      	pop	{r4, pc}

10002792 <z_reschedule_irqlock>:
{
10002792:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
10002794:	2800      	cmp	r0, #0
10002796:	d105      	bne.n	100027a4 <z_reschedule_irqlock+0x12>
10002798:	f3ef 8005 	mrs	r0, IPSR
1000279c:	2800      	cmp	r0, #0
1000279e:	d102      	bne.n	100027a6 <z_reschedule_irqlock+0x14>
	ret = arch_swap(key);
100027a0:	f7fe fa66 	bl	10000c70 <arch_swap>
}
100027a4:	bd10      	pop	{r4, pc}
100027a6:	b662      	cpsie	i
100027a8:	f3bf 8f6f 	isb	sy
100027ac:	e7fa      	b.n	100027a4 <z_reschedule_irqlock+0x12>

100027ae <z_reschedule_unlocked>:
{
100027ae:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100027b0:	f3ef 8010 	mrs	r0, PRIMASK
100027b4:	b672      	cpsid	i
	(void) z_reschedule_irqlock(arch_irq_lock());
100027b6:	f7ff ffec 	bl	10002792 <z_reschedule_irqlock>
}
100027ba:	bd10      	pop	{r4, pc}

100027bc <z_abort_timeout>:
{
100027bc:	b510      	push	{r4, lr}
100027be:	f3ef 8410 	mrs	r4, PRIMASK
100027c2:	b672      	cpsid	i
		if (sys_dnode_is_linked(&to->node)) {
100027c4:	6803      	ldr	r3, [r0, #0]
100027c6:	2b00      	cmp	r3, #0
100027c8:	d008      	beq.n	100027dc <z_abort_timeout+0x20>
			remove_timeout(to);
100027ca:	f7ff fb45 	bl	10001e58 <remove_timeout>
			ret = 0;
100027ce:	2000      	movs	r0, #0
	if (key != 0U) {
100027d0:	2c00      	cmp	r4, #0
100027d2:	d102      	bne.n	100027da <z_abort_timeout+0x1e>
	__asm__ volatile(
100027d4:	b662      	cpsie	i
100027d6:	f3bf 8f6f 	isb	sy
}
100027da:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
100027dc:	2016      	movs	r0, #22
100027de:	4240      	negs	r0, r0
100027e0:	e7f6      	b.n	100027d0 <z_abort_timeout+0x14>

100027e2 <z_set_timeout_expiry>:
{
100027e2:	b570      	push	{r4, r5, r6, lr}
100027e4:	0004      	movs	r4, r0
100027e6:	000d      	movs	r5, r1
	__asm__ volatile("mrs %0, PRIMASK;"
100027e8:	f3ef 8610 	mrs	r6, PRIMASK
100027ec:	b672      	cpsid	i
		int next_to = next_timeout();
100027ee:	f7ff fb07 	bl	10001e00 <next_timeout>
			      || (ticks <= next_to);
100027f2:	2801      	cmp	r0, #1
100027f4:	dd06      	ble.n	10002804 <z_set_timeout_expiry+0x22>
100027f6:	42a0      	cmp	r0, r4
100027f8:	db04      	blt.n	10002804 <z_set_timeout_expiry+0x22>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
100027fa:	dd00      	ble.n	100027fe <z_set_timeout_expiry+0x1c>
100027fc:	0020      	movs	r0, r4
100027fe:	0029      	movs	r1, r5
10002800:	f7fe fcc2 	bl	10001188 <sys_clock_set_timeout>
	if (key != 0U) {
10002804:	2e00      	cmp	r6, #0
10002806:	d102      	bne.n	1000280e <z_set_timeout_expiry+0x2c>
	__asm__ volatile(
10002808:	b662      	cpsie	i
1000280a:	f3bf 8f6f 	isb	sy
}
1000280e:	bd70      	pop	{r4, r5, r6, pc}
