Highly Integrated Gate Drivers for Si and GaN Power Transistors
Intro -- Preface -- Contents -- Acronyms -- List of Abbreviations -- List of Symbols -- 1 Introduction -- 1.1 Motivation -- 1.2 Scope and Outline of This Book -- References -- 2 Fundamentals -- 2.1 Gate Drivers and Power Stages -- 2.1.1 Driver Configurations and Building Blocks -- 2.1.2 Gate Driver Output Stage -- 2.1.3 Basic Gate Driver Operation -- 2.1.4 Gate Loop Parasitics -- 2.1.5 Buffer Capacitor CDRV -- 2.1.6 Gate Driver Types -- 2.1.7 Efficiency of Resonant and Non-resonant Gate Drivers -- 2.1.8 Power-Transistor Switching Losses -- 2.2 Power Transistors and Applications -- 2.2.1 Silicon Transistors -- 2.2.2 GaN Transistor -- 2.2.3 GaN Versus Silicon Transistors -- 2.2.3.1 Losses -- 2.2.3.2 Safe-Operating Area (SOA) -- 2.2.3.3 Gate Control -- 2.2.3.4 Applications -- 2.3 Gate Drive Schemes -- 2.3.1 Unipolar and Bipolar Gate Drive Scheme -- 2.3.2 Multi-level Gate Drive Schemes and Active Gate Control -- 2.4 Gate Driver Supply and Signal Transmission -- 2.4.1 Isolated and Non-isolated Gate Driver Supplies -- 2.4.2 Bootstrap Driver Supply -- 2.4.3 Signal Transmission -- 2.4.4 Combined Driver Supply and Signal Transmission -- 2.4.5 Coupling Currents Between Low-Side and High-Side -- Appendix A: Exemplary Gate Loop Inductance Values -- Appendix B: Losses Caused by Coss -- References -- 3 Gate Drivers Based on High-Voltage Charge Storing (HVCS) -- 3.1 The Concept of HVCS -- 3.2 Circuit Options of a Gate Driver Output Stage Based on HVCS -- 3.3 Driver Implementation -- 3.3.1 Charge Pump Concept -- 3.3.2 Series Regulator -- 3.3.3 Level Shifters -- 3.3.3.1 Level Up Shifter -- 3.3.3.2 Level Down Shifter -- 3.3.4 Gate Driver Circuit -- 3.4 Further Applications of the Proposed Bootstrap Circuit -- 3.5 Bootstrap Capacitor Sizing -- 3.5.1 Sizing Equations -- 3.5.2 Sizing Equations for Stacked Bootstrap Capacitors -- 3.5.3 Sizing Example.
