<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/riscv_modules.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">riscv_modules.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv__modules_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*a Includes */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;include <span class="stringliteral">&quot;apb.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;include <span class="stringliteral">&quot;riscv.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;include <span class="stringliteral">&quot;riscv_internal_types.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;include <span class="stringliteral">&quot;srams.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/*a Implementations */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*m riscv_i32_minimal</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> riscv_config should be HARDWIRED (not off registers) to force logic to be</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> discarded at synthesis</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> alternatively submodules may be built with appropriate force&#39;s set to</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> force discard of logic.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a1c59c09ffdcd123fb34fe75c69d6cbcc">   36</a></span>&#160;module <a class="code" href="riscv__modules_8h.html#a1c59c09ffdcd123fb34fe75c69d6cbcc">riscv_i32_minimal</a>( clock clk,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                           input bit reset_n,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                           input bit proc_reset_n,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                           input <a class="code" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>             irqs               <span class="stringliteral">&quot;Interrupts in to the CPU&quot;</span>,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                           output <a class="code" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>  data_access_req,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                           input  <a class="code" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a> data_access_resp,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                          input <a class="code" href="srams_8h.html#structt__sram__access__req">t_sram_access_req</a> sram_access_req,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                          output <a class="code" href="srams_8h.html#structt__sram__access__resp">t_sram_access_resp</a> sram_access_resp,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                           input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>          riscv_config,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                           output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>       trace</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    timing from rising clock clk data_access_req;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    timing to   rising clock clk data_access_resp;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    timing to   rising clock clk sram_access_req;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    timing from rising clock clk sram_access_resp;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    timing to   rising clock clk riscv_config;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    timing to   rising clock clk irqs;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    timing from rising clock clk trace;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    timing comb input riscv_config;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    timing comb input data_access_resp;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    timing comb output trace;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/*m riscv_i32c_pipeline</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a934dbc1bdbe8f48041020e7aac4a0949">   63</a></span>&#160;module <a class="code" href="riscv__modules_8h.html#a934dbc1bdbe8f48041020e7aac4a0949">riscv_i32c_pipeline</a>( clock clk,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                            input bit reset_n,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                           input <a class="code" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>       irqs               <span class="stringliteral">&quot;Interrupts in to the CPU&quot;</span>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                            output <a class="code" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>       ifetch_req,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                            input  <a class="code" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>      ifetch_resp,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                            output <a class="code" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>  dmem_access_req,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                            input  <a class="code" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a> dmem_access_resp,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                            output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>  coproc_controls,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                            input  <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a>   coproc_response,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                            input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>          riscv_config,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                            output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>       trace</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    timing from rising clock clk dmem_access_req, ifetch_req, coproc_controls;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    timing to   rising clock clk dmem_access_resp, ifetch_resp, coproc_response;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    timing to   rising clock clk irqs;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    timing to   rising clock clk riscv_config;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    timing from rising clock clk trace;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    timing comb input riscv_config, coproc_response;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    timing comb output dmem_access_req, ifetch_req, coproc_controls;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    timing comb input dmem_access_resp;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    timing comb output trace;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*m riscv_i32c_pipeline3</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a6ed7a084c45fdb0b100353d5a7996a97">   90</a></span>&#160;module <a class="code" href="riscv__modules_8h.html#a6ed7a084c45fdb0b100353d5a7996a97">riscv_i32c_pipeline3</a>( clock clk,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                             input bit reset_n,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                           input <a class="code" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>       irqs               <span class="stringliteral">&quot;Interrupts in to the CPU&quot;</span>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                             output <a class="code" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>       ifetch_req,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                             input  <a class="code" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>      ifetch_resp,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                             output <a class="code" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>  dmem_access_req,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                             input  <a class="code" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a> dmem_access_resp,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                             output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>  coproc_controls,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                             input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a>   coproc_response,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                             input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>          riscv_config,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                             output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>       trace</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    timing from rising clock clk dmem_access_req, ifetch_req, coproc_controls;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    timing to   rising clock clk dmem_access_resp, ifetch_resp, coproc_response;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    timing to   rising clock clk irqs;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    timing to   rising clock clk riscv_config;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    timing comb input riscv_config, coproc_response;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    timing comb output ifetch_req, coproc_controls;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    timing from rising clock clk trace;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/*a Interfaces */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/*m riscv_i32_minimal_apb */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a73ff81b4ea664156a0e9af917f015360">  115</a></span>&#160;module <a class="code" href="riscv__modules_8h.html#a73ff81b4ea664156a0e9af917f015360">riscv_i32_minimal_apb</a>( clock clk,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                              input bit reset_n,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                              input  <a class="code" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>  data_access_req,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                              output <a class="code" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a> data_access_resp,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                              output <a class="code" href="apb_8h.html#structt__apb__request">t_apb_request</a> apb_request,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                              input  <a class="code" href="apb_8h.html#structt__apb__response">t_apb_response</a> apb_response</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    timing comb input  apb_response, data_access_req;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    timing comb output data_access_resp;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    timing to   rising clock clk data_access_req, apb_response;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    timing from rising clock clk data_access_resp, apb_request;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/*a Trace, debug */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*m riscv_jtag_apb_dm */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a060705c3fc71a055359c3977aca49272">  131</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="riscv__modules_8h.html#a060705c3fc71a055359c3977aca49272">riscv_jtag_apb_dm</a>( clock jtag_tck                <span class="stringliteral">&quot;JTAG TCK signal, used as a clock&quot;</span>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                 input bit reset_n             <span class="stringliteral">&quot;Reset that drives all the logic&quot;</span>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                 input bit[5] ir               <span class="stringliteral">&quot;JTAG IR which is to be matched against t_jtag_addr&quot;</span>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                 input <a class="code" href="jtag_8h.html#a42bb9d7923bb26b4a317a6d8a16344c3">t_jtag_action</a> dr_action <span class="stringliteral">&quot;Action to perform with DR (capture or update, else ignore)&quot;</span>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                 input  bit[50]dr_in           <span class="stringliteral">&quot;Data register in; used in update, replaced by dr_out in capture, shift&quot;</span>,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                 output bit[50]dr_tdi_mask     <span class="stringliteral">&quot;One-hot mask indicating which DR bit TDI should replace (depends on IR)&quot;</span>,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                 output bit[50]dr_out          <span class="stringliteral">&quot;Data register out; same as data register in, except during capture when it is replaced by correct data dependent on IR, or shift when it goes right by one&quot;</span>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                 clock apb_clock                   <span class="stringliteral">&quot;APB clock signal, asynchronous to JTAG TCK&quot;</span>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                 output <a class="code" href="apb_8h.html#structt__apb__request">t_apb_request</a> apb_request  <span class="stringliteral">&quot;APB request out&quot;</span>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                 input <a class="code" href="apb_8h.html#structt__apb__response">t_apb_response</a> apb_response <span class="stringliteral">&quot;APB response&quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    )</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    timing to rising clock jtag_tck ir, dr_action, dr_in;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    timing from rising clock jtag_tck dr_tdi_mask, dr_out;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    timing from rising clock apb_clock apb_request;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    timing to rising clock apb_clock apb_response;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    timing comb input dr_in, dr_action, ir;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    timing comb output dr_out, dr_tdi_mask;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/*m riscv_i32_debug */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a7b7128573082223ca2b1bef36485ce08">  154</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="riscv__modules_8h.html#a7b7128573082223ca2b1bef36485ce08">riscv_i32_debug</a>( clock clk         <span class="stringliteral">&quot;System clock&quot;</span>,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                         input bit reset_n <span class="stringliteral">&quot;Active low reset&quot;</span>,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                         input  <a class="code" href="apb_8h.html#structt__apb__request">t_apb_request</a>  apb_request  <span class="stringliteral">&quot;APB request&quot;</span>,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                         output <a class="code" href="apb_8h.html#structt__apb__response">t_apb_response</a> apb_response <span class="stringliteral">&quot;APB response&quot;</span>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                        output <a class="code" href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a> debug_mst <span class="stringliteral">&quot;Debug master to PDMs&quot;</span>,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                        input <a class="code" href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a> debug_tgt <span class="stringliteral">&quot;Debug target from PDMs&quot;</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    )</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    timing to   rising clock clk apb_request, debug_tgt;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    timing from rising clock clk apb_response, debug_mst;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*m riscv_i32_pipeline_debug */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a7f6fff72cbda0e7377b03b2de40d50bc">  169</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="riscv__modules_8h.html#a7f6fff72cbda0e7377b03b2de40d50bc">riscv_i32_pipeline_debug</a>( clock clk,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                 input bit reset_n,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                 input  <a class="code" href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a> debug_mst,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                 output <a class="code" href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a> debug_tgt,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                 output <a class="code" href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a> debug_control,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                 input  <a class="code" href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a> debug_response,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                 input bit[6] rv_select</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    timing to rising clock clk debug_mst, debug_response, rv_select;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    timing from rising clock clk debug_control, debug_tgt;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    timing comb input rv_select;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    timing comb output debug_tgt;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/*m riscv_i32_ifetch_debug */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a5f4c9be480cb2fe7c1c94395ea08595f">  186</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="riscv__modules_8h.html#a5f4c9be480cb2fe7c1c94395ea08595f">riscv_i32_ifetch_debug</a>( input <a class="code" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a> pipeline_ifetch_req,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                      output <a class="code" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a> pipeline_ifetch_resp,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                      input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a> pipeline_trace,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                      input <a class="code" href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a> debug_control,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                      output <a class="code" href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a> debug_response,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                      output <a class="code" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a> ifetch_req,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                      input <a class="code" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a> ifetch_resp</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;)</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    timing comb input pipeline_ifetch_req, pipeline_trace, debug_control, ifetch_resp;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    timing comb output pipeline_ifetch_resp, debug_response, ifetch_req;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*m riscv_i32_trace  */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="riscv__modules_8h.html#a37fbe3f52086aea5c51c3922539e6191">  201</a></span>&#160;module <a class="code" href="riscv__modules_8h.html#a37fbe3f52086aea5c51c3922539e6191">riscv_i32_trace</a>( clock clk            <span class="stringliteral">&quot;Clock for the CPU&quot;</span>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                        input bit reset_n     <span class="stringliteral">&quot;Active low reset&quot;</span>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                        input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a> trace <span class="stringliteral">&quot;Trace signals&quot;</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    timing to rising clock clk trace;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="ttc" id="riscv_8h_html_structt__riscv__fetch__req"><div class="ttname"><a href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a></div><div class="ttdef"><b>Definition:</b> riscv.h:98</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__pipeline__debug__response"><div class="ttname"><a href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a></div><div class="ttdef"><b>Definition:</b> riscv.h:185</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__coproc__response"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:622</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__debug__mst"><div class="ttname"><a href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a></div><div class="ttdef"><b>Definition:</b> riscv.h:149</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__mem__access__resp"><div class="ttname"><a href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a></div><div class="ttdef"><b>Definition:</b> riscv.h:66</div></div>
<div class="ttc" id="riscv__modules_8h_html_a060705c3fc71a055359c3977aca49272"><div class="ttname"><a href="riscv__modules_8h.html#a060705c3fc71a055359c3977aca49272">riscv_jtag_apb_dm</a></div><div class="ttdeci">module riscv_jtag_apb_dm(clock jtag_tck, input bit reset_n, input bit[5] ir, input t_jtag_action dr_action, input bit[50]dr_in, output bit[50]dr_tdi_mask, output bit[50]dr_out, clock apb_clock, output t_apb_request apb_request, input t_apb_response apb_response)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:131</div></div>
<div class="ttc" id="riscv__modules_8h_html_a73ff81b4ea664156a0e9af917f015360"><div class="ttname"><a href="riscv__modules_8h.html#a73ff81b4ea664156a0e9af917f015360">riscv_i32_minimal_apb</a></div><div class="ttdeci">module riscv_i32_minimal_apb(clock clk, input bit reset_n, input t_riscv_mem_access_req data_access_req, output t_riscv_mem_access_resp data_access_resp, output t_apb_request apb_request, input t_apb_response apb_response)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:115</div></div>
<div class="ttc" id="riscv__modules_8h_html_a6ed7a084c45fdb0b100353d5a7996a97"><div class="ttname"><a href="riscv__modules_8h.html#a6ed7a084c45fdb0b100353d5a7996a97">riscv_i32c_pipeline3</a></div><div class="ttdeci">module riscv_i32c_pipeline3(clock clk, input bit reset_n, input t_riscv_irqs irqs, output t_riscv_fetch_req ifetch_req, input t_riscv_fetch_resp ifetch_resp, output t_riscv_mem_access_req dmem_access_req, input t_riscv_mem_access_resp dmem_access_resp, output t_riscv_i32_coproc_controls coproc_controls, input t_riscv_i32_coproc_response coproc_response, input t_riscv_config riscv_config, output t_riscv_i32_trace trace)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:90</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__fetch__resp"><div class="ttname"><a href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a></div><div class="ttdef"><b>Definition:</b> riscv.h:110</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__coproc__controls"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:609</div></div>
<div class="ttc" id="riscv__modules_8h_html_a934dbc1bdbe8f48041020e7aac4a0949"><div class="ttname"><a href="riscv__modules_8h.html#a934dbc1bdbe8f48041020e7aac4a0949">riscv_i32c_pipeline</a></div><div class="ttdeci">module riscv_i32c_pipeline(clock clk, input bit reset_n, input t_riscv_irqs irqs, output t_riscv_fetch_req ifetch_req, input t_riscv_fetch_resp ifetch_resp, output t_riscv_mem_access_req dmem_access_req, input t_riscv_mem_access_resp dmem_access_resp, output t_riscv_i32_coproc_controls coproc_controls, input t_riscv_i32_coproc_response coproc_response, input t_riscv_config riscv_config, output t_riscv_i32_trace trace)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:63</div></div>
<div class="ttc" id="apb_8h_html_structt__apb__request"><div class="ttname"><a href="apb_8h.html#structt__apb__request">t_apb_request</a></div><div class="ttdef"><b>Definition:</b> apb.h:26</div></div>
<div class="ttc" id="riscv__modules_8h_html_a7f6fff72cbda0e7377b03b2de40d50bc"><div class="ttname"><a href="riscv__modules_8h.html#a7f6fff72cbda0e7377b03b2de40d50bc">riscv_i32_pipeline_debug</a></div><div class="ttdeci">module riscv_i32_pipeline_debug(clock clk, input bit reset_n, input t_riscv_debug_mst debug_mst, output t_riscv_debug_tgt debug_tgt, output t_riscv_pipeline_debug_control debug_control, input t_riscv_pipeline_debug_response debug_response, input bit[6] rv_select)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:169</div></div>
<div class="ttc" id="riscv__modules_8h_html_a1c59c09ffdcd123fb34fe75c69d6cbcc"><div class="ttname"><a href="riscv__modules_8h.html#a1c59c09ffdcd123fb34fe75c69d6cbcc">riscv_i32_minimal</a></div><div class="ttdeci">module riscv_i32_minimal(clock clk, input bit reset_n, input bit proc_reset_n, input t_riscv_irqs irqs, output t_riscv_mem_access_req data_access_req, input t_riscv_mem_access_resp data_access_resp, input t_sram_access_req sram_access_req, output t_sram_access_resp sram_access_resp, input t_riscv_config riscv_config, output t_riscv_i32_trace trace)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:36</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__debug__tgt"><div class="ttname"><a href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a></div><div class="ttdef"><b>Definition:</b> riscv.h:160</div></div>
<div class="ttc" id="riscv__modules_8h_html_a37fbe3f52086aea5c51c3922539e6191"><div class="ttname"><a href="riscv__modules_8h.html#a37fbe3f52086aea5c51c3922539e6191">riscv_i32_trace</a></div><div class="ttdeci">module riscv_i32_trace(clock clk, input bit reset_n, input t_riscv_i32_trace trace)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:201</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__mem__access__req"><div class="ttname"><a href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a></div><div class="ttdef"><b>Definition:</b> riscv.h:34</div></div>
<div class="ttc" id="apb_8h_html_structt__apb__response"><div class="ttname"><a href="apb_8h.html#structt__apb__response">t_apb_response</a></div><div class="ttdef"><b>Definition:</b> apb.h:35</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__pipeline__debug__control"><div class="ttname"><a href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a></div><div class="ttdef"><b>Definition:</b> riscv.h:175</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__trace"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:631</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__irqs"><div class="ttname"><a href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a></div><div class="ttdef"><b>Definition:</b> riscv.h:77</div></div>
<div class="ttc" id="riscv__modules_8h_html_a5f4c9be480cb2fe7c1c94395ea08595f"><div class="ttname"><a href="riscv__modules_8h.html#a5f4c9be480cb2fe7c1c94395ea08595f">riscv_i32_ifetch_debug</a></div><div class="ttdeci">module riscv_i32_ifetch_debug(input t_riscv_fetch_req pipeline_ifetch_req, output t_riscv_fetch_resp pipeline_ifetch_resp, input t_riscv_i32_trace pipeline_trace, input t_riscv_pipeline_debug_control debug_control, output t_riscv_pipeline_debug_response debug_response, output t_riscv_fetch_req ifetch_req, input t_riscv_fetch_resp ifetch_resp)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:186</div></div>
<div class="ttc" id="srams_8h_html_structt__sram__access__resp"><div class="ttname"><a href="srams_8h.html#structt__sram__access__resp">t_sram_access_resp</a></div><div class="ttdef"><b>Definition:</b> srams.h:34</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__config"><div class="ttname"><a href="riscv_8h.html#structt__riscv__config">t_riscv_config</a></div><div class="ttdef"><b>Definition:</b> riscv.h:121</div></div>
<div class="ttc" id="jtag_8h_html_a42bb9d7923bb26b4a317a6d8a16344c3"><div class="ttname"><a href="jtag_8h.html#a42bb9d7923bb26b4a317a6d8a16344c3">t_jtag_action</a></div><div class="ttdeci">t_jtag_action</div><div class="ttdef"><b>Definition:</b> jtag.h:9</div></div>
<div class="ttc" id="riscv__modules_8h_html_a7b7128573082223ca2b1bef36485ce08"><div class="ttname"><a href="riscv__modules_8h.html#a7b7128573082223ca2b1bef36485ce08">riscv_i32_debug</a></div><div class="ttdeci">module riscv_i32_debug(clock clk, input bit reset_n, input t_apb_request apb_request, output t_apb_response apb_response, output t_riscv_debug_mst debug_mst, input t_riscv_debug_tgt debug_tgt)</div><div class="ttdef"><b>Definition:</b> riscv_modules.h:154</div></div>
<div class="ttc" id="srams_8h_html_structt__sram__access__req"><div class="ttname"><a href="srams_8h.html#structt__sram__access__req">t_sram_access_req</a></div><div class="ttdef"><b>Definition:</b> srams.h:23</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
