#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27808d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2773d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x2781c90 .functor NOT 1, L_0x27c1150, C4<0>, C4<0>, C4<0>;
L_0x27c0f80 .functor XOR 298, L_0x27c0d20, L_0x27c0ee0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x27c1090 .functor XOR 298, L_0x27c0f80, L_0x27c0ff0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x27be0d0_0 .net *"_ivl_10", 297 0, L_0x27c0ff0;  1 drivers
v0x27be1d0_0 .net *"_ivl_12", 297 0, L_0x27c1090;  1 drivers
v0x27be2b0_0 .net *"_ivl_2", 297 0, L_0x27c0c80;  1 drivers
v0x27be370_0 .net *"_ivl_4", 297 0, L_0x27c0d20;  1 drivers
v0x27be450_0 .net *"_ivl_6", 297 0, L_0x27c0ee0;  1 drivers
v0x27be580_0 .net *"_ivl_8", 297 0, L_0x27c0f80;  1 drivers
v0x27be660_0 .var "clk", 0 0;
v0x27be700_0 .net "in", 99 0, v0x27bcb50_0;  1 drivers
v0x27be7a0_0 .net "out_any_dut", 99 1, L_0x27c02d0;  1 drivers
v0x27be8f0_0 .net "out_any_ref", 99 1, L_0x27bf6f0;  1 drivers
v0x27be9c0_0 .net "out_both_dut", 98 0, L_0x27bfea0;  1 drivers
v0x27bea90_0 .net "out_both_ref", 98 0, L_0x27bf2e0;  1 drivers
v0x27beb60_0 .net "out_different_dut", 99 0, L_0x27c0ae0;  1 drivers
v0x27bec30_0 .net "out_different_ref", 99 0, L_0x27bfc50;  1 drivers
v0x27bed00_0 .var/2u "stats1", 287 0;
v0x27bedc0_0 .var/2u "strobe", 0 0;
v0x27bee80_0 .net "tb_match", 0 0, L_0x27c1150;  1 drivers
v0x27bef50_0 .net "tb_mismatch", 0 0, L_0x2781c90;  1 drivers
E_0x2786790/0 .event negedge, v0x27bca70_0;
E_0x2786790/1 .event posedge, v0x27bca70_0;
E_0x2786790 .event/or E_0x2786790/0, E_0x2786790/1;
L_0x27c0c80 .concat [ 100 99 99 0], L_0x27bfc50, L_0x27bf6f0, L_0x27bf2e0;
L_0x27c0d20 .concat [ 100 99 99 0], L_0x27bfc50, L_0x27bf6f0, L_0x27bf2e0;
L_0x27c0ee0 .concat [ 100 99 99 0], L_0x27c0ae0, L_0x27c02d0, L_0x27bfea0;
L_0x27c0ff0 .concat [ 100 99 99 0], L_0x27bfc50, L_0x27bf6f0, L_0x27bf2e0;
L_0x27c1150 .cmp/eeq 298, L_0x27c0c80, L_0x27c1090;
S_0x2773aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x2773d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x27bf220 .functor AND 100, v0x27bcb50_0, L_0x27bf0e0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x27bf630 .functor OR 100, v0x27bcb50_0, L_0x27bf4f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x27bfc50 .functor XOR 100, v0x27bcb50_0, L_0x27bfb10, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x278d320_0 .net *"_ivl_1", 98 0, L_0x27bf040;  1 drivers
v0x27bbae0_0 .net *"_ivl_11", 98 0, L_0x27bf420;  1 drivers
v0x27bbbc0_0 .net *"_ivl_12", 99 0, L_0x27bf4f0;  1 drivers
L_0x7fc12e1af060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27bbc80_0 .net *"_ivl_15", 0 0, L_0x7fc12e1af060;  1 drivers
v0x27bbd60_0 .net *"_ivl_16", 99 0, L_0x27bf630;  1 drivers
v0x27bbe90_0 .net *"_ivl_2", 99 0, L_0x27bf0e0;  1 drivers
v0x27bbf70_0 .net *"_ivl_21", 0 0, L_0x27bf870;  1 drivers
v0x27bc050_0 .net *"_ivl_23", 98 0, L_0x27bfa20;  1 drivers
v0x27bc130_0 .net *"_ivl_24", 99 0, L_0x27bfb10;  1 drivers
L_0x7fc12e1af018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27bc2a0_0 .net *"_ivl_5", 0 0, L_0x7fc12e1af018;  1 drivers
v0x27bc380_0 .net *"_ivl_6", 99 0, L_0x27bf220;  1 drivers
v0x27bc460_0 .net "in", 99 0, v0x27bcb50_0;  alias, 1 drivers
v0x27bc540_0 .net "out_any", 99 1, L_0x27bf6f0;  alias, 1 drivers
v0x27bc620_0 .net "out_both", 98 0, L_0x27bf2e0;  alias, 1 drivers
v0x27bc700_0 .net "out_different", 99 0, L_0x27bfc50;  alias, 1 drivers
L_0x27bf040 .part v0x27bcb50_0, 1, 99;
L_0x27bf0e0 .concat [ 99 1 0 0], L_0x27bf040, L_0x7fc12e1af018;
L_0x27bf2e0 .part L_0x27bf220, 0, 99;
L_0x27bf420 .part v0x27bcb50_0, 1, 99;
L_0x27bf4f0 .concat [ 99 1 0 0], L_0x27bf420, L_0x7fc12e1af060;
L_0x27bf6f0 .part L_0x27bf630, 0, 99;
L_0x27bf870 .part v0x27bcb50_0, 0, 1;
L_0x27bfa20 .part v0x27bcb50_0, 1, 99;
L_0x27bfb10 .concat [ 99 1 0 0], L_0x27bfa20, L_0x27bf870;
S_0x27bc860 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x2773d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x27bca70_0 .net "clk", 0 0, v0x27be660_0;  1 drivers
v0x27bcb50_0 .var "in", 99 0;
v0x27bcc10_0 .net "tb_match", 0 0, L_0x27c1150;  alias, 1 drivers
E_0x2786310 .event posedge, v0x27bca70_0;
E_0x2786c20 .event negedge, v0x27bca70_0;
S_0x27bcd10 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x2773d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x27bfea0 .functor AND 99, L_0x27bfd60, L_0x27bfe00, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x27c0210 .functor OR 100, v0x27bcb50_0, L_0x27c00a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x27c07a0 .functor XOR 1, L_0x27c0410, L_0x27c04f0, C4<0>, C4<0>;
v0x27bcf80_0 .net *"_ivl_1", 98 0, L_0x27bfd60;  1 drivers
L_0x7fc12e1af0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27bd040_0 .net *"_ivl_10", 0 0, L_0x7fc12e1af0a8;  1 drivers
v0x27bd120_0 .net *"_ivl_12", 99 0, L_0x27c0210;  1 drivers
v0x27bd210_0 .net *"_ivl_17", 0 0, L_0x27c0410;  1 drivers
v0x27bd2f0_0 .net *"_ivl_19", 0 0, L_0x27c04f0;  1 drivers
v0x27bd420_0 .net *"_ivl_20", 0 0, L_0x27c07a0;  1 drivers
v0x27bd500_0 .net *"_ivl_23", 97 0, L_0x27c08b0;  1 drivers
v0x27bd5e0_0 .net *"_ivl_24", 98 0, L_0x27c09a0;  1 drivers
L_0x7fc12e1af0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27bd6c0_0 .net *"_ivl_29", 0 0, L_0x7fc12e1af0f0;  1 drivers
v0x27bd830_0 .net *"_ivl_3", 98 0, L_0x27bfe00;  1 drivers
v0x27bd910_0 .net *"_ivl_6", 99 0, L_0x27c00a0;  1 drivers
v0x27bd9f0_0 .net *"_ivl_8", 98 0, L_0x27c0000;  1 drivers
v0x27bdad0_0 .net "in", 99 0, v0x27bcb50_0;  alias, 1 drivers
v0x27bdb90_0 .net "out_any", 99 1, L_0x27c02d0;  alias, 1 drivers
v0x27bdc70_0 .net "out_both", 98 0, L_0x27bfea0;  alias, 1 drivers
v0x27bdd50_0 .net "out_different", 99 0, L_0x27c0ae0;  alias, 1 drivers
L_0x27bfd60 .part v0x27bcb50_0, 0, 99;
L_0x27bfe00 .part v0x27bcb50_0, 1, 99;
L_0x27c0000 .part v0x27bcb50_0, 1, 99;
L_0x27c00a0 .concat [ 99 1 0 0], L_0x27c0000, L_0x7fc12e1af0a8;
L_0x27c02d0 .part L_0x27c0210, 0, 99;
L_0x27c0410 .part v0x27bcb50_0, 0, 1;
L_0x27c04f0 .part v0x27bcb50_0, 99, 1;
L_0x27c08b0 .part v0x27bcb50_0, 1, 98;
L_0x27c09a0 .concat [ 98 1 0 0], L_0x27c08b0, L_0x27c07a0;
L_0x27c0ae0 .concat [ 99 1 0 0], L_0x27c09a0, L_0x7fc12e1af0f0;
S_0x27bdeb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x2773d00;
 .timescale -12 -12;
E_0x2770a20 .event anyedge, v0x27bedc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27bedc0_0;
    %nor/r;
    %assign/vec4 v0x27bedc0_0, 0;
    %wait E_0x2770a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27bc860;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x27bcb50_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2786c20;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x27bcb50_0, 0;
    %wait E_0x2786310;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x27bcb50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2773d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27be660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bedc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2773d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27be660_0;
    %inv;
    %store/vec4 v0x27be660_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2773d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27bca70_0, v0x27bef50_0, v0x27be700_0, v0x27bea90_0, v0x27be9c0_0, v0x27be8f0_0, v0x27be7a0_0, v0x27bec30_0, v0x27beb60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2773d00;
T_5 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2773d00;
T_6 ;
    %wait E_0x2786790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bed00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
    %load/vec4 v0x27bee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bed00_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27bea90_0;
    %load/vec4 v0x27bea90_0;
    %load/vec4 v0x27be9c0_0;
    %xor;
    %load/vec4 v0x27bea90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x27be8f0_0;
    %load/vec4 v0x27be8f0_0;
    %load/vec4 v0x27be7a0_0;
    %xor;
    %load/vec4 v0x27be8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x27bec30_0;
    %load/vec4 v0x27bec30_0;
    %load/vec4 v0x27beb60_0;
    %xor;
    %load/vec4 v0x27bec30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x27bed00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bed00_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/gatesv100/iter7/response0/top_module.sv";
