# Loading project ADC_Data_Acquisition
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 2 errors.
# 9 compiles, 2 failed with 5 errors.
# Error opening /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Path name '/home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv' doesn't exist.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 2 errors.
# 9 compiles, 2 failed with 5 errors.
# Error opening /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Path name '/home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv' doesn't exist.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 2 errors.
# 9 compiles, 2 failed with 5 errors.
# Error opening /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Path name '/home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv' doesn't exist.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 2 failed with 4 errors.
# Error opening /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Path name '/home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv' doesn't exist.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 2 failed with 4 errors.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 2 failed with 4 errors.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 2 failed with 4 errors.
# Compile of adc_data_input.sv failed with 3 errors.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 1 failed with 3 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -L 220module_ver FIFO_testbench.sv
# vsim -L 220module_ver FIFO_testbench.sv 
# Start time: 10:11:13 on Feb 05,2020
# ** Error (suppressible): (vsim-19) Failed to access library 'FIFO_testbench' at "FIFO_testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 10:11:13 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L 220module_ver FIFO_testbench.sv
# vsim -L 220module_ver FIFO_testbench.sv 
# Start time: 10:11:35 on Feb 05,2020
# ** Error (suppressible): (vsim-19) Failed to access library 'FIFO_testbench' at "FIFO_testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 10:11:35 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L 220model_ver FIFO_testbench.sv
# vsim -L 220model_ver FIFO_testbench.sv 
# Start time: 10:11:46 on Feb 05,2020
# ** Error (suppressible): (vsim-19) Failed to access library 'FIFO_testbench' at "FIFO_testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 10:11:46 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L 220model_ver work.FIFO_testbench
# vsim -L 220model_ver work.FIFO_testbench 
# Start time: 10:12:48 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(35): Unresolved reference to 'read'.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(40): Unresolved reference to 'write'.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Error loading design
# End time: 10:12:48 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -L 220model_ver work.FIFO_testbench
# vsim -L 220model_ver work.FIFO_testbench 
# Start time: 10:13:33 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(39): Unresolved reference to 'read'.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(40): Unresolved reference to 'write'.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Error loading design
# End time: 10:13:33 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -L 220model_ver work.FIFO_testbench
# vsim -L 220model_ver work.FIFO_testbench 
# Start time: 10:13:57 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(40): Unresolved reference to 'write'.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Error loading design
# End time: 10:13:57 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -L 220model_ver work.FIFO_testbench
# vsim -L 220model_ver work.FIFO_testbench 
# Start time: 10:14:18 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(40): Unresolved reference to 'write'.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
# Error loading design
# End time: 10:14:18 on Feb 05,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -L 220model_ver work.FIFO_testbench
# vsim -L 220model_ver work.FIFO_testbench 
# Start time: 10:14:34 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench
# Loading work.FIFO
add wave -position insertpoint  \
sim:/FIFO_testbench/reader \
sim:/FIFO_testbench/writer
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 2 errors.
# 9 compiles, 1 failed with 2 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
restart -f
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
restart -f
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave -position insertpoint  \
sim:/FIFO_testbench/FIFO_inst/aclr \
sim:/FIFO_testbench/FIFO_inst/data \
sim:/FIFO_testbench/FIFO_inst/rdclk \
sim:/FIFO_testbench/FIFO_inst/rdreq \
sim:/FIFO_testbench/FIFO_inst/wrclk \
sim:/FIFO_testbench/FIFO_inst/wrreq \
sim:/FIFO_testbench/FIFO_inst/q \
sim:/FIFO_testbench/FIFO_inst/rdempty \
sim:/FIFO_testbench/FIFO_inst/rdfull \
sim:/FIFO_testbench/FIFO_inst/wrempty \
sim:/FIFO_testbench/FIFO_inst/wrfull
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Error: (vsim-3043) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv(63): Unresolved reference to 'write'.
#    Time: 0 ns  Iteration: 0  Instance: /FIFO_testbench File: /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/testbenches/FIFO_testbench.sv
run
# No Design Loaded!
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_bb.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -L 220model_ver work.FIFO_testbench
# vsim -L 220model_ver work.FIFO_testbench 
# Start time: 10:14:34 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vsim -L altera_mf_ver work.FIFO_testbench
# End time: 10:39:52 on Feb 05,2020, Elapsed time: 0:25:18
# Errors: 1, Warnings: 16
# vsim -L altera_mf_ver work.FIFO_testbench 
# Start time: 10:39:52 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
add wave -position insertpoint  \
sim:/FIFO_testbench/reader \
sim:/FIFO_testbench/writer
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vsim -L altera_lnsim_ver work.FIFO_testbench
# End time: 10:41:04 on Feb 05,2020, Elapsed time: 0:01:12
# Errors: 0, Warnings: 1
# vsim -L altera_lnsim_ver work.FIFO_testbench 
# Start time: 10:41:04 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
vsim -L altera_lnsim_ver work.FIFO_testbench
# End time: 10:41:17 on Feb 05,2020, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim -L altera_lnsim_ver work.FIFO_testbench 
# Start time: 10:41:17 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.FIFO_testbench
# End time: 10:41:56 on Feb 05,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.FIFO_testbench 
# Start time: 10:41:56 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
add wave -position insertpoint  \
sim:/FIFO_testbench/reader \
sim:/FIFO_testbench/writer
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.FIFO_testbench
# End time: 10:45:53 on Feb 05,2020, Elapsed time: 0:03:57
# Errors: 0, Warnings: 1
# vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.FIFO_testbench 
# Start time: 10:45:53 on Feb 05,2020
# Loading sv_std.std
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench/FIFO_inst/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/FIFO_testbench/reader \
sim:/FIFO_testbench/writer
restart -f
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench/FIFO_inst/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 220000  Instance: FIFO_testbench.FIFO_inst.dcfifo_component.DCFIFO_MW.LOWLATENCY
# A time value could not be extracted from the current line
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench/FIFO_inst/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 335000  Instance: FIFO_testbench.FIFO_inst.dcfifo_component.DCFIFO_MW.LOWLATENCY
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
restart -f
# Loading work.FIFO_testbench_sv_unit
# Loading work.FIFO_testbench
# Loading work.FIFO
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_testbench/FIFO_inst/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 345000  Instance: FIFO_testbench.FIFO_inst.dcfifo_component.DCFIFO_MW.LOWLATENCY
quit -sim
# End time: 13:12:23 on Feb 05,2020, Elapsed time: 2:26:30
# Errors: 0, Warnings: 11
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv failed with 2 errors.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 2 failed with 4 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv failed with 1 errors.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 2 failed with 3 errors.
# Error opening /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/src/FIFO_writer.sv
# Path name '/home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/src/FIFO_writer.sv' doesn't exist.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv failed with 2 errors.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 2 failed with 4 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv failed with 2 errors.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 2 failed with 4 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Error opening /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/src/shift_reg_4x64_to_1x64_PISO.sv
# Path name '/home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/simulations/(vlog-13069) /home/andrey/FYP/PMU-FYP/ADC_Data_Acquisition/src/shift_reg_4x64_to_1x64_PISO.sv' doesn't exist.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# 10 compiles, 0 failed with no errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# 10 compiles, 0 failed with no errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv failed with 1 errors.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# 10 compiles, 0 failed with no errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.serial_reg_PISO_testbench
# vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.serial_reg_PISO_testbench 
# Start time: 15:49:08 on Feb 05,2020
# Loading sv_std.std
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
add wave -position insertpoint  \
sim:/serial_reg_PISO_testbench/clk \
sim:/serial_reg_PISO_testbench/nrst \
sim:/serial_reg_PISO_testbench/load \
sim:/serial_reg_PISO_testbench/wrdata \
sim:/serial_reg_PISO_testbench/data
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave -position insertpoint  \
sim:/serial_reg_PISO_testbench/PISO1/CLK \
sim:/serial_reg_PISO_testbench/PISO1/nRST \
sim:/serial_reg_PISO_testbench/PISO1/LOAD \
sim:/serial_reg_PISO_testbench/PISO1/DIN \
sim:/serial_reg_PISO_testbench/PISO1/DOUT \
sim:/serial_reg_PISO_testbench/PISO1/DATA
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# WARNING: No extended dataflow license exists
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of adc_data_input.sv was successful.
# Compile of counter_n_bits.sv was successful.
# Compile of adc_data_input_testbench.sv was successful with warnings.
# Compile of utils.sv was successful with warnings.
# Compile of shift_reg_4x64.sv was successful.
# Compile of shift_reg_4x64_testbench.sv was successful.
# Compile of FIFO.v was successful.
# Compile of FIFO_testbench.sv was successful with warnings.
# Compile of FIFO_writer.sv was successful.
# Compile of shift_reg_4x64_to_1x64_PISO.sv was successful.
# Compile of serial_reg_4x64_PISO_testbench.sv was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.serial_reg_PISO_testbench
# Loading work.shift_reg_4x64_PISO
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
