
---------- Begin Simulation Statistics ----------
host_inst_rate                                 260322                       # Simulator instruction rate (inst/s)
host_mem_usage                                 397836                       # Number of bytes of host memory used
host_seconds                                    76.83                       # Real time elapsed on the host
host_tick_rate                              255356309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.019619                       # Number of seconds simulated
sim_ticks                                 19618563000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2922914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22387.223883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11085.127164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2777369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3258348500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.049794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    578821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52216                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 49729.414936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 45449.194991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    9130519500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146629                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105344                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3556854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78260                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42939.189572                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.127979                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1515324000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4175084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 37639.087465                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 31696.825470                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3845935                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     12388868000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.078836                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                329149                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4135675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990442                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.213101                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4175084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 37639.087465                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 31696.825470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3845935                       # number of overall hits
system.cpu.dcache.overall_miss_latency    12388868000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.078836                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               329149                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4135675000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77278                       # number of replacements
system.cpu.dcache.sampled_refs                  78302                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.213101                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4003423                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500382571000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12580809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        61940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60144.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12580759                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3097000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2706500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               273494.760870                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12580809                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        61940                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60144.444444                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12580759                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3097000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2706500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078871                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.381870                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12580809                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        61940                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60144.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12580759                       # number of overall hits
system.cpu.icache.overall_miss_latency        3097000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2706500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.381870                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12580759                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 37013.667702                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2896171443                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78246                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     55888.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26078                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          9                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     9                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       57313.432836                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42227.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          52194                       # number of ReadReq hits
system.l2.ReadReq_miss_latency                3840000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.001282                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                           67                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency           2787000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.001263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                      66                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61641.622264                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 46023.536627                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3216090000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2401232000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.005239                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78348                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        57144.736842                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency          41960                       # average overall mshr miss latency
system.l2.demand_hits                           78272                       # number of demand (read+write) hits
system.l2.demand_miss_latency                 4343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.000970                       # miss rate for demand accesses
system.l2.demand_misses                            76                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency            3147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.000957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                       75                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.000758                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452327                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     12.414716                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7410.921254                       # Average occupied blocks per context
system.l2.overall_accesses                      78348                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       57144.736842                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  37018.404298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          78272                       # number of overall hits
system.l2.overall_miss_latency                4343000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.000970                       # miss rate for overall accesses
system.l2.overall_misses                           76                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2899318443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.999655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78321                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.666679                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52165                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        34151                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       125608                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            91455                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69104                       # number of replacements
system.l2.sampled_refs                          77301                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7423.335970                       # Cycle average of tags in use
system.l2.total_refs                              405                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69052                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28282568                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1228077                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2378535                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       162881                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2067566                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2776809                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         245322                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       520251                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10089636                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.010260                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.099173                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      7071756     70.09%     70.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       956582      9.48%     79.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       720812      7.14%     86.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       275154      2.73%     89.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       226417      2.24%     91.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        91682      0.91%     92.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       145473      1.44%     94.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        81509      0.81%     94.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       520251      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10089636                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       162870                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4389672                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.095474                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.095474                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1299044                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       457612                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19418077                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5322265                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3449992                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       831776                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        18334                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2884491                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2882892                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1599                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2229868                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2228689                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1179                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        654623                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654203                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             420                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2776809                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2580481                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6147185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        53660                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19873588                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        460410                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.253480                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2580481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1473399                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.814154                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10921412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.819690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.940577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7354716     67.34%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         198804      1.82%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         188401      1.73%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         535454      4.90%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         432684      3.96%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         247670      2.27%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         421595      3.86%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         143740      1.32%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1398348     12.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10921412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 33331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1794950                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              265912                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.111148                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2955434                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           654623                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9259998                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11592242                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681630                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6311889                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.058194                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11606016                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       183021                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        577985                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2449640                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1471181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       750324                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14589212                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2300811                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       373969                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12172346                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       138298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       831776                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       142129                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       552649                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       251913                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       869373                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       118218                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141504                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.912847                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.912847                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4928240     39.28%     39.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35131      0.28%     39.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2270577     18.10%     57.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258595      2.06%     59.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106614      0.85%     60.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1504608     11.99%     72.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       352654      2.81%     75.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.28%     75.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2398119     19.11%     94.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       656661      5.23%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12546318                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       482026                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.038420                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        16015      3.32%      3.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4499      0.93%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           29      0.01%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       267373     55.47%     59.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       114639     23.78%     83.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     83.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        78756     16.34%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          715      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10921412                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.148782                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.600593                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5802759     53.13%     53.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1741063     15.94%     69.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1378511     12.62%     81.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       861742      7.89%     89.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       584573      5.35%     94.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       293567      2.69%     97.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175617      1.61%     99.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        65462      0.60%     99.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        18118      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10921412                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.145286                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14323300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12546318                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4323100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        67043                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3847991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2580489                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2580481                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       561372                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       131625                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2449640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       750324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10954743                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       991407                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       142445                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5495732                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       106100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          672                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     28366374                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18818950                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15128796                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3316225                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       831776                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       286271                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7115826                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       747125                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10934                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
