
*** Running vivado
    with args -log SSeg7_Dev_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SSeg7_Dev_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SSeg7_Dev_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.730 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top SSeg7_Dev_0 -part xc7k160tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26776
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SSeg7_Dev_0' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/synth/SSeg7_Dev_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SSeg7_Dev' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_64' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/MUX2T1_64.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_64' (1#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/MUX2T1_64.v:23]
INFO: [Synth 8-6157] synthesizing module 'P2S' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/P2S.v:23]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_TRAN bound to: 1 - type: integer 
	Parameter S_CLKN bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/P2S.v:63]
INFO: [Synth 8-6155] done synthesizing module 'P2S' (2#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/P2S.v:23]
INFO: [Synth 8-6157] synthesizing module 'HexTo8SEG' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Seg' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:43]
INFO: [Synth 8-6157] synthesizing module 'MC14495_ZJU' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/MC14495_ZJU.v:23]
INFO: [Synth 8-6157] synthesizing module 'INV' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6155] done synthesizing module 'INV' (3#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:570]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (4#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:570]
INFO: [Synth 8-6157] synthesizing module 'OR4' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50116]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (5#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50116]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (6#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522]
INFO: [Synth 8-6157] synthesizing module 'OR3' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50068]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (7#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50068]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (8#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474]
INFO: [Synth 8-6157] synthesizing module 'OR2' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50022]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (9#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50022]
INFO: [Synth 8-6155] done synthesizing module 'MC14495_ZJU' (10#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/MC14495_ZJU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Seg' (11#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:43]
INFO: [Synth 8-6155] done synthesizing module 'HexTo8SEG' (12#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:23]
INFO: [Synth 8-6157] synthesizing module 'SSeg_map' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/SSeg_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SSeg_map' (13#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/SSeg_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SSeg7_Dev' (14#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SSeg7_Dev_0' (15#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/SSeg7_Dev_0/synth/SSeg7_Dev_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'P2S'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                  S_TRAN |                               01 |                               01
                  S_DONE |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'P2S'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |AND2 |     8|
|2     |AND3 |    88|
|3     |AND4 |    72|
|4     |INV  |    40|
|5     |LUT2 |    10|
|6     |LUT3 |     3|
|7     |LUT4 |     3|
|8     |LUT5 |     4|
|9     |LUT6 |    67|
|10    |OR2  |    56|
|11    |OR3  |    24|
|12    |OR4  |    32|
|13    |FDCE |    10|
|14    |FDRE |    66|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   483|
|2     |  inst       |SSeg7_Dev      |   483|
|3     |    M2       |P2S            |   155|
|4     |    SM1      |HexTo8SEG      |   328|
|5     |      HTS0   |Hex2Seg        |    41|
|6     |        MSEG |MC14495_ZJU_13 |    41|
|7     |      HTS1   |Hex2Seg_0      |    41|
|8     |        MSEG |MC14495_ZJU_12 |    41|
|9     |      HTS2   |Hex2Seg_1      |    41|
|10    |        MSEG |MC14495_ZJU_11 |    41|
|11    |      HTS3   |Hex2Seg_2      |    41|
|12    |        MSEG |MC14495_ZJU_10 |    41|
|13    |      HTS4   |Hex2Seg_3      |    41|
|14    |        MSEG |MC14495_ZJU_9  |    41|
|15    |      HTS5   |Hex2Seg_4      |    41|
|16    |        MSEG |MC14495_ZJU_8  |    41|
|17    |      HTS6   |Hex2Seg_5      |    41|
|18    |        MSEG |MC14495_ZJU_7  |    41|
|19    |      HTS7   |Hex2Seg_6      |    41|
|20    |        MSEG |MC14495_ZJU    |    41|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1109.730 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1109.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1209.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1209.090 ; gain = 99.359
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Vteacher/Lab2/Lab2.runs/SSeg7_Dev_0_synth_1/SSeg7_Dev_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.680 ; gain = 425.590
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SSeg7_Dev_0, cache-ID = bc6b3bb0ff582692
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vteacher/Lab2/Lab2.runs/SSeg7_Dev_0_synth_1/SSeg7_Dev_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SSeg7_Dev_0_utilization_synth.rpt -pb SSeg7_Dev_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 12:44:30 2022...
