#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jun  4 19:01:24 2025
# Process ID         : 7395
# Current directory  : /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs
# Command line       : vivado -mode batch -source ../compile-scripts/compile.tcl
# Log file           : /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/vivado.log
# Journal file       : /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/vivado.jou
# Running On         : debian
# Platform           : Debian
# Operating System   : Debian GNU/Linux 12 (bookworm)
# Processor Detail   : AMD Ryzen 5 3600 6-Core Processor
# CPU Frequency      : 2054.369 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16707 MB
# Swap memory        : 1022 MB
# Total Virtual      : 17730 MB
# Available Virtual  : 14263 MB
#-----------------------------------------------------------
source ../compile-scripts/compile.tcl
# set selected_fpga_part  $env(FPGA_PART)
# set COMPILE_SCRIPTS_DIR $env(COMPILE_SCRIPTS_DIR)
# set TOP_RTL             $env(TOP_RTL)
# set MMCM_OUT_FREQ_MHZ $env(MMCM_OUT_FREQ_MHZ)
# set NUM_PIPE_STAGES $env(NUM_PIPE_STAGES)
# set NUM_THREADS $env(NUM_THREADS)
# set ENABLE_BRAM_REGFILE $env(ENABLE_BRAM_REGFILE)
# set ENABLE_ALU_DSP $env(ENABLE_ALU_DSP)
# set ENABLE_UNIFIED_BARREL_SHIFTER $env(ENABLE_UNIFIED_BARREL_SHIFTER)
# set SINGLE_PROGRAM $env(SINGLE_PROGRAM)
# set CORE_HARD_BARRIER $env(CORE_HARD_BARRIER)
# set HEX_PROG $env(HEX_PROG)
# puts "MMCM_OUT_FREQ_MHZ: $MMCM_OUT_FREQ_MHZ"
MMCM_OUT_FREQ_MHZ: 200
# puts "NUM_PIPE_STAGES: $NUM_PIPE_STAGES"
NUM_PIPE_STAGES: 4
# puts "NUM_THREADS: $NUM_THREADS"
NUM_THREADS: 4
# puts "ENABLE_BRAM_REGFILE: $ENABLE_BRAM_REGFILE"
ENABLE_BRAM_REGFILE: false
# puts "ENABLE_ALU_DSP: $ENABLE_ALU_DSP"
ENABLE_ALU_DSP: false
# puts "ENABLE_UNIFIED_BARREL_SHIFTER: $ENABLE_UNIFIED_BARREL_SHIFTER"
ENABLE_UNIFIED_BARREL_SHIFTER: false
# puts "SINGLE_PROGRAM: $SINGLE_PROGRAM"
SINGLE_PROGRAM: 1
# puts "CORE_HARD_BARRIER: $CORE_HARD_BARRIER"
CORE_HARD_BARRIER: 1
# puts "HEX_PROG: $HEX_PROG"
HEX_PROG: ../../../software/runs/fractals.inst
# puts "Selected part key: $env(FPGA_PART)" 
Selected part key: basys3
# set fpga_parts [dict create \
#     "nexys-a7"   "xc7a100tcsg324-1"\
#     "basys3" "xc7a35tcpg236-1"\
#     "nexys-video" "xnv"\
#     ]
# set FPGA_PART [dict get $fpga_parts $selected_fpga_part]
# set INC_DIR               "../../../submodules/BRISKI-Basys3/hardware/vivado-impl/utils"
# set RTL_SOURCE_DIR        "../../rtl"
# set RISCV_CORE_SOURCE_DIR "../../../submodules/BRISKI-Basys3/hardware/rtl"
# set USR_CONSTR_DIR        "../usr-constraints"
# set outputDir ../$env(RUN_DIR)
# set_part $FPGA_PART
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.590 ; gain = 87.742 ; free physical = 9299 ; free virtual = 13149
# set time1 [clock seconds]
# source $COMPILE_SCRIPTS_DIR/read_sources.tcl
## read_verilog -sv [glob ${RISCV_CORE_SOURCE_DIR}/*.sv]
## read_verilog -sv [glob ${RTL_SOURCE_DIR}/*.sv]
## read_verilog -sv [glob ${INC_DIR}/*.svh]
## read_xdc $USR_CONSTR_DIR/basys3.xdc
# source $COMPILE_SCRIPTS_DIR/synth.tcl
## set time_1 [clock seconds]
## synth_design \
##              -top ${TOP_RTL} \
## 	     -include_dirs ${RISCV_CORE_SOURCE_DIR}\
## 	     -include_dirs ${INC_DIR}\
## 	     -part $FPGA_PART \
## 	     -directive AreaOptimized_High \
## 	     -retiming \
## 	     -shreg_min_size 4 \
## 	     -flatten_hierarchy none \
## 	     -verilog_define MMCM_OUT_FREQ_MHZ=$MMCM_OUT_FREQ_MHZ \
## 	     -verilog_define NUM_PIPE_STAGES=$NUM_PIPE_STAGES \
## 	     -verilog_define NUM_THREADS=$NUM_THREADS \
## 	     -verilog_define ENABLE_BRAM_REGFILE=$ENABLE_BRAM_REGFILE \
## 	     -verilog_define ENABLE_ALU_DSP=$ENABLE_ALU_DSP \
## 	     -verilog_define ENABLE_UNIFIED_BARREL_SHIFTER=$ENABLE_UNIFIED_BARREL_SHIFTER \
## 	     -verilog_define SINGLE_PROGRAM=$SINGLE_PROGRAM \
## 	     -verilog_define CORE_HARD_BARRIER=$CORE_HARD_BARRIER \
## 	     -verilog_define HEX_PROG=\"$HEX_PROG\"
WARNING: [Common 17-576] 'retiming' is deprecated. Please use -global_retiming option
Command: synth_design -top fpga -include_dirs ../../../submodules/BRISKI-Basys3/hardware/rtl -include_dirs ../../../submodules/BRISKI-Basys3/hardware/vivado-impl/utils -part xc7a35tcpg236-1 -directive AreaOptimized_High -retiming -shreg_min_size 4 -flatten_hierarchy none -verilog_define MMCM_OUT_FREQ_MHZ=200 -verilog_define NUM_PIPE_STAGES=4 -verilog_define NUM_THREADS=4 -verilog_define ENABLE_BRAM_REGFILE=false -verilog_define ENABLE_ALU_DSP=false -verilog_define ENABLE_UNIFIED_BARREL_SHIFTER=false -verilog_define SINGLE_PROGRAM=1 -verilog_define CORE_HARD_BARRIER=1 -verilog_define HEX_PROG=\"../../../software/runs/fractals.inst\"
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.742 ; gain = 428.801 ; free physical = 8462 ; free virtual = 12350
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'DWIDTH' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'IWIDTH' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'REGFILE_SIZE' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:15]
WARNING: [Synth 8-11067] parameter 'STARTUP_ADDR' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'MEMORY_SIZE' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'ALUOP_WIDTH' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:44]
WARNING: [Synth 8-11067] parameter 'ADD_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:45]
WARNING: [Synth 8-11067] parameter 'SUB_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:46]
WARNING: [Synth 8-11067] parameter 'OR_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:47]
WARNING: [Synth 8-11067] parameter 'AND_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:48]
WARNING: [Synth 8-11067] parameter 'XOR_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:49]
WARNING: [Synth 8-11067] parameter 'PASS_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:50]
WARNING: [Synth 8-11067] parameter 'SLT_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:51]
WARNING: [Synth 8-11067] parameter 'SLTU_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:52]
WARNING: [Synth 8-11067] parameter 'SLL_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:53]
WARNING: [Synth 8-11067] parameter 'SRL_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:54]
WARNING: [Synth 8-11067] parameter 'SRA_OP' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:55]
WARNING: [Synth 8-11067] parameter 'SIZE' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:67]
WARNING: [Synth 8-11067] parameter 'ADDR_WIDTH' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:68]
WARNING: [Synth 8-11067] parameter 'COL_WIDTH' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:69]
WARNING: [Synth 8-11067] parameter 'NB_COL' declared inside package 'riscv_pkg' shall be treated as localparam [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/riscv_pkg.sv:70]
INFO: [Synth 8-11241] undeclared symbol 'ACOUT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:371]
INFO: [Synth 8-11241] undeclared symbol 'BCOUT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:372]
INFO: [Synth 8-11241] undeclared symbol 'CARRYCASCOUT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:373]
INFO: [Synth 8-11241] undeclared symbol 'MULTSIGNOUT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:374]
INFO: [Synth 8-11241] undeclared symbol 'PCOUT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:375]
INFO: [Synth 8-11241] undeclared symbol 'OVERFLOW', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:377]
INFO: [Synth 8-11241] undeclared symbol 'PATTERNBDETECT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:378]
INFO: [Synth 8-11241] undeclared symbol 'PATTERNDETECT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:379]
INFO: [Synth 8-11241] undeclared symbol 'UNDERFLOW', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:380]
INFO: [Synth 8-11241] undeclared symbol 'CARRYOUT', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:382]
INFO: [Synth 8-11241] undeclared symbol 'ACIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:385]
INFO: [Synth 8-11241] undeclared symbol 'BCIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:386]
INFO: [Synth 8-11241] undeclared symbol 'CARRYCASCIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:387]
INFO: [Synth 8-11241] undeclared symbol 'MULTSIGNIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:388]
INFO: [Synth 8-11241] undeclared symbol 'PCIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:389]
INFO: [Synth 8-11241] undeclared symbol 'CARRYINSEL', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:392]
INFO: [Synth 8-11241] undeclared symbol 'CLK', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:393]
INFO: [Synth 8-11241] undeclared symbol 'CARRYIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:400]
INFO: [Synth 8-11241] undeclared symbol 'CEA1', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:403]
INFO: [Synth 8-11241] undeclared symbol 'CEA2', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:404]
INFO: [Synth 8-11241] undeclared symbol 'CEAD', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:405]
INFO: [Synth 8-11241] undeclared symbol 'CEALUMODE', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:406]
INFO: [Synth 8-11241] undeclared symbol 'CEB1', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:407]
INFO: [Synth 8-11241] undeclared symbol 'CEB2', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:408]
INFO: [Synth 8-11241] undeclared symbol 'CEC', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:409]
INFO: [Synth 8-11241] undeclared symbol 'CECARRYIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:410]
INFO: [Synth 8-11241] undeclared symbol 'CECTRL', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:411]
INFO: [Synth 8-11241] undeclared symbol 'CED', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:412]
INFO: [Synth 8-11241] undeclared symbol 'CEINMODE', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:413]
INFO: [Synth 8-11241] undeclared symbol 'CEM', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:414]
INFO: [Synth 8-11241] undeclared symbol 'CEP', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:415]
INFO: [Synth 8-11241] undeclared symbol 'RSTA', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:417]
INFO: [Synth 8-11241] undeclared symbol 'RSTALLCARRYIN', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:418]
INFO: [Synth 8-11241] undeclared symbol 'RSTALUMODE', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:419]
INFO: [Synth 8-11241] undeclared symbol 'RSTB', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:420]
INFO: [Synth 8-11241] undeclared symbol 'RSTC', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:421]
INFO: [Synth 8-11241] undeclared symbol 'RSTCTRL', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:422]
INFO: [Synth 8-11241] undeclared symbol 'RSTD', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:423]
INFO: [Synth 8-11241] undeclared symbol 'RSTINMODE', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:424]
INFO: [Synth 8-11241] undeclared symbol 'RSTM', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:425]
INFO: [Synth 8-11241] undeclared symbol 'RSTP', assumed default net type 'wire' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_dsp.sv:426]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'o_core_req' is not allowed [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:222]
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/fpga.sv:1]
INFO: [Synth 8-6157] synthesizing module 'MMCM_clock_gen_7series' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/MMCM_clock_gen_7series.sv:3]
	Parameter MMCM_OUT_FREQ bound to: 32'sb00000000000000000000000011001000 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_clock_gen_7series' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/MMCM_clock_gen_7series.sv:3]
INFO: [Synth 8-6157] synthesizing module 'async_reset_synchronizer' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/async_reset_synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'async_reset_synchronizer' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/async_reset_synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'manycore_wrapper' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/manycore_wrapper.sv:1]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
	Parameter M bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000000 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mux3to1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux3to1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux3to1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux3to1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_map_decoder' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/memory_map_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_map_decoder' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/memory_map_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 0 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu.sv:2]
	Parameter ENABLE_UNIFIED_BARREL_SHIFTER bound to: 1 - type: integer 
	Parameter ALUOP_WIDTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PIPE_STAGE0 bound to: 1'b0 
	Parameter PIPE_STAGE1 bound to: 1'b0 
	Parameter PIPE_STAGE2 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux2to1.sv:1]
INFO: [Synth 8-226] default block is never used [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux2to1.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux2to1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pcreg_vec' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pcreg_vec.sv:2]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter EXE_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT_RAM' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/LUT_RAM.sv:1]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LUT_RAM' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/LUT_RAM.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pcreg_vec' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pcreg_vec.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
	Parameter WithReset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_decoder' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/instruction_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decoder' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/instruction_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized0' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter N bound to: 1'b0 
	Parameter WithReset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized0' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter N bound to: 1'b0 
	Parameter WithReset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immsel_signext' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00000000000 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized2' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter N bound to: 1'b0 
	Parameter WithReset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized2' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized3' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter N bound to: 1'b0 
	Parameter WithReset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized3' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/control_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_sl' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
	Parameter N bound to: 0 - type: integer 
	Parameter WithReset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_sl' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized4' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized4' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regfile_vec' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/regfile_vec.sv:3]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter ENABLE_BRAM_REGFILE bound to: 1 - type: integer 
	Parameter NUM_THREADS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BRAM_SDP' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/BRAM_SDP.sv:4]
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ENABLE_BRAM_REGFILE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BRAM_SDP' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/BRAM_SDP.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'regfile_vec' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/regfile_vec.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_control.sv:3]
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_control.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/alu_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized5' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized5' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized6' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter WithReset bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized6' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_sl__parameterized0' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_sl__parameterized0' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2to1__parameterized0' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux2to1.sv:1]
	Parameter MUX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux2to1.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1__parameterized0' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux2to1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_sl__parameterized1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
	Parameter N bound to: 1 - type: integer 
	Parameter WithReset bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_sl__parameterized1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized7' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized7' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized8' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter N bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized8' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'branch_logic' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/branch_logic.sv:1]
	Parameter PIPE_STAGE0 bound to: 1'b0 
	Parameter PIPE_STAGE1 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'branch_logic' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/branch_logic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_sl__parameterized2' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
	Parameter N bound to: 1'b0 
	Parameter WithReset bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_sl__parameterized2' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized9' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized9' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Adder32' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/Adder32.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder32' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/Adder32.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized10' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter N bound to: 1'b0 
	Parameter WithReset bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized10' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reservation_set' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/reservation_set.sv:1]
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter PIPE_STAGE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'reservation_set' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/reservation_set.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_sl__parameterized3' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
	Parameter N bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'pipe_sl__parameterized3' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized11' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized11' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'store_unit' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/store_unit.sv:1]
	Parameter PIPE_STAGE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'store_unit' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/store_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized12' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized12' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_sl__parameterized4' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
	Parameter N bound to: 2 - type: integer 
	Parameter WithReset bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_sl__parameterized4' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_sl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized13' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized13' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipe_vec__parameterized14' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter WithReset bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_vec__parameterized14' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/pipe_vec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'load_unit' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/load_unit.sv:1]
	Parameter PIPE_STAGE0 bound to: 1'b0 
	Parameter PIPE_STAGE1 bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/load_unit.sv:29]
INFO: [Synth 8-226] default block is never used [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/load_unit.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'load_unit' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/load_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux4to1.sv:1]
	Parameter MUX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux4to1.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/mux4to1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/BRAM.sv:3]
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: ../../../software/runs/fractals.inst - type: string 
INFO: [Synth 8-3876] $readmem data file '../../../software/runs/fractals.inst' is read successfully [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/BRAM.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/BRAM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped_interface_extended' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/memory_mapped_interface_extended.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped_interface_extended' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/memory_mapped_interface_extended.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized0' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000001 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized0' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 1 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized0' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00010000000 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized0' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized0' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized0' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized1' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000010 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 2 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized1' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00100000000 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized1' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized2' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000011 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized2' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 3 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized2' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00110000000 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized2' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized2' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized2' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized3' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000000 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized3' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 0 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized3' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00000000001 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized3' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized3' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized3' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized4' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000001 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized4' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 1 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized4' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00010000001 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized4' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized4' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized4' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized5' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000010 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized5' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 2 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized5' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00100000001 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized5' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized5' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized5' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized6' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000011 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized6' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 3 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized6' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00110000001 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized6' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized6' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized6' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized7' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000000 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized7' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 0 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized7' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00000000010 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized7' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized7' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized7' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized8' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000001 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized8' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 1 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized8' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00010000010 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized8' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized8' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized8' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized9' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000010 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized9' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 2 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized9' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00100000010 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized9' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized9' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized9' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized10' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000011 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized10' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 3 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized10' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00110000010 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized10' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized10' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized10' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized11' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000000 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized11' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 0 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized11' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00000000011 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized11' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized11' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized11' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized12' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000001 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized12' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 1 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized12' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00010000011 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized12' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized12' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized12' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized13' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000010 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized13' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 2 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized13' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00100000011 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized13' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized13' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized13' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_core_top_extended_fractaski__parameterized14' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
	Parameter IDcluster bound to: 32'sb00000000000000000000000000000011 
	Parameter IDrow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDminirow bound to: 32'sb00000000000000000000000000000000 
	Parameter IDposx bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'RISCV_core__parameterized14' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
	Parameter IDcluster bound to: 3 - type: integer 
	Parameter IDrow bound to: 0 - type: integer 
	Parameter IDminirow bound to: 0 - type: integer 
	Parameter IDposx bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'immsel_signext__parameterized14' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
	Parameter ID bound to: 11'b00110000011 
	Parameter NUM_THREADS bound to: 4 - type: integer 
	Parameter registered bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'immsel_signext__parameterized14' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/immsel_signext.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core__parameterized14' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/RISCV_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_core_top_extended_fractaski__parameterized14' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'manycore_wrapper' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/manycore_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/vga_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mandelbrot_color' [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/mandelbrot_color.sv:4]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/mandelbrot_color.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mandelbrot_color' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/mandelbrot_color.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/vga_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/fpga.sv:1]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized0 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized1 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized2 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized3 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized4 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized5 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized6 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized7 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized8 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized9 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized10 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized11 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized12 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized13 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3848] Net i_uram_emptied in module/entity RISCV_core_top_extended_fractaski__parameterized14 does not have driver. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/RISCV_core_top_extended_fractaski.sv:221]
WARNING: [Synth 8-3936] Found unconnected internal register 'core_select_col_reg' and it is trimmed from '3' to '2' bits. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/manycore_wrapper.sv:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'core_select_row_reg' and it is trimmed from '3' to '2' bits. [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/rtl/manycore_wrapper.sv:38]
WARNING: [Synth 8-7129] Port reset in module pipe_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module load_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_sl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_sl is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_sl is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module reservation_set is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module branch_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pipe_vec__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipe_vec__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[31] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[30] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[29] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[28] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[27] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[26] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[25] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[24] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[23] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[22] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[21] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[20] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[19] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[18] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[17] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[16] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[15] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[14] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[13] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc_in[12] in module pcreg_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module immsel_signext is either unconnected or has no load
WARNING: [Synth 8-7129] Port global_addr[17] in module manycore_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port global_addr[14] in module manycore_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2183.680 ; gain = 527.738 ; free physical = 8357 ; free virtual = 12249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2201.492 ; gain = 545.551 ; free physical = 8345 ; free virtual = 12238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2201.492 ; gain = 545.551 ; free physical = 8345 ; free virtual = 12238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2207.430 ; gain = 0.000 ; free physical = 8339 ; free virtual = 12231
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/usr-constraints/basys3.xdc]
Finished Parsing XDC File [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/usr-constraints/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/usr-constraints/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.273 ; gain = 0.000 ; free physical = 8241 ; free virtual = 12148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2344.273 ; gain = 0.000 ; free physical = 8241 ; free virtual = 12148
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2344.273 ; gain = 688.332 ; free physical = 8260 ; free virtual = 12167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2352.277 ; gain = 696.336 ; free physical = 8260 ; free virtual = 12167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2352.277 ; gain = 696.336 ; free physical = 8260 ; free virtual = 12167
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'not_registered_reservation_set.o_sc_success_reg' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/reservation_set.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'not_registered_reservation_set.reserved_address_reg' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/reservation_set.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'not_registered_reservation_set.reserving_hart_reg' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/reservation_set.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'not_registered_reservation_set.reserved_valid_reg' [/home/matthias/fpga_projects/Fractaski-Basys3/submodules/BRISKI-Basys3/hardware/rtl/reservation_set.sv:65]
INFO: [Synth 8-3971] The signal "BRAM:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2352.277 ; gain = 696.336 ; free physical = 8257 ; free virtual = 12167
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst2'
INFO: [Synth 8-223] decloning instance 'cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst1' (pipe_vec) to 'cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 16    
	   2 Input   32 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 48    
+---XORs : 
	   2 Input     32 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 192   
	               16 Bit    Registers := 16    
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 162   
	                1 Bit    Registers := 359   
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 32    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 32    
	   2 Input   32 Bit        Muxes := 672   
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 37    
	   2 Input    8 Bit        Muxes := 64    
	   2 Input    4 Bit        Muxes := 35    
	   4 Input    4 Bit        Muxes := 32    
	   8 Input    4 Bit        Muxes := 19    
	   2 Input    3 Bit        Muxes := 32    
	   2 Input    2 Bit        Muxes := 96    
	   4 Input    1 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 241   
	   3 Input    1 Bit        Muxes := 16    
	  20 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port global_addr[17] in module manycore_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port global_addr[14] in module manycore_wrapper is either unconnected or has no load
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /instr_and_data_mem/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /vram_mem/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Pre Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Iterative Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Post Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2567.848 ; gain = 911.906 ; free physical = 7978 ; free virtual = 11913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2567.848 ; gain = 911.906 ; free physical = 7978 ; free virtual = 11913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|Module Name                                                                                                 | RTL Object | Inference      | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
+------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2567.848 ; gain = 911.906 ; free physical = 7970 ; free virtual = 11911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 2567.848 ; gain = 911.906 ; free physical = 7966 ; free virtual = 11908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /instr_and_data_mem | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /vram_mem           | RAM_reg    | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|Module Name                                                                                                 | RTL Object | Inference      | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[1].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_0/\row_gen[3].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_1/\row_gen[2].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[3].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[2].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[1].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST    | MEM_reg    | User Attribute | 4 x 12               | RAM32M x 2   | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_top_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
|cores_wrapper/i_2/\row_gen[0].col_gen[0].core_inst /RISCV_core_inst/register_file_vec_inst/regfile_bot_inst | MEM_reg    | User Attribute | 128 x 32             | RAM64M x 22  | 
+------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `mux3to1__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux3to1__8' done


INFO: [Synth 8-5816] Retiming module `memory_map_decoder__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `memory_map_decoder__8' done


INFO: [Synth 8-5816] Retiming module `alu__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `alu__8' done


INFO: [Synth 8-5816] Retiming module `mux2to1__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux2to1__8' done


INFO: [Synth 8-5816] Retiming module `LUT_RAM__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `LUT_RAM__8' done


INFO: [Synth 8-5816] Retiming module `pcreg_vec__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pcreg_vec__8' done


INFO: [Synth 8-5816] Retiming module `immsel_signext__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `immsel_signext__parameterized3' done


INFO: [Synth 8-5816] Retiming module `control_unit__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `control_unit__8' done


INFO: [Synth 8-5816] Retiming module `BRAM_SDP__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `BRAM_SDP__1' done


INFO: [Synth 8-5816] Retiming module `BRAM_SDP__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `BRAM_SDP__16' done


INFO: [Synth 8-5816] Retiming module `regfile_vec__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `regfile_vec__8' done


INFO: [Synth 8-5816] Retiming module `alu_control__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `alu_control__8' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized5__22`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized5__22' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized6__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized6__8' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__36`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__36' done


INFO: [Synth 8-5816] Retiming module `mux2to1__parameterized0__22`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux2to1__parameterized0__22' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__37`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__37' done


INFO: [Synth 8-5816] Retiming module `mux2to1__parameterized0__23`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux2to1__parameterized0__23' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__50`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__50' done


INFO: [Synth 8-5816] Retiming module `mux2to1__parameterized0__24`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux2to1__parameterized0__24' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__51`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__51' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__52`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__52' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__38`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__38' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__53`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__53' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized7__15`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized7__15' done


INFO: [Synth 8-5816] Retiming module `branch_logic__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `branch_logic__8' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized9__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized9__8' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__39`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__39' done


INFO: [Synth 8-5816] Retiming module `Adder32__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `Adder32__8' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__54`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__54' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__55`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__55' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__56`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized1__56' done


INFO: [Synth 8-5816] Retiming module `reservation_set__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `reservation_set__8' done


INFO: [Synth 8-5816] Retiming module `store_unit__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `store_unit__8' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized4__15`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized4__15' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized7__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized7__16' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized5__23`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized5__23' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized4__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized4__16' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized13__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized13__8' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized14__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized14__8' done


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized5__24`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_vec__parameterized5__24' done


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__40`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pipe_sl__parameterized0__40' done


INFO: [Synth 8-5816] Retiming module `load_unit__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `load_unit__8' done


INFO: [Synth 8-5816] Retiming module `mux4to1__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux4to1__8' done


INFO: [Synth 8-5816] Retiming module `RISCV_core__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `RISCV_core__parameterized3' done


INFO: [Synth 8-5816] Retiming module `BRAM__15`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `BRAM__15' done


INFO: [Synth 8-5816] Retiming module `BRAM__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `BRAM__16' done


INFO: [Synth 8-5816] Retiming module `memory_mapped_interface_extended__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `memory_mapped_interface_extended__8' done


INFO: [Synth 8-5816] Retiming module `RISCV_core_top_extended_fractaski__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `RISCV_core_top_extended_fractaski__parameterized3' done


INFO: [Synth 8-5816] Retiming module `mux3to1__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `mux3to1__7' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[0].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[1].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[1].col_gen[3].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[3].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[2].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[1].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[3].col_gen[0].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[3].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[2].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[2].col_gen[0].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[3].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[3].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[2].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[1].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[1].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cores_wrapper/row_gen[0].col_gen[0].core_inst/vram_mem/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 2567.848 ; gain = 911.906 ; free physical = 7968 ; free virtual = 11909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2642.660 ; gain = 986.719 ; free physical = 7895 ; free virtual = 11836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2642.660 ; gain = 986.719 ; free physical = 7895 ; free virtual = 11836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2646.629 ; gain = 990.688 ; free physical = 7886 ; free virtual = 11828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+-----+
|Retiming summary:   |     | 
+--------------------+-----+
|Forward Retiming    | -20 | 
|Backward Retiming   | -20 | 
|New registers added | -20 | 
|Registers deleted   | -20 | 
+--------------------+-----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |   320|
|3     |LUT1       |    34|
|4     |LUT2       |  1522|
|5     |LUT3       |  3882|
|6     |LUT4       |  2389|
|7     |LUT5       |  2807|
|8     |LUT6       |  3855|
|9     |MMCME2_ADV |     1|
|10    |RAM32M     |    32|
|11    |RAM64M     |   704|
|12    |RAMB36E1   |    32|
|13    |FDRE       |  4387|
|14    |LDC        |   256|
|15    |IBUF       |     2|
|16    |OBUF       |    14|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2646.629 ; gain = 990.688 ; free physical = 7886 ; free virtual = 11828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2646.629 ; gain = 847.906 ; free physical = 7879 ; free virtual = 11820
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2646.637 ; gain = 990.688 ; free physical = 7879 ; free virtual = 11820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2650.598 ; gain = 0.000 ; free physical = 8050 ; free virtual = 11992
INFO: [Netlist 29-17] Analyzing 1345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/usr-constraints/basys3.xdc]
Finished Parsing XDC File [/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/usr-constraints/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.500 ; gain = 0.000 ; free physical = 8034 ; free virtual = 11976
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 992 instances were transformed.
  LDC => LDCE: 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

Synth Design complete | Checksum: 9e91146b
INFO: [Common 17-83] Releasing license: Synthesis
479 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:57 . Memory (MB): peak = 2720.500 ; gain = 1227.910 ; free physical = 8034 ; free virtual = 11976
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2212.948; main = 2147.303; forked = 323.077
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3476.199; main = 2720.500; forked = 908.352
## set time_2 [clock seconds]
## puts "Elapsed time (Synth step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 3600] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Synth step)= 0 : 1 : 56
## write_checkpoint -force $outputDir/post_synth
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8033 ; free virtual = 11976
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8033 ; free virtual = 11976
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8033 ; free virtual = 11976
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8033 ; free virtual = 11976
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8033 ; free virtual = 11976
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8033 ; free virtual = 11977
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2752.516 ; gain = 0.000 ; free physical = 8032 ; free virtual = 11976
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_synth.dcp' has been generated.
## report_clocks -file $outputDir/clocks.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
report_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2912.328 ; gain = 159.812 ; free physical = 7865 ; free virtual = 11825
## report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## report_utilization -file $outputDir/post_synth_util.rpt
## report_qor_suggestions -file $outputDir/post_synth_qor_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_synth_qor_suggestions.rpt
Congestion Prediction Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3114.047 ; gain = 0.000 ; free physical = 7779 ; free virtual = 11740
INFO: [Implflow 47-1309] PredResultString: 1:49.65:50.35
report_qor_suggestions completed successfully
report_qor_suggestions: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.047 ; gain = 188.844 ; free physical = 7751 ; free virtual = 11714
# source $COMPILE_SCRIPTS_DIR/opt.tcl
## open_checkpoint $outputDir/post_synth.dcp
Command: open_checkpoint ../vivado-runs/post_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3117.750 ; gain = 3.703 ; free physical = 7732 ; free virtual = 11695
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3137.766 ; gain = 0.000 ; free physical = 7711 ; free virtual = 11673
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3225.422 ; gain = 4.000 ; free physical = 7622 ; free virtual = 11585
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Restored from archive | CPU: 0.010000 secs | Memory: 0.013443 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.711 ; gain = 0.000 ; free physical = 7591 ; free virtual = 11553
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
## set time_1 [clock seconds]
## opt_design -directive ExploreWithRemap
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3358.570 ; gain = 91.953 ; free physical = 7498 ; free virtual = 11461

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 28e065a3e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.477 ; gain = 0.000 ; free physical = 7304 ; free virtual = 11266

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 28e065a3e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3550.477 ; gain = 0.000 ; free physical = 7304 ; free virtual = 11266
Phase 1 Initialization | Checksum: 28e065a3e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3550.477 ; gain = 0.000 ; free physical = 7304 ; free virtual = 11266

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 2.1 Timer Update | Checksum: 28e065a3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7264 ; free virtual = 11227

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 28e065a3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7260 ; free virtual = 11223
Phase 2 Timer Update And Timing Data Collection | Checksum: 28e065a3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7260 ; free virtual = 11223

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 16 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24b1016dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7260 ; free virtual = 11223
Retarget | Checksum: 24b1016dd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24b1016dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7260 ; free virtual = 11223
Constant propagation | Checksum: 24b1016dd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3652.289 ; gain = 0.000 ; free physical = 7260 ; free virtual = 11222
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3652.289 ; gain = 0.000 ; free physical = 7260 ; free virtual = 11222
Phase 5 Sweep | Checksum: 23a8ed98b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7260 ; free virtual = 11222
Sweep | Checksum: 23a8ed98b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f3bec85d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7259 ; free virtual = 11222
BUFG optimization | Checksum: 1f3bec85d
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f3bec85d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7259 ; free virtual = 11222
Shift Register Optimization | Checksum: 1f3bec85d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7a35t is unsupported

Phase 8 Remap
Phase 8 Remap | Checksum: 201da3f39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7251 ; free virtual = 11214
Remap | Checksum: 201da3f39
INFO: [Opt 31-389] Phase Remap created 1786 cells and removed 2242 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1cd427be3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7251 ; free virtual = 11214
Post Processing Netlist | Checksum: 1cd427be3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 21159963f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7251 ; free virtual = 11214

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3652.289 ; gain = 0.000 ; free physical = 7251 ; free virtual = 11214
Phase 10.2 Verifying Netlist Connectivity | Checksum: 21159963f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7251 ; free virtual = 11214
Phase 10 Finalization | Checksum: 21159963f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7251 ; free virtual = 11214
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |            1786  |            2242  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21159963f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.289 ; gain = 101.812 ; free physical = 7251 ; free virtual = 11214

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3652.289 ; gain = 0.000 ; free physical = 7251 ; free virtual = 11214
Ending Netlist Obfuscation Task | Checksum: 21159963f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3652.289 ; gain = 0.000 ; free physical = 7251 ; free virtual = 11214
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3652.289 ; gain = 394.578 ; free physical = 7251 ; free virtual = 11214
## report_methodology -file $outputDir/post_opt_methodology.rpt
Command: report_methodology -file ../vivado-runs/post_opt_methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_opt_methodology.rpt.
report_methodology completed successfully
## report_qor_assessment -file $outputDir/post_opt_qor_assessment.rpt
Command: report_qor_assessment -file ../vivado-runs/post_opt_qor_assessment.rpt
Congestion Prediction Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7235 ; free virtual = 11198
INFO: [Implflow 47-1309] PredResultString: 1:49.62:50.38
report_qor_assessment completed successfully
## report_qor_suggestions -file $outputDir/post_opt_qor_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_opt_qor_suggestions.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1000 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/D cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/D cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -to_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/D cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-78] ReportTimingParams: -from_pins cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/Q -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Common 17-14] Message 'Timing 38-78' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
report_qor_suggestions completed successfully
## set time_2 [clock seconds]
## puts "Elapsed time (Opt step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Opt step)= 0 : 0 : 17
## write_checkpoint -force $outputDir/post_opt
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7227 ; free virtual = 11190
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7227 ; free virtual = 11190
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7226 ; free virtual = 11190
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7226 ; free virtual = 11190
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7223 ; free virtual = 11189
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7223 ; free virtual = 11189
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7223 ; free virtual = 11189
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_opt.dcp' has been generated.
# source $COMPILE_SCRIPTS_DIR/place.tcl
## open_checkpoint $outputDir/post_opt.dcp
Command: open_checkpoint ../vivado-runs/post_opt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7222 ; free virtual = 11188
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7221 ; free virtual = 11188
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3684.305 ; gain = 0.000 ; free physical = 7206 ; free virtual = 11172
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
Restored from archive | CPU: 0.010000 secs | Memory: 0.013336 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
INFO: [Implflow 47-818] RQS Suggestion RQS_CLOCK-1 is generated from a previous release. It has been discontinued in this release and will not be applied
INFO: [Implflow 47-1266] Can not restore QoR suggestion with ID RQS_NETLIST-10-2. New suggestion ID is RQS_NETLIST-10-3.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3733.227 ; gain = 0.000 ; free physical = 7098 ; free virtual = 11064
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
## set place_directive ExtraPostPlacementOpt
## set time_1 [clock seconds]
## place_design -directive ${place_directive} -verbose
Command: place_design -directive ExtraPostPlacementOpt -verbose
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3851.406 ; gain = 0.000 ; free physical = 6988 ; free virtual = 10955
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16b213aa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3851.406 ; gain = 0.000 ; free physical = 6988 ; free virtual = 10955
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3851.406 ; gain = 0.000 ; free physical = 6988 ; free virtual = 10955

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fc54d2d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3851.406 ; gain = 0.000 ; free physical = 6984 ; free virtual = 10955

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150e4ced2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6958 ; free virtual = 10931

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150e4ced2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6958 ; free virtual = 10931
Phase 1 Placer Initialization | Checksum: 150e4ced2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6958 ; free virtual = 10931

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15c936af1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6974 ; free virtual = 10946

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 177ccda74

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6973 ; free virtual = 10946

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 177ccda74

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6973 ; free virtual = 10946

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2363aa7bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6967 ; free virtual = 10941

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2031f1061

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6966 ; free virtual = 10940

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 120 LUTNM shape to break, 1290 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 82, two critical 38, total 120, new lutff created 12
INFO: [Physopt 32-1138] End 1 Pass. Optimized 719 nets or LUTs. Breaked 120 LUTs, combined 599 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3890.449 ; gain = 0.000 ; free physical = 6962 ; free virtual = 10938

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          120  |            599  |                   719  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          120  |            599  |                   719  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 21bcb721e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6962 ; free virtual = 10938
Phase 2.5 Global Place Phase2 | Checksum: 1f32cfecb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6961 ; free virtual = 10937
Phase 2 Global Placement | Checksum: 1f32cfecb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6961 ; free virtual = 10937

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23e9dda66

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6961 ; free virtual = 10937

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ec252b7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6960 ; free virtual = 10936

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e4158fe6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6960 ; free virtual = 10936

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b4ec0f3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3890.449 ; gain = 39.043 ; free physical = 6960 ; free virtual = 10936

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e94af708

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6960 ; free virtual = 10936

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24d170659

Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6963 ; free virtual = 10939

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 274099cfd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6963 ; free virtual = 10939

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21de569d1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6963 ; free virtual = 10939

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 207793be6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6958 ; free virtual = 10935
Phase 3 Detail Placement | Checksum: 207793be6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6958 ; free virtual = 10935

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3220658f3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.335 | TNS=-96.679 |
Phase 1 Physical Synthesis Initialization | Checksum: 268900a04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3898.449 ; gain = 0.000 ; free physical = 6949 ; free virtual = 10926
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2e651038f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3898.449 ; gain = 0.000 ; free physical = 6949 ; free virtual = 10926
Phase 4.1.1.1 BUFG Insertion | Checksum: 3220658f3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6949 ; free virtual = 10926

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2390add79

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925
Phase 4.1 Post Commit Optimization | Checksum: 2390add79

Time (s): cpu = 00:01:41 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925
Post Placement Optimization Initialization | Checksum: 295a3b779

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.504 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ee67d1bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3898.449 ; gain = 0.000 ; free physical = 6948 ; free virtual = 10925
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2d4169a5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3898.449 ; gain = 0.000 ; free physical = 6948 ; free virtual = 10925
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 295a3b779

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 295a3b779

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925
Phase 4.3 Placer Reporting | Checksum: 295a3b779

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3898.449 ; gain = 0.000 ; free physical = 6948 ; free virtual = 10925

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26feb5a8f

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925
Ending Placer Task | Checksum: 20825e1d7

Time (s): cpu = 00:01:50 ; elapsed = 00:00:47 . Memory (MB): peak = 3898.449 ; gain = 47.043 ; free physical = 6948 ; free virtual = 10925
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3898.449 ; gain = 165.223 ; free physical = 6948 ; free virtual = 10925
## set time_2 [clock seconds]
## puts "Elapsed time (Place step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Place step)= 0 : 0 : 48
## report_methodology -file $outputDir/post_place_methodology.rpt
Command: report_methodology -file ../vivado-runs/post_place_methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_place_methodology.rpt.
report_methodology completed successfully
## report_qor_suggestions -file $outputDir/post_place_qor_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_place_qor_suggestions.rpt
report_qor_suggestions completed successfully
## write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6829 ; free virtual = 10810
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6810 ; free virtual = 10809
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6810 ; free virtual = 10809
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6810 ; free virtual = 10809
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6809 ; free virtual = 10809
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6809 ; free virtual = 10809
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6809 ; free virtual = 10809
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_place.dcp' has been generated.
# source $COMPILE_SCRIPTS_DIR/post_place_physopt.tcl
## set time_1 [clock seconds]
## open_checkpoint $outputDir/post_place.dcp
Command: open_checkpoint ../vivado-runs/post_place.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6826 ; free virtual = 10808
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6826 ; free virtual = 10808
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3991.602 ; gain = 0.000 ; free physical = 6819 ; free virtual = 10801
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4099.879 ; gain = 0.000 ; free physical = 6702 ; free virtual = 10684
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4099.879 ; gain = 0.000 ; free physical = 6702 ; free virtual = 10684
Read PlaceDB: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4101.879 ; gain = 2.000 ; free physical = 6701 ; free virtual = 10683
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4101.879 ; gain = 0.000 ; free physical = 6701 ; free virtual = 10683
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4101.879 ; gain = 0.000 ; free physical = 6701 ; free virtual = 10683
Read Physdb Files: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4101.879 ; gain = 2.000 ; free physical = 6701 ; free virtual = 10683
Restored from archive | CPU: 0.720000 secs | Memory: 17.924767 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4101.879 ; gain = 2.000 ; free physical = 6701 ; free virtual = 10683
INFO: [Implflow 47-1266] Can not restore QoR suggestion with ID RQS_NETLIST-10-3. New suggestion ID is RQS_NETLIST-10-4.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4101.879 ; gain = 0.000 ; free physical = 6700 ; free virtual = 10682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
## set WNS [ get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup] ]
## set NLOOPS 12
## set WNS_SRCH_STR "WNS="
## set TNS_SRCH_STR "TNS="
## if {$WNS < 0.000} {
##     # add over constraining
##     #set_clock_uncertainty 0.100 [get_clocks CLKOUT0]
##     set_clock_uncertainty 0.100 [get_clocks clkout0]
##     #set_clock_uncertainty 0.200 [get_clocks clkout0]
##     #set_clock_uncertainty 0.300 [get_clocks clkout0]
##     set TNS [ exec grep $TNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$TNS_SRCH_STR//p" | cut -d\  -f 1]
##     set TNS_ITER_PREV $TNS
## 
##     for {set i 0} {$i < $NLOOPS} {incr i} {
##         phys_opt_design -slr_crossing_opt -retime
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -directive AggressiveExplore
##         # get WNS / TNS by getting lines with the search string in it (grep),
##         # get the last line only (tail -1),
##         # extracting everything after the search string (sed), and
##         # cutting just the first value out (cut). whew!
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -directive AggressiveFanoutOpt
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -directive AlternateReplication
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         set TNS [ exec grep $TNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$TNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {($TNS == $TNS_ITER_PREV) || $WNS >= 0.000} {
##             break
##         }
##         set TNS_ITER_PREV $TNS
##     }
## 
##     # remove over constraining
##     set_clock_uncertainty 0 [get_clocks clkout0]
##     #set_clock_uncertainty 0 [get_clocks CLKOUT0]
## 
## }
## report_timing_summary -file $outputDir/post_place_physopt_tim.rpt
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 5000 -slack_lesser_than 0'.
## report_design_analysis -logic_level_distribution \
##                          -of_timing_paths [get_timing_paths -max_paths 5000 \
##                            -slack_lesser_than 0] \
##                              -file $outputDir/post_place_physopt_design_analysis.rpt
## report_methodology -file $outputDir/post_place_physopt_methodology.rpt
Command: report_methodology -file ../vivado-runs/post_place_physopt_methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_place_physopt_methodology.rpt.
report_methodology completed successfully
## report_qor_suggestions -file $outputDir/post_place_physopt_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_place_physopt_suggestions.rpt
report_qor_suggestions completed successfully
## write_checkpoint -force $outputDir/post_place_physopt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6548 ; free virtual = 10534
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6527 ; free virtual = 10532
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6527 ; free virtual = 10532
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6527 ; free virtual = 10532
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6526 ; free virtual = 10532
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6526 ; free virtual = 10532
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6526 ; free virtual = 10532
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_place_physopt.dcp' has been generated.
## set time_2 [clock seconds]
## puts "Elapsed time (post_place_physopt step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (post_place_physopt step)= 0 : 0 : 14
# source $COMPILE_SCRIPTS_DIR/route.tcl
## open_checkpoint $outputDir/post_place_physopt.dcp
Command: open_checkpoint ../vivado-runs/post_place_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6547 ; free virtual = 10534
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4263.703 ; gain = 0.000 ; free physical = 6547 ; free virtual = 10534
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4292.629 ; gain = 5.000 ; free physical = 6494 ; free virtual = 10481
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4423.918 ; gain = 0.000 ; free physical = 6379 ; free virtual = 10366
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4423.918 ; gain = 0.000 ; free physical = 6379 ; free virtual = 10366
Read PlaceDB: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4426.918 ; gain = 3.000 ; free physical = 6376 ; free virtual = 10363
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4426.918 ; gain = 0.000 ; free physical = 6376 ; free virtual = 10363
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4426.918 ; gain = 0.000 ; free physical = 6376 ; free virtual = 10363
Read Physdb Files: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4426.918 ; gain = 3.000 ; free physical = 6376 ; free virtual = 10363
Restored from archive | CPU: 0.720000 secs | Memory: 17.924904 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4426.918 ; gain = 3.000 ; free physical = 6376 ; free virtual = 10363
INFO: [Implflow 47-1266] Can not restore QoR suggestion with ID RQS_NETLIST-10-4. New suggestion ID is RQS_NETLIST-10-5.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4426.918 ; gain = 0.000 ; free physical = 6376 ; free virtual = 10363
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
## set time_1 [clock seconds]
## route_design -directive AggressiveExplore -tns_cleanup 
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: acf2e4fc ConstDB: 0 ShapeSum: bab1a084 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: d300ecbe | NumContArr: 396c7459 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 291bf5651

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4585.566 ; gain = 138.773 ; free physical = 6200 ; free virtual = 10188

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 291bf5651

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4585.566 ; gain = 138.773 ; free physical = 6200 ; free virtual = 10188

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 291bf5651

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4585.566 ; gain = 138.773 ; free physical = 6200 ; free virtual = 10188

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18e45290d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 4635.949 ; gain = 189.156 ; free physical = 6157 ; free virtual = 10142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.672  | TNS=0.000  | WHS=-0.234 | THS=-537.941|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0343618 %
  Global Horizontal Routing Utilization  = 0.0301926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18915
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18882
  Number of Partially Routed Nets     = 33
  Number of Node Overlaps             = 85

Phase 2 Router Initialization | Checksum: 183761a2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4635.949 ; gain = 189.156 ; free physical = 6156 ; free virtual = 10141

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 183761a2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4635.949 ; gain = 189.156 ; free physical = 6156 ; free virtual = 10141

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a886ccac

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 4641.949 ; gain = 195.156 ; free physical = 6143 ; free virtual = 10128
Phase 4 Initial Routing | Checksum: 1a886ccac

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 4641.949 ; gain = 195.156 ; free physical = 6143 ; free virtual = 10128

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7054
 Number of Nodes with overlaps = 2714
 Number of Nodes with overlaps = 1027
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.125 | TNS=-0.125 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 265050b97

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6126 ; free virtual = 10112

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.044 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2be431c55

Time (s): cpu = 00:02:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6131 ; free virtual = 10116

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 312e6e14a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130
Phase 5 Rip-up And Reroute | Checksum: 312e6e14a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp
Phase 6.1.1 Delay CleanUp | Checksum: 312e6e14a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130
Phase 6.1 TNS Cleanup | Checksum: 312e6e14a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 312e6e14a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130
Phase 6 Delay and Skew Optimization | Checksum: 312e6e14a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ee38e1e8

Time (s): cpu = 00:02:46 ; elapsed = 00:01:11 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130
Phase 7 Post Hold Fix | Checksum: 2ee38e1e8

Time (s): cpu = 00:02:46 ; elapsed = 00:01:11 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.26509 %
  Global Horizontal Routing Utilization  = 11.0636 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ee38e1e8

Time (s): cpu = 00:02:47 ; elapsed = 00:01:11 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ee38e1e8

Time (s): cpu = 00:02:47 ; elapsed = 00:01:11 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6147 ; free virtual = 10130

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26e1c5142

Time (s): cpu = 00:02:49 ; elapsed = 00:01:12 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6146 ; free virtual = 10129
INFO: [Route 72-16] Aggressive Explore Summary
+======+=======+=====+=======+=====+========+==============+===================+
| Pass |  WNS  | TNS |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+======+=======+=====+=======+=====+========+==============+===================+
|  1   | 0.316 |  -  | 0.023 |  -  |  Pass  |   00:00:57   |         x         |
|  2   |   -   |  -  |   -   |  -  |  Skip  |   00:00:00   |                   |
+------+-------+-----+-------+-----+--------+--------------+-------------------+


Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 26e1c5142

Time (s): cpu = 00:02:49 ; elapsed = 00:01:12 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6146 ; free virtual = 10129

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.318  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2da4ef781

Time (s): cpu = 00:02:57 ; elapsed = 00:01:14 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6146 ; free virtual = 10129
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 73.9 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 207b16056

Time (s): cpu = 00:02:58 ; elapsed = 00:01:14 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6146 ; free virtual = 10129
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 207b16056

Time (s): cpu = 00:02:58 ; elapsed = 00:01:14 . Memory (MB): peak = 4674.074 ; gain = 227.281 ; free physical = 6146 ; free virtual = 10129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:14 . Memory (MB): peak = 4674.074 ; gain = 243.156 ; free physical = 6146 ; free virtual = 10129
## set time_2 [clock seconds]
## puts "Elapsed time (Route step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Route step)= 0 : 1 : 15
## report_methodology -file $outputDir/post_preroute_methodology.rpt
Command: report_methodology -file ../vivado-runs/post_preroute_methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_preroute_methodology.rpt.
report_methodology completed successfully
## report_qor_suggestions -file $outputDir/post_preroute_qor_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_preroute_qor_suggestions.rpt
INFO: [Implflow 47-1276] The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.
report_qor_suggestions completed successfully
## report_timing_summary -file $outputDir/post_preroute_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## write_checkpoint -force $outputDir/post_preroute.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6132 ; free virtual = 10119
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6113 ; free virtual = 10118
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6113 ; free virtual = 10118
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6110 ; free virtual = 10118
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6109 ; free virtual = 10118
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6108 ; free virtual = 10118
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6108 ; free virtual = 10118
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_preroute.dcp' has been generated.
# source $COMPILE_SCRIPTS_DIR/route_critical_first.tcl
## open_checkpoint $outputDir/post_preroute.dcp
Command: open_checkpoint ../vivado-runs/post_preroute.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6133 ; free virtual = 10122
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6134 ; free virtual = 10124
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4706.992 ; gain = 0.000 ; free physical = 6128 ; free virtual = 10118
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4783.887 ; gain = 0.000 ; free physical = 6029 ; free virtual = 10019
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4783.887 ; gain = 0.000 ; free physical = 6029 ; free virtual = 10019
Read PlaceDB: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4783.887 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10018
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4783.887 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10018
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4790.887 ; gain = 7.000 ; free physical = 6022 ; free virtual = 10012
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4790.887 ; gain = 7.000 ; free physical = 6022 ; free virtual = 10012
Restored from archive | CPU: 1.450000 secs | Memory: 25.745354 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4790.887 ; gain = 7.000 ; free physical = 6022 ; free virtual = 10012
INFO: [Implflow 47-1266] Can not restore QoR suggestion with ID RQS_NETLIST-10-5. New suggestion ID is RQS_NETLIST-10-6.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4790.887 ; gain = 0.000 ; free physical = 6022 ; free virtual = 10012
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
## set time_1 [clock seconds]
## set WHS [ get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -hold] ]
## if { $WHS < 0.000 } {
##     route_design -unroute
##     # Get the nets in the top 10 critical paths, assign to $preRoutes 
##     set preRoutes [get_nets -of [get_timing_paths -hold -max_paths 10]]
##     # route $preRoutes first with the smallest possible delay 
##     route_design -nets [get_nets $preRoutes] -auto_delay
##     # preserve the routing for $preRoutes and continue with the rest of the design 
##     route_design -directive AggressiveExplore -preserve -tns_cleanup
## }
## set time_2 [clock seconds]
## puts "Elapsed time (Route step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Route step)= 0 : 0 : 2
## report_timing_summary -file $outputDir/post_route_timing_summary.rpt
## report_methodology -file $outputDir/post_route_methodology.rpt
Command: report_methodology -file ../vivado-runs/post_route_methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_route_methodology.rpt.
report_methodology completed successfully
## report_qor_suggestions -file $outputDir/post_route_qor_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_route_qor_suggestions.rpt
INFO: [Implflow 47-1276] The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.
report_qor_suggestions completed successfully
## write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5864 ; free virtual = 9858
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5842 ; free virtual = 9855
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5842 ; free virtual = 9855
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5840 ; free virtual = 9855
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5839 ; free virtual = 9855
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5838 ; free virtual = 9855
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5838 ; free virtual = 9855
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_route.dcp' has been generated.
# source $COMPILE_SCRIPTS_DIR/post_route.tcl
## open_checkpoint $outputDir/post_route.dcp
Command: open_checkpoint ../vivado-runs/post_route.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5861 ; free virtual = 9856
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4970.617 ; gain = 0.000 ; free physical = 5860 ; free virtual = 9856
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4982.605 ; gain = 4.000 ; free physical = 5806 ; free virtual = 9803
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5117.863 ; gain = 0.000 ; free physical = 5689 ; free virtual = 9686
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5117.863 ; gain = 0.000 ; free physical = 5689 ; free virtual = 9686
Read PlaceDB: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.7 . Memory (MB): peak = 5117.863 ; gain = 0.000 ; free physical = 5688 ; free virtual = 9685
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5117.863 ; gain = 0.000 ; free physical = 5688 ; free virtual = 9685
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5126.316 ; gain = 8.453 ; free physical = 5681 ; free virtual = 9677
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 5126.316 ; gain = 8.453 ; free physical = 5681 ; free virtual = 9677
Restored from archive | CPU: 1.420000 secs | Memory: 25.745354 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 5126.316 ; gain = 8.453 ; free physical = 5681 ; free virtual = 9677
INFO: [Implflow 47-1266] Can not restore QoR suggestion with ID RQS_NETLIST-10-6. New suggestion ID is RQS_NETLIST-10-7.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5126.316 ; gain = 0.000 ; free physical = 5681 ; free virtual = 9677
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 704 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
## set time_1 [clock seconds]
## set WHS [ get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -hold] ]
## if {$WHS < 0.000} {
##   phys_opt_design -directive ExploreWithAggressiveHoldFix
## }
## set WNS [ get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup] ]
## if {$WNS < 0.000} {
##   phys_opt_design -directive AggressiveExplore
##   phys_opt_design -directive AggressiveFanoutOpt
##   phys_opt_design -directive AlternateReplication
## }
## set WNS [ get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup] ]
## set NLOOPS 12
## set WNS_SRCH_STR "WNS="
## set TNS_SRCH_STR "TNS="
## if {$WNS < 0.000} {
## 
##     set TNS [ exec grep $TNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$TNS_SRCH_STR//p" | cut -d\  -f 1]
##     set TNS_ITER_PREV $TNS
## 
##     for {set i 0} {$i < $NLOOPS} {incr i} {
##         #phys_opt_design -retime
##         phys_opt_design -slr_crossing_opt -retime
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -slr_crossing_opt -tns_cleanup
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -directive AggressiveExplore 
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -directive AggressiveFanoutOpt 
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         phys_opt_design -directive AlternateReplication 
##         set WNS [ exec grep $WNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$WNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$WNS >= 0.000} {
##             break
##         }
## 
##         #end evaluation
##         set TNS [ exec grep $TNS_SRCH_STR vivado.log | tail -1 | sed -n -e "s/^.*$TNS_SRCH_STR//p" | cut -d\  -f 1]
##         if {$TNS == $TNS_ITER_PREV} {
##             break
##         }
##         set TNS_ITER_PREV $TNS
##     }
## 
## }
## set time_2 [clock seconds]
## puts "Elapsed time (Post Route step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Post Route step)= 0 : 0 : 1
## write_checkpoint -force $outputDir/post_route_physopt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5185.043 ; gain = 20.070 ; free physical = 5613 ; free virtual = 9613
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5187.941 ; gain = 22.969 ; free physical = 5589 ; free virtual = 9608
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5187.941 ; gain = 0.000 ; free physical = 5589 ; free virtual = 9608
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5187.941 ; gain = 0.000 ; free physical = 5586 ; free virtual = 9608
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5187.941 ; gain = 0.000 ; free physical = 5585 ; free virtual = 9608
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5187.941 ; gain = 0.000 ; free physical = 5585 ; free virtual = 9608
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5187.941 ; gain = 22.969 ; free physical = 5585 ; free virtual = 9608
INFO: [Common 17-1381] The checkpoint '/home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_route_physopt.dcp' has been generated.
## report_timing_summary -file $outputDir/post_imp_timing_summary.rpt
## report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_imp_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
## report_clock_utilization -file $outputDir/clock_util.rpt
## report_utilization -hierarchical -file $outputDir/post_imp_util.rpt
## report_power -file $outputDir/post_imp_power.rpt
Command: report_power -file ../vivado-runs/post_imp_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
## report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file ../vivado-runs/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_imp_drc.rpt.
report_drc completed successfully
## report_methodology -file $outputDir/post_imp_methodology.rpt
Command: report_methodology -file ../vivado-runs/post_imp_methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/matthias/fpga_projects/Fractaski-Basys3/hardware/vivado-impl/vivado-runs/post_imp_methodology.rpt.
report_methodology completed successfully
## report_qor_suggestions -file $outputDir/post_imp_qor_suggestions.rpt
Command: report_qor_suggestions -file ../vivado-runs/post_imp_qor_suggestions.rpt
INFO: [Implflow 47-1276] The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.
report_qor_suggestions completed successfully
# source $COMPILE_SCRIPTS_DIR/bitstream.tcl
## set time_1 [clock seconds]
## write_bitstream -force $outputDir/fpga_bitstream -bin_file
Command: write_bitstream -force ../vivado-runs/fpga_bitstream -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7129216 bits.
Writing bitstream ../vivado-runs/fpga_bitstream.bit...
Writing bitstream ../vivado-runs/fpga_bitstream.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 5710.551 ; gain = 281.418 ; free physical = 5041 ; free virtual = 9051
## set time_2 [clock seconds]
## puts "Elapsed time (Bitstream step)= [expr [expr $time_2 - $time_1] / 3600] : [expr [expr [expr $time_2 - $time_1] / 60] % 60] : [expr [expr $time_2 - $time_1] % 60]"
Elapsed time (Bitstream step)= 0 : 0 : 14
# set time2 [clock seconds]
# puts "Total Compilation time (TOTAL)= [expr [expr $time2 - $time1] / 3600] Hours : [expr [expr [expr $time2 - $time1] / 60] % 60] Minutes : [expr [expr $time2 - $time1] % 60] Seconds"
Total Compilation time (TOTAL)= 0 Hours : 6 Minutes : 7 Seconds
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 19:07:40 2025...
