`timescale 1ns / 1ns
module signal_detect(
    input clk,rst,
	 	 
	 input [15:0]Ch0_Data_ads1,
	 input [15:0]Ch1_Data_ads1,
	 input [15:0]Ch2_Data_ads1,
	 input [15:0]Ch3_Data_ads1,
	 input Ch0_Data_en_ads1,
	 input Ch1_Data_en_ads1,
	 input Ch2_Data_en_ads1,
	 input Ch3_Data_en_ads1,
	 
	 output wire Ch0_alarm_ads1,
	 output wire Ch1_alarm_ads1,
	 output wire Ch2_alarm_ads1,
	 output wire Ch3_alarm_ads1,
	 
	 input [15:0]Ch0_Data_ads2,
	 input [15:0]Ch1_Data_ads2,
	 input [15:0]Ch2_Data_ads2,
	 input [15:0]Ch3_Data_ads2,
	 input Ch0_Data_en_ads2,
	 input Ch1_Data_en_ads2,
	 input Ch2_Data_en_ads2,
	 input Ch3_Data_en_ads2,
	 
	 output wire Ch0_alarm_ads2,
	 output wire Ch1_alarm_ads2,
	 output wire Ch2_alarm_ads2,
	 output wire Ch3_alarm_ads2);
	 
endmodule