{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.75657,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79506,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0434271,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0470375,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00610163,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0470375,
	"finish__design__instance__count__class:antenna_cell": 145,
	"finish__design__instance__area__class:antenna_cell": 362.848,
	"finish__design__instance__count__class:clock_buffer": 405,
	"finish__design__instance__area__class:clock_buffer": 8800.94,
	"finish__design__instance__count__class:timing_repair_buffer": 1618,
	"finish__design__instance__area__class:timing_repair_buffer": 18063.6,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2707.6,
	"finish__design__instance__count__class:clock_inverter": 212,
	"finish__design__instance__area__class:clock_inverter": 2416.07,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79271,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11819,
	"finish__design__instance__area__class:multi_input_combinational_cell": 161071,
	"finish__design__instance__count": 17644,
	"finish__design__instance__area": 272693,
	"finish__timing__setup__tns": -182.831,
	"finish__timing__setup__ws": -3.23573,
	"finish__clock__skew__setup": 0.103672,
	"finish__clock__skew__hold": 0.103672,
	"finish__timing__drv__max_slew_limit": -0.131058,
	"finish__timing__drv__max_slew": 84,
	"finish__timing__drv__max_cap_limit": 0.0833168,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 374,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.384825,
	"finish__power__switching__total": 0.482458,
	"finish__power__leakage__total": 1.07935e-07,
	"finish__power__total": 0.867283,
	"finish__design__io": 771,
	"finish__design__die__area": 454890,
	"finish__design__core__area": 449689,
	"finish__design__instance__count": 23596,
	"finish__design__instance__area": 280140,
	"finish__design__instance__count__stdcell": 23596,
	"finish__design__instance__area__stdcell": 280140,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.622964,
	"finish__design__instance__utilization__stdcell": 0.622964,
	"finish__design__rows": 246,
	"finish__design__rows:unithd": 246,
	"finish__design__sites": 359406,
	"finish__design__sites:unithd": 359406,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}