<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCInstrInfo.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="SpillOpcodeKey "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCInstrInfo.cpp.html'>PPCInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCInstrInfo.cpp - PowerPC Instruction Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/PPCPredicates.h.html">"MCTargetDesc/PPCPredicates.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCHazardRecognizers.h.html">"PPCHazardRecognizers.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "ppc-instr-info"</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="46">46</th><td><u>#include <span class='error' title="&apos;PPCGenInstrInfo.inc&apos; file not found">"PPCGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStoreSPILLVSRRCAsVec = {&quot;ppc-instr-info&quot;, &quot;NumStoreSPILLVSRRCAsVec&quot;, &quot;Number of spillvsrrc spilled to stack as vec&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStoreSPILLVSRRCAsVec" title='NumStoreSPILLVSRRCAsVec' data-ref="NumStoreSPILLVSRRCAsVec">NumStoreSPILLVSRRCAsVec</dfn>,</td></tr>
<tr><th id="49">49</th><td>          <q>"Number of spillvsrrc spilled to stack as vec"</q>);</td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStoreSPILLVSRRCAsGpr = {&quot;ppc-instr-info&quot;, &quot;NumStoreSPILLVSRRCAsGpr&quot;, &quot;Number of spillvsrrc spilled to stack as gpr&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStoreSPILLVSRRCAsGpr" title='NumStoreSPILLVSRRCAsGpr' data-ref="NumStoreSPILLVSRRCAsGpr">NumStoreSPILLVSRRCAsGpr</dfn>,</td></tr>
<tr><th id="51">51</th><td>          <q>"Number of spillvsrrc spilled to stack as gpr"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumGPRtoVSRSpill = {&quot;ppc-instr-info&quot;, &quot;NumGPRtoVSRSpill&quot;, &quot;Number of gpr spills to spillvsrrc&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumGPRtoVSRSpill" title='NumGPRtoVSRSpill' data-ref="NumGPRtoVSRSpill">NumGPRtoVSRSpill</dfn>, <q>"Number of gpr spills to spillvsrrc"</q>);</td></tr>
<tr><th id="53">53</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic CmpIselsConverted = {&quot;ppc-instr-info&quot;, &quot;CmpIselsConverted&quot;, &quot;Number of ISELs that depend on comparison of constants converted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="CmpIselsConverted" title='CmpIselsConverted' data-ref="CmpIselsConverted">CmpIselsConverted</dfn>,</td></tr>
<tr><th id="54">54</th><td>          <q>"Number of ISELs that depend on comparison of constants converted"</q>);</td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MissedConvertibleImmediateInstrs = {&quot;ppc-instr-info&quot;, &quot;MissedConvertibleImmediateInstrs&quot;, &quot;Number of compare-immediate instructions fed by constants&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MissedConvertibleImmediateInstrs" title='MissedConvertibleImmediateInstrs' data-ref="MissedConvertibleImmediateInstrs">MissedConvertibleImmediateInstrs</dfn>,</td></tr>
<tr><th id="56">56</th><td>          <q>"Number of compare-immediate instructions fed by constants"</q>);</td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumRcRotatesConvertedToRcAnd = {&quot;ppc-instr-info&quot;, &quot;NumRcRotatesConvertedToRcAnd&quot;, &quot;Number of record-form rotates converted to record-form andi&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRcRotatesConvertedToRcAnd" title='NumRcRotatesConvertedToRcAnd' data-ref="NumRcRotatesConvertedToRcAnd">NumRcRotatesConvertedToRcAnd</dfn>,</td></tr>
<tr><th id="58">58</th><td>          <q>"Number of record-form rotates converted to record-form andi"</q>);</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span></td></tr>
<tr><th id="61">61</th><td><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-type='cl::opt&lt;bool&gt;' data-ref="DisableCTRLoopAnal">DisableCTRLoopAnal</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-ppc-ctrloop-analysis"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="62">62</th><td>            <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable analysis for CTR loops"</q>));</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableCmpOpt" title='DisableCmpOpt' data-type='cl::opt&lt;bool&gt;' data-ref="DisableCmpOpt">DisableCmpOpt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-ppc-cmp-opt"</q>,</td></tr>
<tr><th id="65">65</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable compare instruction optimization"</q>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="VSXSelfCopyCrash" title='VSXSelfCopyCrash' data-type='cl::opt&lt;bool&gt;' data-ref="VSXSelfCopyCrash">VSXSelfCopyCrash</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"crash-on-ppc-vsx-self-copy"</q>,</td></tr>
<tr><th id="68">68</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Causes the backend to crash instead of generating a nop VSX copy"</q>),</td></tr>
<tr><th id="69">69</th><td><span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="72">72</th><td><dfn class="tu decl def" id="UseOldLatencyCalc" title='UseOldLatencyCalc' data-type='cl::opt&lt;bool&gt;' data-ref="UseOldLatencyCalc">UseOldLatencyCalc</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-old-latency-calc"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="73">73</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use the old (incorrect) instruction latency calculation"</q>));</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>// Index into the OpcodesForSpill array.</i></td></tr>
<tr><th id="76">76</th><td><b>enum</b> <dfn class="type def" id="SpillOpcodeKey" title='SpillOpcodeKey' data-ref="SpillOpcodeKey">SpillOpcodeKey</dfn> {</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_Int4Spill" title='SpillOpcodeKey::SOK_Int4Spill' data-ref="SpillOpcodeKey::SOK_Int4Spill">SOK_Int4Spill</dfn>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_Int8Spill" title='SpillOpcodeKey::SOK_Int8Spill' data-ref="SpillOpcodeKey::SOK_Int8Spill">SOK_Int8Spill</dfn>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_Float8Spill" title='SpillOpcodeKey::SOK_Float8Spill' data-ref="SpillOpcodeKey::SOK_Float8Spill">SOK_Float8Spill</dfn>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_Float4Spill" title='SpillOpcodeKey::SOK_Float4Spill' data-ref="SpillOpcodeKey::SOK_Float4Spill">SOK_Float4Spill</dfn>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_CRSpill" title='SpillOpcodeKey::SOK_CRSpill' data-ref="SpillOpcodeKey::SOK_CRSpill">SOK_CRSpill</dfn>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_CRBitSpill" title='SpillOpcodeKey::SOK_CRBitSpill' data-ref="SpillOpcodeKey::SOK_CRBitSpill">SOK_CRBitSpill</dfn>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_VRVectorSpill" title='SpillOpcodeKey::SOK_VRVectorSpill' data-ref="SpillOpcodeKey::SOK_VRVectorSpill">SOK_VRVectorSpill</dfn>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_VSXVectorSpill" title='SpillOpcodeKey::SOK_VSXVectorSpill' data-ref="SpillOpcodeKey::SOK_VSXVectorSpill">SOK_VSXVectorSpill</dfn>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_VectorFloat8Spill" title='SpillOpcodeKey::SOK_VectorFloat8Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</dfn>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_VectorFloat4Spill" title='SpillOpcodeKey::SOK_VectorFloat4Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</dfn>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_VRSaveSpill" title='SpillOpcodeKey::SOK_VRSaveSpill' data-ref="SpillOpcodeKey::SOK_VRSaveSpill">SOK_VRSaveSpill</dfn>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_QuadFloat8Spill" title='SpillOpcodeKey::SOK_QuadFloat8Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat8Spill">SOK_QuadFloat8Spill</dfn>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_QuadFloat4Spill" title='SpillOpcodeKey::SOK_QuadFloat4Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat4Spill">SOK_QuadFloat4Spill</dfn>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_QuadBitSpill" title='SpillOpcodeKey::SOK_QuadBitSpill' data-ref="SpillOpcodeKey::SOK_QuadBitSpill">SOK_QuadBitSpill</dfn>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_SpillToVSR" title='SpillOpcodeKey::SOK_SpillToVSR' data-ref="SpillOpcodeKey::SOK_SpillToVSR">SOK_SpillToVSR</dfn>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_SPESpill" title='SpillOpcodeKey::SOK_SPESpill' data-ref="SpillOpcodeKey::SOK_SPESpill">SOK_SPESpill</dfn>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_SPE4Spill" title='SpillOpcodeKey::SOK_SPE4Spill' data-ref="SpillOpcodeKey::SOK_SPE4Spill">SOK_SPE4Spill</dfn>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="SpillOpcodeKey::SOK_LastOpcodeSpill" title='SpillOpcodeKey::SOK_LastOpcodeSpill' data-ref="SpillOpcodeKey::SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</dfn>  <i>// This must be last on the enum.</i></td></tr>
<tr><th id="95">95</th><td>};</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="98">98</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm12PPCInstrInfo6anchorEv" title='llvm::PPCInstrInfo::anchor' data-ref="_ZN4llvm12PPCInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE" title='llvm::PPCInstrInfo::PPCInstrInfo' data-ref="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE">PPCInstrInfo</dfn>(<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='llvm::PPCSubtarget &amp;' data-ref="1STI">STI</dfn>)</td></tr>
<tr><th id="101">101</th><td>    : PPCGenInstrInfo(PPC::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::PPC&apos;">ADJCALLSTACKDOWN</span>, PPC::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::PPC&apos;">ADJCALLSTACKUP</span>,</td></tr>
<tr><th id="102">102</th><td>                      <i>/* CatchRetOpcode */</i> -<var>1</var>,</td></tr>
<tr><th id="103">103</th><td>                      STI.isPPC64() ? PPC::<span class='error' title="no member named &apos;BLR8&apos; in namespace &apos;llvm::PPC&apos;">BLR8</span> : PPC::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::PPC&apos;">BLR</span>),</td></tr>
<tr><th id="104">104</th><td>      <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>), RI(STI.getTargetMachine()) {}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i class="doc">/// CreateTargetHazardRecognizer - Return the hazard recognizer to use for</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// this target when scheduling the DAG.</i></td></tr>
<tr><th id="108">108</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="109">109</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col2 decl" id="2STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="2STI">STI</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="3DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="3DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="4Directive" title='Directive' data-type='unsigned int' data-ref="4Directive">Directive</dfn> =</td></tr>
<tr><th id="112">112</th><td>      <span class='error' title="static_cast from &apos;const llvm::TargetSubtargetInfo *&apos; to &apos;const llvm::PPCSubtarget *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> PPCSubtarget *&gt;(STI)-&gt;getDarwinDirective();</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (<a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_440" title='llvm::PPC::DIR_440' data-ref="llvm::PPC::DIR_440">DIR_440</a> || <a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_A2" title='llvm::PPC::DIR_A2' data-ref="llvm::PPC::DIR_A2">DIR_A2</a> ||</td></tr>
<tr><th id="114">114</th><td>      <a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E500mc" title='llvm::PPC::DIR_E500mc' data-ref="llvm::PPC::DIR_E500mc">DIR_E500mc</a> || <a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E5500" title='llvm::PPC::DIR_E5500' data-ref="llvm::PPC::DIR_E5500">DIR_E5500</a>) {</td></tr>
<tr><th id="115">115</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="5II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="5II">II</dfn> =</td></tr>
<tr><th id="116">116</th><td>        <span class='error' title="static_cast from &apos;const llvm::TargetSubtargetInfo *&apos; to &apos;const llvm::PPCSubtarget *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> PPCSubtarget *&gt;(STI)-&gt;getInstrItineraryData();</td></tr>
<tr><th id="117">117</th><td>    <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col5 ref" href="#5II" title='II' data-ref="5II">II</a>, <a class="local col3 ref" href="#3DAG" title='DAG' data-ref="3DAG">DAG</a>);</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">CreateTargetHazardRecognizer</span>(STI, DAG);</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i class="doc">/// CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// to use for this target when scheduling the DAG.</i></td></tr>
<tr><th id="125">125</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="126">126</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="6II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="6II">II</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col7 decl" id="7DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="7DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8Directive" title='Directive' data-type='unsigned int' data-ref="8Directive">Directive</dfn> =</td></tr>
<tr><th id="129">129</th><td>      <a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget18getDarwinDirectiveEv" title='llvm::PPCSubtarget::getDarwinDirective' data-ref="_ZNK4llvm12PPCSubtarget18getDarwinDirectiveEv">getDarwinDirective</a>();</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// FIXME: Leaving this as-is until we have POWER9 scheduling info</i></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR7" title='llvm::PPC::DIR_PWR7' data-ref="llvm::PPC::DIR_PWR7">DIR_PWR7</a> || <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR8" title='llvm::PPC::DIR_PWR8' data-ref="llvm::PPC::DIR_PWR8">DIR_PWR8</a>)</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <b>new</b> <a class="type" href="PPCHazardRecognizers.h.html#llvm::PPCDispatchGroupSBHazardRecognizer" title='llvm::PPCDispatchGroupSBHazardRecognizer' data-ref="llvm::PPCDispatchGroupSBHazardRecognizer">PPCDispatchGroupSBHazardRecognizer</a><a class="ref" href="PPCHazardRecognizers.h.html#_ZN4llvm34PPCDispatchGroupSBHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::PPCDispatchGroupSBHazardRecognizer::PPCDispatchGroupSBHazardRecognizer' data-ref="_ZN4llvm34PPCDispatchGroupSBHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">(</a><a class="local col6 ref" href="#6II" title='II' data-ref="6II">II</a>, <a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG">DAG</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// Most subtargets use a PPC970 recognizer.</i></td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_440" title='llvm::PPC::DIR_440' data-ref="llvm::PPC::DIR_440">DIR_440</a> &amp;&amp; <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_A2" title='llvm::PPC::DIR_A2' data-ref="llvm::PPC::DIR_A2">DIR_A2</a> &amp;&amp;</td></tr>
<tr><th id="137">137</th><td>      <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E500mc" title='llvm::PPC::DIR_E500mc' data-ref="llvm::PPC::DIR_E500mc">DIR_E500mc</a> &amp;&amp; <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E5500" title='llvm::PPC::DIR_E5500' data-ref="llvm::PPC::DIR_E5500">DIR_E5500</a>) {</td></tr>
<tr><th id="138">138</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DAG-&gt;TII &amp;&amp; &quot;No InstrInfo?&quot;) ? void (0) : __assert_fail (&quot;DAG-&gt;TII &amp;&amp; \&quot;No InstrInfo?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 138, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a> &amp;&amp; <q>"No InstrInfo?"</q>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <b>new</b> <a class="type" href="PPCHazardRecognizers.h.html#llvm::PPCHazardRecognizer970" title='llvm::PPCHazardRecognizer970' data-ref="llvm::PPCHazardRecognizer970">PPCHazardRecognizer970</a><a class="ref" href="PPCHazardRecognizers.h.html#_ZN4llvm22PPCHazardRecognizer970C1ERKNS_11ScheduleDAGE" title='llvm::PPCHazardRecognizer970::PPCHazardRecognizer970' data-ref="_ZN4llvm22PPCHazardRecognizer970C1ERKNS_11ScheduleDAGE">(</a>*<a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG">DAG</a>);</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col6 ref" href="#6II" title='II' data-ref="6II">II</a>, <a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG">DAG</a>);</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="9ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="9ItinData">ItinData</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                       <em>unsigned</em> *<dfn class="local col1 decl" id="11PredCost" title='PredCost' data-type='unsigned int *' data-ref="11PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="149">149</th><td>  <b>if</b> (!<a class="local col9 ref" href="#9ItinData" title='ItinData' data-ref="9ItinData">ItinData</a> || <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseOldLatencyCalc" title='UseOldLatencyCalc' data-use='m' data-ref="UseOldLatencyCalc">UseOldLatencyCalc</a>)</td></tr>
<tr><th id="150">150</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;PPCGenInstrInfo&apos;; did you mean &apos;PPCInstrInfo&apos;?"><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCGenInstrInfo</a></span>::<a class="member" href="#_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col9 ref" href="#9ItinData" title='ItinData' data-ref="9ItinData">ItinData</a>, <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>, <a class="local col1 ref" href="#11PredCost" title='PredCost' data-ref="11PredCost">PredCost</a>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// The default implementation of getInstrLatency calls getStageLatency, but</i></td></tr>
<tr><th id="153">153</th><td><i>  // getStageLatency does not do the right thing for us. While we have</i></td></tr>
<tr><th id="154">154</th><td><i>  // itinerary, most cores are fully pipelined, and so the itineraries only</i></td></tr>
<tr><th id="155">155</th><td><i>  // express the first part of the pipeline, not every stage. Instead, we need</i></td></tr>
<tr><th id="156">156</th><td><i>  // to use the listed output operand cycle number (using operand 0 here, which</i></td></tr>
<tr><th id="157">157</th><td><i>  // is an output).</i></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Latency" title='Latency' data-type='unsigned int' data-ref="12Latency">Latency</dfn> = <var>1</var>;</td></tr>
<tr><th id="160">160</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13DefClass" title='DefClass' data-type='unsigned int' data-ref="13DefClass">DefClass</dfn> = <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="161">161</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14i" title='i' data-type='unsigned int' data-ref="14i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="15e" title='e' data-type='unsigned int' data-ref="15e">e</dfn> = <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#14i" title='i' data-ref="14i">i</a> != <a class="local col5 ref" href="#15e" title='e' data-ref="15e">e</a>; ++<a class="local col4 ref" href="#14i" title='i' data-ref="14i">i</a>) {</td></tr>
<tr><th id="162">162</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="16MO">MO</dfn> = <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#14i" title='i' data-ref="14i">i</a>);</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (!<a class="local col6 ref" href="#16MO" title='MO' data-ref="16MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#16MO" title='MO' data-ref="16MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col6 ref" href="#16MO" title='MO' data-ref="16MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="164">164</th><td>      <b>continue</b>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <em>int</em> <dfn class="local col7 decl" id="17Cycle" title='Cycle' data-type='int' data-ref="17Cycle">Cycle</dfn> = <a class="local col9 ref" href="#9ItinData" title='ItinData' data-ref="9ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col3 ref" href="#13DefClass" title='DefClass' data-ref="13DefClass">DefClass</a>, <a class="local col4 ref" href="#14i" title='i' data-ref="14i">i</a>);</td></tr>
<tr><th id="167">167</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Cycle" title='Cycle' data-ref="17Cycle">Cycle</a> &lt; <var>0</var>)</td></tr>
<tr><th id="168">168</th><td>      <b>continue</b>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <a class="local col2 ref" href="#12Latency" title='Latency' data-ref="12Latency">Latency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#12Latency" title='Latency' data-ref="12Latency">Latency</a>, (<em>unsigned</em>) <a class="local col7 ref" href="#17Cycle" title='Cycle' data-ref="17Cycle">Cycle</a>);</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <a class="local col2 ref" href="#12Latency" title='Latency' data-ref="12Latency">Latency</a>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>int</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="18ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="18ItinData">ItinData</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="19DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20DefIdx" title='DefIdx' data-type='unsigned int' data-ref="20DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="21UseMI">UseMI</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="22UseIdx" title='UseIdx' data-type='unsigned int' data-ref="22UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="180">180</th><td>  <em>int</em> <dfn class="local col3 decl" id="23Latency" title='Latency' data-type='int' data-ref="23Latency">Latency</dfn> = <span class='error' title="use of undeclared identifier &apos;PPCGenInstrInfo&apos;; did you mean &apos;PPCInstrInfo&apos;?"><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCGenInstrInfo</a></span>::<a class="member" href="#_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</a>(<a class="local col8 ref" href="#18ItinData" title='ItinData' data-ref="18ItinData">ItinData</a>, <a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI">DefMI</a>, <a class="local col0 ref" href="#20DefIdx" title='DefIdx' data-ref="20DefIdx">DefIdx</a>,</td></tr>
<tr><th id="181">181</th><td>                                                   <a class="local col1 ref" href="#21UseMI" title='UseMI' data-ref="21UseMI">UseMI</a>, <a class="local col2 ref" href="#22UseIdx" title='UseIdx' data-ref="22UseIdx">UseIdx</a>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (!<a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency">Latency</a>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="24DefMO">DefMO</dfn> = <a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20DefIdx" title='DefIdx' data-ref="20DefIdx">DefIdx</a>);</td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='unsigned int' data-ref="25Reg">Reg</dfn> = <a class="local col4 ref" href="#24DefMO" title='DefMO' data-ref="24DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="local col6 decl" id="26IsRegCR" title='IsRegCR' data-type='bool' data-ref="26IsRegCR">IsRegCR</dfn>;</td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>)) {</td></tr>
<tr><th id="191">191</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="27MRI">MRI</dfn> =</td></tr>
<tr><th id="192">192</th><td>        &amp;<a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="193">193</th><td>    IsRegCR = MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>) ||</td></tr>
<tr><th id="194">194</th><td>              MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>);</td></tr>
<tr><th id="195">195</th><td>  } <b>else</b> {</td></tr>
<tr><th id="196">196</th><td>    IsRegCR = PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="197">197</th><td>              PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.contains(Reg);</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col1 ref" href="#21UseMI" title='UseMI' data-ref="21UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <a class="local col6 ref" href="#26IsRegCR" title='IsRegCR' data-ref="26IsRegCR">IsRegCR</a>) {</td></tr>
<tr><th id="201">201</th><td>    <b>if</b> (<a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency">Latency</a> &lt; <var>0</var>)</td></tr>
<tr><th id="202">202</th><td>      <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency">Latency</a> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col8 ref" href="#18ItinData" title='ItinData' data-ref="18ItinData">ItinData</a>, <a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI">DefMI</a>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <i>// On some cores, there is an additional delay between writing to a condition</i></td></tr>
<tr><th id="205">205</th><td><i>    // register, and using it from a branch.</i></td></tr>
<tr><th id="206">206</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="28Directive" title='Directive' data-type='unsigned int' data-ref="28Directive">Directive</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget18getDarwinDirectiveEv" title='llvm::PPCSubtarget::getDarwinDirective' data-ref="_ZNK4llvm12PPCSubtarget18getDarwinDirectiveEv">getDarwinDirective</a>();</td></tr>
<tr><th id="207">207</th><td>    <b>switch</b> (<a class="local col8 ref" href="#28Directive" title='Directive' data-ref="28Directive">Directive</a>) {</td></tr>
<tr><th id="208">208</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="209">209</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_7400" title='llvm::PPC::DIR_7400' data-ref="llvm::PPC::DIR_7400">DIR_7400</a>:</td></tr>
<tr><th id="210">210</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_750" title='llvm::PPC::DIR_750' data-ref="llvm::PPC::DIR_750">DIR_750</a>:</td></tr>
<tr><th id="211">211</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_970" title='llvm::PPC::DIR_970' data-ref="llvm::PPC::DIR_970">DIR_970</a>:</td></tr>
<tr><th id="212">212</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E5500" title='llvm::PPC::DIR_E5500' data-ref="llvm::PPC::DIR_E5500">DIR_E5500</a>:</td></tr>
<tr><th id="213">213</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR4" title='llvm::PPC::DIR_PWR4' data-ref="llvm::PPC::DIR_PWR4">DIR_PWR4</a>:</td></tr>
<tr><th id="214">214</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR5" title='llvm::PPC::DIR_PWR5' data-ref="llvm::PPC::DIR_PWR5">DIR_PWR5</a>:</td></tr>
<tr><th id="215">215</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR5X" title='llvm::PPC::DIR_PWR5X' data-ref="llvm::PPC::DIR_PWR5X">DIR_PWR5X</a>:</td></tr>
<tr><th id="216">216</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR6" title='llvm::PPC::DIR_PWR6' data-ref="llvm::PPC::DIR_PWR6">DIR_PWR6</a>:</td></tr>
<tr><th id="217">217</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR6X" title='llvm::PPC::DIR_PWR6X' data-ref="llvm::PPC::DIR_PWR6X">DIR_PWR6X</a>:</td></tr>
<tr><th id="218">218</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR7" title='llvm::PPC::DIR_PWR7' data-ref="llvm::PPC::DIR_PWR7">DIR_PWR7</a>:</td></tr>
<tr><th id="219">219</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR8" title='llvm::PPC::DIR_PWR8' data-ref="llvm::PPC::DIR_PWR8">DIR_PWR8</a>:</td></tr>
<tr><th id="220">220</th><td>    <i>// FIXME: Is this needed for POWER9?</i></td></tr>
<tr><th id="221">221</th><td>      <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency">Latency</a> += <var>2</var>;</td></tr>
<tr><th id="222">222</th><td>      <b>break</b>;</td></tr>
<tr><th id="223">223</th><td>    }</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>return</b> <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency">Latency</a>;</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>// This function does not list all associative and commutative operations, but</i></td></tr>
<tr><th id="230">230</th><td><i>// only those worth feeding through the machine combiner in an attempt to</i></td></tr>
<tr><th id="231">231</th><td><i>// reduce the critical path. Mostly, this means floating-point operations,</i></td></tr>
<tr><th id="232">232</th><td><i>// because they have high latencies (compared to other operations, such and</i></td></tr>
<tr><th id="233">233</th><td><i>// and/or, which are also associative and commutative, but have low latencies).</i></td></tr>
<tr><th id="234">234</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="29Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29Inst" title='Inst' data-ref="29Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="236">236</th><td>  <i>// FP Add:</i></td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;FADD&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;ISD::FADD&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a></span>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;FADDS&apos; in namespace &apos;llvm::PPC&apos;">FADDS</span>:</td></tr>
<tr><th id="239">239</th><td>  <i>// FP Multiply:</i></td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;FMUL&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;ISD::FMUL&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a></span>:</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;FMULS&apos; in namespace &apos;llvm::PPC&apos;">FMULS</span>:</td></tr>
<tr><th id="242">242</th><td>  <i>// Altivec Add:</i></td></tr>
<tr><th id="243">243</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;VADDFP&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;PPCISD::VMADDFP&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::VMADDFP" title='llvm::PPCISD::NodeType::VMADDFP' data-ref="llvm::PPCISD::NodeType::VMADDFP">VADDFP</a></span>:</td></tr>
<tr><th id="244">244</th><td>  <i>// VSX Add:</i></td></tr>
<tr><th id="245">245</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XSADDDP&apos; in namespace &apos;llvm::PPC&apos;">XSADDDP</span>:</td></tr>
<tr><th id="246">246</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XVADDDP&apos; in namespace &apos;llvm::PPC&apos;">XVADDDP</span>:</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XVADDSP&apos; in namespace &apos;llvm::PPC&apos;">XVADDSP</span>:</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XSADDSP&apos; in namespace &apos;llvm::PPC&apos;">XSADDSP</span>:</td></tr>
<tr><th id="249">249</th><td>  <i>// VSX Multiply:</i></td></tr>
<tr><th id="250">250</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XSMULDP&apos; in namespace &apos;llvm::PPC&apos;">XSMULDP</span>:</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XVMULDP&apos; in namespace &apos;llvm::PPC&apos;">XVMULDP</span>:</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XVMULSP&apos; in namespace &apos;llvm::PPC&apos;">XVMULSP</span>:</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XSMULSP&apos; in namespace &apos;llvm::PPC&apos;">XSMULSP</span>:</td></tr>
<tr><th id="254">254</th><td>  <i>// QPX Add:</i></td></tr>
<tr><th id="255">255</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QVFADD&apos; in namespace &apos;llvm::PPC&apos;">QVFADD</span>:</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QVFADDS&apos; in namespace &apos;llvm::PPC&apos;">QVFADDS</span>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QVFADDSs&apos; in namespace &apos;llvm::PPC&apos;">QVFADDSs</span>:</td></tr>
<tr><th id="258">258</th><td>  <i>// QPX Multiply:</i></td></tr>
<tr><th id="259">259</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QVFMUL&apos; in namespace &apos;llvm::PPC&apos;">QVFMUL</span>:</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QVFMULS&apos; in namespace &apos;llvm::PPC&apos;">QVFMULS</span>:</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QVFMULSs&apos; in namespace &apos;llvm::PPC&apos;">QVFMULSs</span>:</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="263">263</th><td>  <b>default</b>:</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td>}</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='llvm::PPCInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="269">269</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="30Root">Root</dfn>,</td></tr>
<tr><th id="270">270</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col1 decl" id="31Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="31Patterns">Patterns</dfn>) <em>const</em> {</td></tr>
<tr><th id="271">271</th><td>  <i>// Using the machine combiner in this way is potentially expensive, so</i></td></tr>
<tr><th id="272">272</th><td><i>  // restrict to when aggressive optimizations are desired.</i></td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (<a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getTargetMachineEv" title='llvm::PPCSubtarget::getTargetMachine' data-ref="_ZNK4llvm12PPCSubtarget16getTargetMachineEv">getTargetMachine</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Aggressive" title='llvm::CodeGenOpt::Level::Aggressive' data-ref="llvm::CodeGenOpt::Level::Aggressive">Aggressive</a>)</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i>// FP reassociation is only legal when we don't need strict IEEE semantics.</i></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (!<a class="local col0 ref" href="#30Root" title='Root' data-ref="30Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath">UnsafeFPMath</a>)</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">getMachineCombinerPatterns</span>(Root, Patterns);</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>// Detect 32 -&gt; 64-bit extensions where we may reuse the low sub-register.</i></td></tr>
<tr><th id="284">284</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::PPCInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="32MI">MI</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col3 decl" id="33SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="33SrcReg">SrcReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="34DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="34DstReg">DstReg</dfn>,</td></tr>
<tr><th id="286">286</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col5 decl" id="35SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="35SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>  <b>switch</b> (<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="288">288</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW&apos; in namespace &apos;llvm::PPC&apos;">EXTSW</span>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW_32&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32</span>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span>:</td></tr>
<tr><th id="292">292</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="293">293</th><td>    <a class="local col4 ref" href="#34DstReg" title='DstReg' data-ref="34DstReg">DstReg</a> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="294">294</th><td>    SubIdx = PPC::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::PPC&apos;">sub_32</span>;</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="36MI">MI</dfn>,</td></tr>
<tr><th id="300">300</th><td>                                           <em>int</em> &amp;<dfn class="local col7 decl" id="37FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="37FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="301">301</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="38Opcode" title='Opcode' data-type='unsigned int' data-ref="38Opcode">Opcode</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="302">302</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col9 decl" id="39OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="39OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</a>();</td></tr>
<tr><th id="303">303</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col0 decl" id="40End" title='End' data-type='const unsigned int *' data-ref="40End">End</dfn> = <a class="local col9 ref" href="#39OpcodesForSpill" title='OpcodesForSpill' data-ref="39OpcodesForSpill">OpcodesForSpill</a> + <a class="enum" href="#SpillOpcodeKey::SOK_LastOpcodeSpill" title='SpillOpcodeKey::SOK_LastOpcodeSpill' data-ref="SpillOpcodeKey::SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col0 ref" href="#40End" title='End' data-ref="40End">End</a> != <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="local col9 ref" href="#39OpcodesForSpill" title='OpcodesForSpill' data-ref="39OpcodesForSpill">OpcodesForSpill</a>, <a class="local col0 ref" href="#40End" title='End' data-ref="40End">End</a>, <a class="local col8 ref" href="#38Opcode" title='Opcode' data-ref="38Opcode">Opcode</a>)) {</td></tr>
<tr><th id="306">306</th><td>    <i>// Check for the operands added by addFrameReference (the immediate is the</i></td></tr>
<tr><th id="307">307</th><td><i>    // offset which defaults to 0).</i></td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;&amp;</td></tr>
<tr><th id="309">309</th><td>        <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="310">310</th><td>      <a class="local col7 ref" href="#37FrameIndex" title='FrameIndex' data-ref="37FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="311">311</th><td>      <b>return</b> <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="312">312</th><td>    }</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i>// For opcodes with the ReMaterializable flag set, this function is called to</i></td></tr>
<tr><th id="318">318</th><td><i>// verify the instruction is really rematable.</i></td></tr>
<tr><th id="319">319</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::PPCInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn>,</td></tr>
<tr><th id="320">320</th><td>                                                     <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="42AA" title='AA' data-type='AliasAnalysis *' data-ref="42AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="321">321</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="322">322</th><td>  <b>default</b>:</td></tr>
<tr><th id="323">323</th><td>    <i>// This function should only be called for opcodes with the ReMaterializable</i></td></tr>
<tr><th id="324">324</th><td><i>    // flag set.</i></td></tr>
<tr><th id="325">325</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown rematerializable operation!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 325)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown rematerializable operation!"</q>);</td></tr>
<tr><th id="326">326</th><td>    <b>break</b>;</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>:</td></tr>
<tr><th id="328">328</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>:</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span>:</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span>:</td></tr>
<tr><th id="331">331</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;QVGPCI&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;PPCISD::QVGPCI&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::QVGPCI" title='llvm::PPCISD::NodeType::QVGPCI' data-ref="llvm::PPCISD::NodeType::QVGPCI">QVGPCI</a></span>:</td></tr>
<tr><th id="332">332</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDIStocHA&apos; in namespace &apos;llvm::PPC&apos;">ADDIStocHA</span>:</td></tr>
<tr><th id="333">333</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span>:</td></tr>
<tr><th id="334">334</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;LOAD_STACK_GUARD&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;TargetOpcode::LOAD_STACK_GUARD&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a></span>:</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XXLXORz&apos; in namespace &apos;llvm::PPC&apos;">XXLXORz</span>:</td></tr>
<tr><th id="336">336</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XXLXORspz&apos; in namespace &apos;llvm::PPC&apos;">XXLXORspz</span>:</td></tr>
<tr><th id="337">337</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XXLXORdpz&apos; in namespace &apos;llvm::PPC&apos;">XXLXORdpz</span>:</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;V_SET0B&apos; in namespace &apos;llvm::PPC&apos;">V_SET0B</span>:</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;V_SET0H&apos; in namespace &apos;llvm::PPC&apos;">V_SET0H</span>:</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;V_SET0&apos; in namespace &apos;llvm::PPC&apos;">V_SET0</span>:</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;V_SETALLONESB&apos; in namespace &apos;llvm::PPC&apos;">V_SETALLONESB</span>:</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;V_SETALLONESH&apos; in namespace &apos;llvm::PPC&apos;">V_SETALLONESH</span>:</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;V_SETALLONES&apos; in namespace &apos;llvm::PPC&apos;">V_SETALLONES</span>:</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CRSET&apos; in namespace &apos;llvm::PPC&apos;">CRSET</span>:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CRUNSET&apos; in namespace &apos;llvm::PPC&apos;">CRUNSET</span>:</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                          <em>int</em> &amp;<dfn class="local col4 decl" id="44FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="44FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45Opcode" title='Opcode' data-type='unsigned int' data-ref="45Opcode">Opcode</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="354">354</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col6 decl" id="46OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="46OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</a>();</td></tr>
<tr><th id="355">355</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col7 decl" id="47End" title='End' data-type='const unsigned int *' data-ref="47End">End</dfn> = <a class="local col6 ref" href="#46OpcodesForSpill" title='OpcodesForSpill' data-ref="46OpcodesForSpill">OpcodesForSpill</a> + <a class="enum" href="#SpillOpcodeKey::SOK_LastOpcodeSpill" title='SpillOpcodeKey::SOK_LastOpcodeSpill' data-ref="SpillOpcodeKey::SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <b>if</b> (<a class="local col7 ref" href="#47End" title='End' data-ref="47End">End</a> != <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="local col6 ref" href="#46OpcodesForSpill" title='OpcodesForSpill' data-ref="46OpcodesForSpill">OpcodesForSpill</a>, <a class="local col7 ref" href="#47End" title='End' data-ref="47End">End</a>, <a class="local col5 ref" href="#45Opcode" title='Opcode' data-ref="45Opcode">Opcode</a>)) {</td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;&amp;</td></tr>
<tr><th id="359">359</th><td>        <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="360">360</th><td>      <a class="local col4 ref" href="#44FrameIndex" title='FrameIndex' data-ref="44FrameIndex">FrameIndex</a> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="361">361</th><td>      <b>return</b> <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="362">362</th><td>    }</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::PPCInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="48MI">MI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="49NewMI" title='NewMI' data-type='bool' data-ref="49NewMI">NewMI</dfn>,</td></tr>
<tr><th id="368">368</th><td>                                                   <em>unsigned</em> <dfn class="local col0 decl" id="50OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="50OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="369">369</th><td>                                                   <em>unsigned</em> <dfn class="local col1 decl" id="51OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="51OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="370">370</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="52MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="52MF">MF</dfn> = *<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// Normal instructions can be commuted the obvious way.</i></td></tr>
<tr><th id="373">373</th><td>  <b>if</b> (MI.getOpcode() != PPC::<span class='error' title="no member named &apos;RLWIMI&apos; in namespace &apos;llvm::PPC&apos;">RLWIMI</span> &amp;&amp; MI.getOpcode() != PPC::<span class='error' title="no member named &apos;RLWIMIo&apos; in namespace &apos;llvm::PPC&apos;">RLWIMIo</span>)</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument"><span class='error' title="&apos;commuteInstructionImpl&apos; is a protected member of &apos;llvm::TargetInstrInfo&apos;">commuteInstructionImpl</span></span>(MI, NewMI, OpIdx1, OpIdx2);</td></tr>
<tr><th id="375">375</th><td>  <i>// Note that RLWIMI can be commuted as a 32-bit instruction, but not as a</i></td></tr>
<tr><th id="376">376</th><td><i>  // 64-bit instruction (so we don't handle PPC::RLWIMI8 here), because</i></td></tr>
<tr><th id="377">377</th><td><i>  // changing the relative order of the mask operands might change what happens</i></td></tr>
<tr><th id="378">378</th><td><i>  // to the high-bits of the mask (and, thus, the result).</i></td></tr>
<tr><th id="379">379</th><td><i></i></td></tr>
<tr><th id="380">380</th><td><i>  // Cannot commute if it has a non-zero rotate count.</i></td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i>// If we have a zero rotate count, we have:</i></td></tr>
<tr><th id="385">385</th><td><i>  //   M = mask(MB,ME)</i></td></tr>
<tr><th id="386">386</th><td><i>  //   Op0 = (Op1 &amp; ~M) | (Op2 &amp; M)</i></td></tr>
<tr><th id="387">387</th><td><i>  // Change this to:</i></td></tr>
<tr><th id="388">388</th><td><i>  //   M = mask((ME+1)&amp;31, (MB-1)&amp;31)</i></td></tr>
<tr><th id="389">389</th><td><i>  //   Op0 = (Op2 &amp; ~M) | (Op1 &amp; M)</i></td></tr>
<tr><th id="390">390</th><td><i></i></td></tr>
<tr><th id="391">391</th><td><i>  // Swap op1/op2</i></td></tr>
<tr><th id="392">392</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((OpIdx1 == 1 &amp;&amp; OpIdx2 == 2) || (OpIdx1 == 2 &amp;&amp; OpIdx2 == 1)) &amp;&amp; &quot;Only the operands 1 and 2 can be swapped in RLSIMI/RLWIMIo.&quot;) ? void (0) : __assert_fail (&quot;((OpIdx1 == 1 &amp;&amp; OpIdx2 == 2) || (OpIdx1 == 2 &amp;&amp; OpIdx2 == 1)) &amp;&amp; \&quot;Only the operands 1 and 2 can be swapped in RLSIMI/RLWIMIo.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 393, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col0 ref" href="#50OpIdx1" title='OpIdx1' data-ref="50OpIdx1">OpIdx1</a> == <var>1</var> &amp;&amp; <a class="local col1 ref" href="#51OpIdx2" title='OpIdx2' data-ref="51OpIdx2">OpIdx2</a> == <var>2</var>) || (<a class="local col0 ref" href="#50OpIdx1" title='OpIdx1' data-ref="50OpIdx1">OpIdx1</a> == <var>2</var> &amp;&amp; <a class="local col1 ref" href="#51OpIdx2" title='OpIdx2' data-ref="51OpIdx2">OpIdx2</a> == <var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="393">393</th><td>         <q>"Only the operands 1 and 2 can be swapped in RLSIMI/RLWIMIo."</q>);</td></tr>
<tr><th id="394">394</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Reg0" title='Reg0' data-type='unsigned int' data-ref="53Reg0">Reg0</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="395">395</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54Reg1" title='Reg1' data-type='unsigned int' data-ref="54Reg1">Reg1</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="396">396</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55Reg2" title='Reg2' data-type='unsigned int' data-ref="55Reg2">Reg2</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="397">397</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56SubReg1" title='SubReg1' data-type='unsigned int' data-ref="56SubReg1">SubReg1</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="398">398</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57SubReg2" title='SubReg2' data-type='unsigned int' data-ref="57SubReg2">SubReg2</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58Reg1IsKill" title='Reg1IsKill' data-type='bool' data-ref="58Reg1IsKill">Reg1IsKill</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59Reg2IsKill" title='Reg2IsKill' data-type='bool' data-ref="59Reg2IsKill">Reg2IsKill</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="local col0 decl" id="60ChangeReg0" title='ChangeReg0' data-type='bool' data-ref="60ChangeReg0">ChangeReg0</dfn> = <b>false</b>;</td></tr>
<tr><th id="402">402</th><td>  <i>// If machine instrs are no longer in two-address forms, update</i></td></tr>
<tr><th id="403">403</th><td><i>  // destination register as well.</i></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="local col3 ref" href="#53Reg0" title='Reg0' data-ref="53Reg0">Reg0</a> == <a class="local col4 ref" href="#54Reg1" title='Reg1' data-ref="54Reg1">Reg1</a>) {</td></tr>
<tr><th id="405">405</th><td>    <i>// Must be two address instruction!</i></td></tr>
<tr><th id="406">406</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getOperandConstraint(0, MCOI::TIED_TO) &amp;&amp; &quot;Expecting a two-address instruction!&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getOperandConstraint(0, MCOI::TIED_TO) &amp;&amp; \&quot;Expecting a two-address instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 407, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>0</var>, MCOI::<a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) &amp;&amp;</td></tr>
<tr><th id="407">407</th><td>           <q>"Expecting a two-address instruction!"</q>);</td></tr>
<tr><th id="408">408</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).getSubReg() == SubReg1 &amp;&amp; &quot;Tied subreg mismatch&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(0).getSubReg() == SubReg1 &amp;&amp; \&quot;Tied subreg mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 408, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col6 ref" href="#56SubReg1" title='SubReg1' data-ref="56SubReg1">SubReg1</a> &amp;&amp; <q>"Tied subreg mismatch"</q>);</td></tr>
<tr><th id="409">409</th><td>    <a class="local col9 ref" href="#59Reg2IsKill" title='Reg2IsKill' data-ref="59Reg2IsKill">Reg2IsKill</a> = <b>false</b>;</td></tr>
<tr><th id="410">410</th><td>    <a class="local col0 ref" href="#60ChangeReg0" title='ChangeReg0' data-ref="60ChangeReg0">ChangeReg0</a> = <b>true</b>;</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// Masks.</i></td></tr>
<tr><th id="414">414</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61MB" title='MB' data-type='unsigned int' data-ref="61MB">MB</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="415">415</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62ME" title='ME' data-type='unsigned int' data-ref="62ME">ME</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// We can't commute a trivial mask (there is no way to represent an all-zero</i></td></tr>
<tr><th id="418">418</th><td><i>  // mask).</i></td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (<a class="local col1 ref" href="#61MB" title='MB' data-ref="61MB">MB</a> == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#62ME" title='ME' data-ref="62ME">ME</a> == <var>31</var>)</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <b>if</b> (<a class="local col9 ref" href="#49NewMI" title='NewMI' data-ref="49NewMI">NewMI</a>) {</td></tr>
<tr><th id="423">423</th><td>    <i>// Create a new instruction.</i></td></tr>
<tr><th id="424">424</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63Reg0" title='Reg0' data-type='unsigned int' data-ref="63Reg0">Reg0</dfn> = <a class="local col0 ref" href="#60ChangeReg0" title='ChangeReg0' data-ref="60ChangeReg0">ChangeReg0</a> ? <a class="local col5 ref" href="#55Reg2" title='Reg2' data-ref="55Reg2">Reg2</a> : <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="425">425</th><td>    <em>bool</em> <dfn class="local col4 decl" id="64Reg0IsDead" title='Reg0IsDead' data-type='bool' data-ref="64Reg0IsDead">Reg0IsDead</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#52MF" title='MF' data-ref="52MF">MF</a></span>, <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>())</td></tr>
<tr><th id="427">427</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#63Reg0" title='Reg0' data-ref="63Reg0">Reg0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#64Reg0IsDead" title='Reg0IsDead' data-ref="64Reg0IsDead">Reg0IsDead</a>))</td></tr>
<tr><th id="428">428</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#55Reg2" title='Reg2' data-ref="55Reg2">Reg2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#59Reg2IsKill" title='Reg2IsKill' data-ref="59Reg2IsKill">Reg2IsKill</a>))</td></tr>
<tr><th id="429">429</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#54Reg1" title='Reg1' data-ref="54Reg1">Reg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#58Reg1IsKill" title='Reg1IsKill' data-ref="58Reg1IsKill">Reg1IsKill</a>))</td></tr>
<tr><th id="430">430</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col2 ref" href="#62ME" title='ME' data-ref="62ME">ME</a> + <var>1</var>) &amp; <var>31</var>)</td></tr>
<tr><th id="431">431</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col1 ref" href="#61MB" title='MB' data-ref="61MB">MB</a> - <var>1</var>) &amp; <var>31</var>);</td></tr>
<tr><th id="432">432</th><td>  }</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <b>if</b> (<a class="local col0 ref" href="#60ChangeReg0" title='ChangeReg0' data-ref="60ChangeReg0">ChangeReg0</a>) {</td></tr>
<tr><th id="435">435</th><td>    <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#55Reg2" title='Reg2' data-ref="55Reg2">Reg2</a>);</td></tr>
<tr><th id="436">436</th><td>    <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#57SubReg2" title='SubReg2' data-ref="57SubReg2">SubReg2</a>);</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#54Reg1" title='Reg1' data-ref="54Reg1">Reg1</a>);</td></tr>
<tr><th id="439">439</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#55Reg2" title='Reg2' data-ref="55Reg2">Reg2</a>);</td></tr>
<tr><th id="440">440</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col6 ref" href="#56SubReg1" title='SubReg1' data-ref="56SubReg1">SubReg1</a>);</td></tr>
<tr><th id="441">441</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#57SubReg2" title='SubReg2' data-ref="57SubReg2">SubReg2</a>);</td></tr>
<tr><th id="442">442</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col8 ref" href="#58Reg1IsKill" title='Reg1IsKill' data-ref="58Reg1IsKill">Reg1IsKill</a>);</td></tr>
<tr><th id="443">443</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col9 ref" href="#59Reg2IsKill" title='Reg2IsKill' data-ref="59Reg2IsKill">Reg2IsKill</a>);</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// Swap the mask around.</i></td></tr>
<tr><th id="446">446</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col2 ref" href="#62ME" title='ME' data-ref="62ME">ME</a> + <var>1</var>) &amp; <var>31</var>);</td></tr>
<tr><th id="447">447</th><td>  <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col1 ref" href="#61MB" title='MB' data-ref="61MB">MB</a> - <var>1</var>) &amp; <var>31</var>);</td></tr>
<tr><th id="448">448</th><td>  <b>return</b> &amp;<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>;</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::PPCInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="66SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="66SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col7 decl" id="67SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="67SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="453">453</th><td>  <i>// For VSX A-Type FMA instructions, it is the first two operands that can be</i></td></tr>
<tr><th id="454">454</th><td><i>  // commuted, however, because the non-encoded tied input operand is listed</i></td></tr>
<tr><th id="455">455</th><td><i>  // first, the operands to swap are actually the second and third.</i></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <em>int</em> <dfn class="local col8 decl" id="68AltOpc" title='AltOpc' data-type='int' data-ref="68AltOpc">AltOpc</dfn> = PPC::<span class='error' title="no member named &apos;getAltVSXFMAOpcode&apos; in namespace &apos;llvm::PPC&apos;">getAltVSXFMAOpcode</span>(MI.getOpcode());</td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (AltOpc == -<var>1</var>)</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">findCommutedOpIndices</span>(MI, SrcOpIdx1, SrcOpIdx2);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// The commutable operand indices are 2 and 3. Return them in SrcOpIdx1</i></td></tr>
<tr><th id="462">462</th><td><i>  // and SrcOpIdx2.</i></td></tr>
<tr><th id="463">463</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;fixCommutedOpIndices&apos;">fixCommutedOpIndices</span>(SrcOpIdx1, SrcOpIdx2, <var>2</var>, <var>3</var>);</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCInstrInfo::insertNoop' data-ref="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="69MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="69MBB">MBB</dfn>,</td></tr>
<tr><th id="467">467</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="70MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="70MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>  <i>// This function is used for scheduling, and the nop wanted here is the type</i></td></tr>
<tr><th id="469">469</th><td><i>  // that terminates dispatch groups on the POWER cores.</i></td></tr>
<tr><th id="470">470</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71Directive" title='Directive' data-type='unsigned int' data-ref="71Directive">Directive</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget18getDarwinDirectiveEv" title='llvm::PPCSubtarget::getDarwinDirective' data-ref="_ZNK4llvm12PPCSubtarget18getDarwinDirectiveEv">getDarwinDirective</a>();</td></tr>
<tr><th id="471">471</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72Opcode" title='Opcode' data-type='unsigned int' data-ref="72Opcode">Opcode</dfn>;</td></tr>
<tr><th id="472">472</th><td>  <b>switch</b> (<a class="local col1 ref" href="#71Directive" title='Directive' data-ref="71Directive">Directive</a>) {</td></tr>
<tr><th id="473">473</th><td>  <b>default</b>:            Opcode = PPC::<span class='error' title="no member named &apos;NOP&apos; in namespace &apos;llvm::PPC&apos;">NOP</span>; <b>break</b>;</td></tr>
<tr><th id="474">474</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR6" title='llvm::PPC::DIR_PWR6' data-ref="llvm::PPC::DIR_PWR6">DIR_PWR6</a>: Opcode = PPC::<span class='error' title="no member named &apos;NOP_GT_PWR6&apos; in namespace &apos;llvm::PPC&apos;">NOP_GT_PWR6</span>; <b>break</b>;</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR7" title='llvm::PPC::DIR_PWR7' data-ref="llvm::PPC::DIR_PWR7">DIR_PWR7</a>: Opcode = PPC::<span class='error' title="no member named &apos;NOP_GT_PWR7&apos; in namespace &apos;llvm::PPC&apos;">NOP_GT_PWR7</span>; <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR8" title='llvm::PPC::DIR_PWR8' data-ref="llvm::PPC::DIR_PWR8">DIR_PWR8</a>: Opcode = PPC::<span class='error' title="no member named &apos;NOP_GT_PWR7&apos; in namespace &apos;llvm::PPC&apos;">NOP_GT_PWR7</span>; <b>break</b>; <i>/* FIXME: Update when P8 InstrScheduling model is ready */</i></td></tr>
<tr><th id="477">477</th><td>  <i>// FIXME: Update when POWER9 scheduling model is ready.</i></td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR9" title='llvm::PPC::DIR_PWR9' data-ref="llvm::PPC::DIR_PWR9">DIR_PWR9</a>: Opcode = PPC::<span class='error' title="no member named &apos;NOP_GT_PWR7&apos; in namespace &apos;llvm::PPC&apos;">NOP_GT_PWR7</span>; <b>break</b>;</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="73DL" title='DL' data-type='llvm::DebugLoc' data-ref="73DL">DL</dfn>;</td></tr>
<tr><th id="482">482</th><td>  BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="486">486</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE" title='llvm::PPCInstrInfo::getNoop' data-ref="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="74NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="74NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="487">487</th><td>  NopInst.setOpcode(PPC::<span class='error' title="no member named &apos;NOP&apos; in namespace &apos;llvm::PPC&apos;">NOP</span>);</td></tr>
<tr><th id="488">488</th><td>}</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><i>// Branch analysis.</i></td></tr>
<tr><th id="491">491</th><td><i>// Note: If the condition register is set to CTR or CTR8 then this is a</i></td></tr>
<tr><th id="492">492</th><td><i>// BDNZ (imm == 1) or BDZ (imm == 0) branch.</i></td></tr>
<tr><th id="493">493</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::PPCInstrInfo::analyzeBranch' data-ref="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="75MBB">MBB</dfn>,</td></tr>
<tr><th id="494">494</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="76TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="76TBB">TBB</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="77FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="77FBB">FBB</dfn>,</td></tr>
<tr><th id="496">496</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="78Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="78Cond">Cond</dfn>,</td></tr>
<tr><th id="497">497</th><td>                                 <em>bool</em> <dfn class="local col9 decl" id="79AllowModify" title='AllowModify' data-type='bool' data-ref="79AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>  <em>bool</em> <dfn class="local col0 decl" id="80isPPC64" title='isPPC64' data-type='bool' data-ref="80isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="81I" title='I' data-type='MachineBasicBlock::iterator' data-ref="81I">I</dfn> = <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>))</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <b>if</b> (<a class="local col9 ref" href="#79AllowModify" title='AllowModify' data-ref="79AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="509">509</th><td>    <i>// If the BB ends with an unconditional branch to the fallthrough BB,</i></td></tr>
<tr><th id="510">510</th><td><i>    // we eliminate the branch instruction.</i></td></tr>
<tr><th id="511">511</th><td>    <b>if</b> (I-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span> &amp;&amp;</td></tr>
<tr><th id="512">512</th><td>        MBB.isLayoutSuccessor(I-&gt;getOperand(<var>0</var>).getMBB())) {</td></tr>
<tr><th id="513">513</th><td>      <a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>      <i>// We update iterator after deleting the last branch.</i></td></tr>
<tr><th id="516">516</th><td>      <a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="517">517</th><td>      <b>if</b> (<a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="member" href="#_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>))</td></tr>
<tr><th id="518">518</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="523">523</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82LastInst" title='LastInst' data-type='llvm::MachineInstr &amp;' data-ref="82LastInst">LastInst</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (<a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member" href="#_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>)) {</td></tr>
<tr><th id="527">527</th><td>    <b>if</b> (LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="528">528</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="529">529</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="530">530</th><td>      <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="531">531</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="532">532</th><td>    } <b>else</b> <b>if</b> (LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>) {</td></tr>
<tr><th id="533">533</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="534">534</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="535">535</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="536">536</th><td>      <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="537">537</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="538">538</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="539">539</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="540">540</th><td>    } <b>else</b> <b>if</b> (LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span>) {</td></tr>
<tr><th id="541">541</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="542">542</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="543">543</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="544">544</th><td>      <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="545">545</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_SET" title='llvm::PPC::Predicate::PRED_BIT_SET' data-ref="llvm::PPC::Predicate::PRED_BIT_SET">PRED_BIT_SET</a>));</td></tr>
<tr><th id="546">546</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="547">547</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td>    } <b>else</b> <b>if</b> (LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span>) {</td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="550">550</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="551">551</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="552">552</th><td>      <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="553">553</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_UNSET" title='llvm::PPC::Predicate::PRED_BIT_UNSET' data-ref="llvm::PPC::Predicate::PRED_BIT_UNSET">PRED_BIT_UNSET</a>));</td></tr>
<tr><th id="554">554</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="555">555</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="556">556</th><td>    } <b>else</b> <b>if</b> (LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> ||</td></tr>
<tr><th id="557">557</th><td>               LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span>) {</td></tr>
<tr><th id="558">558</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="559">559</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="560">560</th><td>      <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="561">561</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="562">562</th><td>      <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="563">563</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>1</var>));</td></tr>
<tr><th id="564">564</th><td>      Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> : PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>,</td></tr>
<tr><th id="565">565</th><td>                                               <b>true</b>));</td></tr>
<tr><th id="566">566</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td>    } <b>else</b> <b>if</b> (LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span> ||</td></tr>
<tr><th id="568">568</th><td>               LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>) {</td></tr>
<tr><th id="569">569</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="570">570</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="571">571</th><td>      <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="572">572</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="573">573</th><td>      <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="574">574</th><td>      <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="575">575</th><td>      Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> : PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>,</td></tr>
<tr><th id="576">576</th><td>                                               <b>true</b>));</td></tr>
<tr><th id="577">577</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="578">578</th><td>    }</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <i>// Otherwise, don't know what this is.</i></td></tr>
<tr><th id="581">581</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i>// Get the instruction before it if it's a terminator.</i></td></tr>
<tr><th id="585">585</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr &amp;' data-ref="83SecondLastInst">SecondLastInst</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="588">588</th><td>  <b>if</b> (<a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>))</td></tr>
<tr><th id="589">589</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <i>// If the block ends with PPC::B and PPC:BCC, handle it.</i></td></tr>
<tr><th id="592">592</th><td>  <b>if</b> (SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span> &amp;&amp;</td></tr>
<tr><th id="593">593</th><td>      LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="594">594</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="595">595</th><td>        !<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="596">596</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="597">597</th><td>    <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="598">598</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="599">599</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="600">600</th><td>    <a class="local col7 ref" href="#77FBB" title='FBB' data-ref="77FBB">FBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="602">602</th><td>  } <b>else</b> <b>if</b> (SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span> &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>             LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="604">604</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="605">605</th><td>        !<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="606">606</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="607">607</th><td>    <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="608">608</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_SET" title='llvm::PPC::Predicate::PRED_BIT_SET' data-ref="llvm::PPC::Predicate::PRED_BIT_SET">PRED_BIT_SET</a>));</td></tr>
<tr><th id="609">609</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="610">610</th><td>    <a class="local col7 ref" href="#77FBB" title='FBB' data-ref="77FBB">FBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="611">611</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="612">612</th><td>  } <b>else</b> <b>if</b> (SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span> &amp;&amp;</td></tr>
<tr><th id="613">613</th><td>             LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="614">614</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="615">615</th><td>        !<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="616">616</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="617">617</th><td>    <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="618">618</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_UNSET" title='llvm::PPC::Predicate::PRED_BIT_UNSET' data-ref="llvm::PPC::Predicate::PRED_BIT_UNSET">PRED_BIT_UNSET</a>));</td></tr>
<tr><th id="619">619</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="620">620</th><td>    <a class="local col7 ref" href="#77FBB" title='FBB' data-ref="77FBB">FBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="621">621</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="622">622</th><td>  } <b>else</b> <b>if</b> ((SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> ||</td></tr>
<tr><th id="623">623</th><td>              SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span>) &amp;&amp;</td></tr>
<tr><th id="624">624</th><td>             LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="625">625</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="626">626</th><td>        !<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="627">627</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="628">628</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="629">629</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="630">630</th><td>    <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="631">631</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>1</var>));</td></tr>
<tr><th id="632">632</th><td>    Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> : PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>,</td></tr>
<tr><th id="633">633</th><td>                                             <b>true</b>));</td></tr>
<tr><th id="634">634</th><td>    <a class="local col7 ref" href="#77FBB" title='FBB' data-ref="77FBB">FBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="635">635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="636">636</th><td>  } <b>else</b> <b>if</b> ((SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span> ||</td></tr>
<tr><th id="637">637</th><td>              SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>) &amp;&amp;</td></tr>
<tr><th id="638">638</th><td>             LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="639">639</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="640">640</th><td>        !<a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="641">641</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="643">643</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="644">644</th><td>    <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="645">645</th><td>    <a class="local col8 ref" href="#78Cond" title='Cond' data-ref="78Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="646">646</th><td>    Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> : PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>,</td></tr>
<tr><th id="647">647</th><td>                                             <b>true</b>));</td></tr>
<tr><th id="648">648</th><td>    <a class="local col7 ref" href="#77FBB" title='FBB' data-ref="77FBB">FBB</a> = <a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="650">650</th><td>  }</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <i>// If the block ends with two PPC:Bs, handle it.  The second one is not</i></td></tr>
<tr><th id="653">653</th><td><i>  // executed, so remove it.</i></td></tr>
<tr><th id="654">654</th><td>  <b>if</b> (SecondLastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span> &amp;&amp; LastInst.getOpcode() == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="655">655</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="656">656</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="657">657</th><td>    <a class="local col6 ref" href="#76TBB" title='TBB' data-ref="76TBB">TBB</a> = <a class="local col3 ref" href="#83SecondLastInst" title='SecondLastInst' data-ref="83SecondLastInst">SecondLastInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="658">658</th><td>    <a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#82LastInst" title='LastInst' data-ref="82LastInst">LastInst</a>;</td></tr>
<tr><th id="659">659</th><td>    <b>if</b> (<a class="local col9 ref" href="#79AllowModify" title='AllowModify' data-ref="79AllowModify">AllowModify</a>)</td></tr>
<tr><th id="660">660</th><td>      <a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="661">661</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="665">665</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::PPCInstrInfo::removeBranch' data-ref="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="84MBB">MBB</dfn>,</td></tr>
<tr><th id="669">669</th><td>                                    <em>int</em> *<dfn class="local col5 decl" id="85BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="85BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="670">670</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 670, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#85BytesRemoved" title='BytesRemoved' data-ref="85BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="86I" title='I' data-type='MachineBasicBlock::iterator' data-ref="86I">I</dfn> = <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col6 ref" href="#86I" title='I' data-ref="86I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="674">674</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span> &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span> &amp;&amp;</td></tr>
<tr><th id="677">677</th><td>      I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span> &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span> &amp;&amp;</td></tr>
<tr><th id="678">678</th><td>      I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span> &amp;&amp;</td></tr>
<tr><th id="679">679</th><td>      I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span>  &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>)</td></tr>
<tr><th id="680">680</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="683">683</th><td>  <a class="local col6 ref" href="#86I" title='I' data-ref="86I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <a class="local col6 ref" href="#86I" title='I' data-ref="86I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <b>if</b> (<a class="local col6 ref" href="#86I" title='I' data-ref="86I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="688">688</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#86I" title='I' data-ref="86I">I</a>;</td></tr>
<tr><th id="689">689</th><td>  <b>if</b> (I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span> &amp;&amp;</td></tr>
<tr><th id="690">690</th><td>      I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span> &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span> &amp;&amp;</td></tr>
<tr><th id="691">691</th><td>      I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span> &amp;&amp;</td></tr>
<tr><th id="692">692</th><td>      I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span>  &amp;&amp; I-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>)</td></tr>
<tr><th id="693">693</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="696">696</th><td>  <a class="local col6 ref" href="#86I" title='I' data-ref="86I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="697">697</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::PPCInstrInfo::insertBranch' data-ref="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="87MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="87MBB">MBB</dfn>,</td></tr>
<tr><th id="701">701</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="88TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="88TBB">TBB</dfn>,</td></tr>
<tr><th id="702">702</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="89FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="89FBB">FBB</dfn>,</td></tr>
<tr><th id="703">703</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="90Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="90Cond">Cond</dfn>,</td></tr>
<tr><th id="704">704</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="91DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="91DL">DL</dfn>,</td></tr>
<tr><th id="705">705</th><td>                                    <em>int</em> *<dfn class="local col2 decl" id="92BytesAdded" title='BytesAdded' data-type='int *' data-ref="92BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="706">706</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="707">707</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 707, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#88TBB" title='TBB' data-ref="88TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="708">708</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 2 || Cond.size() == 0) &amp;&amp; &quot;PPC branch conditions have two components!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 2 || Cond.size() == 0) &amp;&amp; \&quot;PPC branch conditions have two components!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 709, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#90Cond" title='Cond' data-ref="90Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> || <a class="local col0 ref" href="#90Cond" title='Cond' data-ref="90Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="709">709</th><td>         <q>"PPC branch conditions have two components!"</q>);</td></tr>
<tr><th id="710">710</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 710, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#92BytesAdded" title='BytesAdded' data-ref="92BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93isPPC64" title='isPPC64' data-type='bool' data-ref="93isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i>// One-way branch.</i></td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (!<a class="local col9 ref" href="#89FBB" title='FBB' data-ref="89FBB">FBB</a>) {</td></tr>
<tr><th id="716">716</th><td>    <b>if</b> (Cond.empty())   <i>// Unconditional branch</i></td></tr>
<tr><th id="717">717</th><td>      BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>)).addMBB(TBB);</td></tr>
<tr><th id="718">718</th><td>    <b>else</b> <b>if</b> (Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span> || Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span>)</td></tr>
<tr><th id="719">719</th><td>      BuildMI(&amp;MBB, DL, get(Cond[<var>0</var>].getImm() ?</td></tr>
<tr><th id="720">720</th><td>                              (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> : PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span>) :</td></tr>
<tr><th id="721">721</th><td>                              (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span>  : PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>))).addMBB(TBB);</td></tr>
<tr><th id="722">722</th><td>    <b>else</b> <b>if</b> (Cond[<var>0</var>].getImm() == PPC::PRED_BIT_SET)</td></tr>
<tr><th id="723">723</th><td>      BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span>)).add(Cond[<var>1</var>]).addMBB(TBB);</td></tr>
<tr><th id="724">724</th><td>    <b>else</b> <b>if</b> (Cond[<var>0</var>].getImm() == PPC::PRED_BIT_UNSET)</td></tr>
<tr><th id="725">725</th><td>      BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span>)).add(Cond[<var>1</var>]).addMBB(TBB);</td></tr>
<tr><th id="726">726</th><td>    <b>else</b>                <i>// Conditional branch</i></td></tr>
<tr><th id="727">727</th><td>      BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>))</td></tr>
<tr><th id="728">728</th><td>          .addImm(Cond[<var>0</var>].getImm())</td></tr>
<tr><th id="729">729</th><td>          .add(Cond[<var>1</var>])</td></tr>
<tr><th id="730">730</th><td>          .addMBB(TBB);</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="732">732</th><td>  }</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <i>// Two-way Conditional Branch.</i></td></tr>
<tr><th id="735">735</th><td>  <b>if</b> (Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span> || Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span>)</td></tr>
<tr><th id="736">736</th><td>    BuildMI(&amp;MBB, DL, get(Cond[<var>0</var>].getImm() ?</td></tr>
<tr><th id="737">737</th><td>                            (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> : PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span>) :</td></tr>
<tr><th id="738">738</th><td>                            (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span>  : PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>))).addMBB(TBB);</td></tr>
<tr><th id="739">739</th><td>  <b>else</b> <b>if</b> (Cond[<var>0</var>].getImm() == PPC::PRED_BIT_SET)</td></tr>
<tr><th id="740">740</th><td>    BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span>)).add(Cond[<var>1</var>]).addMBB(TBB);</td></tr>
<tr><th id="741">741</th><td>  <b>else</b> <b>if</b> (Cond[<var>0</var>].getImm() == PPC::PRED_BIT_UNSET)</td></tr>
<tr><th id="742">742</th><td>    BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span>)).add(Cond[<var>1</var>]).addMBB(TBB);</td></tr>
<tr><th id="743">743</th><td>  <b>else</b></td></tr>
<tr><th id="744">744</th><td>    BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>))</td></tr>
<tr><th id="745">745</th><td>        .addImm(Cond[<var>0</var>].getImm())</td></tr>
<tr><th id="746">746</th><td>        .add(Cond[<var>1</var>])</td></tr>
<tr><th id="747">747</th><td>        .addMBB(TBB);</td></tr>
<tr><th id="748">748</th><td>  BuildMI(&amp;MBB, DL, get(PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>)).addMBB(FBB);</td></tr>
<tr><th id="749">749</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="750">750</th><td>}</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>// Select analysis.</i></td></tr>
<tr><th id="753">753</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::PPCInstrInfo::canInsertSelect' data-ref="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="94MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="94MBB">MBB</dfn>,</td></tr>
<tr><th id="754">754</th><td>                <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="95Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="95Cond">Cond</dfn>,</td></tr>
<tr><th id="755">755</th><td>                <em>unsigned</em> <dfn class="local col6 decl" id="96TrueReg" title='TrueReg' data-type='unsigned int' data-ref="96TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="97FalseReg" title='FalseReg' data-type='unsigned int' data-ref="97FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="756">756</th><td>                <em>int</em> &amp;<dfn class="local col8 decl" id="98CondCycles" title='CondCycles' data-type='int &amp;' data-ref="98CondCycles">CondCycles</dfn>, <em>int</em> &amp;<dfn class="local col9 decl" id="99TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="99TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="100FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="100FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Cond" title='Cond' data-ref="95Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>2</var>)</td></tr>
<tr><th id="758">758</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <i>// If this is really a bdnz-like condition, then it cannot be turned into a</i></td></tr>
<tr><th id="761">761</th><td><i>  // select.</i></td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span> || Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span>)</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>// Check register classes.</i></td></tr>
<tr><th id="766">766</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="101MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="101MRI">MRI</dfn> = <a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="767">767</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="102RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="102RC">RC</dfn> =</td></tr>
<tr><th id="768">768</th><td>    RI.getCommonSubClass(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));</td></tr>
<tr><th id="769">769</th><td>  <b>if</b> (!<a class="local col2 ref" href="#102RC" title='RC' data-ref="102RC">RC</a>)</td></tr>
<tr><th id="770">770</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i>// isel is for regular integer GPRs only.</i></td></tr>
<tr><th id="773">773</th><td>  <b>if</b> (!PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.hasSubClassEq(RC) &amp;&amp;</td></tr>
<tr><th id="774">774</th><td>      !PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>.hasSubClassEq(RC) &amp;&amp;</td></tr>
<tr><th id="775">775</th><td>      !PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.hasSubClassEq(RC) &amp;&amp;</td></tr>
<tr><th id="776">776</th><td>      !PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// FIXME: These numbers are for the A2, how well they work for other cores is</i></td></tr>
<tr><th id="780">780</th><td><i>  // an open question. On the A2, the isel instruction has a 2-cycle latency</i></td></tr>
<tr><th id="781">781</th><td><i>  // but single-cycle throughput. These numbers are used in combination with</i></td></tr>
<tr><th id="782">782</th><td><i>  // the MispredictPenalty setting from the active SchedMachineModel.</i></td></tr>
<tr><th id="783">783</th><td>  <a class="local col8 ref" href="#98CondCycles" title='CondCycles' data-ref="98CondCycles">CondCycles</a> = <var>1</var>;</td></tr>
<tr><th id="784">784</th><td>  <a class="local col9 ref" href="#99TrueCycles" title='TrueCycles' data-ref="99TrueCycles">TrueCycles</a> = <var>1</var>;</td></tr>
<tr><th id="785">785</th><td>  <a class="local col0 ref" href="#100FalseCycles" title='FalseCycles' data-ref="100FalseCycles">FalseCycles</a> = <var>1</var>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="788">788</th><td>}</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_842452" title='llvm::PPCInstrInfo::insertSelect' data-ref="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_842452">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="103MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="103MBB">MBB</dfn>,</td></tr>
<tr><th id="791">791</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="104MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="104MI">MI</dfn>,</td></tr>
<tr><th id="792">792</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="105dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="105dl">dl</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106DestReg" title='DestReg' data-type='unsigned int' data-ref="106DestReg">DestReg</dfn>,</td></tr>
<tr><th id="793">793</th><td>                                <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="107Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="107Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="108TrueReg" title='TrueReg' data-type='unsigned int' data-ref="108TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="794">794</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="109FalseReg" title='FalseReg' data-type='unsigned int' data-ref="109FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="795">795</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 2 &amp;&amp; &quot;PPC branch conditions have two components!&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 2 &amp;&amp; \&quot;PPC branch conditions have two components!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 796, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#107Cond" title='Cond' data-ref="107Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="796">796</th><td>         <q>"PPC branch conditions have two components!"</q>);</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <i>// Get the register classes.</i></td></tr>
<tr><th id="799">799</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="110MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="110MRI">MRI</dfn> = <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="800">800</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="111RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="111RC">RC</dfn> =</td></tr>
<tr><th id="801">801</th><td>    RI.getCommonSubClass(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));</td></tr>
<tr><th id="802">802</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;TrueReg and FalseReg must have overlapping register classes&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;TrueReg and FalseReg must have overlapping register classes\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 802, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#111RC" title='RC' data-ref="111RC">RC</a> &amp;&amp; <q>"TrueReg and FalseReg must have overlapping register classes"</q>);</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112Is64Bit" title='Is64Bit' data-type='bool' data-ref="112Is64Bit">Is64Bit</dfn> = PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="805">805</th><td>                 PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>.hasSubClassEq(RC);</td></tr>
<tr><th id="806">806</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Is64Bit || PPC::GPRCRegClass.hasSubClassEq(RC) || PPC::GPRC_NOR0RegClass.hasSubClassEq(RC)) &amp;&amp; &quot;isel is for regular integer GPRs only&quot;) ? void (0) : __assert_fail (&quot;(Is64Bit || PPC::GPRCRegClass.hasSubClassEq(RC) || PPC::GPRC_NOR0RegClass.hasSubClassEq(RC)) &amp;&amp; \&quot;isel is for regular integer GPRs only\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 809, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((Is64Bit ||</td></tr>
<tr><th id="807">807</th><td>          PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="808">808</th><td>          PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>.hasSubClassEq(RC)) &amp;&amp;</td></tr>
<tr><th id="809">809</th><td>         <q>"isel is for regular integer GPRs only"</q>);</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113OpCode" title='OpCode' data-type='unsigned int' data-ref="113OpCode">OpCode</dfn> = Is64Bit ? PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span> : PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span>;</td></tr>
<tr><th id="812">812</th><td>  <em>auto</em> <dfn class="local col4 decl" id="114SelectPred" title='SelectPred' data-type='llvm::PPC::Predicate' data-ref="114SelectPred">SelectPred</dfn> = <b>static_cast</b>&lt;<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>&gt;(<a class="local col7 ref" href="#107Cond" title='Cond' data-ref="107Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115SubIdx" title='SubIdx' data-type='unsigned int' data-ref="115SubIdx">SubIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="815">815</th><td>  <em>bool</em> <dfn class="local col6 decl" id="116SwapOps" title='SwapOps' data-type='bool' data-ref="116SwapOps">SwapOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="816">816</th><td>  <b>switch</b> (<a class="local col4 ref" href="#114SelectPred" title='SelectPred' data-ref="114SelectPred">SelectPred</a>) {</td></tr>
<tr><th id="817">817</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a>:</td></tr>
<tr><th id="818">818</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ_MINUS" title='llvm::PPC::Predicate::PRED_EQ_MINUS' data-ref="llvm::PPC::Predicate::PRED_EQ_MINUS">PRED_EQ_MINUS</a>:</td></tr>
<tr><th id="819">819</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ_PLUS" title='llvm::PPC::Predicate::PRED_EQ_PLUS' data-ref="llvm::PPC::Predicate::PRED_EQ_PLUS">PRED_EQ_PLUS</a>:</td></tr>
<tr><th id="820">820</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE" title='llvm::PPC::Predicate::PRED_NE' data-ref="llvm::PPC::Predicate::PRED_NE">PRED_NE</a>:</td></tr>
<tr><th id="822">822</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE_MINUS" title='llvm::PPC::Predicate::PRED_NE_MINUS' data-ref="llvm::PPC::Predicate::PRED_NE_MINUS">PRED_NE_MINUS</a>:</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE_PLUS" title='llvm::PPC::Predicate::PRED_NE_PLUS' data-ref="llvm::PPC::Predicate::PRED_NE_PLUS">PRED_NE_PLUS</a>:</td></tr>
<tr><th id="824">824</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="825">825</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>:</td></tr>
<tr><th id="826">826</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT_MINUS" title='llvm::PPC::Predicate::PRED_LT_MINUS' data-ref="llvm::PPC::Predicate::PRED_LT_MINUS">PRED_LT_MINUS</a>:</td></tr>
<tr><th id="827">827</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT_PLUS" title='llvm::PPC::Predicate::PRED_LT_PLUS' data-ref="llvm::PPC::Predicate::PRED_LT_PLUS">PRED_LT_PLUS</a>:</td></tr>
<tr><th id="828">828</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="829">829</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a>:</td></tr>
<tr><th id="830">830</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE_MINUS" title='llvm::PPC::Predicate::PRED_GE_MINUS' data-ref="llvm::PPC::Predicate::PRED_GE_MINUS">PRED_GE_MINUS</a>:</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE_PLUS" title='llvm::PPC::Predicate::PRED_GE_PLUS' data-ref="llvm::PPC::Predicate::PRED_GE_PLUS">PRED_GE_PLUS</a>:</td></tr>
<tr><th id="832">832</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="833">833</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>:</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT_MINUS" title='llvm::PPC::Predicate::PRED_GT_MINUS' data-ref="llvm::PPC::Predicate::PRED_GT_MINUS">PRED_GT_MINUS</a>:</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT_PLUS" title='llvm::PPC::Predicate::PRED_GT_PLUS' data-ref="llvm::PPC::Predicate::PRED_GT_PLUS">PRED_GT_PLUS</a>:</td></tr>
<tr><th id="836">836</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="837">837</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a>:</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE_MINUS" title='llvm::PPC::Predicate::PRED_LE_MINUS' data-ref="llvm::PPC::Predicate::PRED_LE_MINUS">PRED_LE_MINUS</a>:</td></tr>
<tr><th id="839">839</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE_PLUS" title='llvm::PPC::Predicate::PRED_LE_PLUS' data-ref="llvm::PPC::Predicate::PRED_LE_PLUS">PRED_LE_PLUS</a>:</td></tr>
<tr><th id="840">840</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_UN" title='llvm::PPC::Predicate::PRED_UN' data-ref="llvm::PPC::Predicate::PRED_UN">PRED_UN</a>:</td></tr>
<tr><th id="842">842</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_UN_MINUS" title='llvm::PPC::Predicate::PRED_UN_MINUS' data-ref="llvm::PPC::Predicate::PRED_UN_MINUS">PRED_UN_MINUS</a>:</td></tr>
<tr><th id="843">843</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_UN_PLUS" title='llvm::PPC::Predicate::PRED_UN_PLUS' data-ref="llvm::PPC::Predicate::PRED_UN_PLUS">PRED_UN_PLUS</a>:</td></tr>
<tr><th id="844">844</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_un&apos; in namespace &apos;llvm::PPC&apos;">sub_un</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NU" title='llvm::PPC::Predicate::PRED_NU' data-ref="llvm::PPC::Predicate::PRED_NU">PRED_NU</a>:</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NU_MINUS" title='llvm::PPC::Predicate::PRED_NU_MINUS' data-ref="llvm::PPC::Predicate::PRED_NU_MINUS">PRED_NU_MINUS</a>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NU_PLUS" title='llvm::PPC::Predicate::PRED_NU_PLUS' data-ref="llvm::PPC::Predicate::PRED_NU_PLUS">PRED_NU_PLUS</a>:</td></tr>
<tr><th id="848">848</th><td>      SubIdx = PPC::<span class='error' title="no member named &apos;sub_un&apos; in namespace &apos;llvm::PPC&apos;">sub_un</span>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_SET" title='llvm::PPC::Predicate::PRED_BIT_SET' data-ref="llvm::PPC::Predicate::PRED_BIT_SET">PRED_BIT_SET</a>:   <a class="local col5 ref" href="#115SubIdx" title='SubIdx' data-ref="115SubIdx">SubIdx</a> = <var>0</var>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_UNSET" title='llvm::PPC::Predicate::PRED_BIT_UNSET' data-ref="llvm::PPC::Predicate::PRED_BIT_UNSET">PRED_BIT_UNSET</a>: <a class="local col5 ref" href="#115SubIdx" title='SubIdx' data-ref="115SubIdx">SubIdx</a> = <var>0</var>; <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117FirstReg" title='FirstReg' data-type='unsigned int' data-ref="117FirstReg">FirstReg</dfn> =  <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> ? <a class="local col9 ref" href="#109FalseReg" title='FalseReg' data-ref="109FalseReg">FalseReg</a> : <a class="local col8 ref" href="#108TrueReg" title='TrueReg' data-ref="108TrueReg">TrueReg</a>,</td></tr>
<tr><th id="854">854</th><td>           <dfn class="local col8 decl" id="118SecondReg" title='SecondReg' data-type='unsigned int' data-ref="118SecondReg">SecondReg</dfn> = <a class="local col6 ref" href="#116SwapOps" title='SwapOps' data-ref="116SwapOps">SwapOps</a> ? <a class="local col8 ref" href="#108TrueReg" title='TrueReg' data-ref="108TrueReg">TrueReg</a>  : <a class="local col9 ref" href="#109FalseReg" title='FalseReg' data-ref="109FalseReg">FalseReg</a>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <i>// The first input register of isel cannot be r0. If it is a member</i></td></tr>
<tr><th id="857">857</th><td><i>  // of a register class that can be r0, then copy it first (the</i></td></tr>
<tr><th id="858">858</th><td><i>  // register allocator should eliminate the copy).</i></td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (MRI.getRegClass(FirstReg)-&gt;contains(PPC::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::PPC&apos;">R0</span>) ||</td></tr>
<tr><th id="860">860</th><td>      MRI.getRegClass(FirstReg)-&gt;contains(PPC::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::PPC&apos;">X0</span>)) {</td></tr>
<tr><th id="861">861</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="119FirstRC" title='FirstRC' data-type='const llvm::TargetRegisterClass *' data-ref="119FirstRC">FirstRC</dfn> =</td></tr>
<tr><th id="862">862</th><td>      MRI.getRegClass(FirstReg)-&gt;contains(PPC::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::PPC&apos;">X0</span>) ?</td></tr>
<tr><th id="863">863</th><td>        &amp;PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>;</td></tr>
<tr><th id="864">864</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="120OldFirstReg" title='OldFirstReg' data-type='unsigned int' data-ref="120OldFirstReg">OldFirstReg</dfn> = <a class="local col7 ref" href="#117FirstReg" title='FirstReg' data-ref="117FirstReg">FirstReg</a>;</td></tr>
<tr><th id="865">865</th><td>    <a class="local col7 ref" href="#117FirstReg" title='FirstReg' data-ref="117FirstReg">FirstReg</a> = <a class="local col0 ref" href="#110MRI" title='MRI' data-ref="110MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#119FirstRC" title='FirstRC' data-ref="119FirstRC">FirstRC</a>);</td></tr>
<tr><th id="866">866</th><td>    BuildMI(MBB, MI, dl, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), FirstReg)</td></tr>
<tr><th id="867">867</th><td>      .addReg(OldFirstReg);</td></tr>
<tr><th id="868">868</th><td>  }</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  BuildMI(MBB, MI, dl, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(OpCode), DestReg)</td></tr>
<tr><th id="871">871</th><td>    .addReg(FirstReg).addReg(SecondReg)</td></tr>
<tr><th id="872">872</th><td>    .addReg(Cond[<var>1</var>].getReg(), <var>0</var>, SubIdx);</td></tr>
<tr><th id="873">873</th><td>}</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13getCRBitValuej" title='getCRBitValue' data-type='unsigned int getCRBitValue(unsigned int CRBit)' data-ref="_ZL13getCRBitValuej">getCRBitValue</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="121CRBit" title='CRBit' data-type='unsigned int' data-ref="121CRBit">CRBit</dfn>) {</td></tr>
<tr><th id="876">876</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122Ret" title='Ret' data-type='unsigned int' data-ref="122Ret">Ret</dfn> = <var>4</var>;</td></tr>
<tr><th id="877">877</th><td>  <b>if</b> (CRBit == PPC::<span class='error' title="no member named &apos;CR0LT&apos; in namespace &apos;llvm::PPC&apos;">CR0LT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR1LT&apos; in namespace &apos;llvm::PPC&apos;">CR1LT</span> ||</td></tr>
<tr><th id="878">878</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR2LT&apos; in namespace &apos;llvm::PPC&apos;">CR2LT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR3LT&apos; in namespace &apos;llvm::PPC&apos;">CR3LT</span> ||</td></tr>
<tr><th id="879">879</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR4LT&apos; in namespace &apos;llvm::PPC&apos;">CR4LT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR5LT&apos; in namespace &apos;llvm::PPC&apos;">CR5LT</span> ||</td></tr>
<tr><th id="880">880</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR6LT&apos; in namespace &apos;llvm::PPC&apos;">CR6LT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR7LT&apos; in namespace &apos;llvm::PPC&apos;">CR7LT</span>)</td></tr>
<tr><th id="881">881</th><td>    <a class="local col2 ref" href="#122Ret" title='Ret' data-ref="122Ret">Ret</a> = <var>3</var>;</td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (CRBit == PPC::<span class='error' title="no member named &apos;CR0GT&apos; in namespace &apos;llvm::PPC&apos;">CR0GT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR1GT&apos; in namespace &apos;llvm::PPC&apos;">CR1GT</span> ||</td></tr>
<tr><th id="883">883</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR2GT&apos; in namespace &apos;llvm::PPC&apos;">CR2GT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR3GT&apos; in namespace &apos;llvm::PPC&apos;">CR3GT</span> ||</td></tr>
<tr><th id="884">884</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR4GT&apos; in namespace &apos;llvm::PPC&apos;">CR4GT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR5GT&apos; in namespace &apos;llvm::PPC&apos;">CR5GT</span> ||</td></tr>
<tr><th id="885">885</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR6GT&apos; in namespace &apos;llvm::PPC&apos;">CR6GT</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR7GT&apos; in namespace &apos;llvm::PPC&apos;">CR7GT</span>)</td></tr>
<tr><th id="886">886</th><td>    <a class="local col2 ref" href="#122Ret" title='Ret' data-ref="122Ret">Ret</a> = <var>2</var>;</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (CRBit == PPC::<span class='error' title="no member named &apos;CR0EQ&apos; in namespace &apos;llvm::PPC&apos;">CR0EQ</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR1EQ&apos; in namespace &apos;llvm::PPC&apos;">CR1EQ</span> ||</td></tr>
<tr><th id="888">888</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR2EQ&apos; in namespace &apos;llvm::PPC&apos;">CR2EQ</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR3EQ&apos; in namespace &apos;llvm::PPC&apos;">CR3EQ</span> ||</td></tr>
<tr><th id="889">889</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR4EQ&apos; in namespace &apos;llvm::PPC&apos;">CR4EQ</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR5EQ&apos; in namespace &apos;llvm::PPC&apos;">CR5EQ</span> ||</td></tr>
<tr><th id="890">890</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR6EQ&apos; in namespace &apos;llvm::PPC&apos;">CR6EQ</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR7EQ&apos; in namespace &apos;llvm::PPC&apos;">CR7EQ</span>)</td></tr>
<tr><th id="891">891</th><td>    <a class="local col2 ref" href="#122Ret" title='Ret' data-ref="122Ret">Ret</a> = <var>1</var>;</td></tr>
<tr><th id="892">892</th><td>  <b>if</b> (CRBit == PPC::<span class='error' title="no member named &apos;CR0UN&apos; in namespace &apos;llvm::PPC&apos;">CR0UN</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR1UN&apos; in namespace &apos;llvm::PPC&apos;">CR1UN</span> ||</td></tr>
<tr><th id="893">893</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR2UN&apos; in namespace &apos;llvm::PPC&apos;">CR2UN</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR3UN&apos; in namespace &apos;llvm::PPC&apos;">CR3UN</span> ||</td></tr>
<tr><th id="894">894</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR4UN&apos; in namespace &apos;llvm::PPC&apos;">CR4UN</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR5UN&apos; in namespace &apos;llvm::PPC&apos;">CR5UN</span> ||</td></tr>
<tr><th id="895">895</th><td>      CRBit == PPC::<span class='error' title="no member named &apos;CR6UN&apos; in namespace &apos;llvm::PPC&apos;">CR6UN</span> || CRBit == PPC::<span class='error' title="no member named &apos;CR7UN&apos; in namespace &apos;llvm::PPC&apos;">CR7UN</span>)</td></tr>
<tr><th id="896">896</th><td>    <a class="local col2 ref" href="#122Ret" title='Ret' data-ref="122Ret">Ret</a> = <var>0</var>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ret != 4 &amp;&amp; &quot;Invalid CR bit register&quot;) ? void (0) : __assert_fail (&quot;Ret != 4 &amp;&amp; \&quot;Invalid CR bit register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 898, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#122Ret" title='Ret' data-ref="122Ret">Ret</a> != <var>4</var> &amp;&amp; <q>"Invalid CR bit register"</q>);</td></tr>
<tr><th id="899">899</th><td>  <b>return</b> <a class="local col2 ref" href="#122Ret" title='Ret' data-ref="122Ret">Ret</a>;</td></tr>
<tr><th id="900">900</th><td>}</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::PPCInstrInfo::copyPhysReg' data-ref="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="123MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="123MBB">MBB</dfn>,</td></tr>
<tr><th id="903">903</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="124I" title='I' data-type='MachineBasicBlock::iterator' data-ref="124I">I</dfn>,</td></tr>
<tr><th id="904">904</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="125DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="125DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126DestReg" title='DestReg' data-type='unsigned int' data-ref="126DestReg">DestReg</dfn>,</td></tr>
<tr><th id="905">905</th><td>                               <em>unsigned</em> <dfn class="local col7 decl" id="127SrcReg" title='SrcReg' data-type='unsigned int' data-ref="127SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="128KillSrc" title='KillSrc' data-type='bool' data-ref="128KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="906">906</th><td>  <i>// We can end up with self copies and similar things as a result of VSX copy</i></td></tr>
<tr><th id="907">907</th><td><i>  // legalization. Promote them here.</i></td></tr>
<tr><th id="908">908</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col9 decl" id="129TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="129TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="910">910</th><td>      PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="911">911</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="130SuperReg" title='SuperReg' data-type='unsigned int' data-ref="130SuperReg">SuperReg</dfn> =</td></tr>
<tr><th id="912">912</th><td>      TRI-&gt;getMatchingSuperReg(DestReg, PPC::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::PPC&apos;">sub_64</span>, &amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VSXSelfCopyCrash" title='VSXSelfCopyCrash' data-use='m' data-ref="VSXSelfCopyCrash">VSXSelfCopyCrash</a> &amp;&amp; <a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a> == <a class="local col0 ref" href="#130SuperReg" title='SuperReg' data-ref="130SuperReg">SuperReg</a>)</td></tr>
<tr><th id="915">915</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;nop VSX copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 915)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"nop VSX copy"</q>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>    <a class="local col6 ref" href="#126DestReg" title='DestReg' data-ref="126DestReg">DestReg</a> = <a class="local col0 ref" href="#130SuperReg" title='SuperReg' data-ref="130SuperReg">SuperReg</a>;</td></tr>
<tr><th id="918">918</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="919">919</th><td>             PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="920">920</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="131SuperReg" title='SuperReg' data-type='unsigned int' data-ref="131SuperReg">SuperReg</dfn> =</td></tr>
<tr><th id="921">921</th><td>      TRI-&gt;getMatchingSuperReg(SrcReg, PPC::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::PPC&apos;">sub_64</span>, &amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>);</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VSXSelfCopyCrash" title='VSXSelfCopyCrash' data-use='m' data-ref="VSXSelfCopyCrash">VSXSelfCopyCrash</a> &amp;&amp; <a class="local col6 ref" href="#126DestReg" title='DestReg' data-ref="126DestReg">DestReg</a> == <a class="local col1 ref" href="#131SuperReg" title='SuperReg' data-ref="131SuperReg">SuperReg</a>)</td></tr>
<tr><th id="924">924</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;nop VSX copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 924)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"nop VSX copy"</q>);</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>    <a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a> = <a class="local col1 ref" href="#131SuperReg" title='SuperReg' data-ref="131SuperReg">SuperReg</a>;</td></tr>
<tr><th id="927">927</th><td>  }</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <i>// Different class register copy</i></td></tr>
<tr><th id="930">930</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="931">931</th><td>      PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="932">932</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="132CRReg" title='CRReg' data-type='unsigned int' data-ref="132CRReg">CRReg</dfn> = <a class="ref" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a>);</td></tr>
<tr><th id="933">933</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span>), DestReg).addReg(CRReg);</td></tr>
<tr><th id="934">934</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="935">935</th><td>    <i>// Rotate the CR bit in the CR fields to be the least significant bit and</i></td></tr>
<tr><th id="936">936</th><td><i>    // then mask with 0x1 (MB = ME = 31).</i></td></tr>
<tr><th id="937">937</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>), DestReg)</td></tr>
<tr><th id="938">938</th><td>       .addReg(DestReg, RegState::Kill)</td></tr>
<tr><th id="939">939</th><td>       .addImm(TRI-&gt;getEncodingValue(CRReg) * <var>4</var> + (<var>4</var> - getCRBitValue(SrcReg)))</td></tr>
<tr><th id="940">940</th><td>       .addImm(<var>31</var>)</td></tr>
<tr><th id="941">941</th><td>       .addImm(<var>31</var>);</td></tr>
<tr><th id="942">942</th><td>    <b>return</b>;</td></tr>
<tr><th id="943">943</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="944">944</th><td>      PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="945">945</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;MFOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF8</span>), DestReg).addReg(SrcReg);</td></tr>
<tr><th id="946">946</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="947">947</th><td>    <b>return</b>;</td></tr>
<tr><th id="948">948</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="949">949</th><td>      PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="950">950</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span>), DestReg).addReg(SrcReg);</td></tr>
<tr><th id="951">951</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="952">952</th><td>    <b>return</b>;</td></tr>
<tr><th id="953">953</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="954">954</th><td>             PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="955">955</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasDirectMove() &amp;&amp; &quot;Subtarget doesn&apos;t support directmove, don&apos;t know how to copy.&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasDirectMove() &amp;&amp; \&quot;Subtarget doesn&apos;t support directmove, don&apos;t know how to copy.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 956, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget13hasDirectMoveEv" title='llvm::PPCSubtarget::hasDirectMove' data-ref="_ZNK4llvm12PPCSubtarget13hasDirectMoveEv">hasDirectMove</a>() &amp;&amp;</td></tr>
<tr><th id="956">956</th><td>           <q>"Subtarget doesn't support directmove, don't know how to copy."</q>);</td></tr>
<tr><th id="957">957</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;MTVSRD&apos; in namespace &apos;llvm::PPC&apos;">MTVSRD</span>), DestReg).addReg(SrcReg);</td></tr>
<tr><th id="958">958</th><td>    <a class="ref" href="#52" title='NumGPRtoVSRSpill' data-ref="NumGPRtoVSRSpill">NumGPRtoVSRSpill</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="959">959</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="960">960</th><td>    <b>return</b>;</td></tr>
<tr><th id="961">961</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="962">962</th><td>             PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="963">963</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasDirectMove() &amp;&amp; &quot;Subtarget doesn&apos;t support directmove, don&apos;t know how to copy.&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasDirectMove() &amp;&amp; \&quot;Subtarget doesn&apos;t support directmove, don&apos;t know how to copy.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 964, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget13hasDirectMoveEv" title='llvm::PPCSubtarget::hasDirectMove' data-ref="_ZNK4llvm12PPCSubtarget13hasDirectMoveEv">hasDirectMove</a>() &amp;&amp;</td></tr>
<tr><th id="964">964</th><td>           <q>"Subtarget doesn't support directmove, don't know how to copy."</q>);</td></tr>
<tr><th id="965">965</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;MFVSRD&apos; in namespace &apos;llvm::PPC&apos;">MFVSRD</span>), DestReg).addReg(SrcReg);</td></tr>
<tr><th id="966">966</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="967">967</th><td>    <b>return</b>;</td></tr>
<tr><th id="968">968</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="969">969</th><td>             PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="970">970</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;EFSCFD&apos; in namespace &apos;llvm::PPC&apos;">EFSCFD</span>), DestReg).addReg(SrcReg);</td></tr>
<tr><th id="971">971</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="972">972</th><td>    <b>return</b>;</td></tr>
<tr><th id="973">973</th><td>  } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="974">974</th><td>             PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="975">975</th><td>    BuildMI(MBB, I, DL, get(PPC::<span class='error' title="no member named &apos;EFDCFS&apos; in namespace &apos;llvm::PPC&apos;">EFDCFS</span>), DestReg).addReg(SrcReg);</td></tr>
<tr><th id="976">976</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>);</td></tr>
<tr><th id="977">977</th><td>    <b>return</b>;</td></tr>
<tr><th id="978">978</th><td>  }</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Opc" title='Opc' data-type='unsigned int' data-ref="133Opc">Opc</dfn>;</td></tr>
<tr><th id="981">981</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="982">982</th><td>    Opc = PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>;</td></tr>
<tr><th id="983">983</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="984">984</th><td>    Opc = PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>;</td></tr>
<tr><th id="985">985</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="986">986</th><td>    Opc = PPC::<span class='error' title="no member named &apos;FMR&apos; in namespace &apos;llvm::PPC&apos;">FMR</span>;</td></tr>
<tr><th id="987">987</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="988">988</th><td>    Opc = PPC::<span class='error' title="no member named &apos;MCRF&apos; in namespace &apos;llvm::PPC&apos;">MCRF</span>;</td></tr>
<tr><th id="989">989</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="990">990</th><td>    Opc = PPC::<span class='error' title="no member named &apos;VOR&apos; in namespace &apos;llvm::PPC&apos;">VOR</span>;</td></tr>
<tr><th id="991">991</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="992">992</th><td>    <i>// There are two different ways this can be done:</i></td></tr>
<tr><th id="993">993</th><td><i>    //   1. xxlor : This has lower latency (on the P7), 2 cycles, but can only</i></td></tr>
<tr><th id="994">994</th><td><i>    //      issue in VSU pipeline 0.</i></td></tr>
<tr><th id="995">995</th><td><i>    //   2. xmovdp/xmovsp: This has higher latency (on the P7), 6 cycles, but</i></td></tr>
<tr><th id="996">996</th><td><i>    //      can go to either pipeline.</i></td></tr>
<tr><th id="997">997</th><td><i>    // We'll always use xxlor here, because in practically all cases where</i></td></tr>
<tr><th id="998">998</th><td><i>    // copies are generated, they are close enough to some use that the</i></td></tr>
<tr><th id="999">999</th><td><i>    // lower-latency form is preferable.</i></td></tr>
<tr><th id="1000">1000</th><td>    Opc = PPC::<span class='error' title="no member named &apos;XXLOR&apos; in namespace &apos;llvm::PPC&apos;">XXLOR</span>;</td></tr>
<tr><th id="1001">1001</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(DestReg, SrcReg) ||</td></tr>
<tr><th id="1002">1002</th><td>           PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="1003">1003</th><td>    Opc = (Subtarget.hasP9Vector()) ? PPC::<span class='error' title="no member named &apos;XSCPSGNDP&apos; in namespace &apos;llvm::PPC&apos;">XSCPSGNDP</span> : PPC::<span class='error' title="no member named &apos;XXLORf&apos; in namespace &apos;llvm::PPC&apos;">XXLORf</span>;</td></tr>
<tr><th id="1004">1004</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QFRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="1005">1005</th><td>    Opc = PPC::<span class='error' title="no member named &apos;QVFMR&apos; in namespace &apos;llvm::PPC&apos;">QVFMR</span>;</td></tr>
<tr><th id="1006">1006</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QSRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="1007">1007</th><td>    Opc = PPC::<span class='error' title="no member named &apos;QVFMRs&apos; in namespace &apos;llvm::PPC&apos;">QVFMRs</span>;</td></tr>
<tr><th id="1008">1008</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QBRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QBRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="1009">1009</th><td>    Opc = PPC::<span class='error' title="no member named &apos;QVFMRb&apos; in namespace &apos;llvm::PPC&apos;">QVFMRb</span>;</td></tr>
<tr><th id="1010">1010</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="1011">1011</th><td>    Opc = PPC::<span class='error' title="no member named &apos;CROR&apos; in namespace &apos;llvm::PPC&apos;">CROR</span>;</td></tr>
<tr><th id="1012">1012</th><td>  <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="1013">1013</th><td>    Opc = PPC::<span class='error' title="no member named &apos;EVOR&apos; in namespace &apos;llvm::PPC&apos;">EVOR</span>;</td></tr>
<tr><th id="1014">1014</th><td>  <b>else</b></td></tr>
<tr><th id="1015">1015</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Impossible reg-to-reg copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1015)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="134MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="134MCID">MCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc);</td></tr>
<tr><th id="1018">1018</th><td>  <b>if</b> (<a class="local col4 ref" href="#134MCID" title='MCID' data-ref="134MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>3</var>)</td></tr>
<tr><th id="1019">1019</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#124I" title='I' data-ref="124I">I</a>, <a class="local col5 ref" href="#125DL" title='DL' data-ref="125DL">DL</a>, <a class="local col4 ref" href="#134MCID" title='MCID' data-ref="134MCID">MCID</a>, <a class="local col6 ref" href="#126DestReg" title='DestReg' data-ref="126DestReg">DestReg</a>)</td></tr>
<tr><th id="1020">1020</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1021">1021</th><td>  <b>else</b></td></tr>
<tr><th id="1022">1022</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#124I" title='I' data-ref="124I">I</a>, <a class="local col5 ref" href="#125DL" title='DL' data-ref="125DL">DL</a>, <a class="local col4 ref" href="#134MCID" title='MCID' data-ref="134MCID">MCID</a>, <a class="local col6 ref" href="#126DestReg" title='DestReg' data-ref="126DestReg">DestReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128KillSrc" title='KillSrc' data-ref="128KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1023">1023</th><td>}</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEjPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEjPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="135Reg" title='Reg' data-type='unsigned int' data-ref="135Reg">Reg</dfn>,</td></tr>
<tr><th id="1026">1026</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="136RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="136RC">RC</dfn>)</td></tr>
<tr><th id="1027">1027</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="1028">1028</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col7 decl" id="137OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="137OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</a>();</td></tr>
<tr><th id="1029">1029</th><td>  <em>int</em> <dfn class="local col8 decl" id="138OpcodeIndex" title='OpcodeIndex' data-type='int' data-ref="138OpcodeIndex">OpcodeIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <b>if</b> (<a class="local col6 ref" href="#136RC" title='RC' data-ref="136RC">RC</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="1032">1032</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1033">1033</th><td>        PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1034">1034</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int4Spill" title='SpillOpcodeKey::SOK_Int4Spill' data-ref="SpillOpcodeKey::SOK_Int4Spill">SOK_Int4Spill</a>;</td></tr>
<tr><th id="1035">1035</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1036">1036</th><td>               PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1037">1037</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int8Spill" title='SpillOpcodeKey::SOK_Int8Spill' data-ref="SpillOpcodeKey::SOK_Int8Spill">SOK_Int8Spill</a>;</td></tr>
<tr><th id="1038">1038</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1039">1039</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float8Spill" title='SpillOpcodeKey::SOK_Float8Spill' data-ref="SpillOpcodeKey::SOK_Float8Spill">SOK_Float8Spill</a>;</td></tr>
<tr><th id="1040">1040</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1041">1041</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float4Spill" title='SpillOpcodeKey::SOK_Float4Spill' data-ref="SpillOpcodeKey::SOK_Float4Spill">SOK_Float4Spill</a>;</td></tr>
<tr><th id="1042">1042</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1043">1043</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPESpill" title='SpillOpcodeKey::SOK_SPESpill' data-ref="SpillOpcodeKey::SOK_SPESpill">SOK_SPESpill</a>;</td></tr>
<tr><th id="1044">1044</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1045">1045</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPE4Spill" title='SpillOpcodeKey::SOK_SPE4Spill' data-ref="SpillOpcodeKey::SOK_SPE4Spill">SOK_SPE4Spill</a>;</td></tr>
<tr><th id="1046">1046</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1047">1047</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRSpill" title='SpillOpcodeKey::SOK_CRSpill' data-ref="SpillOpcodeKey::SOK_CRSpill">SOK_CRSpill</a>;</td></tr>
<tr><th id="1048">1048</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1049">1049</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRBitSpill" title='SpillOpcodeKey::SOK_CRBitSpill' data-ref="SpillOpcodeKey::SOK_CRBitSpill">SOK_CRBitSpill</a>;</td></tr>
<tr><th id="1050">1050</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1051">1051</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRVectorSpill" title='SpillOpcodeKey::SOK_VRVectorSpill' data-ref="SpillOpcodeKey::SOK_VRVectorSpill">SOK_VRVectorSpill</a>;</td></tr>
<tr><th id="1052">1052</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1053">1053</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VSXVectorSpill" title='SpillOpcodeKey::SOK_VSXVectorSpill' data-ref="SpillOpcodeKey::SOK_VSXVectorSpill">SOK_VSXVectorSpill</a>;</td></tr>
<tr><th id="1054">1054</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1055">1055</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat8Spill" title='SpillOpcodeKey::SOK_VectorFloat8Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</a>;</td></tr>
<tr><th id="1056">1056</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1057">1057</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat4Spill" title='SpillOpcodeKey::SOK_VectorFloat4Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</a>;</td></tr>
<tr><th id="1058">1058</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRSAVERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRSAVERCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1059">1059</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRSaveSpill" title='SpillOpcodeKey::SOK_VRSaveSpill' data-ref="SpillOpcodeKey::SOK_VRSaveSpill">SOK_VRSaveSpill</a>;</td></tr>
<tr><th id="1060">1060</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QFRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1061">1061</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat8Spill" title='SpillOpcodeKey::SOK_QuadFloat8Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat8Spill">SOK_QuadFloat8Spill</a>;</td></tr>
<tr><th id="1062">1062</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QSRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1063">1063</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat4Spill" title='SpillOpcodeKey::SOK_QuadFloat4Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat4Spill">SOK_QuadFloat4Spill</a>;</td></tr>
<tr><th id="1064">1064</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QBRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QBRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1065">1065</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadBitSpill" title='SpillOpcodeKey::SOK_QuadBitSpill' data-ref="SpillOpcodeKey::SOK_QuadBitSpill">SOK_QuadBitSpill</a>;</td></tr>
<tr><th id="1066">1066</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPILLTOVSRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSRRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1067">1067</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SpillToVSR" title='SpillOpcodeKey::SOK_SpillToVSR' data-ref="SpillOpcodeKey::SOK_SpillToVSR">SOK_SpillToVSR</a>;</td></tr>
<tr><th id="1068">1068</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1069">1069</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown regclass!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1069)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1070">1070</th><td>    }</td></tr>
<tr><th id="1071">1071</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1072">1072</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="1073">1073</th><td>        PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1074">1074</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int4Spill" title='SpillOpcodeKey::SOK_Int4Spill' data-ref="SpillOpcodeKey::SOK_Int4Spill">SOK_Int4Spill</a>;</td></tr>
<tr><th id="1075">1075</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="1076">1076</th><td>               PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1077">1077</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int8Spill" title='SpillOpcodeKey::SOK_Int8Spill' data-ref="SpillOpcodeKey::SOK_Int8Spill">SOK_Int8Spill</a>;</td></tr>
<tr><th id="1078">1078</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1079">1079</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float8Spill" title='SpillOpcodeKey::SOK_Float8Spill' data-ref="SpillOpcodeKey::SOK_Float8Spill">SOK_Float8Spill</a>;</td></tr>
<tr><th id="1080">1080</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1081">1081</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float4Spill" title='SpillOpcodeKey::SOK_Float4Spill' data-ref="SpillOpcodeKey::SOK_Float4Spill">SOK_Float4Spill</a>;</td></tr>
<tr><th id="1082">1082</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1083">1083</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPESpill" title='SpillOpcodeKey::SOK_SPESpill' data-ref="SpillOpcodeKey::SOK_SPESpill">SOK_SPESpill</a>;</td></tr>
<tr><th id="1084">1084</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1085">1085</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPE4Spill" title='SpillOpcodeKey::SOK_SPE4Spill' data-ref="SpillOpcodeKey::SOK_SPE4Spill">SOK_SPE4Spill</a>;</td></tr>
<tr><th id="1086">1086</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1087">1087</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRSpill" title='SpillOpcodeKey::SOK_CRSpill' data-ref="SpillOpcodeKey::SOK_CRSpill">SOK_CRSpill</a>;</td></tr>
<tr><th id="1088">1088</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRBitSpill" title='SpillOpcodeKey::SOK_CRBitSpill' data-ref="SpillOpcodeKey::SOK_CRBitSpill">SOK_CRBitSpill</a>;</td></tr>
<tr><th id="1090">1090</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1091">1091</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRVectorSpill" title='SpillOpcodeKey::SOK_VRVectorSpill' data-ref="SpillOpcodeKey::SOK_VRVectorSpill">SOK_VRVectorSpill</a>;</td></tr>
<tr><th id="1092">1092</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1093">1093</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VSXVectorSpill" title='SpillOpcodeKey::SOK_VSXVectorSpill' data-ref="SpillOpcodeKey::SOK_VSXVectorSpill">SOK_VSXVectorSpill</a>;</td></tr>
<tr><th id="1094">1094</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1095">1095</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat8Spill" title='SpillOpcodeKey::SOK_VectorFloat8Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</a>;</td></tr>
<tr><th id="1096">1096</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1097">1097</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat4Spill" title='SpillOpcodeKey::SOK_VectorFloat4Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</a>;</td></tr>
<tr><th id="1098">1098</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRSAVERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRSAVERCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1099">1099</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRSaveSpill" title='SpillOpcodeKey::SOK_VRSaveSpill' data-ref="SpillOpcodeKey::SOK_VRSaveSpill">SOK_VRSaveSpill</a>;</td></tr>
<tr><th id="1100">1100</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QFRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1101">1101</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat8Spill" title='SpillOpcodeKey::SOK_QuadFloat8Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat8Spill">SOK_QuadFloat8Spill</a>;</td></tr>
<tr><th id="1102">1102</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QSRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1103">1103</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat4Spill" title='SpillOpcodeKey::SOK_QuadFloat4Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat4Spill">SOK_QuadFloat4Spill</a>;</td></tr>
<tr><th id="1104">1104</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QBRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QBRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1105">1105</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadBitSpill" title='SpillOpcodeKey::SOK_QuadBitSpill' data-ref="SpillOpcodeKey::SOK_QuadBitSpill">SOK_QuadBitSpill</a>;</td></tr>
<tr><th id="1106">1106</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPILLTOVSRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSRRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1107">1107</th><td>      <a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SpillToVSR" title='SpillOpcodeKey::SOK_SpillToVSR' data-ref="SpillOpcodeKey::SOK_SpillToVSR">SOK_SpillToVSR</a>;</td></tr>
<tr><th id="1108">1108</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1109">1109</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown regclass!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1109)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1110">1110</th><td>    }</td></tr>
<tr><th id="1111">1111</th><td>  }</td></tr>
<tr><th id="1112">1112</th><td>  <b>return</b> <a class="local col7 ref" href="#137OpcodesForSpill" title='OpcodesForSpill' data-ref="137OpcodesForSpill">OpcodesForSpill</a>[<a class="local col8 ref" href="#138OpcodeIndex" title='OpcodeIndex' data-ref="138OpcodeIndex">OpcodeIndex</a>];</td></tr>
<tr><th id="1113">1113</th><td>}</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><em>unsigned</em></td></tr>
<tr><th id="1116">1116</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEjPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getLoadOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEjPKNS_19TargetRegisterClassE">getLoadOpcodeForSpill</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="139Reg" title='Reg' data-type='unsigned int' data-ref="139Reg">Reg</dfn>,</td></tr>
<tr><th id="1117">1117</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="140RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="140RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1118">1118</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col1 decl" id="141OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="141OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</a>();</td></tr>
<tr><th id="1119">1119</th><td>  <em>int</em> <dfn class="local col2 decl" id="142OpcodeIndex" title='OpcodeIndex' data-type='int' data-ref="142OpcodeIndex">OpcodeIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <b>if</b> (<a class="local col0 ref" href="#140RC" title='RC' data-ref="140RC">RC</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="1122">1122</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1123">1123</th><td>        PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1124">1124</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int4Spill" title='SpillOpcodeKey::SOK_Int4Spill' data-ref="SpillOpcodeKey::SOK_Int4Spill">SOK_Int4Spill</a>;</td></tr>
<tr><th id="1125">1125</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1126">1126</th><td>               PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1127">1127</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int8Spill" title='SpillOpcodeKey::SOK_Int8Spill' data-ref="SpillOpcodeKey::SOK_Int8Spill">SOK_Int8Spill</a>;</td></tr>
<tr><th id="1128">1128</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1129">1129</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float8Spill" title='SpillOpcodeKey::SOK_Float8Spill' data-ref="SpillOpcodeKey::SOK_Float8Spill">SOK_Float8Spill</a>;</td></tr>
<tr><th id="1130">1130</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1131">1131</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float4Spill" title='SpillOpcodeKey::SOK_Float4Spill' data-ref="SpillOpcodeKey::SOK_Float4Spill">SOK_Float4Spill</a>;</td></tr>
<tr><th id="1132">1132</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1133">1133</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPESpill" title='SpillOpcodeKey::SOK_SPESpill' data-ref="SpillOpcodeKey::SOK_SPESpill">SOK_SPESpill</a>;</td></tr>
<tr><th id="1134">1134</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1135">1135</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPE4Spill" title='SpillOpcodeKey::SOK_SPE4Spill' data-ref="SpillOpcodeKey::SOK_SPE4Spill">SOK_SPE4Spill</a>;</td></tr>
<tr><th id="1136">1136</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1137">1137</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRSpill" title='SpillOpcodeKey::SOK_CRSpill' data-ref="SpillOpcodeKey::SOK_CRSpill">SOK_CRSpill</a>;</td></tr>
<tr><th id="1138">1138</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1139">1139</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRBitSpill" title='SpillOpcodeKey::SOK_CRBitSpill' data-ref="SpillOpcodeKey::SOK_CRBitSpill">SOK_CRBitSpill</a>;</td></tr>
<tr><th id="1140">1140</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1141">1141</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRVectorSpill" title='SpillOpcodeKey::SOK_VRVectorSpill' data-ref="SpillOpcodeKey::SOK_VRVectorSpill">SOK_VRVectorSpill</a>;</td></tr>
<tr><th id="1142">1142</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1143">1143</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VSXVectorSpill" title='SpillOpcodeKey::SOK_VSXVectorSpill' data-ref="SpillOpcodeKey::SOK_VSXVectorSpill">SOK_VSXVectorSpill</a>;</td></tr>
<tr><th id="1144">1144</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1145">1145</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat8Spill" title='SpillOpcodeKey::SOK_VectorFloat8Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</a>;</td></tr>
<tr><th id="1146">1146</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1147">1147</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat4Spill" title='SpillOpcodeKey::SOK_VectorFloat4Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</a>;</td></tr>
<tr><th id="1148">1148</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRSAVERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRSAVERCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1149">1149</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRSaveSpill" title='SpillOpcodeKey::SOK_VRSaveSpill' data-ref="SpillOpcodeKey::SOK_VRSaveSpill">SOK_VRSaveSpill</a>;</td></tr>
<tr><th id="1150">1150</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QFRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1151">1151</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat8Spill" title='SpillOpcodeKey::SOK_QuadFloat8Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat8Spill">SOK_QuadFloat8Spill</a>;</td></tr>
<tr><th id="1152">1152</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QSRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1153">1153</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat4Spill" title='SpillOpcodeKey::SOK_QuadFloat4Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat4Spill">SOK_QuadFloat4Spill</a>;</td></tr>
<tr><th id="1154">1154</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QBRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QBRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1155">1155</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadBitSpill" title='SpillOpcodeKey::SOK_QuadBitSpill' data-ref="SpillOpcodeKey::SOK_QuadBitSpill">SOK_QuadBitSpill</a>;</td></tr>
<tr><th id="1156">1156</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPILLTOVSRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSRRCRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1157">1157</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SpillToVSR" title='SpillOpcodeKey::SOK_SpillToVSR' data-ref="SpillOpcodeKey::SOK_SpillToVSR">SOK_SpillToVSR</a>;</td></tr>
<tr><th id="1158">1158</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1159">1159</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown regclass!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1159)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1160">1160</th><td>    }</td></tr>
<tr><th id="1161">1161</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1162">1162</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="1163">1163</th><td>        PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1164">1164</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int4Spill" title='SpillOpcodeKey::SOK_Int4Spill' data-ref="SpillOpcodeKey::SOK_Int4Spill">SOK_Int4Spill</a>;</td></tr>
<tr><th id="1165">1165</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="1166">1166</th><td>               PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1167">1167</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Int8Spill" title='SpillOpcodeKey::SOK_Int8Spill' data-ref="SpillOpcodeKey::SOK_Int8Spill">SOK_Int8Spill</a>;</td></tr>
<tr><th id="1168">1168</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1169">1169</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float8Spill" title='SpillOpcodeKey::SOK_Float8Spill' data-ref="SpillOpcodeKey::SOK_Float8Spill">SOK_Float8Spill</a>;</td></tr>
<tr><th id="1170">1170</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1171">1171</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_Float4Spill" title='SpillOpcodeKey::SOK_Float4Spill' data-ref="SpillOpcodeKey::SOK_Float4Spill">SOK_Float4Spill</a>;</td></tr>
<tr><th id="1172">1172</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1173">1173</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPESpill" title='SpillOpcodeKey::SOK_SPESpill' data-ref="SpillOpcodeKey::SOK_SPESpill">SOK_SPESpill</a>;</td></tr>
<tr><th id="1174">1174</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1175">1175</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SPE4Spill" title='SpillOpcodeKey::SOK_SPE4Spill' data-ref="SpillOpcodeKey::SOK_SPE4Spill">SOK_SPE4Spill</a>;</td></tr>
<tr><th id="1176">1176</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1177">1177</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRSpill" title='SpillOpcodeKey::SOK_CRSpill' data-ref="SpillOpcodeKey::SOK_CRSpill">SOK_CRSpill</a>;</td></tr>
<tr><th id="1178">1178</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1179">1179</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_CRBitSpill" title='SpillOpcodeKey::SOK_CRBitSpill' data-ref="SpillOpcodeKey::SOK_CRBitSpill">SOK_CRBitSpill</a>;</td></tr>
<tr><th id="1180">1180</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1181">1181</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRVectorSpill" title='SpillOpcodeKey::SOK_VRVectorSpill' data-ref="SpillOpcodeKey::SOK_VRVectorSpill">SOK_VRVectorSpill</a>;</td></tr>
<tr><th id="1182">1182</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1183">1183</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VSXVectorSpill" title='SpillOpcodeKey::SOK_VSXVectorSpill' data-ref="SpillOpcodeKey::SOK_VSXVectorSpill">SOK_VSXVectorSpill</a>;</td></tr>
<tr><th id="1184">1184</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1185">1185</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat8Spill" title='SpillOpcodeKey::SOK_VectorFloat8Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</a>;</td></tr>
<tr><th id="1186">1186</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1187">1187</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VectorFloat4Spill" title='SpillOpcodeKey::SOK_VectorFloat4Spill' data-ref="SpillOpcodeKey::SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</a>;</td></tr>
<tr><th id="1188">1188</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;VRSAVERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRSAVERCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1189">1189</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_VRSaveSpill" title='SpillOpcodeKey::SOK_VRSaveSpill' data-ref="SpillOpcodeKey::SOK_VRSaveSpill">SOK_VRSaveSpill</a>;</td></tr>
<tr><th id="1190">1190</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QFRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1191">1191</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat8Spill" title='SpillOpcodeKey::SOK_QuadFloat8Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat8Spill">SOK_QuadFloat8Spill</a>;</td></tr>
<tr><th id="1192">1192</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QSRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1193">1193</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadFloat4Spill" title='SpillOpcodeKey::SOK_QuadFloat4Spill' data-ref="SpillOpcodeKey::SOK_QuadFloat4Spill">SOK_QuadFloat4Spill</a>;</td></tr>
<tr><th id="1194">1194</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;QBRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">QBRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1195">1195</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_QuadBitSpill" title='SpillOpcodeKey::SOK_QuadBitSpill' data-ref="SpillOpcodeKey::SOK_QuadBitSpill">SOK_QuadBitSpill</a>;</td></tr>
<tr><th id="1196">1196</th><td>    } <b>else</b> <b>if</b> (PPC::<span class='error' title="no member named &apos;SPILLTOVSRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSRRCRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1197">1197</th><td>      <a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="#SpillOpcodeKey::SOK_SpillToVSR" title='SpillOpcodeKey::SOK_SpillToVSR' data-ref="SpillOpcodeKey::SOK_SpillToVSR">SOK_SpillToVSR</a>;</td></tr>
<tr><th id="1198">1198</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1199">1199</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown regclass!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1199)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1200">1200</th><td>    }</td></tr>
<tr><th id="1201">1201</th><td>  }</td></tr>
<tr><th id="1202">1202</th><td>  <b>return</b> <a class="local col1 ref" href="#141OpcodesForSpill" title='OpcodesForSpill' data-ref="141OpcodesForSpill">OpcodesForSpill</a>[<a class="local col2 ref" href="#142OpcodeIndex" title='OpcodeIndex' data-ref="142OpcodeIndex">OpcodeIndex</a>];</td></tr>
<tr><th id="1203">1203</th><td>}</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::StoreRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">StoreRegToStackSlot</dfn>(</td></tr>
<tr><th id="1206">1206</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="143MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="143MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="144SrcReg" title='SrcReg' data-type='unsigned int' data-ref="144SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="145isKill" title='isKill' data-type='bool' data-ref="145isKill">isKill</dfn>, <em>int</em> <dfn class="local col6 decl" id="146FrameIdx" title='FrameIdx' data-type='int' data-ref="146FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1207">1207</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="147RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="147RC">RC</dfn>,</td></tr>
<tr><th id="1208">1208</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="148NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="148NewMIs">NewMIs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1209">1209</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149Opcode" title='Opcode' data-type='unsigned int' data-ref="149Opcode">Opcode</dfn> = getStoreOpcodeForSpill(PPC::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::PPC&apos;">NoRegister</span>, RC);</td></tr>
<tr><th id="1210">1210</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="150DL" title='DL' data-type='llvm::DebugLoc' data-ref="150DL">DL</dfn>;</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col1 decl" id="151FuncInfo" title='FuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="151FuncInfo">FuncInfo</dfn> = <a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1213">1213</th><td>  <a class="local col1 ref" href="#151FuncInfo" title='FuncInfo' data-ref="151FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo12setHasSpillsEv" title='llvm::PPCFunctionInfo::setHasSpills' data-ref="_ZN4llvm15PPCFunctionInfo12setHasSpillsEv">setHasSpills</a>();</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  NewMIs.push_back(addFrameReference(</td></tr>
<tr><th id="1216">1216</th><td>      BuildMI(MF, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode)).addReg(SrcReg, getKillRegState(isKill)),</td></tr>
<tr><th id="1217">1217</th><td>      FrameIdx));</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1220">1220</th><td>      PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="1221">1221</th><td>    <a class="local col1 ref" href="#151FuncInfo" title='FuncInfo' data-ref="151FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo11setSpillsCREv" title='llvm::PPCFunctionInfo::setSpillsCR' data-ref="_ZN4llvm15PPCFunctionInfo11setSpillsCREv">setSpillsCR</a>();</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;VRSAVERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRSAVERCRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="1224">1224</th><td>    <a class="local col1 ref" href="#151FuncInfo" title='FuncInfo' data-ref="151FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo15setSpillsVRSAVEEv" title='llvm::PPCFunctionInfo::setSpillsVRSAVE' data-ref="_ZN4llvm15PPCFunctionInfo15setSpillsVRSAVEEv">setSpillsVRSAVE</a>();</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <b>if</b> (<a class="member" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</a>(<a class="local col9 ref" href="#149Opcode" title='Opcode' data-ref="149Opcode">Opcode</a>))</td></tr>
<tr><th id="1227">1227</th><td>    <a class="local col1 ref" href="#151FuncInfo" title='FuncInfo' data-ref="151FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv" title='llvm::PPCFunctionInfo::setHasNonRISpills' data-ref="_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv">setHasNonRISpills</a>();</td></tr>
<tr><th id="1228">1228</th><td>}</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterC16522947" title='llvm::PPCInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterC16522947">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="152MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="152MBB">MBB</dfn>,</td></tr>
<tr><th id="1231">1231</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="153MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="153MI">MI</dfn>,</td></tr>
<tr><th id="1232">1232</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="154SrcReg" title='SrcReg' data-type='unsigned int' data-ref="154SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="155isKill" title='isKill' data-type='bool' data-ref="155isKill">isKill</dfn>,</td></tr>
<tr><th id="1233">1233</th><td>                                       <em>int</em> <dfn class="local col6 decl" id="156FrameIdx" title='FrameIdx' data-type='int' data-ref="156FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1234">1234</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="157RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="157RC">RC</dfn>,</td></tr>
<tr><th id="1235">1235</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="158TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="158TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1236">1236</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="159MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="159MF">MF</dfn> = *<a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1237">1237</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="160NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="160NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <i>// We need to avoid a situation in which the value from a VRRC register is</i></td></tr>
<tr><th id="1240">1240</th><td><i>  // spilled using an Altivec instruction and reloaded into a VSRC register</i></td></tr>
<tr><th id="1241">1241</th><td><i>  // using a VSX instruction. The issue with this is that the VSX</i></td></tr>
<tr><th id="1242">1242</th><td><i>  // load/store instructions swap the doublewords in the vector and the Altivec</i></td></tr>
<tr><th id="1243">1243</th><td><i>  // ones don't. The register classes on the spill/reload may be different if</i></td></tr>
<tr><th id="1244">1244</th><td><i>  // the register is defined using an Altivec instruction and is then used by a</i></td></tr>
<tr><th id="1245">1245</th><td><i>  // VSX instruction.</i></td></tr>
<tr><th id="1246">1246</th><td>  <a class="local col7 ref" href="#157RC" title='RC' data-ref="157RC">RC</a> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</a>(<a class="local col7 ref" href="#157RC" title='RC' data-ref="157RC">RC</a>);</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <a class="member" href="#_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::StoreRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">StoreRegToStackSlot</a>(<span class='refarg'><a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a></span>, <a class="local col4 ref" href="#154SrcReg" title='SrcReg' data-ref="154SrcReg">SrcReg</a>, <a class="local col5 ref" href="#155isKill" title='isKill' data-ref="155isKill">isKill</a>, <a class="local col6 ref" href="#156FrameIdx" title='FrameIdx' data-ref="156FrameIdx">FrameIdx</a>, <a class="local col7 ref" href="#157RC" title='RC' data-ref="157RC">RC</a>, <span class='refarg'><a class="local col0 ref" href="#160NewMIs" title='NewMIs' data-ref="160NewMIs">NewMIs</a></span>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="161i" title='i' data-type='unsigned int' data-ref="161i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="162e" title='e' data-type='unsigned int' data-ref="162e">e</dfn> = <a class="local col0 ref" href="#160NewMIs" title='NewMIs' data-ref="160NewMIs">NewMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#161i" title='i' data-ref="161i">i</a> != <a class="local col2 ref" href="#162e" title='e' data-ref="162e">e</a>; ++<a class="local col1 ref" href="#161i" title='i' data-ref="161i">i</a>)</td></tr>
<tr><th id="1251">1251</th><td>    <a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>, <a class="local col0 ref" href="#160NewMIs" title='NewMIs' data-ref="160NewMIs">NewMIs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#161i" title='i' data-ref="161i">i</a>]</a>);</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="163MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="163MFI">MFI</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1254">1254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="164MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="164MMO">MMO</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1255">1255</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a></span>, <a class="local col6 ref" href="#156FrameIdx" title='FrameIdx' data-ref="156FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1256">1256</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col3 ref" href="#163MFI" title='MFI' data-ref="163MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col6 ref" href="#156FrameIdx" title='FrameIdx' data-ref="156FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1257">1257</th><td>      <a class="local col3 ref" href="#163MFI" title='MFI' data-ref="163MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col6 ref" href="#156FrameIdx" title='FrameIdx' data-ref="156FrameIdx">FrameIdx</a>));</td></tr>
<tr><th id="1258">1258</th><td>  <a class="local col0 ref" href="#160NewMIs" title='NewMIs' data-ref="160NewMIs">NewMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a></span>, <a class="local col4 ref" href="#164MMO" title='MMO' data-ref="164MMO">MMO</a>);</td></tr>
<tr><th id="1259">1259</th><td>}</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::LoadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">LoadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="165MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="165MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="166DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="166DL">DL</dfn>,</td></tr>
<tr><th id="1262">1262</th><td>                                        <em>unsigned</em> <dfn class="local col7 decl" id="167DestReg" title='DestReg' data-type='unsigned int' data-ref="167DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="168FrameIdx" title='FrameIdx' data-type='int' data-ref="168FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1263">1263</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="169RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="169RC">RC</dfn>,</td></tr>
<tr><th id="1264">1264</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="170NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="170NewMIs">NewMIs</dfn>)</td></tr>
<tr><th id="1265">1265</th><td>                                        <em>const</em> {</td></tr>
<tr><th id="1266">1266</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="171Opcode" title='Opcode' data-type='unsigned int' data-ref="171Opcode">Opcode</dfn> = getLoadOpcodeForSpill(PPC::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::PPC&apos;">NoRegister</span>, RC);</td></tr>
<tr><th id="1267">1267</th><td>  NewMIs.push_back(addFrameReference(BuildMI(MF, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), DestReg),</td></tr>
<tr><th id="1268">1268</th><td>                                     FrameIdx));</td></tr>
<tr><th id="1269">1269</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col2 decl" id="172FuncInfo" title='FuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="172FuncInfo">FuncInfo</dfn> = <a class="local col5 ref" href="#165MF" title='MF' data-ref="165MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1272">1272</th><td>      PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="1273">1273</th><td>    <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo11setSpillsCREv" title='llvm::PPCFunctionInfo::setSpillsCR' data-ref="_ZN4llvm15PPCFunctionInfo11setSpillsCREv">setSpillsCR</a>();</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (PPC::<span class='error' title="no member named &apos;VRSAVERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRSAVERCRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="1276">1276</th><td>    <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo15setSpillsVRSAVEEv" title='llvm::PPCFunctionInfo::setSpillsVRSAVE' data-ref="_ZN4llvm15PPCFunctionInfo15setSpillsVRSAVEEv">setSpillsVRSAVE</a>();</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <b>if</b> (<a class="member" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</a>(<a class="local col1 ref" href="#171Opcode" title='Opcode' data-ref="171Opcode">Opcode</a>))</td></tr>
<tr><th id="1279">1279</th><td>    <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv" title='llvm::PPCFunctionInfo::setHasNonRISpills' data-ref="_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv">setHasNonRISpills</a>();</td></tr>
<tr><th id="1280">1280</th><td>}</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><em>void</em></td></tr>
<tr><th id="1283">1283</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterC8873350" title='llvm::PPCInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterC8873350">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="173MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="173MBB">MBB</dfn>,</td></tr>
<tr><th id="1284">1284</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="174MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="174MI">MI</dfn>,</td></tr>
<tr><th id="1285">1285</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="175DestReg" title='DestReg' data-type='unsigned int' data-ref="175DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="176FrameIdx" title='FrameIdx' data-type='int' data-ref="176FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1286">1286</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="177RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="177RC">RC</dfn>,</td></tr>
<tr><th id="1287">1287</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="178TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="178TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1288">1288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="179MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="179MF">MF</dfn> = *<a class="local col3 ref" href="#173MBB" title='MBB' data-ref="173MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1289">1289</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="180NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="180NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1290">1290</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="181DL" title='DL' data-type='llvm::DebugLoc' data-ref="181DL">DL</dfn>;</td></tr>
<tr><th id="1291">1291</th><td>  <b>if</b> (<a class="local col4 ref" href="#174MI" title='MI' data-ref="174MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#173MBB" title='MBB' data-ref="173MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col1 ref" href="#181DL" title='DL' data-ref="181DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col4 ref" href="#174MI" title='MI' data-ref="174MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col2 decl" id="182FuncInfo" title='FuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="182FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1294">1294</th><td>  <a class="local col2 ref" href="#182FuncInfo" title='FuncInfo' data-ref="182FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo12setHasSpillsEv" title='llvm::PPCFunctionInfo::setHasSpills' data-ref="_ZN4llvm15PPCFunctionInfo12setHasSpillsEv">setHasSpills</a>();</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>  <i>// We need to avoid a situation in which the value from a VRRC register is</i></td></tr>
<tr><th id="1297">1297</th><td><i>  // spilled using an Altivec instruction and reloaded into a VSRC register</i></td></tr>
<tr><th id="1298">1298</th><td><i>  // using a VSX instruction. The issue with this is that the VSX</i></td></tr>
<tr><th id="1299">1299</th><td><i>  // load/store instructions swap the doublewords in the vector and the Altivec</i></td></tr>
<tr><th id="1300">1300</th><td><i>  // ones don't. The register classes on the spill/reload may be different if</i></td></tr>
<tr><th id="1301">1301</th><td><i>  // the register is defined using an Altivec instruction and is then used by a</i></td></tr>
<tr><th id="1302">1302</th><td><i>  // VSX instruction.</i></td></tr>
<tr><th id="1303">1303</th><td>  <b>if</b> (Subtarget.hasVSX() &amp;&amp; RC == &amp;PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>)</td></tr>
<tr><th id="1304">1304</th><td>    RC = &amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>;</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>  <a class="member" href="#_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::LoadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">LoadRegFromStackSlot</a>(<span class='refarg'><a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF">MF</a></span>, <a class="local col1 ref" href="#181DL" title='DL' data-ref="181DL">DL</a>, <a class="local col5 ref" href="#175DestReg" title='DestReg' data-ref="175DestReg">DestReg</a>, <a class="local col6 ref" href="#176FrameIdx" title='FrameIdx' data-ref="176FrameIdx">FrameIdx</a>, <a class="local col7 ref" href="#177RC" title='RC' data-ref="177RC">RC</a>, <span class='refarg'><a class="local col0 ref" href="#180NewMIs" title='NewMIs' data-ref="180NewMIs">NewMIs</a></span>);</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="183i" title='i' data-type='unsigned int' data-ref="183i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="184e" title='e' data-type='unsigned int' data-ref="184e">e</dfn> = <a class="local col0 ref" href="#180NewMIs" title='NewMIs' data-ref="180NewMIs">NewMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#183i" title='i' data-ref="183i">i</a> != <a class="local col4 ref" href="#184e" title='e' data-ref="184e">e</a>; ++<a class="local col3 ref" href="#183i" title='i' data-ref="183i">i</a>)</td></tr>
<tr><th id="1309">1309</th><td>    <a class="local col3 ref" href="#173MBB" title='MBB' data-ref="173MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#174MI" title='MI' data-ref="174MI">MI</a>, <a class="local col0 ref" href="#180NewMIs" title='NewMIs' data-ref="180NewMIs">NewMIs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#183i" title='i' data-ref="183i">i</a>]</a>);</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="185MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="185MFI">MFI</dfn> = <a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1312">1312</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="186MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="186MMO">MMO</dfn> = <a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1313">1313</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF">MF</a></span>, <a class="local col6 ref" href="#176FrameIdx" title='FrameIdx' data-ref="176FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1314">1314</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="local col5 ref" href="#185MFI" title='MFI' data-ref="185MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col6 ref" href="#176FrameIdx" title='FrameIdx' data-ref="176FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1315">1315</th><td>      <a class="local col5 ref" href="#185MFI" title='MFI' data-ref="185MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col6 ref" href="#176FrameIdx" title='FrameIdx' data-ref="176FrameIdx">FrameIdx</a>));</td></tr>
<tr><th id="1316">1316</th><td>  <a class="local col0 ref" href="#180NewMIs" title='NewMIs' data-ref="180NewMIs">NewMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col9 ref" href="#179MF" title='MF' data-ref="179MF">MF</a></span>, <a class="local col6 ref" href="#186MMO" title='MMO' data-ref="186MMO">MMO</a>);</td></tr>
<tr><th id="1317">1317</th><td>}</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::</td></tr>
<tr><th id="1320">1320</th><td><dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="187Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="187Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="1321">1321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 2 &amp;&amp; &quot;Invalid PPC branch opcode!&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 2 &amp;&amp; \&quot;Invalid PPC branch opcode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#187Cond" title='Cond' data-ref="187Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid PPC branch opcode!"</q>);</td></tr>
<tr><th id="1322">1322</th><td>  <b>if</b> (Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> || Cond[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>)</td></tr>
<tr><th id="1323">1323</th><td>    <a class="local col7 ref" href="#187Cond" title='Cond' data-ref="187Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#187Cond" title='Cond' data-ref="187Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1324">1324</th><td>  <b>else</b></td></tr>
<tr><th id="1325">1325</th><td>    <i>// Leave the CR# the same, but invert the condition.</i></td></tr>
<tr><th id="1326">1326</th><td>    <a class="local col7 ref" href="#187Cond" title='Cond' data-ref="187Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE" title='llvm::PPC::InvertPredicate' data-ref="_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE">InvertPredicate</a>((<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col7 ref" href="#187Cond" title='Cond' data-ref="187Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="1327">1327</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1328">1328</th><td>}</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::FoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="188UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="189DefMI">DefMI</dfn>,</td></tr>
<tr><th id="1331">1331</th><td>                                 <em>unsigned</em> <dfn class="local col0 decl" id="190Reg" title='Reg' data-type='unsigned int' data-ref="190Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="191MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="191MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1332">1332</th><td>  <i>// For some instructions, it is legal to fold ZERO into the RA register field.</i></td></tr>
<tr><th id="1333">1333</th><td><i>  // A zero immediate should always be loaded with a single li.</i></td></tr>
<tr><th id="1334">1334</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192DefOpc" title='DefOpc' data-type='unsigned int' data-ref="192DefOpc">DefOpc</dfn> = <a class="local col9 ref" href="#189DefMI" title='DefMI' data-ref="189DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1335">1335</th><td>  <b>if</b> (DefOpc != PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> &amp;&amp; DefOpc != PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>)</td></tr>
<tr><th id="1336">1336</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1337">1337</th><td>  <b>if</b> (!<a class="local col9 ref" href="#189DefMI" title='DefMI' data-ref="189DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1338">1338</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1339">1339</th><td>  <b>if</b> (<a class="local col9 ref" href="#189DefMI" title='DefMI' data-ref="189DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="1340">1340</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>  <i>// Note that we cannot here invert the arguments of an isel in order to fold</i></td></tr>
<tr><th id="1343">1343</th><td><i>  // a ZERO into what is presented as the second argument. All we have here</i></td></tr>
<tr><th id="1344">1344</th><td><i>  // is the condition bit, and that might come from a CR-logical bit operation.</i></td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="193UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="193UseMCID">UseMCID</dfn> = <a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>  <i>// Only fold into real machine instructions.</i></td></tr>
<tr><th id="1349">1349</th><td>  <b>if</b> (<a class="local col3 ref" href="#193UseMCID" title='UseMCID' data-ref="193UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isPseudoEv" title='llvm::MCInstrDesc::isPseudo' data-ref="_ZNK4llvm11MCInstrDesc8isPseudoEv">isPseudo</a>())</td></tr>
<tr><th id="1350">1350</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194UseIdx" title='UseIdx' data-type='unsigned int' data-ref="194UseIdx">UseIdx</dfn>;</td></tr>
<tr><th id="1353">1353</th><td>  <b>for</b> (<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a> = <var>0</var>; <a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a> &lt; <a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a>)</td></tr>
<tr><th id="1354">1354</th><td>    <b>if</b> (<a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1355">1355</th><td>        <a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#190Reg" title='Reg' data-ref="190Reg">Reg</a>)</td></tr>
<tr><th id="1356">1356</th><td>      <b>break</b>;</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UseIdx &lt; UseMI.getNumOperands() &amp;&amp; &quot;Cannot find Reg in UseMI&quot;) ? void (0) : __assert_fail (&quot;UseIdx &lt; UseMI.getNumOperands() &amp;&amp; \&quot;Cannot find Reg in UseMI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1358, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a> &lt; <a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Cannot find Reg in UseMI"</q>);</td></tr>
<tr><th id="1359">1359</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UseIdx &lt; UseMCID.getNumOperands() &amp;&amp; &quot;No operand description for Reg&quot;) ? void (0) : __assert_fail (&quot;UseIdx &lt; UseMCID.getNumOperands() &amp;&amp; \&quot;No operand description for Reg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1359, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a> &lt; <a class="local col3 ref" href="#193UseMCID" title='UseMCID' data-ref="193UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"No operand description for Reg"</q>);</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> *<dfn class="local col5 decl" id="195UseInfo" title='UseInfo' data-type='const llvm::MCOperandInfo *' data-ref="195UseInfo">UseInfo</dfn> = &amp;<a class="local col3 ref" href="#193UseMCID" title='UseMCID' data-ref="193UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a>];</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>  <i>// We can fold the zero if this register requires a GPRC_NOR0/G8RC_NOX0</i></td></tr>
<tr><th id="1364">1364</th><td><i>  // register (which might also be specified as a pointer class kind).</i></td></tr>
<tr><th id="1365">1365</th><td>  <b>if</b> (<a class="local col5 ref" href="#195UseInfo" title='UseInfo' data-ref="195UseInfo">UseInfo</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" title='llvm::MCOperandInfo::isLookupPtrRegClass' data-ref="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv">isLookupPtrRegClass</a>()) {</td></tr>
<tr><th id="1366">1366</th><td>    <b>if</b> (<a class="local col5 ref" href="#195UseInfo" title='UseInfo' data-ref="195UseInfo">UseInfo</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a> <i>/* Kind */</i> != <var>1</var>)</td></tr>
<tr><th id="1367">1367</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1368">1368</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1369">1369</th><td>    <b>if</b> (UseInfo-&gt;RegClass != PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClassID&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClassID</span> &amp;&amp;</td></tr>
<tr><th id="1370">1370</th><td>        UseInfo-&gt;RegClass != PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClassID&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClassID</span>)</td></tr>
<tr><th id="1371">1371</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1372">1372</th><td>  }</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <i>// Make sure this is not tied to an output register (or otherwise</i></td></tr>
<tr><th id="1375">1375</th><td><i>  // constrained). This is true for ST?UX registers, for example, which</i></td></tr>
<tr><th id="1376">1376</th><td><i>  // are tied to their output registers.</i></td></tr>
<tr><th id="1377">1377</th><td>  <b>if</b> (<a class="local col5 ref" href="#195UseInfo" title='UseInfo' data-ref="195UseInfo">UseInfo</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::Constraints" title='llvm::MCOperandInfo::Constraints' data-ref="llvm::MCOperandInfo::Constraints">Constraints</a> != <var>0</var>)</td></tr>
<tr><th id="1378">1378</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="196ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="1381">1381</th><td>  <b>if</b> (<a class="local col5 ref" href="#195UseInfo" title='UseInfo' data-ref="195UseInfo">UseInfo</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" title='llvm::MCOperandInfo::isLookupPtrRegClass' data-ref="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv">isLookupPtrRegClass</a>()) {</td></tr>
<tr><th id="1382">1382</th><td>    <em>bool</em> <dfn class="local col7 decl" id="197isPPC64" title='isPPC64' data-type='bool' data-ref="197isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1383">1383</th><td>    ZeroReg = isPPC64 ? PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span> : PPC::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::PPC&apos;">ZERO</span>;</td></tr>
<tr><th id="1384">1384</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1385">1385</th><td>    ZeroReg = UseInfo-&gt;RegClass == PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClassID&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClassID</span> ?</td></tr>
<tr><th id="1386">1386</th><td>              PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span> : PPC::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::PPC&apos;">ZERO</span>;</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <em>bool</em> <dfn class="local col8 decl" id="198DeleteDef" title='DeleteDef' data-type='bool' data-ref="198DeleteDef">DeleteDef</dfn> = <a class="local col1 ref" href="#191MRI" title='MRI' data-ref="191MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col0 ref" href="#190Reg" title='Reg' data-ref="190Reg">Reg</a>);</td></tr>
<tr><th id="1390">1390</th><td>  <a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#194UseIdx" title='UseIdx' data-ref="194UseIdx">UseIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#196ZeroReg" title='ZeroReg' data-ref="196ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>  <b>if</b> (<a class="local col8 ref" href="#198DeleteDef" title='DeleteDef' data-ref="198DeleteDef">DeleteDef</a>)</td></tr>
<tr><th id="1393">1393</th><td>    <a class="local col9 ref" href="#189DefMI" title='DefMI' data-ref="189DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1396">1396</th><td>}</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" title='MBBDefinesCTR' data-type='bool MBBDefinesCTR(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE">MBBDefinesCTR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="199MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="199MBB">MBB</dfn>) {</td></tr>
<tr><th id="1399">1399</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="200I" title='I' data-type='MachineBasicBlock::iterator' data-ref="200I">I</dfn> = <a class="local col9 ref" href="#199MBB" title='MBB' data-ref="199MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col1 decl" id="201IE" title='IE' data-type='MachineBasicBlock::iterator' data-ref="201IE">IE</dfn> = <a class="local col9 ref" href="#199MBB" title='MBB' data-ref="199MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1400">1400</th><td>       <a class="local col0 ref" href="#200I" title='I' data-ref="200I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#201IE" title='IE' data-ref="201IE">IE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#200I" title='I' data-ref="200I">I</a>)</td></tr>
<tr><th id="1401">1401</th><td>    <b>if</b> (I-&gt;definesRegister(PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>) || I-&gt;definesRegister(PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span>))</td></tr>
<tr><th id="1402">1402</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1403">1403</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1404">1404</th><td>}</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td><i>// We should make sure that, if we're going to predicate both sides of a</i></td></tr>
<tr><th id="1407">1407</th><td><i>// condition (a diamond), that both sides don't define the counter register. We</i></td></tr>
<tr><th id="1408">1408</th><td><i>// can predicate counter-decrement-based branches, but while that predicates</i></td></tr>
<tr><th id="1409">1409</th><td><i>// the branching, it does not predicate the counter decrement. If we tried to</i></td></tr>
<tr><th id="1410">1410</th><td><i>// merge the triangle into one predicated block, we'd decrement the counter</i></td></tr>
<tr><th id="1411">1411</th><td><i>// twice.</i></td></tr>
<tr><th id="1412">1412</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="202TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="202TMBB">TMBB</dfn>,</td></tr>
<tr><th id="1413">1413</th><td>                     <em>unsigned</em> <dfn class="local col3 decl" id="203NumT" title='NumT' data-type='unsigned int' data-ref="203NumT">NumT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="204ExtraT" title='ExtraT' data-type='unsigned int' data-ref="204ExtraT">ExtraT</dfn>,</td></tr>
<tr><th id="1414">1414</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="205FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="205FMBB">FMBB</dfn>,</td></tr>
<tr><th id="1415">1415</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="206NumF" title='NumF' data-type='unsigned int' data-ref="206NumF">NumF</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="207ExtraF" title='ExtraF' data-type='unsigned int' data-ref="207ExtraF">ExtraF</dfn>,</td></tr>
<tr><th id="1416">1416</th><td>                     <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col8 decl" id="208Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="208Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="1417">1417</th><td>  <b>return</b> !(<a class="tu ref" href="#_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" title='MBBDefinesCTR' data-use='c' data-ref="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE">MBBDefinesCTR</a>(<span class='refarg'><a class="local col2 ref" href="#202TMBB" title='TMBB' data-ref="202TMBB">TMBB</a></span>) &amp;&amp; <a class="tu ref" href="#_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" title='MBBDefinesCTR' data-use='c' data-ref="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE">MBBDefinesCTR</a>(<span class='refarg'><a class="local col5 ref" href="#205FMBB" title='FMBB' data-ref="205FMBB">FMBB</a></span>));</td></tr>
<tr><th id="1418">1418</th><td>}</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicated' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="209MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1422">1422</th><td>  <i>// The predicated branches are identified by their type, not really by the</i></td></tr>
<tr><th id="1423">1423</th><td><i>  // explicit presence of a predicate. Furthermore, some of them can be</i></td></tr>
<tr><th id="1424">1424</th><td><i>  // predicated more than once. Because if conversion won't try to predicate</i></td></tr>
<tr><th id="1425">1425</th><td><i>  // any instruction which already claims to be predicated (by returning true</i></td></tr>
<tr><th id="1426">1426</th><td><i>  // here), always return false. In doing so, we let isPredicable() be the</i></td></tr>
<tr><th id="1427">1427</th><td><i>  // final word on whether not the instruction can be (further) predicated.</i></td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1430">1430</th><td>}</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="210MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1433">1433</th><td>  <b>if</b> (!<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="1434">1434</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>  <i>// Conditional branch is a special case.</i></td></tr>
<tr><th id="1437">1437</th><td>  <b>if</b> (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>())</td></tr>
<tr><th id="1438">1438</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  <b>return</b> !<a class="member" href="#_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicated' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>);</td></tr>
<tr><th id="1441">1441</th><td>}</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="211MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="211MI">MI</dfn>,</td></tr>
<tr><th id="1444">1444</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="212Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="212Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="1445">1445</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="213OpC" title='OpC' data-type='unsigned int' data-ref="213OpC">OpC</dfn> = <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1446">1446</th><td>  <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::PPC&apos;">BLR</span> || OpC == PPC::<span class='error' title="no member named &apos;BLR8&apos; in namespace &apos;llvm::PPC&apos;">BLR8</span>) {</td></tr>
<tr><th id="1447">1447</th><td>    <b>if</b> (Pred[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> || Pred[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>) {</td></tr>
<tr><th id="1448">1448</th><td>      <em>bool</em> <dfn class="local col4 decl" id="214isPPC64" title='isPPC64' data-type='bool' data-ref="214isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1449">1449</th><td>      MI.setDesc(get(Pred[<var>0</var>].getImm() ? (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDNZLR8&apos; in namespace &apos;llvm::PPC&apos;">BDNZLR8</span> : PPC::<span class='error' title="no member named &apos;BDNZLR&apos; in namespace &apos;llvm::PPC&apos;">BDNZLR</span>)</td></tr>
<tr><th id="1450">1450</th><td>                                      : (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDZLR8&apos; in namespace &apos;llvm::PPC&apos;">BDZLR8</span> : PPC::<span class='error' title="no member named &apos;BDZLR&apos; in namespace &apos;llvm::PPC&apos;">BDZLR</span>)));</td></tr>
<tr><th id="1451">1451</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_SET" title='llvm::PPC::Predicate::PRED_BIT_SET' data-ref="llvm::PPC::Predicate::PRED_BIT_SET">PRED_BIT_SET</a>) {</td></tr>
<tr><th id="1452">1452</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;BCLR&apos; in namespace &apos;llvm::PPC&apos;">BCLR</span>));</td></tr>
<tr><th id="1453">1453</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1454">1454</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_UNSET" title='llvm::PPC::Predicate::PRED_BIT_UNSET' data-ref="llvm::PPC::Predicate::PRED_BIT_UNSET">PRED_BIT_UNSET</a>) {</td></tr>
<tr><th id="1455">1455</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;BCLRn&apos; in namespace &apos;llvm::PPC&apos;">BCLRn</span>));</td></tr>
<tr><th id="1456">1456</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1457">1457</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1458">1458</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;BCCLR&apos; in namespace &apos;llvm::PPC&apos;">BCCLR</span>));</td></tr>
<tr><th id="1459">1459</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>)</td></tr>
<tr><th id="1460">1460</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1461">1461</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1462">1462</th><td>    }</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1465">1465</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>) {</td></tr>
<tr><th id="1466">1466</th><td>    <b>if</b> (Pred[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> || Pred[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>) {</td></tr>
<tr><th id="1467">1467</th><td>      <em>bool</em> <dfn class="local col5 decl" id="215isPPC64" title='isPPC64' data-type='bool' data-ref="215isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1468">1468</th><td>      MI.setDesc(get(Pred[<var>0</var>].getImm() ? (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> : PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span>)</td></tr>
<tr><th id="1469">1469</th><td>                                      : (isPPC64 ? PPC::<span class='error' title="no member named &apos;BDZ8&apos; in namespace &apos;llvm::PPC&apos;">BDZ8</span> : PPC::<span class='error' title="no member named &apos;BDZ&apos; in namespace &apos;llvm::PPC&apos;">BDZ</span>)));</td></tr>
<tr><th id="1470">1470</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_SET" title='llvm::PPC::Predicate::PRED_BIT_SET' data-ref="llvm::PPC::Predicate::PRED_BIT_SET">PRED_BIT_SET</a>) {</td></tr>
<tr><th id="1471">1471</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="216MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="216MBB">MBB</dfn> = <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1472">1472</th><td>      <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span>));</td></tr>
<tr><th id="1475">1475</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>)</td></tr>
<tr><th id="1476">1476</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="1477">1477</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col6 ref" href="#216MBB" title='MBB' data-ref="216MBB">MBB</a>);</td></tr>
<tr><th id="1478">1478</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_UNSET" title='llvm::PPC::Predicate::PRED_BIT_UNSET' data-ref="llvm::PPC::Predicate::PRED_BIT_UNSET">PRED_BIT_UNSET</a>) {</td></tr>
<tr><th id="1479">1479</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="217MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="217MBB">MBB</dfn> = <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1480">1480</th><td>      <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span>));</td></tr>
<tr><th id="1483">1483</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>)</td></tr>
<tr><th id="1484">1484</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="1485">1485</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col7 ref" href="#217MBB" title='MBB' data-ref="217MBB">MBB</a>);</td></tr>
<tr><th id="1486">1486</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1487">1487</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="218MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="218MBB">MBB</dfn> = <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1488">1488</th><td>      <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>));</td></tr>
<tr><th id="1491">1491</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>)</td></tr>
<tr><th id="1492">1492</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1493">1493</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="1494">1494</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB">MBB</a>);</td></tr>
<tr><th id="1495">1495</th><td>    }</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1498">1498</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;BCTR&apos; in namespace &apos;llvm::PPC&apos;">BCTR</span> || OpC == PPC::<span class='error' title="no member named &apos;BCTR8&apos; in namespace &apos;llvm::PPC&apos;">BCTR8</span> || OpC == PPC::<span class='error' title="no member named &apos;BCTRL&apos; in namespace &apos;llvm::PPC&apos;">BCTRL</span> ||</td></tr>
<tr><th id="1499">1499</th><td>             OpC == PPC::<span class='error' title="no member named &apos;BCTRL8&apos; in namespace &apos;llvm::PPC&apos;">BCTRL8</span>) {</td></tr>
<tr><th id="1500">1500</th><td>    <b>if</b> (Pred[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> || Pred[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>)</td></tr>
<tr><th id="1501">1501</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot predicate bctr[l] on the ctr register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1501)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot predicate bctr[l] on the ctr register"</q>);</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>    <em>bool</em> <dfn class="local col9 decl" id="219setLR" title='setLR' data-type='bool' data-ref="219setLR">setLR</dfn> = OpC == PPC::<span class='error' title="no member named &apos;BCTRL&apos; in namespace &apos;llvm::PPC&apos;">BCTRL</span> || OpC == PPC::<span class='error' title="no member named &apos;BCTRL8&apos; in namespace &apos;llvm::PPC&apos;">BCTRL8</span>;</td></tr>
<tr><th id="1504">1504</th><td>    <em>bool</em> <dfn class="local col0 decl" id="220isPPC64" title='isPPC64' data-type='bool' data-ref="220isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>    <b>if</b> (<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_SET" title='llvm::PPC::Predicate::PRED_BIT_SET' data-ref="llvm::PPC::Predicate::PRED_BIT_SET">PRED_BIT_SET</a>) {</td></tr>
<tr><th id="1507">1507</th><td>      MI.setDesc(get(isPPC64 ? (setLR ? PPC::<span class='error' title="no member named &apos;BCCTRL8&apos; in namespace &apos;llvm::PPC&apos;">BCCTRL8</span> : PPC::<span class='error' title="no member named &apos;BCCTR8&apos; in namespace &apos;llvm::PPC&apos;">BCCTR8</span>)</td></tr>
<tr><th id="1508">1508</th><td>                             : (setLR ? PPC::<span class='error' title="no member named &apos;BCCTRL&apos; in namespace &apos;llvm::PPC&apos;">BCCTRL</span> : PPC::<span class='error' title="no member named &apos;BCCTR&apos; in namespace &apos;llvm::PPC&apos;">BCCTR</span>)));</td></tr>
<tr><th id="1509">1509</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1510">1510</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1511">1511</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_BIT_UNSET" title='llvm::PPC::Predicate::PRED_BIT_UNSET' data-ref="llvm::PPC::Predicate::PRED_BIT_UNSET">PRED_BIT_UNSET</a>) {</td></tr>
<tr><th id="1512">1512</th><td>      MI.setDesc(get(isPPC64 ? (setLR ? PPC::<span class='error' title="no member named &apos;BCCTRL8n&apos; in namespace &apos;llvm::PPC&apos;">BCCTRL8n</span> : PPC::<span class='error' title="no member named &apos;BCCTR8n&apos; in namespace &apos;llvm::PPC&apos;">BCCTR8n</span>)</td></tr>
<tr><th id="1513">1513</th><td>                             : (setLR ? PPC::<span class='error' title="no member named &apos;BCCTRLn&apos; in namespace &apos;llvm::PPC&apos;">BCCTRLn</span> : PPC::<span class='error' title="no member named &apos;BCCTRn&apos; in namespace &apos;llvm::PPC&apos;">BCCTRn</span>)));</td></tr>
<tr><th id="1514">1514</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1515">1515</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1516">1516</th><td>    }</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>    MI.setDesc(get(isPPC64 ? (setLR ? PPC::<span class='error' title="no member named &apos;BCCCTRL8&apos; in namespace &apos;llvm::PPC&apos;">BCCCTRL8</span> : PPC::<span class='error' title="no member named &apos;BCCCTR8&apos; in namespace &apos;llvm::PPC&apos;">BCCCTR8</span>)</td></tr>
<tr><th id="1519">1519</th><td>                           : (setLR ? PPC::<span class='error' title="no member named &apos;BCCCTRL&apos; in namespace &apos;llvm::PPC&apos;">BCCCTRL</span> : PPC::<span class='error' title="no member named &apos;BCCCTR&apos; in namespace &apos;llvm::PPC&apos;">BCCCTR</span>)));</td></tr>
<tr><th id="1520">1520</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>)</td></tr>
<tr><th id="1521">1521</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1522">1522</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#212Pred" title='Pred' data-ref="212Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1523">1523</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1524">1524</th><td>  }</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1527">1527</th><td>}</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::PPCInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="221Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="221Pred1">Pred1</dfn>,</td></tr>
<tr><th id="1530">1530</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="222Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="222Pred2">Pred2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1531">1531</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pred1.size() == 2 &amp;&amp; &quot;Invalid PPC first predicate&quot;) ? void (0) : __assert_fail (&quot;Pred1.size() == 2 &amp;&amp; \&quot;Invalid PPC first predicate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1531, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#221Pred1" title='Pred1' data-ref="221Pred1">Pred1</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid PPC first predicate"</q>);</td></tr>
<tr><th id="1532">1532</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pred2.size() == 2 &amp;&amp; &quot;Invalid PPC second predicate&quot;) ? void (0) : __assert_fail (&quot;Pred2.size() == 2 &amp;&amp; \&quot;Invalid PPC second predicate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1532, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222Pred2" title='Pred2' data-ref="222Pred2">Pred2</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid PPC second predicate"</q>);</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>  <b>if</b> (Pred1[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> || Pred1[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>)</td></tr>
<tr><th id="1535">1535</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1536">1536</th><td>  <b>if</b> (Pred2[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> || Pred2[<var>1</var>].getReg() == PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>)</td></tr>
<tr><th id="1537">1537</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>  <i>// P1 can only subsume P2 if they test the same condition register.</i></td></tr>
<tr><th id="1540">1540</th><td>  <b>if</b> (<a class="local col1 ref" href="#221Pred1" title='Pred1' data-ref="221Pred1">Pred1</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col2 ref" href="#222Pred2" title='Pred2' data-ref="222Pred2">Pred2</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1541">1541</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col3 decl" id="223P1" title='P1' data-type='PPC::Predicate' data-ref="223P1">P1</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>) <a class="local col1 ref" href="#221Pred1" title='Pred1' data-ref="221Pred1">Pred1</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1544">1544</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col4 decl" id="224P2" title='P2' data-type='PPC::Predicate' data-ref="224P2">P2</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>) <a class="local col2 ref" href="#222Pred2" title='Pred2' data-ref="222Pred2">Pred2</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>  <b>if</b> (<a class="local col3 ref" href="#223P1" title='P1' data-ref="223P1">P1</a> == <a class="local col4 ref" href="#224P2" title='P2' data-ref="224P2">P2</a>)</td></tr>
<tr><th id="1547">1547</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>  <i>// Does P1 subsume P2, e.g. GE subsumes GT.</i></td></tr>
<tr><th id="1550">1550</th><td>  <b>if</b> (<a class="local col3 ref" href="#223P1" title='P1' data-ref="223P1">P1</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a> &amp;&amp;</td></tr>
<tr><th id="1551">1551</th><td>      (<a class="local col4 ref" href="#224P2" title='P2' data-ref="224P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a> || <a class="local col4 ref" href="#224P2" title='P2' data-ref="224P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a>))</td></tr>
<tr><th id="1552">1552</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1553">1553</th><td>  <b>if</b> (<a class="local col3 ref" href="#223P1" title='P1' data-ref="223P1">P1</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a> &amp;&amp;</td></tr>
<tr><th id="1554">1554</th><td>      (<a class="local col4 ref" href="#224P2" title='P2' data-ref="224P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a> || <a class="local col4 ref" href="#224P2" title='P2' data-ref="224P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a>))</td></tr>
<tr><th id="1555">1555</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1558">1558</th><td>}</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<span class='error' title="out-of-line definition of &apos;DefinesPredicate&apos; does not match any declaration in &apos;llvm::PPCInstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE" title='llvm::PPCInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm12PPCInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE">DefinesPredicate</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="225MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="225MI">MI</dfn>,</td></tr>
<tr><th id="1561">1561</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="226Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="226Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="1562">1562</th><td>  <i>// Note: At the present time, the contents of Pred from this function is</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // unused by IfConversion. This implementation follows ARM by pushing the</i></td></tr>
<tr><th id="1564">1564</th><td><i>  // CR-defining operand. Because the 'DZ' and 'DNZ' count as types of</i></td></tr>
<tr><th id="1565">1565</th><td><i>  // predicate, instructions defining CTR or CTR8 are also included as</i></td></tr>
<tr><th id="1566">1566</th><td><i>  // predicate-defining instructions.</i></td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="227RCs" title='RCs' data-type='const llvm::TargetRegisterClass *[]' data-ref="227RCs">RCs</dfn>[] =</td></tr>
<tr><th id="1569">1569</th><td>    { &amp;PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>, &amp;PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>,</td></tr>
<tr><th id="1570">1570</th><td>      &amp;PPC::<span class='error' title="no member named &apos;CTRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CTRRCRegClass</span>, &amp;PPC::<span class='error' title="no member named &apos;CTRRC8RegClass&apos; in namespace &apos;llvm::PPC&apos;">CTRRC8RegClass</span> };</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td>  <em>bool</em> <dfn class="local col8 decl" id="228Found" title='Found' data-type='bool' data-ref="228Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="1573">1573</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="229i" title='i' data-type='unsigned int' data-ref="229i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="230e" title='e' data-type='unsigned int' data-ref="230e">e</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#229i" title='i' data-ref="229i">i</a> != <a class="local col0 ref" href="#230e" title='e' data-ref="230e">e</a>; ++<a class="local col9 ref" href="#229i" title='i' data-ref="229i">i</a>) {</td></tr>
<tr><th id="1574">1574</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="231MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="231MO">MO</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#229i" title='i' data-ref="229i">i</a>);</td></tr>
<tr><th id="1575">1575</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="232c" title='c' data-type='unsigned int' data-ref="232c">c</dfn> = <var>0</var>; c &lt; <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(RCs) &amp;&amp; !Found; ++<a class="local col2 ref" href="#232c" title='c' data-ref="232c">c</a>) {</td></tr>
<tr><th id="1576">1576</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="233RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="233RC">RC</dfn> = <a class="local col7 ref" href="#227RCs" title='RCs' data-ref="227RCs">RCs</a>[<a class="local col2 ref" href="#232c" title='c' data-ref="232c">c</a>];</td></tr>
<tr><th id="1577">1577</th><td>      <b>if</b> (<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1578">1578</th><td>        <b>if</b> (<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col3 ref" href="#233RC" title='RC' data-ref="233RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1579">1579</th><td>          <a class="local col6 ref" href="#226Pred" title='Pred' data-ref="226Pred">Pred</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>);</td></tr>
<tr><th id="1580">1580</th><td>          <a class="local col8 ref" href="#228Found" title='Found' data-ref="228Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="1581">1581</th><td>        }</td></tr>
<tr><th id="1582">1582</th><td>      } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1583">1583</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator">iterator</a> <dfn class="local col4 decl" id="234I" title='I' data-type='TargetRegisterClass::iterator' data-ref="234I">I</dfn> = <a class="local col3 ref" href="#233RC" title='RC' data-ref="233RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(),</td></tr>
<tr><th id="1584">1584</th><td>             <dfn class="local col5 decl" id="235IE" title='IE' data-type='TargetRegisterClass::iterator' data-ref="235IE">IE</dfn> = <a class="local col3 ref" href="#233RC" title='RC' data-ref="233RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass3endEv" title='llvm::TargetRegisterClass::end' data-ref="_ZNK4llvm19TargetRegisterClass3endEv">end</a>(); <a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a> != <a class="local col5 ref" href="#235IE" title='IE' data-ref="235IE">IE</a>; ++<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>)</td></tr>
<tr><th id="1585">1585</th><td>          <b>if</b> (<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(*<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>)) {</td></tr>
<tr><th id="1586">1586</th><td>            <a class="local col6 ref" href="#226Pred" title='Pred' data-ref="226Pred">Pred</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>);</td></tr>
<tr><th id="1587">1587</th><td>            <a class="local col8 ref" href="#228Found" title='Found' data-ref="228Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="1588">1588</th><td>          }</td></tr>
<tr><th id="1589">1589</th><td>      }</td></tr>
<tr><th id="1590">1590</th><td>    }</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <b>return</b> <a class="local col8 ref" href="#228Found" title='Found' data-ref="228Found">Found</a>;</td></tr>
<tr><th id="1594">1594</th><td>}</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicable' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="236MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="236MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1597">1597</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237OpC" title='OpC' data-type='unsigned int' data-ref="237OpC">OpC</dfn> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1598">1598</th><td>  <b>switch</b> (<a class="local col7 ref" href="#237OpC" title='OpC' data-ref="237OpC">OpC</a>) {</td></tr>
<tr><th id="1599">1599</th><td>  <b>default</b>:</td></tr>
<tr><th id="1600">1600</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>:</td></tr>
<tr><th id="1602">1602</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::PPC&apos;">BLR</span>:</td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;BLR8&apos; in namespace &apos;llvm::PPC&apos;">BLR8</span>:</td></tr>
<tr><th id="1604">1604</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;BCTR&apos; in namespace &apos;llvm::PPC&apos;">BCTR</span>:</td></tr>
<tr><th id="1605">1605</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;BCTR8&apos; in namespace &apos;llvm::PPC&apos;">BCTR8</span>:</td></tr>
<tr><th id="1606">1606</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;BCTRL&apos; in namespace &apos;llvm::PPC&apos;">BCTRL</span>:</td></tr>
<tr><th id="1607">1607</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;BCTRL8&apos; in namespace &apos;llvm::PPC&apos;">BCTRL8</span>:</td></tr>
<tr><th id="1608">1608</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1609">1609</th><td>  }</td></tr>
<tr><th id="1610">1610</th><td>}</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::PPCInstrInfo::analyzeCompare' data-ref="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="238MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="239SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="239SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1613">1613</th><td>                                  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="240SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="240SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col1 decl" id="241Mask" title='Mask' data-type='int &amp;' data-ref="241Mask">Mask</dfn>,</td></tr>
<tr><th id="1614">1614</th><td>                                  <em>int</em> &amp;<dfn class="local col2 decl" id="242Value" title='Value' data-type='int &amp;' data-ref="242Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1615">1615</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="243Opc" title='Opc' data-type='unsigned int' data-ref="243Opc">Opc</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <b>switch</b> (<a class="local col3 ref" href="#243Opc" title='Opc' data-ref="243Opc">Opc</a>) {</td></tr>
<tr><th id="1618">1618</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1619">1619</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span>:</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span>:</td></tr>
<tr><th id="1621">1621</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>:</td></tr>
<tr><th id="1622">1622</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span>:</td></tr>
<tr><th id="1623">1623</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1624">1624</th><td>    <a class="local col0 ref" href="#240SrcReg2" title='SrcReg2' data-ref="240SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="1625">1625</th><td>    <a class="local col2 ref" href="#242Value" title='Value' data-ref="242Value">Value</a> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1626">1626</th><td>    <a class="local col1 ref" href="#241Mask" title='Mask' data-ref="241Mask">Mask</a> = <var>0xFFFF</var>;</td></tr>
<tr><th id="1627">1627</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1628">1628</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span>:</td></tr>
<tr><th id="1629">1629</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span>:</td></tr>
<tr><th id="1630">1630</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>:</td></tr>
<tr><th id="1631">1631</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>:</td></tr>
<tr><th id="1632">1632</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;FCMPUS&apos; in namespace &apos;llvm::PPC&apos;">FCMPUS</span>:</td></tr>
<tr><th id="1633">1633</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;FCMPUD&apos; in namespace &apos;llvm::PPC&apos;">FCMPUD</span>:</td></tr>
<tr><th id="1634">1634</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1635">1635</th><td>    <a class="local col0 ref" href="#240SrcReg2" title='SrcReg2' data-ref="240SrcReg2">SrcReg2</a> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1636">1636</th><td>    <a class="local col2 ref" href="#242Value" title='Value' data-ref="242Value">Value</a> = <var>0</var>;</td></tr>
<tr><th id="1637">1637</th><td>    <a class="local col1 ref" href="#241Mask" title='Mask' data-ref="241Mask">Mask</a> = <var>0</var>;</td></tr>
<tr><th id="1638">1638</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1639">1639</th><td>  }</td></tr>
<tr><th id="1640">1640</th><td>}</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="244CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="244CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="245SrcReg" title='SrcReg' data-type='unsigned int' data-ref="245SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1643">1643</th><td>                                        <em>unsigned</em> <dfn class="local col6 decl" id="246SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="246SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col7 decl" id="247Mask" title='Mask' data-type='int' data-ref="247Mask">Mask</dfn>, <em>int</em> <dfn class="local col8 decl" id="248Value" title='Value' data-type='int' data-ref="248Value">Value</dfn>,</td></tr>
<tr><th id="1644">1644</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="249MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="249MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1645">1645</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCmpOpt" title='DisableCmpOpt' data-use='m' data-ref="DisableCmpOpt">DisableCmpOpt</a>)</td></tr>
<tr><th id="1646">1646</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>  <em>int</em> <dfn class="local col0 decl" id="250OpC" title='OpC' data-type='int' data-ref="250OpC">OpC</dfn> = <a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1649">1649</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="251CRReg" title='CRReg' data-type='unsigned int' data-ref="251CRReg">CRReg</dfn> = <a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td>  <i>// FP record forms set CR1 based on the exception status bits, not a</i></td></tr>
<tr><th id="1652">1652</th><td><i>  // comparison with zero.</i></td></tr>
<tr><th id="1653">1653</th><td>  <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;FCMPUS&apos; in namespace &apos;llvm::PPC&apos;">FCMPUS</span> || OpC == PPC::<span class='error' title="no member named &apos;FCMPUD&apos; in namespace &apos;llvm::PPC&apos;">FCMPUD</span>)</td></tr>
<tr><th id="1654">1654</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col2 decl" id="252TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="252TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="1657">1657</th><td>  <i>// The record forms set the condition register based on a signed comparison</i></td></tr>
<tr><th id="1658">1658</th><td><i>  // with zero (so says the ISA manual). This is not as straightforward as it</i></td></tr>
<tr><th id="1659">1659</th><td><i>  // seems, however, because this is always a 64-bit comparison on PPC64, even</i></td></tr>
<tr><th id="1660">1660</th><td><i>  // for instructions that are 32-bit in nature (like slw for example).</i></td></tr>
<tr><th id="1661">1661</th><td><i>  // So, on PPC32, for unsigned comparisons, we can use the record forms only</i></td></tr>
<tr><th id="1662">1662</th><td><i>  // for equality checks (as those don't depend on the sign). On PPC64,</i></td></tr>
<tr><th id="1663">1663</th><td><i>  // we are restricted to equality for unsigned 64-bit comparisons and for</i></td></tr>
<tr><th id="1664">1664</th><td><i>  // signed 32-bit comparisons the applicability is more restricted.</i></td></tr>
<tr><th id="1665">1665</th><td>  <em>bool</em> <dfn class="local col3 decl" id="253isPPC64" title='isPPC64' data-type='bool' data-ref="253isPPC64">isPPC64</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1666">1666</th><td>  <em>bool</em> <dfn class="local col4 decl" id="254is32BitSignedCompare" title='is32BitSignedCompare' data-type='bool' data-ref="254is32BitSignedCompare">is32BitSignedCompare</dfn>   = OpC ==  PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span> || OpC == PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span>;</td></tr>
<tr><th id="1667">1667</th><td>  <em>bool</em> <dfn class="local col5 decl" id="255is32BitUnsignedCompare" title='is32BitUnsignedCompare' data-type='bool' data-ref="255is32BitUnsignedCompare">is32BitUnsignedCompare</dfn> = OpC == PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span> || OpC == PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span>;</td></tr>
<tr><th id="1668">1668</th><td>  <em>bool</em> <dfn class="local col6 decl" id="256is64BitUnsignedCompare" title='is64BitUnsignedCompare' data-type='bool' data-ref="256is64BitUnsignedCompare">is64BitUnsignedCompare</dfn> = OpC == PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span> || OpC == PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>;</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td>  <i>// Look through copies unless that gets us to a physical register.</i></td></tr>
<tr><th id="1671">1671</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="257ActualSrc" title='ActualSrc' data-type='unsigned int' data-ref="257ActualSrc">ActualSrc</dfn> = TRI-&gt;lookThruCopyLike(SrcReg, MRI);</td></tr>
<tr><th id="1672">1672</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#257ActualSrc" title='ActualSrc' data-ref="257ActualSrc">ActualSrc</a>))</td></tr>
<tr><th id="1673">1673</th><td>    <a class="local col5 ref" href="#245SrcReg" title='SrcReg' data-ref="245SrcReg">SrcReg</a> = <a class="local col7 ref" href="#257ActualSrc" title='ActualSrc' data-ref="257ActualSrc">ActualSrc</a>;</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="1676">1676</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="258MI" title='MI' data-type='llvm::MachineInstr *' data-ref="258MI">MI</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col5 ref" href="#245SrcReg" title='SrcReg' data-ref="245SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1677">1677</th><td>  <b>if</b> (!<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td>  <em>bool</em> <dfn class="local col9 decl" id="259equalityOnly" title='equalityOnly' data-type='bool' data-ref="259equalityOnly">equalityOnly</dfn> = <b>false</b>;</td></tr>
<tr><th id="1680">1680</th><td>  <em>bool</em> <dfn class="local col0 decl" id="260noSub" title='noSub' data-type='bool' data-ref="260noSub">noSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="1681">1681</th><td>  <b>if</b> (<a class="local col3 ref" href="#253isPPC64" title='isPPC64' data-ref="253isPPC64">isPPC64</a>) {</td></tr>
<tr><th id="1682">1682</th><td>    <b>if</b> (<a class="local col4 ref" href="#254is32BitSignedCompare" title='is32BitSignedCompare' data-ref="254is32BitSignedCompare">is32BitSignedCompare</a>) {</td></tr>
<tr><th id="1683">1683</th><td>      <i>// We can perform this optimization only if MI is sign-extending.</i></td></tr>
<tr><th id="1684">1684</th><td>      <b>if</b> (<a class="member" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isSignExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj">isSignExtended</a>(*<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>))</td></tr>
<tr><th id="1685">1685</th><td>        <a class="local col0 ref" href="#260noSub" title='noSub' data-ref="260noSub">noSub</a> = <b>true</b>;</td></tr>
<tr><th id="1686">1686</th><td>      <b>else</b></td></tr>
<tr><th id="1687">1687</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1688">1688</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#255is32BitUnsignedCompare" title='is32BitUnsignedCompare' data-ref="255is32BitUnsignedCompare">is32BitUnsignedCompare</a>) {</td></tr>
<tr><th id="1689">1689</th><td>      <i>// We can perform this optimization, equality only, if MI is</i></td></tr>
<tr><th id="1690">1690</th><td><i>      // zero-extending.</i></td></tr>
<tr><th id="1691">1691</th><td>      <b>if</b> (<a class="member" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj">isZeroExtended</a>(*<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>)) {</td></tr>
<tr><th id="1692">1692</th><td>        <a class="local col0 ref" href="#260noSub" title='noSub' data-ref="260noSub">noSub</a> = <b>true</b>;</td></tr>
<tr><th id="1693">1693</th><td>        <a class="local col9 ref" href="#259equalityOnly" title='equalityOnly' data-ref="259equalityOnly">equalityOnly</a> = <b>true</b>;</td></tr>
<tr><th id="1694">1694</th><td>      } <b>else</b></td></tr>
<tr><th id="1695">1695</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1696">1696</th><td>    } <b>else</b></td></tr>
<tr><th id="1697">1697</th><td>      <a class="local col9 ref" href="#259equalityOnly" title='equalityOnly' data-ref="259equalityOnly">equalityOnly</a> = <a class="local col6 ref" href="#256is64BitUnsignedCompare" title='is64BitUnsignedCompare' data-ref="256is64BitUnsignedCompare">is64BitUnsignedCompare</a>;</td></tr>
<tr><th id="1698">1698</th><td>  } <b>else</b></td></tr>
<tr><th id="1699">1699</th><td>    <a class="local col9 ref" href="#259equalityOnly" title='equalityOnly' data-ref="259equalityOnly">equalityOnly</a> = <a class="local col5 ref" href="#255is32BitUnsignedCompare" title='is32BitUnsignedCompare' data-ref="255is32BitUnsignedCompare">is32BitUnsignedCompare</a>;</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td>  <b>if</b> (<a class="local col9 ref" href="#259equalityOnly" title='equalityOnly' data-ref="259equalityOnly">equalityOnly</a>) {</td></tr>
<tr><th id="1702">1702</th><td>    <i>// We need to check the uses of the condition register in order to reject</i></td></tr>
<tr><th id="1703">1703</th><td><i>    // non-equality comparisons.</i></td></tr>
<tr><th id="1704">1704</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="1705">1705</th><td>         <dfn class="local col1 decl" id="261I" title='I' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="261I">I</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col1 ref" href="#251CRReg" title='CRReg' data-ref="251CRReg">CRReg</a>), <dfn class="local col2 decl" id="262IE" title='IE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="262IE">IE</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="1706">1706</th><td>         <a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col2 ref" href="#262IE" title='IE' data-ref="262IE">IE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>) {</td></tr>
<tr><th id="1707">1707</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="263UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="263UseMI">UseMI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>;</td></tr>
<tr><th id="1708">1708</th><td>      <b>if</b> (UseMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>) {</td></tr>
<tr><th id="1709">1709</th><td>        <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col4 decl" id="264Pred" title='Pred' data-type='PPC::Predicate' data-ref="264Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col3 ref" href="#263UseMI" title='UseMI' data-ref="263UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1710">1710</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="265PredCond" title='PredCond' data-type='unsigned int' data-ref="265PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col4 ref" href="#264Pred" title='Pred' data-ref="264Pred">Pred</a>);</td></tr>
<tr><th id="1711">1711</th><td>        <i>// We ignore hint bits when checking for non-equality comparisons.</i></td></tr>
<tr><th id="1712">1712</th><td>        <b>if</b> (<a class="local col5 ref" href="#265PredCond" title='PredCond' data-ref="265PredCond">PredCond</a> != <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a> &amp;&amp; <a class="local col5 ref" href="#265PredCond" title='PredCond' data-ref="265PredCond">PredCond</a> != <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE" title='llvm::PPC::Predicate::PRED_NE' data-ref="llvm::PPC::Predicate::PRED_NE">PRED_NE</a>)</td></tr>
<tr><th id="1713">1713</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1714">1714</th><td>      } <b>else</b> <b>if</b> (UseMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span> ||</td></tr>
<tr><th id="1715">1715</th><td>                 UseMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span>) {</td></tr>
<tr><th id="1716">1716</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="266SubIdx" title='SubIdx' data-type='unsigned int' data-ref="266SubIdx">SubIdx</dfn> = <a class="local col3 ref" href="#263UseMI" title='UseMI' data-ref="263UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1717">1717</th><td>        <b>if</b> (SubIdx != PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>)</td></tr>
<tr><th id="1718">1718</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1719">1719</th><td>      } <b>else</b></td></tr>
<tr><th id="1720">1720</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1721">1721</th><td>    }</td></tr>
<tr><th id="1722">1722</th><td>  }</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="267I" title='I' data-type='MachineBasicBlock::iterator' data-ref="267I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>  <i>// Scan forward to find the first use of the compare.</i></td></tr>
<tr><th id="1727">1727</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="268EL" title='EL' data-type='MachineBasicBlock::iterator' data-ref="268EL">EL</dfn> = <a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#268EL" title='EL' data-ref="268EL">EL</a>;</td></tr>
<tr><th id="1728">1728</th><td>       <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a>) {</td></tr>
<tr><th id="1729">1729</th><td>    <em>bool</em> <dfn class="local col9 decl" id="269FoundUse" title='FoundUse' data-type='bool' data-ref="269FoundUse">FoundUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="1730">1730</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="1731">1731</th><td>         <dfn class="local col0 decl" id="270J" title='J' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="270J">J</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col1 ref" href="#251CRReg" title='CRReg' data-ref="251CRReg">CRReg</a>), <dfn class="local col1 decl" id="271JE" title='JE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="271JE">JE</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="1732">1732</th><td>         <a class="local col0 ref" href="#270J" title='J' data-ref="270J">J</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#271JE" title='JE' data-ref="271JE">JE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col0 ref" href="#270J" title='J' data-ref="270J">J</a>)</td></tr>
<tr><th id="1733">1733</th><td>      <b>if</b> (&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#270J" title='J' data-ref="270J">J</a> == &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a>) {</td></tr>
<tr><th id="1734">1734</th><td>        <a class="local col9 ref" href="#269FoundUse" title='FoundUse' data-ref="269FoundUse">FoundUse</a> = <b>true</b>;</td></tr>
<tr><th id="1735">1735</th><td>        <b>break</b>;</td></tr>
<tr><th id="1736">1736</th><td>      }</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>    <b>if</b> (<a class="local col9 ref" href="#269FoundUse" title='FoundUse' data-ref="269FoundUse">FoundUse</a>)</td></tr>
<tr><th id="1739">1739</th><td>      <b>break</b>;</td></tr>
<tr><th id="1740">1740</th><td>  }</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*, <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="272PredsToUpdate" title='PredsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, PPC::Predicate&gt;, 4&gt;' data-ref="272PredsToUpdate">PredsToUpdate</dfn>;</td></tr>
<tr><th id="1743">1743</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*, <em>unsigned</em>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="273SubRegsToUpdate" title='SubRegsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, unsigned int&gt;, 4&gt;' data-ref="273SubRegsToUpdate">SubRegsToUpdate</dfn>;</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <i>// There are two possible candidates which can be changed to set CR[01].</i></td></tr>
<tr><th id="1746">1746</th><td><i>  // One is MI, the other is a SUB instruction.</i></td></tr>
<tr><th id="1747">1747</th><td><i>  // For CMPrr(r1,r2), we are looking for SUB(r1,r2) or SUB(r2,r1).</i></td></tr>
<tr><th id="1748">1748</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="274Sub" title='Sub' data-type='llvm::MachineInstr *' data-ref="274Sub">Sub</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1749">1749</th><td>  <b>if</b> (<a class="local col6 ref" href="#246SrcReg2" title='SrcReg2' data-ref="246SrcReg2">SrcReg2</a> != <var>0</var>)</td></tr>
<tr><th id="1750">1750</th><td>    <i>// MI is not a candidate for CMPrr.</i></td></tr>
<tr><th id="1751">1751</th><td>    <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1752">1752</th><td>  <i>// FIXME: Conservatively refuse to convert an instruction which isn't in the</i></td></tr>
<tr><th id="1753">1753</th><td><i>  // same BB as the comparison. This is to allow the check below to avoid calls</i></td></tr>
<tr><th id="1754">1754</th><td><i>  // (and other explicit clobbers); instead we should really check for these</i></td></tr>
<tr><th id="1755">1755</th><td><i>  // more explicitly (in at least a few predecessors).</i></td></tr>
<tr><th id="1756">1756</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1757">1757</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1758">1758</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#248Value" title='Value' data-ref="248Value">Value</a> != <var>0</var>) {</td></tr>
<tr><th id="1759">1759</th><td>    <i>// The record-form instructions set CR bit based on signed comparison</i></td></tr>
<tr><th id="1760">1760</th><td><i>    // against 0. We try to convert a compare against 1 or -1 into a compare</i></td></tr>
<tr><th id="1761">1761</th><td><i>    // against 0 to exploit record-form instructions. For example, we change</i></td></tr>
<tr><th id="1762">1762</th><td><i>    // the condition "greater than -1" into "greater than or equal to 0"</i></td></tr>
<tr><th id="1763">1763</th><td><i>    // and "less than 1" into "less than or equal to 0".</i></td></tr>
<tr><th id="1764">1764</th><td><i></i></td></tr>
<tr><th id="1765">1765</th><td><i>    // Since we optimize comparison based on a specific branch condition,</i></td></tr>
<tr><th id="1766">1766</th><td><i>    // we don't optimize if condition code is used by more than once.</i></td></tr>
<tr><th id="1767">1767</th><td>    <b>if</b> (<a class="local col9 ref" href="#259equalityOnly" title='equalityOnly' data-ref="259equalityOnly">equalityOnly</a> || !<a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col1 ref" href="#251CRReg" title='CRReg' data-ref="251CRReg">CRReg</a>))</td></tr>
<tr><th id="1768">1768</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="275UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="275UseMI">UseMI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col1 ref" href="#251CRReg" title='CRReg' data-ref="251CRReg">CRReg</a>);</td></tr>
<tr><th id="1771">1771</th><td>    <b>if</b> (UseMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>)</td></tr>
<tr><th id="1772">1772</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td>    <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col6 decl" id="276Pred" title='Pred' data-type='PPC::Predicate' data-ref="276Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col5 ref" href="#275UseMI" title='UseMI' data-ref="275UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1775">1775</th><td>    <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col7 decl" id="277NewPred" title='NewPred' data-type='PPC::Predicate' data-ref="277NewPred">NewPred</dfn> = <a class="local col6 ref" href="#276Pred" title='Pred' data-ref="276Pred">Pred</a>;</td></tr>
<tr><th id="1776">1776</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="278PredCond" title='PredCond' data-type='unsigned int' data-ref="278PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col6 ref" href="#276Pred" title='Pred' data-ref="276Pred">Pred</a>);</td></tr>
<tr><th id="1777">1777</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="279PredHint" title='PredHint' data-type='unsigned int' data-ref="279PredHint">PredHint</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" title='llvm::PPC::getPredicateHint' data-ref="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE">getPredicateHint</a>(<a class="local col6 ref" href="#276Pred" title='Pred' data-ref="276Pred">Pred</a>);</td></tr>
<tr><th id="1778">1778</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col0 decl" id="280Immed" title='Immed' data-type='int16_t' data-ref="280Immed">Immed</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>)<a class="local col8 ref" href="#248Value" title='Value' data-ref="248Value">Value</a>;</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>    <i>// When modifying the condition in the predicate, we propagate hint bits</i></td></tr>
<tr><th id="1781">1781</th><td><i>    // from the original predicate to the new one.</i></td></tr>
<tr><th id="1782">1782</th><td>    <b>if</b> (<a class="local col0 ref" href="#280Immed" title='Immed' data-ref="280Immed">Immed</a> == -<var>1</var> &amp;&amp; <a class="local col8 ref" href="#278PredCond" title='PredCond' data-ref="278PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>)</td></tr>
<tr><th id="1783">1783</th><td>      <i>// We convert "greater than -1" into "greater than or equal to 0",</i></td></tr>
<tr><th id="1784">1784</th><td><i>      // since we are assuming signed comparison by !equalityOnly</i></td></tr>
<tr><th id="1785">1785</th><td>      <a class="local col7 ref" href="#277NewPred" title='NewPred' data-ref="277NewPred">NewPred</a> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a>, <a class="local col9 ref" href="#279PredHint" title='PredHint' data-ref="279PredHint">PredHint</a>);</td></tr>
<tr><th id="1786">1786</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#280Immed" title='Immed' data-ref="280Immed">Immed</a> == -<var>1</var> &amp;&amp; <a class="local col8 ref" href="#278PredCond" title='PredCond' data-ref="278PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a>)</td></tr>
<tr><th id="1787">1787</th><td>      <i>// We convert "less than or equal to -1" into "less than 0".</i></td></tr>
<tr><th id="1788">1788</th><td>      <a class="local col7 ref" href="#277NewPred" title='NewPred' data-ref="277NewPred">NewPred</a> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>, <a class="local col9 ref" href="#279PredHint" title='PredHint' data-ref="279PredHint">PredHint</a>);</td></tr>
<tr><th id="1789">1789</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#280Immed" title='Immed' data-ref="280Immed">Immed</a> == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#278PredCond" title='PredCond' data-ref="278PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>)</td></tr>
<tr><th id="1790">1790</th><td>      <i>// We convert "less than 1" into "less than or equal to 0".</i></td></tr>
<tr><th id="1791">1791</th><td>      <a class="local col7 ref" href="#277NewPred" title='NewPred' data-ref="277NewPred">NewPred</a> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a>, <a class="local col9 ref" href="#279PredHint" title='PredHint' data-ref="279PredHint">PredHint</a>);</td></tr>
<tr><th id="1792">1792</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#280Immed" title='Immed' data-ref="280Immed">Immed</a> == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#278PredCond" title='PredCond' data-ref="278PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a>)</td></tr>
<tr><th id="1793">1793</th><td>      <i>// We convert "greater than or equal to 1" into "greater than 0".</i></td></tr>
<tr><th id="1794">1794</th><td>      <a class="local col7 ref" href="#277NewPred" title='NewPred' data-ref="277NewPred">NewPred</a> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>, <a class="local col9 ref" href="#279PredHint" title='PredHint' data-ref="279PredHint">PredHint</a>);</td></tr>
<tr><th id="1795">1795</th><td>    <b>else</b></td></tr>
<tr><th id="1796">1796</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>    <a class="local col2 ref" href="#272PredsToUpdate" title='PredsToUpdate' data-ref="272PredsToUpdate">PredsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;(<a class="local col5 ref" href="#275UseMI" title='UseMI' data-ref="275UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)),</td></tr>
<tr><th id="1799">1799</th><td>                                            <span class='refarg'><a class="local col7 ref" href="#277NewPred" title='NewPred' data-ref="277NewPred">NewPred</a></span>));</td></tr>
<tr><th id="1800">1800</th><td>  }</td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td>  <i>// Search for Sub.</i></td></tr>
<tr><th id="1803">1803</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a>;</td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td>  <i>// Get ready to iterate backward from CmpInstr.</i></td></tr>
<tr><th id="1806">1806</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="281E" title='E' data-type='MachineBasicBlock::iterator' data-ref="281E">E</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>, <dfn class="local col2 decl" id="282B" title='B' data-type='MachineBasicBlock::iterator' data-ref="282B">B</dfn> = <a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>  <b>for</b> (; <a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#281E" title='E' data-ref="281E">E</a> &amp;&amp; !<a class="local col0 ref" href="#260noSub" title='noSub' data-ref="260noSub">noSub</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a>) {</td></tr>
<tr><th id="1809">1809</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="283Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="283Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a>;</td></tr>
<tr><th id="1810">1810</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="284IOpC" title='IOpC' data-type='unsigned int' data-ref="284IOpC">IOpC</dfn> = <a class="local col3 ref" href="#283Instr" title='Instr' data-ref="283Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td>    <b>if</b> (&amp;*I != &amp;CmpInstr &amp;&amp; (Instr.modifiesRegister(PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>, TRI) ||</td></tr>
<tr><th id="1813">1813</th><td>                             Instr.readsRegister(PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>, TRI)))</td></tr>
<tr><th id="1814">1814</th><td>      <i>// This instruction modifies or uses the record condition register after</i></td></tr>
<tr><th id="1815">1815</th><td><i>      // the one we want to change. While we could do this transformation, it</i></td></tr>
<tr><th id="1816">1816</th><td><i>      // would likely not be profitable. This transformation removes one</i></td></tr>
<tr><th id="1817">1817</th><td><i>      // instruction, and so even forcing RA to generate one move probably</i></td></tr>
<tr><th id="1818">1818</th><td><i>      // makes it unprofitable.</i></td></tr>
<tr><th id="1819">1819</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>    <i>// Check whether CmpInstr can be made redundant by the current instruction.</i></td></tr>
<tr><th id="1822">1822</th><td>    <b>if</b> ((OpC == PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span> || OpC == PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span> ||</td></tr>
<tr><th id="1823">1823</th><td>         OpC == PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span> || OpC == PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>) &amp;&amp;</td></tr>
<tr><th id="1824">1824</th><td>        (IOpC == PPC::<span class='error' title="no member named &apos;SUBF&apos; in namespace &apos;llvm::PPC&apos;">SUBF</span> || IOpC == PPC::<span class='error' title="no member named &apos;SUBF8&apos; in namespace &apos;llvm::PPC&apos;">SUBF8</span>) &amp;&amp;</td></tr>
<tr><th id="1825">1825</th><td>        ((Instr.getOperand(<var>1</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="1826">1826</th><td>          Instr.getOperand(<var>2</var>).getReg() == SrcReg2) ||</td></tr>
<tr><th id="1827">1827</th><td>        (Instr.getOperand(<var>1</var>).getReg() == SrcReg2 &amp;&amp;</td></tr>
<tr><th id="1828">1828</th><td>         Instr.getOperand(<var>2</var>).getReg() == SrcReg))) {</td></tr>
<tr><th id="1829">1829</th><td>      <a class="local col4 ref" href="#274Sub" title='Sub' data-ref="274Sub">Sub</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a>;</td></tr>
<tr><th id="1830">1830</th><td>      <b>break</b>;</td></tr>
<tr><th id="1831">1831</th><td>    }</td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td>    <b>if</b> (<a class="local col7 ref" href="#267I" title='I' data-ref="267I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#282B" title='B' data-ref="282B">B</a>)</td></tr>
<tr><th id="1834">1834</th><td>      <i>// The 'and' is below the comparison instruction.</i></td></tr>
<tr><th id="1835">1835</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1836">1836</th><td>  }</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td>  <i>// Return false if no candidates exist.</i></td></tr>
<tr><th id="1839">1839</th><td>  <b>if</b> (!<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a> &amp;&amp; !<a class="local col4 ref" href="#274Sub" title='Sub' data-ref="274Sub">Sub</a>)</td></tr>
<tr><th id="1840">1840</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td>  <i>// The single candidate is called MI.</i></td></tr>
<tr><th id="1843">1843</th><td>  <b>if</b> (!<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>) <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a> = <a class="local col4 ref" href="#274Sub" title='Sub' data-ref="274Sub">Sub</a>;</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>  <em>int</em> <dfn class="local col5 decl" id="285NewOpC" title='NewOpC' data-type='int' data-ref="285NewOpC">NewOpC</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1846">1846</th><td>  <em>int</em> <dfn class="local col6 decl" id="286MIOpC" title='MIOpC' data-type='int' data-ref="286MIOpC">MIOpC</dfn> = <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1847">1847</th><td>  <b>if</b> (MIOpC == PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span> || MIOpC == PPC::<span class='error' title="no member named &apos;ANDIo8&apos; in namespace &apos;llvm::PPC&apos;">ANDIo8</span> ||</td></tr>
<tr><th id="1848">1848</th><td>      MIOpC == PPC::<span class='error' title="no member named &apos;ANDISo&apos; in namespace &apos;llvm::PPC&apos;">ANDISo</span> || MIOpC == PPC::<span class='error' title="no member named &apos;ANDISo8&apos; in namespace &apos;llvm::PPC&apos;">ANDISo8</span>)</td></tr>
<tr><th id="1849">1849</th><td>    <a class="local col5 ref" href="#285NewOpC" title='NewOpC' data-ref="285NewOpC">NewOpC</a> = <a class="local col6 ref" href="#286MIOpC" title='MIOpC' data-ref="286MIOpC">MIOpC</a>;</td></tr>
<tr><th id="1850">1850</th><td>  <b>else</b> {</td></tr>
<tr><th id="1851">1851</th><td>    NewOpC = PPC::<span class='error' title="no member named &apos;getRecordFormOpcode&apos; in namespace &apos;llvm::PPC&apos;">getRecordFormOpcode</span>(MIOpC);</td></tr>
<tr><th id="1852">1852</th><td>    <b>if</b> (NewOpC == -<var>1</var> &amp;&amp; PPC::<span class='error' title="no member named &apos;getNonRecordFormOpcode&apos; in namespace &apos;llvm::PPC&apos;">getNonRecordFormOpcode</span>(MIOpC) != -<var>1</var>)</td></tr>
<tr><th id="1853">1853</th><td>      <a class="local col5 ref" href="#285NewOpC" title='NewOpC' data-ref="285NewOpC">NewOpC</a> = <a class="local col6 ref" href="#286MIOpC" title='MIOpC' data-ref="286MIOpC">MIOpC</a>;</td></tr>
<tr><th id="1854">1854</th><td>  }</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>  <i>// FIXME: On the non-embedded POWER architectures, only some of the record</i></td></tr>
<tr><th id="1857">1857</th><td><i>  // forms are fast, and we should use only the fast ones.</i></td></tr>
<tr><th id="1858">1858</th><td><i></i></td></tr>
<tr><th id="1859">1859</th><td><i>  // The defining instruction has a record form (or is already a record</i></td></tr>
<tr><th id="1860">1860</th><td><i>  // form). It is possible, however, that we'll need to reverse the condition</i></td></tr>
<tr><th id="1861">1861</th><td><i>  // code of the users.</i></td></tr>
<tr><th id="1862">1862</th><td>  <b>if</b> (<a class="local col5 ref" href="#285NewOpC" title='NewOpC' data-ref="285NewOpC">NewOpC</a> == -<var>1</var>)</td></tr>
<tr><th id="1863">1863</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <i>// If we have SUB(r1, r2) and CMP(r2, r1), the condition code based on CMP</i></td></tr>
<tr><th id="1866">1866</th><td><i>  // needs to be updated to be based on SUB.  Push the condition code</i></td></tr>
<tr><th id="1867">1867</th><td><i>  // operands to OperandsToUpdate.  If it is safe to remove CmpInstr, the</i></td></tr>
<tr><th id="1868">1868</th><td><i>  // condition code of these operands will be modified.</i></td></tr>
<tr><th id="1869">1869</th><td><i>  // Here, Value == 0 means we haven't converted comparison against 1 or -1 to</i></td></tr>
<tr><th id="1870">1870</th><td><i>  // comparison against 0, which may modify predicate.</i></td></tr>
<tr><th id="1871">1871</th><td>  <em>bool</em> <dfn class="local col7 decl" id="287ShouldSwap" title='ShouldSwap' data-type='bool' data-ref="287ShouldSwap">ShouldSwap</dfn> = <b>false</b>;</td></tr>
<tr><th id="1872">1872</th><td>  <b>if</b> (<a class="local col4 ref" href="#274Sub" title='Sub' data-ref="274Sub">Sub</a> &amp;&amp; <a class="local col8 ref" href="#248Value" title='Value' data-ref="248Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="1873">1873</th><td>    <a class="local col7 ref" href="#287ShouldSwap" title='ShouldSwap' data-ref="287ShouldSwap">ShouldSwap</a> = <a class="local col6 ref" href="#246SrcReg2" title='SrcReg2' data-ref="246SrcReg2">SrcReg2</a> != <var>0</var> &amp;&amp; <a class="local col4 ref" href="#274Sub" title='Sub' data-ref="274Sub">Sub</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#246SrcReg2" title='SrcReg2' data-ref="246SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="1874">1874</th><td>      <a class="local col4 ref" href="#274Sub" title='Sub' data-ref="274Sub">Sub</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col5 ref" href="#245SrcReg" title='SrcReg' data-ref="245SrcReg">SrcReg</a>;</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td>    <i>// The operands to subf are the opposite of sub, so only in the fixed-point</i></td></tr>
<tr><th id="1877">1877</th><td><i>    // case, invert the order.</i></td></tr>
<tr><th id="1878">1878</th><td>    <a class="local col7 ref" href="#287ShouldSwap" title='ShouldSwap' data-ref="287ShouldSwap">ShouldSwap</a> = !<a class="local col7 ref" href="#287ShouldSwap" title='ShouldSwap' data-ref="287ShouldSwap">ShouldSwap</a>;</td></tr>
<tr><th id="1879">1879</th><td>  }</td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>  <b>if</b> (<a class="local col7 ref" href="#287ShouldSwap" title='ShouldSwap' data-ref="287ShouldSwap">ShouldSwap</a>)</td></tr>
<tr><th id="1882">1882</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="1883">1883</th><td>         <dfn class="local col8 decl" id="288I" title='I' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="288I">I</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col1 ref" href="#251CRReg" title='CRReg' data-ref="251CRReg">CRReg</a>), <dfn class="local col9 decl" id="289IE" title='IE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="289IE">IE</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="1884">1884</th><td>         <a class="local col8 ref" href="#288I" title='I' data-ref="288I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#289IE" title='IE' data-ref="289IE">IE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col8 ref" href="#288I" title='I' data-ref="288I">I</a>) {</td></tr>
<tr><th id="1885">1885</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="290UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="290UseMI">UseMI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col8 ref" href="#288I" title='I' data-ref="288I">I</a>;</td></tr>
<tr><th id="1886">1886</th><td>      <b>if</b> (UseMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>) {</td></tr>
<tr><th id="1887">1887</th><td>        <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col1 decl" id="291Pred" title='Pred' data-type='PPC::Predicate' data-ref="291Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>) <a class="local col0 ref" href="#290UseMI" title='UseMI' data-ref="290UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1888">1888</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="292PredCond" title='PredCond' data-type='unsigned int' data-ref="292PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col1 ref" href="#291Pred" title='Pred' data-ref="291Pred">Pred</a>);</td></tr>
<tr><th id="1889">1889</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!equalityOnly || PredCond == PPC::PRED_EQ || PredCond == PPC::PRED_NE) &amp;&amp; &quot;Invalid predicate for equality-only optimization&quot;) ? void (0) : __assert_fail (&quot;(!equalityOnly || PredCond == PPC::PRED_EQ || PredCond == PPC::PRED_NE) &amp;&amp; \&quot;Invalid predicate for equality-only optimization\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1891, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col9 ref" href="#259equalityOnly" title='equalityOnly' data-ref="259equalityOnly">equalityOnly</a> ||</td></tr>
<tr><th id="1890">1890</th><td>                <a class="local col2 ref" href="#292PredCond" title='PredCond' data-ref="292PredCond">PredCond</a> == PPC::<a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a> || <a class="local col2 ref" href="#292PredCond" title='PredCond' data-ref="292PredCond">PredCond</a> == PPC::<a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE" title='llvm::PPC::Predicate::PRED_NE' data-ref="llvm::PPC::Predicate::PRED_NE">PRED_NE</a>) &amp;&amp;</td></tr>
<tr><th id="1891">1891</th><td>               <q>"Invalid predicate for equality-only optimization"</q>);</td></tr>
<tr><th id="1892">1892</th><td>        (<em>void</em>)<a class="local col2 ref" href="#292PredCond" title='PredCond' data-ref="292PredCond">PredCond</a>; <i>// To suppress warning in release build.</i></td></tr>
<tr><th id="1893">1893</th><td>        <a class="local col2 ref" href="#272PredsToUpdate" title='PredsToUpdate' data-ref="272PredsToUpdate">PredsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;(<a class="local col0 ref" href="#290UseMI" title='UseMI' data-ref="290UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)),</td></tr>
<tr><th id="1894">1894</th><td>                                <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE" title='llvm::PPC::getSwappedPredicate' data-ref="_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE">getSwappedPredicate</a>(<a class="local col1 ref" href="#291Pred" title='Pred' data-ref="291Pred">Pred</a>)));</td></tr>
<tr><th id="1895">1895</th><td>      } <b>else</b> <b>if</b> (UseMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span> ||</td></tr>
<tr><th id="1896">1896</th><td>                 UseMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span>) {</td></tr>
<tr><th id="1897">1897</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="293NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="293NewSubReg">NewSubReg</dfn> = <a class="local col0 ref" href="#290UseMI" title='UseMI' data-ref="290UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1898">1898</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!equalityOnly || NewSubReg == PPC::sub_eq) &amp;&amp; &quot;Invalid CR bit for equality-only optimization&quot;) ? void (0) : __assert_fail (&quot;(!equalityOnly || NewSubReg == PPC::sub_eq) &amp;&amp; \&quot;Invalid CR bit for equality-only optimization\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1899, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!equalityOnly || NewSubReg == PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>) &amp;&amp;</td></tr>
<tr><th id="1899">1899</th><td>               <q>"Invalid CR bit for equality-only optimization"</q>);</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td>        <b>if</b> (NewSubReg == PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>)</td></tr>
<tr><th id="1902">1902</th><td>          NewSubReg = PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>;</td></tr>
<tr><th id="1903">1903</th><td>        <b>else</b> <b>if</b> (NewSubReg == PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>)</td></tr>
<tr><th id="1904">1904</th><td>          NewSubReg = PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>;</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>        <a class="local col3 ref" href="#273SubRegsToUpdate" title='SubRegsToUpdate' data-ref="273SubRegsToUpdate">SubRegsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;(<a class="local col0 ref" href="#290UseMI" title='UseMI' data-ref="290UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)),</td></tr>
<tr><th id="1907">1907</th><td>                                                 <span class='refarg'><a class="local col3 ref" href="#293NewSubReg" title='NewSubReg' data-ref="293NewSubReg">NewSubReg</a></span>));</td></tr>
<tr><th id="1908">1908</th><td>      } <b>else</b> <i>// We need to abort on a user we don't understand.</i></td></tr>
<tr><th id="1909">1909</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1910">1910</th><td>    }</td></tr>
<tr><th id="1911">1911</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Value != 0 &amp;&amp; ShouldSwap) &amp;&amp; &quot;Non-zero immediate support and ShouldSwap&quot; &quot;may conflict in updating predicate&quot;) ? void (0) : __assert_fail (&quot;!(Value != 0 &amp;&amp; ShouldSwap) &amp;&amp; \&quot;Non-zero immediate support and ShouldSwap\&quot; \&quot;may conflict in updating predicate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 1913, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col8 ref" href="#248Value" title='Value' data-ref="248Value">Value</a> != <var>0</var> &amp;&amp; <a class="local col7 ref" href="#287ShouldSwap" title='ShouldSwap' data-ref="287ShouldSwap">ShouldSwap</a>) &amp;&amp;</td></tr>
<tr><th id="1912">1912</th><td>         <q>"Non-zero immediate support and ShouldSwap"</q></td></tr>
<tr><th id="1913">1913</th><td>         <q>"may conflict in updating predicate"</q>);</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>  <i>// Create a new virtual register to hold the value of the CR set by the</i></td></tr>
<tr><th id="1916">1916</th><td><i>  // record-form instruction. If the instruction was not previously in</i></td></tr>
<tr><th id="1917">1917</th><td><i>  // record form, then set the kill flag on the CR.</i></td></tr>
<tr><th id="1918">1918</th><td>  <a class="local col4 ref" href="#244CmpInstr" title='CmpInstr' data-ref="244CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="294MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="294MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>;</td></tr>
<tr><th id="1921">1921</th><td>  BuildMI(*MI-&gt;getParent(), std::next(MII), MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="1922">1922</th><td>          <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), CRReg)</td></tr>
<tr><th id="1923">1923</th><td>    .addReg(PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>, MIOpC != NewOpC ? RegState::Kill : <var>0</var>);</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td>  <i>// Even if CR0 register were dead before, it is alive now since the</i></td></tr>
<tr><th id="1926">1926</th><td><i>  // instruction we just built uses it.</i></td></tr>
<tr><th id="1927">1927</th><td>  MI-&gt;clearRegisterDeads(PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>);</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td>  <b>if</b> (<a class="local col6 ref" href="#286MIOpC" title='MIOpC' data-ref="286MIOpC">MIOpC</a> != <a class="local col5 ref" href="#285NewOpC" title='NewOpC' data-ref="285NewOpC">NewOpC</a>) {</td></tr>
<tr><th id="1930">1930</th><td>    <i>// We need to be careful here: we're replacing one instruction with</i></td></tr>
<tr><th id="1931">1931</th><td><i>    // another, and we need to make sure that we get all of the right</i></td></tr>
<tr><th id="1932">1932</th><td><i>    // implicit uses and defs. On the other hand, the caller may be holding</i></td></tr>
<tr><th id="1933">1933</th><td><i>    // an iterator to this instruction, and so we can't delete it (this is</i></td></tr>
<tr><th id="1934">1934</th><td><i>    // specifically the case if this is the instruction directly after the</i></td></tr>
<tr><th id="1935">1935</th><td><i>    // compare).</i></td></tr>
<tr><th id="1936">1936</th><td><i></i></td></tr>
<tr><th id="1937">1937</th><td><i>    // Rotates are expensive instructions. If we're emitting a record-form</i></td></tr>
<tr><th id="1938">1938</th><td><i>    // rotate that can just be an andi/andis, we should just emit that.</i></td></tr>
<tr><th id="1939">1939</th><td>    <b>if</b> (MIOpC == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span> || MIOpC == PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span>) {</td></tr>
<tr><th id="1940">1940</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="295GPRRes" title='GPRRes' data-type='unsigned int' data-ref="295GPRRes">GPRRes</dfn> = <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1941">1941</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="296SH" title='SH' data-type='int64_t' data-ref="296SH">SH</dfn> = <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1942">1942</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="297MB" title='MB' data-type='int64_t' data-ref="297MB">MB</dfn> = <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1943">1943</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="298ME" title='ME' data-type='int64_t' data-ref="298ME">ME</dfn> = <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1944">1944</th><td>      <i>// We can only do this if both the start and end of the mask are in the</i></td></tr>
<tr><th id="1945">1945</th><td><i>      // same halfword.</i></td></tr>
<tr><th id="1946">1946</th><td>      <em>bool</em> <dfn class="local col9 decl" id="299MBInLoHWord" title='MBInLoHWord' data-type='bool' data-ref="299MBInLoHWord">MBInLoHWord</dfn> = <a class="local col7 ref" href="#297MB" title='MB' data-ref="297MB">MB</a> &gt;= <var>16</var>;</td></tr>
<tr><th id="1947">1947</th><td>      <em>bool</em> <dfn class="local col0 decl" id="300MEInLoHWord" title='MEInLoHWord' data-type='bool' data-ref="300MEInLoHWord">MEInLoHWord</dfn> = <a class="local col8 ref" href="#298ME" title='ME' data-ref="298ME">ME</a> &gt;= <var>16</var>;</td></tr>
<tr><th id="1948">1948</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="301Mask" title='Mask' data-type='uint64_t' data-ref="301Mask">Mask</dfn> = ~<var>0LLU</var>;</td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td>      <b>if</b> (<a class="local col7 ref" href="#297MB" title='MB' data-ref="297MB">MB</a> &lt;= <a class="local col8 ref" href="#298ME" title='ME' data-ref="298ME">ME</a> &amp;&amp; <a class="local col9 ref" href="#299MBInLoHWord" title='MBInLoHWord' data-ref="299MBInLoHWord">MBInLoHWord</a> == <a class="local col0 ref" href="#300MEInLoHWord" title='MEInLoHWord' data-ref="300MEInLoHWord">MEInLoHWord</a> &amp;&amp; <a class="local col6 ref" href="#296SH" title='SH' data-ref="296SH">SH</a> == <var>0</var>) {</td></tr>
<tr><th id="1951">1951</th><td>        <a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a> = ((<var>1LLU</var> &lt;&lt; (<var>32</var> - <a class="local col7 ref" href="#297MB" title='MB' data-ref="297MB">MB</a>)) - <var>1</var>) &amp; ~((<var>1LLU</var> &lt;&lt; (<var>31</var> - <a class="local col8 ref" href="#298ME" title='ME' data-ref="298ME">ME</a>)) - <var>1</var>);</td></tr>
<tr><th id="1952">1952</th><td>        <i>// The mask value needs to shift right 16 if we're emitting andis.</i></td></tr>
<tr><th id="1953">1953</th><td>        <a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a> &gt;&gt;= <a class="local col9 ref" href="#299MBInLoHWord" title='MBInLoHWord' data-ref="299MBInLoHWord">MBInLoHWord</a> ? <var>0</var> : <var>16</var>;</td></tr>
<tr><th id="1954">1954</th><td>        NewOpC = MIOpC == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span> ?</td></tr>
<tr><th id="1955">1955</th><td>          (MBInLoHWord ? PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span> : PPC::<span class='error' title="no member named &apos;ANDISo&apos; in namespace &apos;llvm::PPC&apos;">ANDISo</span>) :</td></tr>
<tr><th id="1956">1956</th><td>          (MBInLoHWord ? PPC::<span class='error' title="no member named &apos;ANDIo8&apos; in namespace &apos;llvm::PPC&apos;">ANDIo8</span> :PPC::<span class='error' title="no member named &apos;ANDISo8&apos; in namespace &apos;llvm::PPC&apos;">ANDISo8</span>);</td></tr>
<tr><th id="1957">1957</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col5 ref" href="#295GPRRes" title='GPRRes' data-ref="295GPRRes">GPRRes</a>) &amp;&amp; (<a class="local col8 ref" href="#298ME" title='ME' data-ref="298ME">ME</a> == <var>31</var>) &amp;&amp;</td></tr>
<tr><th id="1958">1958</th><td>                 (<a class="local col8 ref" href="#298ME" title='ME' data-ref="298ME">ME</a> - <a class="local col7 ref" href="#297MB" title='MB' data-ref="297MB">MB</a> + <var>1</var> == <a class="local col6 ref" href="#296SH" title='SH' data-ref="296SH">SH</a>) &amp;&amp; (<a class="local col7 ref" href="#297MB" title='MB' data-ref="297MB">MB</a> &gt;= <var>16</var>)) {</td></tr>
<tr><th id="1959">1959</th><td>        <i>// If we are rotating by the exact number of bits as are in the mask</i></td></tr>
<tr><th id="1960">1960</th><td><i>        // and the mask is in the least significant bits of the register,</i></td></tr>
<tr><th id="1961">1961</th><td><i>        // that's just an andis. (as long as the GPR result has no uses).</i></td></tr>
<tr><th id="1962">1962</th><td>        <a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a> = ((<var>1LLU</var> &lt;&lt; <var>32</var>) - <var>1</var>) &amp; ~((<var>1LLU</var> &lt;&lt; (<var>32</var> - <a class="local col6 ref" href="#296SH" title='SH' data-ref="296SH">SH</a>)) - <var>1</var>);</td></tr>
<tr><th id="1963">1963</th><td>        <a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a> &gt;&gt;= <var>16</var>;</td></tr>
<tr><th id="1964">1964</th><td>        NewOpC = MIOpC == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span> ? PPC::<span class='error' title="no member named &apos;ANDISo&apos; in namespace &apos;llvm::PPC&apos;">ANDISo</span> :PPC::<span class='error' title="no member named &apos;ANDISo8&apos; in namespace &apos;llvm::PPC&apos;">ANDISo8</span>;</td></tr>
<tr><th id="1965">1965</th><td>      }</td></tr>
<tr><th id="1966">1966</th><td>      <i>// If we've set the mask, we can transform.</i></td></tr>
<tr><th id="1967">1967</th><td>      <b>if</b> (<a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a> != ~<var>0LLU</var>) {</td></tr>
<tr><th id="1968">1968</th><td>        <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>4</var>);</td></tr>
<tr><th id="1969">1969</th><td>        <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1970">1970</th><td>        <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a>);</td></tr>
<tr><th id="1971">1971</th><td>        <a class="ref" href="#57" title='NumRcRotatesConvertedToRcAnd' data-ref="NumRcRotatesConvertedToRcAnd">NumRcRotatesConvertedToRcAnd</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="1972">1972</th><td>      }</td></tr>
<tr><th id="1973">1973</th><td>    } <b>else</b> <b>if</b> (MIOpC == PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span> &amp;&amp; MI-&gt;getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1974">1974</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="302MB" title='MB' data-type='int64_t' data-ref="302MB">MB</dfn> = <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1975">1975</th><td>      <b>if</b> (<a class="local col2 ref" href="#302MB" title='MB' data-ref="302MB">MB</a> &gt;= <var>48</var>) {</td></tr>
<tr><th id="1976">1976</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="303Mask" title='Mask' data-type='uint64_t' data-ref="303Mask">Mask</dfn> = (<var>1LLU</var> &lt;&lt; (<var>63</var> - <a class="local col2 ref" href="#302MB" title='MB' data-ref="302MB">MB</a> + <var>1</var>)) - <var>1</var>;</td></tr>
<tr><th id="1977">1977</th><td>        NewOpC = PPC::<span class='error' title="no member named &apos;ANDIo8&apos; in namespace &apos;llvm::PPC&apos;">ANDIo8</span>;</td></tr>
<tr><th id="1978">1978</th><td>        <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1979">1979</th><td>        <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#303Mask" title='Mask' data-ref="303Mask">Mask</a>);</td></tr>
<tr><th id="1980">1980</th><td>        <a class="ref" href="#57" title='NumRcRotatesConvertedToRcAnd' data-ref="NumRcRotatesConvertedToRcAnd">NumRcRotatesConvertedToRcAnd</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="1981">1981</th><td>      }</td></tr>
<tr><th id="1982">1982</th><td>    }</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="304NewDesc" title='NewDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="304NewDesc">NewDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpC);</td></tr>
<tr><th id="1985">1985</th><td>    <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col4 ref" href="#304NewDesc" title='NewDesc' data-ref="304NewDesc">NewDesc</a>);</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>    <b>if</b> (<a class="local col4 ref" href="#304NewDesc" title='NewDesc' data-ref="304NewDesc">NewDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="1988">1988</th><td>      <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="305ImpDefs" title='ImpDefs' data-type='const MCPhysReg *' data-ref="305ImpDefs">ImpDefs</dfn> = <a class="local col4 ref" href="#304NewDesc" title='NewDesc' data-ref="304NewDesc">NewDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>();</td></tr>
<tr><th id="1989">1989</th><td>           *<a class="local col5 ref" href="#305ImpDefs" title='ImpDefs' data-ref="305ImpDefs">ImpDefs</a>; ++<a class="local col5 ref" href="#305ImpDefs" title='ImpDefs' data-ref="305ImpDefs">ImpDefs</a>)</td></tr>
<tr><th id="1990">1990</th><td>        <b>if</b> (!<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(*<a class="local col5 ref" href="#305ImpDefs" title='ImpDefs' data-ref="305ImpDefs">ImpDefs</a>))</td></tr>
<tr><th id="1991">1991</th><td>          <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>,</td></tr>
<tr><th id="1992">1992</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(*<a class="local col5 ref" href="#305ImpDefs" title='ImpDefs' data-ref="305ImpDefs">ImpDefs</a>, <b>true</b>, <b>true</b>));</td></tr>
<tr><th id="1993">1993</th><td>    <b>if</b> (<a class="local col4 ref" href="#304NewDesc" title='NewDesc' data-ref="304NewDesc">NewDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses">ImplicitUses</a>)</td></tr>
<tr><th id="1994">1994</th><td>      <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="306ImpUses" title='ImpUses' data-type='const MCPhysReg *' data-ref="306ImpUses">ImpUses</dfn> = <a class="local col4 ref" href="#304NewDesc" title='NewDesc' data-ref="304NewDesc">NewDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitUsesEv" title='llvm::MCInstrDesc::getImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv">getImplicitUses</a>();</td></tr>
<tr><th id="1995">1995</th><td>           *<a class="local col6 ref" href="#306ImpUses" title='ImpUses' data-ref="306ImpUses">ImpUses</a>; ++<a class="local col6 ref" href="#306ImpUses" title='ImpUses' data-ref="306ImpUses">ImpUses</a>)</td></tr>
<tr><th id="1996">1996</th><td>        <b>if</b> (!<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(*<a class="local col6 ref" href="#306ImpUses" title='ImpUses' data-ref="306ImpUses">ImpUses</a>))</td></tr>
<tr><th id="1997">1997</th><td>          <a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col8 ref" href="#258MI" title='MI' data-ref="258MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>,</td></tr>
<tr><th id="1998">1998</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(*<a class="local col6 ref" href="#306ImpUses" title='ImpUses' data-ref="306ImpUses">ImpUses</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="1999">1999</th><td>  }</td></tr>
<tr><th id="2000">2000</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;definesRegister(PPC::CR0) &amp;&amp; &quot;Record-form instruction does not define cr0?&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;definesRegister(PPC::CR0) &amp;&amp; \&quot;Record-form instruction does not define cr0?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2001, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;definesRegister(PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>) &amp;&amp;</td></tr>
<tr><th id="2001">2001</th><td>         <q>"Record-form instruction does not define cr0?"</q>);</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  <i>// Modify the condition code of operands in OperandsToUpdate.</i></td></tr>
<tr><th id="2004">2004</th><td><i>  // Since we have SUB(r1, r2) and CMP(r2, r1), the condition code needs to</i></td></tr>
<tr><th id="2005">2005</th><td><i>  // be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</i></td></tr>
<tr><th id="2006">2006</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="307i" title='i' data-type='unsigned int' data-ref="307i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="308e" title='e' data-type='unsigned int' data-ref="308e">e</dfn> = <a class="local col2 ref" href="#272PredsToUpdate" title='PredsToUpdate' data-ref="272PredsToUpdate">PredsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a> &lt; <a class="local col8 ref" href="#308e" title='e' data-ref="308e">e</a>; <a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>++)</td></tr>
<tr><th id="2007">2007</th><td>    <a class="local col2 ref" href="#272PredsToUpdate" title='PredsToUpdate' data-ref="272PredsToUpdate">PredsToUpdate</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineOperand *, llvm::PPC::Predicate&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col2 ref" href="#272PredsToUpdate" title='PredsToUpdate' data-ref="272PredsToUpdate">PredsToUpdate</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineOperand *, llvm::PPC::Predicate&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="309i" title='i' data-type='unsigned int' data-ref="309i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="310e" title='e' data-type='unsigned int' data-ref="310e">e</dfn> = <a class="local col3 ref" href="#273SubRegsToUpdate" title='SubRegsToUpdate' data-ref="273SubRegsToUpdate">SubRegsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#309i" title='i' data-ref="309i">i</a> &lt; <a class="local col0 ref" href="#310e" title='e' data-ref="310e">e</a>; <a class="local col9 ref" href="#309i" title='i' data-ref="309i">i</a>++)</td></tr>
<tr><th id="2010">2010</th><td>    <a class="local col3 ref" href="#273SubRegsToUpdate" title='SubRegsToUpdate' data-ref="273SubRegsToUpdate">SubRegsToUpdate</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309i" title='i' data-ref="309i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineOperand *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col3 ref" href="#273SubRegsToUpdate" title='SubRegsToUpdate' data-ref="273SubRegsToUpdate">SubRegsToUpdate</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309i" title='i' data-ref="309i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineOperand *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2013">2013</th><td>}</td></tr>
<tr><th id="2014">2014</th><td></td></tr>
<tr><th id="2015">2015</th><td><i class="doc">/// GetInstSize - Return the number of bytes of code the specified</i></td></tr>
<tr><th id="2016">2016</th><td><i class="doc">/// instruction may be.  This returns the maximum number of bytes.</i></td></tr>
<tr><th id="2017">2017</th><td><i class="doc">///</i></td></tr>
<tr><th id="2018">2018</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="311MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="311MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2019">2019</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="312Opcode" title='Opcode' data-type='unsigned int' data-ref="312Opcode">Opcode</dfn> = <a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::PPC&apos;">INLINEASM</span> || Opcode == PPC::<span class='error' title="no member named &apos;INLINEASM_BR&apos; in namespace &apos;llvm::PPC&apos;">INLINEASM_BR</span>) {</td></tr>
<tr><th id="2022">2022</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="313MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="313MF">MF</dfn> = <a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2023">2023</th><td>    <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="314AsmStr" title='AsmStr' data-type='const char *' data-ref="314AsmStr">AsmStr</dfn> = <a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="2024">2024</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;getInlineAsmLength&apos;">getInlineAsmLength</span>(AsmStr, *MF-&gt;getTarget().getMCAsmInfo());</td></tr>
<tr><th id="2025">2025</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a>) {</td></tr>
<tr><th id="2026">2026</th><td>    <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMapOpers" title='llvm::StackMapOpers' data-ref="llvm::StackMapOpers">StackMapOpers</a> <dfn class="local col5 decl" id="315Opers" title='Opers' data-type='llvm::StackMapOpers' data-ref="315Opers">Opers</dfn><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" title='llvm::StackMapOpers::StackMapOpers' data-ref="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>);</td></tr>
<tr><th id="2027">2027</th><td>    <b>return</b> <a class="local col5 ref" href="#315Opers" title='Opers' data-ref="315Opers">Opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" title='llvm::StackMapOpers::getNumPatchBytes' data-ref="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="2028">2028</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="2029">2029</th><td>    <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers">PatchPointOpers</a> <dfn class="local col6 decl" id="316Opers" title='Opers' data-type='llvm::PatchPointOpers' data-ref="316Opers">Opers</dfn><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>);</td></tr>
<tr><th id="2030">2030</th><td>    <b>return</b> <a class="local col6 ref" href="#316Opers" title='Opers' data-ref="316Opers">Opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="2031">2031</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2032">2032</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).getSize();</td></tr>
<tr><th id="2033">2033</th><td>  }</td></tr>
<tr><th id="2034">2034</th><td>}</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="2037">2037</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="317TF" title='TF' data-type='unsigned int' data-ref="317TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2038">2038</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="318Mask" title='Mask' data-type='const unsigned int' data-ref="318Mask">Mask</dfn> = <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_ACCESS_MASK" title='llvm::PPCII::TOF::MO_ACCESS_MASK' data-ref="llvm::PPCII::TOF::MO_ACCESS_MASK">MO_ACCESS_MASK</a>;</td></tr>
<tr><th id="2039">2039</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col7 ref" href="#317TF" title='TF' data-ref="317TF">TF</a> &amp; <a class="local col8 ref" href="#318Mask" title='Mask' data-ref="318Mask">Mask</a>, <a class="local col7 ref" href="#317TF" title='TF' data-ref="317TF">TF</a> &amp; ~<a class="local col8 ref" href="#318Mask" title='Mask' data-ref="318Mask">Mask</a>);</td></tr>
<tr><th id="2040">2040</th><td>}</td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="2043">2043</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="2044">2044</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">PPCII</span>;</td></tr>
<tr><th id="2045">2045</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col9 decl" id="319TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [8]' data-ref="319TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="2046">2046</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_LO" title='llvm::PPCII::TOF::MO_LO' data-ref="llvm::PPCII::TOF::MO_LO">MO_LO</a>, <q>"ppc-lo"</q>},</td></tr>
<tr><th id="2047">2047</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_HA" title='llvm::PPCII::TOF::MO_HA' data-ref="llvm::PPCII::TOF::MO_HA">MO_HA</a>, <q>"ppc-ha"</q>},</td></tr>
<tr><th id="2048">2048</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TPREL_LO" title='llvm::PPCII::TOF::MO_TPREL_LO' data-ref="llvm::PPCII::TOF::MO_TPREL_LO">MO_TPREL_LO</a>, <q>"ppc-tprel-lo"</q>},</td></tr>
<tr><th id="2049">2049</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TPREL_HA" title='llvm::PPCII::TOF::MO_TPREL_HA' data-ref="llvm::PPCII::TOF::MO_TPREL_HA">MO_TPREL_HA</a>, <q>"ppc-tprel-ha"</q>},</td></tr>
<tr><th id="2050">2050</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_DTPREL_LO" title='llvm::PPCII::TOF::MO_DTPREL_LO' data-ref="llvm::PPCII::TOF::MO_DTPREL_LO">MO_DTPREL_LO</a>, <q>"ppc-dtprel-lo"</q>},</td></tr>
<tr><th id="2051">2051</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TLSLD_LO" title='llvm::PPCII::TOF::MO_TLSLD_LO' data-ref="llvm::PPCII::TOF::MO_TLSLD_LO">MO_TLSLD_LO</a>, <q>"ppc-tlsld-lo"</q>},</td></tr>
<tr><th id="2052">2052</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TOC_LO" title='llvm::PPCII::TOF::MO_TOC_LO' data-ref="llvm::PPCII::TOF::MO_TOC_LO">MO_TOC_LO</a>, <q>"ppc-toc-lo"</q>},</td></tr>
<tr><th id="2053">2053</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TLS" title='llvm::PPCII::TOF::MO_TLS' data-ref="llvm::PPCII::TOF::MO_TLS">MO_TLS</a>, <q>"ppc-tls"</q>}};</td></tr>
<tr><th id="2054">2054</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col9 ref" href="#319TargetFlags" title='TargetFlags' data-ref="319TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="2055">2055</th><td>}</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="2058">2058</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="2059">2059</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">PPCII</span>;</td></tr>
<tr><th id="2060">2060</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col0 decl" id="320TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [4]' data-ref="320TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="2061">2061</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_PLT" title='llvm::PPCII::TOF::MO_PLT' data-ref="llvm::PPCII::TOF::MO_PLT">MO_PLT</a>, <q>"ppc-plt"</q>},</td></tr>
<tr><th id="2062">2062</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_PIC_FLAG" title='llvm::PPCII::TOF::MO_PIC_FLAG' data-ref="llvm::PPCII::TOF::MO_PIC_FLAG">MO_PIC_FLAG</a>, <q>"ppc-pic"</q>},</td></tr>
<tr><th id="2063">2063</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_NLP_FLAG" title='llvm::PPCII::TOF::MO_NLP_FLAG' data-ref="llvm::PPCII::TOF::MO_NLP_FLAG">MO_NLP_FLAG</a>, <q>"ppc-nlp"</q>},</td></tr>
<tr><th id="2064">2064</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_NLP_HIDDEN_FLAG" title='llvm::PPCII::TOF::MO_NLP_HIDDEN_FLAG' data-ref="llvm::PPCII::TOF::MO_NLP_HIDDEN_FLAG">MO_NLP_HIDDEN_FLAG</a>, <q>"ppc-nlp-hidden"</q>}};</td></tr>
<tr><th id="2065">2065</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#320TargetFlags" title='TargetFlags' data-ref="320TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="2066">2066</th><td>}</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><i>// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</i></td></tr>
<tr><th id="2069">2069</th><td><i>// The VSX versions have the advantage of a full 64-register target whereas</i></td></tr>
<tr><th id="2070">2070</th><td><i>// the FP ones have the advantage of lower latency and higher throughput. So</i></td></tr>
<tr><th id="2071">2071</th><td><i>// what we are after is using the faster instructions in low register pressure</i></td></tr>
<tr><th id="2072">2072</th><td><i>// situations and using the larger register file in high register pressure</i></td></tr>
<tr><th id="2073">2073</th><td><i>// situations.</i></td></tr>
<tr><th id="2074">2074</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="321MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="321MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2075">2075</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="322UpperOpcode" title='UpperOpcode' data-type='unsigned int' data-ref="322UpperOpcode">UpperOpcode</dfn>, <dfn class="local col3 decl" id="323LowerOpcode" title='LowerOpcode' data-type='unsigned int' data-ref="323LowerOpcode">LowerOpcode</dfn>;</td></tr>
<tr><th id="2076">2076</th><td>    <b>switch</b> (<a class="local col1 ref" href="#321MI" title='MI' data-ref="321MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2077">2077</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;DFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf32</span>:</td></tr>
<tr><th id="2078">2078</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;LXSSP&apos; in namespace &apos;llvm::PPC&apos;">LXSSP</span>;</td></tr>
<tr><th id="2079">2079</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>;</td></tr>
<tr><th id="2080">2080</th><td>      <b>break</b>;</td></tr>
<tr><th id="2081">2081</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>:</td></tr>
<tr><th id="2082">2082</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;LXSD&apos; in namespace &apos;llvm::PPC&apos;">LXSD</span>;</td></tr>
<tr><th id="2083">2083</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>;</td></tr>
<tr><th id="2084">2084</th><td>      <b>break</b>;</td></tr>
<tr><th id="2085">2085</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;DFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf32</span>:</td></tr>
<tr><th id="2086">2086</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;STXSSP&apos; in namespace &apos;llvm::PPC&apos;">STXSSP</span>;</td></tr>
<tr><th id="2087">2087</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>;</td></tr>
<tr><th id="2088">2088</th><td>      <b>break</b>;</td></tr>
<tr><th id="2089">2089</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>:</td></tr>
<tr><th id="2090">2090</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;STXSD&apos; in namespace &apos;llvm::PPC&apos;">STXSD</span>;</td></tr>
<tr><th id="2091">2091</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>;</td></tr>
<tr><th id="2092">2092</th><td>      <b>break</b>;</td></tr>
<tr><th id="2093">2093</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf32</span>:</td></tr>
<tr><th id="2094">2094</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>;</td></tr>
<tr><th id="2095">2095</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;LFSX&apos; in namespace &apos;llvm::PPC&apos;">LFSX</span>;</td></tr>
<tr><th id="2096">2096</th><td>      <b>break</b>;</td></tr>
<tr><th id="2097">2097</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf64</span>:</td></tr>
<tr><th id="2098">2098</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>;</td></tr>
<tr><th id="2099">2099</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;LFDX&apos; in namespace &apos;llvm::PPC&apos;">LFDX</span>;</td></tr>
<tr><th id="2100">2100</th><td>      <b>break</b>;</td></tr>
<tr><th id="2101">2101</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf32</span>:</td></tr>
<tr><th id="2102">2102</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>;</td></tr>
<tr><th id="2103">2103</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;STFSX&apos; in namespace &apos;llvm::PPC&apos;">STFSX</span>;</td></tr>
<tr><th id="2104">2104</th><td>      <b>break</b>;</td></tr>
<tr><th id="2105">2105</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf64</span>:</td></tr>
<tr><th id="2106">2106</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>;</td></tr>
<tr><th id="2107">2107</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;STFDX&apos; in namespace &apos;llvm::PPC&apos;">STFDX</span>;</td></tr>
<tr><th id="2108">2108</th><td>      <b>break</b>;</td></tr>
<tr><th id="2109">2109</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LIWAX&apos; in namespace &apos;llvm::PPC&apos;">LIWAX</span>:</td></tr>
<tr><th id="2110">2110</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;LXSIWAX&apos; in namespace &apos;llvm::PPC&apos;">LXSIWAX</span>;</td></tr>
<tr><th id="2111">2111</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;LFIWAX&apos; in namespace &apos;llvm::PPC&apos;">LFIWAX</span>;</td></tr>
<tr><th id="2112">2112</th><td>      <b>break</b>;</td></tr>
<tr><th id="2113">2113</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LIWZX&apos; in namespace &apos;llvm::PPC&apos;">LIWZX</span>:</td></tr>
<tr><th id="2114">2114</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;LXSIWZX&apos; in namespace &apos;llvm::PPC&apos;">LXSIWZX</span>;</td></tr>
<tr><th id="2115">2115</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;LFIWZX&apos; in namespace &apos;llvm::PPC&apos;">LFIWZX</span>;</td></tr>
<tr><th id="2116">2116</th><td>      <b>break</b>;</td></tr>
<tr><th id="2117">2117</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STIWX&apos; in namespace &apos;llvm::PPC&apos;">STIWX</span>:</td></tr>
<tr><th id="2118">2118</th><td>      UpperOpcode = PPC::<span class='error' title="no member named &apos;STXSIWX&apos; in namespace &apos;llvm::PPC&apos;">STXSIWX</span>;</td></tr>
<tr><th id="2119">2119</th><td>      LowerOpcode = PPC::<span class='error' title="no member named &apos;STFIWX&apos; in namespace &apos;llvm::PPC&apos;">STFIWX</span>;</td></tr>
<tr><th id="2120">2120</th><td>      <b>break</b>;</td></tr>
<tr><th id="2121">2121</th><td>    <b>default</b>:</td></tr>
<tr><th id="2122">2122</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown Operation!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2122)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown Operation!"</q>);</td></tr>
<tr><th id="2123">2123</th><td>    }</td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="324TargetReg" title='TargetReg' data-type='unsigned int' data-ref="324TargetReg">TargetReg</dfn> = <a class="local col1 ref" href="#321MI" title='MI' data-ref="321MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2126">2126</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="325Opcode" title='Opcode' data-type='unsigned int' data-ref="325Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2127">2127</th><td>    <b>if</b> ((TargetReg &gt;= PPC::<span class='error' title="no member named &apos;F0&apos; in namespace &apos;llvm::PPC&apos;">F0</span> &amp;&amp; TargetReg &lt;= PPC::<span class='error' title="no member named &apos;F31&apos; in namespace &apos;llvm::PPC&apos;">F31</span>) ||</td></tr>
<tr><th id="2128">2128</th><td>        (TargetReg &gt;= PPC::<span class='error' title="no member named &apos;VSL0&apos; in namespace &apos;llvm::PPC&apos;">VSL0</span> &amp;&amp; TargetReg &lt;= PPC::<span class='error' title="no member named &apos;VSL31&apos; in namespace &apos;llvm::PPC&apos;">VSL31</span>))</td></tr>
<tr><th id="2129">2129</th><td>      <a class="local col5 ref" href="#325Opcode" title='Opcode' data-ref="325Opcode">Opcode</a> = <a class="local col3 ref" href="#323LowerOpcode" title='LowerOpcode' data-ref="323LowerOpcode">LowerOpcode</a>;</td></tr>
<tr><th id="2130">2130</th><td>    <b>else</b></td></tr>
<tr><th id="2131">2131</th><td>      <a class="local col5 ref" href="#325Opcode" title='Opcode' data-ref="325Opcode">Opcode</a> = <a class="local col2 ref" href="#322UpperOpcode" title='UpperOpcode' data-ref="322UpperOpcode">UpperOpcode</a>;</td></tr>
<tr><th id="2132">2132</th><td>    MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="2133">2133</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2134">2134</th><td>}</td></tr>
<tr><th id="2135">2135</th><td></td></tr>
<tr><th id="2136">2136</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" title='isAnImmediateOperand' data-type='bool isAnImmediateOperand(const llvm::MachineOperand &amp; MO)' data-ref="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE">isAnImmediateOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="326MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="326MO">MO</dfn>) {</td></tr>
<tr><th id="2137">2137</th><td>  <b>return</b> <a class="local col6 ref" href="#326MO" title='MO' data-ref="326MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col6 ref" href="#326MO" title='MO' data-ref="326MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col6 ref" href="#326MO" title='MO' data-ref="326MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>();</td></tr>
<tr><th id="2138">2138</th><td>}</td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="327MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="327MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2141">2141</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="328MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="328MBB">MBB</dfn> = *<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2142">2142</th><td>  <em>auto</em> <dfn class="local col9 decl" id="329DL" title='DL' data-type='llvm::DebugLoc' data-ref="329DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td>  <b>switch</b> (<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2145">2145</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>: {</td></tr>
<tr><th id="2146">2146</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isTargetLinux() &amp;&amp; &quot;Only Linux target is expected to contain LOAD_STACK_GUARD&quot;) ? void (0) : __assert_fail (&quot;Subtarget.isTargetLinux() &amp;&amp; \&quot;Only Linux target is expected to contain LOAD_STACK_GUARD\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget13isTargetLinuxEv" title='llvm::PPCSubtarget::isTargetLinux' data-ref="_ZNK4llvm12PPCSubtarget13isTargetLinuxEv">isTargetLinux</a>() &amp;&amp;</td></tr>
<tr><th id="2147">2147</th><td>           <q>"Only Linux target is expected to contain LOAD_STACK_GUARD"</q>);</td></tr>
<tr><th id="2148">2148</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="330Offset" title='Offset' data-type='const int64_t' data-ref="330Offset">Offset</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? -<var>0x7010</var> : -<var>0x7008</var>;</td></tr>
<tr><th id="2149">2149</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="331Reg" title='Reg' data-type='const unsigned int' data-ref="331Reg">Reg</dfn> = Subtarget.isPPC64() ? PPC::<span class='error' title="no member named &apos;X13&apos; in namespace &apos;llvm::PPC&apos;">X13</span> : PPC::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::PPC&apos;">R2</span>;</td></tr>
<tr><th id="2150">2150</th><td>    MI.setDesc(get(Subtarget.isPPC64() ? PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span> : PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>));</td></tr>
<tr><th id="2151">2151</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>)</td></tr>
<tr><th id="2152">2152</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#330Offset" title='Offset' data-ref="330Offset">Offset</a>)</td></tr>
<tr><th id="2153">2153</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#331Reg" title='Reg' data-ref="331Reg">Reg</a>);</td></tr>
<tr><th id="2154">2154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2155">2155</th><td>  }</td></tr>
<tr><th id="2156">2156</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf32</span>:</td></tr>
<tr><th id="2157">2157</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>:</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf32</span>:</td></tr>
<tr><th id="2159">2159</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>: {</td></tr>
<tr><th id="2160">2160</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasP9Vector() &amp;&amp; &quot;Invalid D-Form Pseudo-ops on Pre-P9 target.&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasP9Vector() &amp;&amp; \&quot;Invalid D-Form Pseudo-ops on Pre-P9 target.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2161, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Subtarget.hasP9Vector() &amp;&amp;</td></tr>
<tr><th id="2161">2161</th><td>           <q>"Invalid D-Form Pseudo-ops on Pre-P9 target."</q>);</td></tr>
<tr><th id="2162">2162</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(2).isReg() &amp;&amp; isAnImmediateOperand(MI.getOperand(1)) &amp;&amp; &quot;D-form op must have register and immediate operands&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(2).isReg() &amp;&amp; isAnImmediateOperand(MI.getOperand(1)) &amp;&amp; \&quot;D-form op must have register and immediate operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="2163">2163</th><td>           isAnImmediateOperand(MI.getOperand(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="2164">2164</th><td>           <q>"D-form op must have register and immediate operands"</q>);</td></tr>
<tr><th id="2165">2165</th><td>    <b>return</b> expandVSXMemPseudo(MI);</td></tr>
<tr><th id="2166">2166</th><td>  }</td></tr>
<tr><th id="2167">2167</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf32</span>:</td></tr>
<tr><th id="2168">2168</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf32</span>:</td></tr>
<tr><th id="2169">2169</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LIWAX&apos; in namespace &apos;llvm::PPC&apos;">LIWAX</span>:</td></tr>
<tr><th id="2170">2170</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LIWZX&apos; in namespace &apos;llvm::PPC&apos;">LIWZX</span>:</td></tr>
<tr><th id="2171">2171</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STIWX&apos; in namespace &apos;llvm::PPC&apos;">STIWX</span>: {</td></tr>
<tr><th id="2172">2172</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasP8Vector() &amp;&amp; &quot;Invalid X-Form Pseudo-ops on Pre-P8 target.&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasP8Vector() &amp;&amp; \&quot;Invalid X-Form Pseudo-ops on Pre-P8 target.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2173, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Subtarget.hasP8Vector() &amp;&amp;</td></tr>
<tr><th id="2173">2173</th><td>           <q>"Invalid X-Form Pseudo-ops on Pre-P8 target."</q>);</td></tr>
<tr><th id="2174">2174</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(2).isReg() &amp;&amp; MI.getOperand(1).isReg() &amp;&amp; &quot;X-form op must have register and register operands&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(2).isReg() &amp;&amp; MI.getOperand(1).isReg() &amp;&amp; \&quot;X-form op must have register and register operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2175, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).isReg() &amp;&amp; MI.getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="2175">2175</th><td>           <q>"X-form op must have register and register operands"</q>);</td></tr>
<tr><th id="2176">2176</th><td>    <b>return</b> expandVSXMemPseudo(MI);</td></tr>
<tr><th id="2177">2177</th><td>  }</td></tr>
<tr><th id="2178">2178</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf64</span>:</td></tr>
<tr><th id="2179">2179</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf64</span>: {</td></tr>
<tr><th id="2180">2180</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasVSX() &amp;&amp; &quot;Invalid X-Form Pseudo-ops on target that has no VSX.&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasVSX() &amp;&amp; \&quot;Invalid X-Form Pseudo-ops on target that has no VSX.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2181, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Subtarget.hasVSX() &amp;&amp;</td></tr>
<tr><th id="2181">2181</th><td>           <q>"Invalid X-Form Pseudo-ops on target that has no VSX."</q>);</td></tr>
<tr><th id="2182">2182</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(2).isReg() &amp;&amp; MI.getOperand(1).isReg() &amp;&amp; &quot;X-form op must have register and register operands&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(2).isReg() &amp;&amp; MI.getOperand(1).isReg() &amp;&amp; \&quot;X-form op must have register and register operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).isReg() &amp;&amp; MI.getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="2183">2183</th><td>           <q>"X-form op must have register and register operands"</q>);</td></tr>
<tr><th id="2184">2184</th><td>    <b>return</b> expandVSXMemPseudo(MI);</td></tr>
<tr><th id="2185">2185</th><td>  }</td></tr>
<tr><th id="2186">2186</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SPILLTOVSR_LD&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_LD</span>: {</td></tr>
<tr><th id="2187">2187</th><td>    <em>unsigned</em> TargetReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2188">2188</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(TargetReg)) {</td></tr>
<tr><th id="2189">2189</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>));</td></tr>
<tr><th id="2190">2190</th><td>      <b>return</b> expandPostRAPseudo(MI);</td></tr>
<tr><th id="2191">2191</th><td>    }</td></tr>
<tr><th id="2192">2192</th><td>    <b>else</b></td></tr>
<tr><th id="2193">2193</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>));</td></tr>
<tr><th id="2194">2194</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2195">2195</th><td>  }</td></tr>
<tr><th id="2196">2196</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SPILLTOVSR_ST&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_ST</span>: {</td></tr>
<tr><th id="2197">2197</th><td>    <em>unsigned</em> SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2198">2198</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2199">2199</th><td>      NumStoreSPILLVSRRCAsVec++;</td></tr>
<tr><th id="2200">2200</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>));</td></tr>
<tr><th id="2201">2201</th><td>      <b>return</b> expandPostRAPseudo(MI);</td></tr>
<tr><th id="2202">2202</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2203">2203</th><td>      NumStoreSPILLVSRRCAsGpr++;</td></tr>
<tr><th id="2204">2204</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>));</td></tr>
<tr><th id="2205">2205</th><td>    }</td></tr>
<tr><th id="2206">2206</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2207">2207</th><td>  }</td></tr>
<tr><th id="2208">2208</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SPILLTOVSR_LDX&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_LDX</span>: {</td></tr>
<tr><th id="2209">2209</th><td>    <em>unsigned</em> TargetReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2210">2210</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(TargetReg))</td></tr>
<tr><th id="2211">2211</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>));</td></tr>
<tr><th id="2212">2212</th><td>    <b>else</b></td></tr>
<tr><th id="2213">2213</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;LDX&apos; in namespace &apos;llvm::PPC&apos;">LDX</span>));</td></tr>
<tr><th id="2214">2214</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2215">2215</th><td>  }</td></tr>
<tr><th id="2216">2216</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SPILLTOVSR_STX&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_STX</span>: {</td></tr>
<tr><th id="2217">2217</th><td>    <em>unsigned</em> SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2218">2218</th><td>    <b>if</b> (PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2219">2219</th><td>      NumStoreSPILLVSRRCAsVec++;</td></tr>
<tr><th id="2220">2220</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>));</td></tr>
<tr><th id="2221">2221</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2222">2222</th><td>      NumStoreSPILLVSRRCAsGpr++;</td></tr>
<tr><th id="2223">2223</th><td>      MI.setDesc(get(PPC::<span class='error' title="no member named &apos;STDX&apos; in namespace &apos;llvm::PPC&apos;">STDX</span>));</td></tr>
<tr><th id="2224">2224</th><td>    }</td></tr>
<tr><th id="2225">2225</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2226">2226</th><td>  }</td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CFENCE8&apos; in namespace &apos;llvm::PPC&apos;">CFENCE8</span>: {</td></tr>
<tr><th id="2229">2229</th><td>    <em>auto</em> Val = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2230">2230</th><td>    BuildMI(MBB, MI, DL, get(PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>), PPC::<span class='error' title="no member named &apos;CR7&apos; in namespace &apos;llvm::PPC&apos;">CR7</span>).addReg(Val).addReg(Val);</td></tr>
<tr><th id="2231">2231</th><td>    BuildMI(MBB, MI, DL, get(PPC::<span class='error' title="no member named &apos;CTRL_DEP&apos; in namespace &apos;llvm::PPC&apos;">CTRL_DEP</span>))</td></tr>
<tr><th id="2232">2232</th><td>        .addImm(PPC::PRED_NE_MINUS)</td></tr>
<tr><th id="2233">2233</th><td>        .addReg(PPC::<span class='error' title="no member named &apos;CR7&apos; in namespace &apos;llvm::PPC&apos;">CR7</span>)</td></tr>
<tr><th id="2234">2234</th><td>        .addImm(<var>1</var>);</td></tr>
<tr><th id="2235">2235</th><td>    MI.setDesc(get(PPC::<span class='error' title="no member named &apos;ISYNC&apos; in namespace &apos;llvm::PPC&apos;">ISYNC</span>));</td></tr>
<tr><th id="2236">2236</th><td>    MI.RemoveOperand(<var>0</var>);</td></tr>
<tr><th id="2237">2237</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2238">2238</th><td>  }</td></tr>
<tr><th id="2239">2239</th><td>  }</td></tr>
<tr><th id="2240">2240</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2241">2241</th><td>}</td></tr>
<tr><th id="2242">2242</th><td></td></tr>
<tr><th id="2243">2243</th><td><i  data-doc="_ZL9selectReglljjjj">// Essentially a compile-time implementation of a compare-&gt;isel sequence.</i></td></tr>
<tr><th id="2244">2244</th><td><i  data-doc="_ZL9selectReglljjjj">// It takes two constants to compare, along with the true/false registers</i></td></tr>
<tr><th id="2245">2245</th><td><i  data-doc="_ZL9selectReglljjjj">// and the comparison type (as a subreg to a CR field) and returns one</i></td></tr>
<tr><th id="2246">2246</th><td><i  data-doc="_ZL9selectReglljjjj">// of the true/false registers, depending on the comparison results.</i></td></tr>
<tr><th id="2247">2247</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL9selectReglljjjj" title='selectReg' data-type='unsigned int selectReg(int64_t Imm1, int64_t Imm2, unsigned int CompareOpc, unsigned int TrueReg, unsigned int FalseReg, unsigned int CRSubReg)' data-ref="_ZL9selectReglljjjj">selectReg</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="332Imm1" title='Imm1' data-type='int64_t' data-ref="332Imm1">Imm1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="333Imm2" title='Imm2' data-type='int64_t' data-ref="333Imm2">Imm2</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="334CompareOpc" title='CompareOpc' data-type='unsigned int' data-ref="334CompareOpc">CompareOpc</dfn>,</td></tr>
<tr><th id="2248">2248</th><td>                          <em>unsigned</em> <dfn class="local col5 decl" id="335TrueReg" title='TrueReg' data-type='unsigned int' data-ref="335TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="336FalseReg" title='FalseReg' data-type='unsigned int' data-ref="336FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="2249">2249</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="337CRSubReg" title='CRSubReg' data-type='unsigned int' data-ref="337CRSubReg">CRSubReg</dfn>) {</td></tr>
<tr><th id="2250">2250</th><td>  <i>// Signed comparisons. The immediates are assumed to be sign-extended.</i></td></tr>
<tr><th id="2251">2251</th><td>  <b>if</b> (CompareOpc == PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span> || CompareOpc == PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>) {</td></tr>
<tr><th id="2252">2252</th><td>    <b>switch</b> (<a class="local col7 ref" href="#337CRSubReg" title='CRSubReg' data-ref="337CRSubReg">CRSubReg</a>) {</td></tr>
<tr><th id="2253">2253</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown integer comparison type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2253)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown integer comparison type."</q>);</td></tr>
<tr><th id="2254">2254</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>:</td></tr>
<tr><th id="2255">2255</th><td>      <b>return</b> Imm1 &lt; Imm2 ? TrueReg : FalseReg;</td></tr>
<tr><th id="2256">2256</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>:</td></tr>
<tr><th id="2257">2257</th><td>      <b>return</b> Imm1 &gt; Imm2 ? TrueReg : FalseReg;</td></tr>
<tr><th id="2258">2258</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>:</td></tr>
<tr><th id="2259">2259</th><td>      <b>return</b> Imm1 == Imm2 ? TrueReg : FalseReg;</td></tr>
<tr><th id="2260">2260</th><td>    }</td></tr>
<tr><th id="2261">2261</th><td>  }</td></tr>
<tr><th id="2262">2262</th><td>  <i>// Unsigned comparisons.</i></td></tr>
<tr><th id="2263">2263</th><td>  <b>else</b> <b>if</b> (CompareOpc == PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span> || CompareOpc == PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span>) {</td></tr>
<tr><th id="2264">2264</th><td>    <b>switch</b> (<a class="local col7 ref" href="#337CRSubReg" title='CRSubReg' data-ref="337CRSubReg">CRSubReg</a>) {</td></tr>
<tr><th id="2265">2265</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown integer comparison type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2265)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown integer comparison type."</q>);</td></tr>
<tr><th id="2266">2266</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>:</td></tr>
<tr><th id="2267">2267</th><td>      <b>return</b> (uint64_t)Imm1 &lt; (uint64_t)Imm2 ? TrueReg : FalseReg;</td></tr>
<tr><th id="2268">2268</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>:</td></tr>
<tr><th id="2269">2269</th><td>      <b>return</b> (uint64_t)Imm1 &gt; (uint64_t)Imm2 ? TrueReg : FalseReg;</td></tr>
<tr><th id="2270">2270</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>:</td></tr>
<tr><th id="2271">2271</th><td>      <b>return</b> Imm1 == Imm2 ? TrueReg : FalseReg;</td></tr>
<tr><th id="2272">2272</th><td>    }</td></tr>
<tr><th id="2273">2273</th><td>  }</td></tr>
<tr><th id="2274">2274</th><td>  <b>return</b> PPC::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::PPC&apos;">NoRegister</span>;</td></tr>
<tr><th id="2275">2275</th><td>}</td></tr>
<tr><th id="2276">2276</th><td></td></tr>
<tr><th id="2277">2277</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="338MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="338MI">MI</dfn>,</td></tr>
<tr><th id="2278">2278</th><td>                                              <em>unsigned</em> <dfn class="local col9 decl" id="339OpNo" title='OpNo' data-type='unsigned int' data-ref="339OpNo">OpNo</dfn>,</td></tr>
<tr><th id="2279">2279</th><td>                                              <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="340Imm" title='Imm' data-type='int64_t' data-ref="340Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="2280">2280</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg() &amp;&amp; &quot;Operand must be a REG&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg() &amp;&amp; \&quot;Operand must be a REG\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#339OpNo" title='OpNo' data-ref="339OpNo">OpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Operand must be a REG"</q>);</td></tr>
<tr><th id="2281">2281</th><td>  <i>// Replace the REG with the Immediate.</i></td></tr>
<tr><th id="2282">2282</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="341InUseReg" title='InUseReg' data-type='unsigned int' data-ref="341InUseReg">InUseReg</dfn> = <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#339OpNo" title='OpNo' data-ref="339OpNo">OpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2283">2283</th><td>  <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#339OpNo" title='OpNo' data-ref="339OpNo">OpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col0 ref" href="#340Imm" title='Imm' data-ref="340Imm">Imm</a>);</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm5emptyERKT_" title='llvm::empty' data-ref="_ZN4llvm5emptyERKT_">empty</a>(<a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()))</td></tr>
<tr><th id="2286">2286</th><td>    <b>return</b>;</td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td>  <i>// We need to make sure that the MI didn't have any implicit use</i></td></tr>
<tr><th id="2289">2289</th><td><i>  // of this REG any more.</i></td></tr>
<tr><th id="2290">2290</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col2 decl" id="342TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="342TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="2291">2291</th><td>  <em>int</em> <dfn class="local col3 decl" id="343UseOpIdx" title='UseOpIdx' data-type='int' data-ref="343UseOpIdx">UseOpIdx</dfn> = MI.findRegisterUseOperandIdx(InUseReg, <b>false</b>, TRI);</td></tr>
<tr><th id="2292">2292</th><td>  <b>if</b> (<a class="local col3 ref" href="#343UseOpIdx" title='UseOpIdx' data-ref="343UseOpIdx">UseOpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="2293">2293</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="344MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="344MO">MO</dfn> = <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#343UseOpIdx" title='UseOpIdx' data-ref="343UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="2294">2294</th><td>    <b>if</b> (<a class="local col4 ref" href="#344MO" title='MO' data-ref="344MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="2295">2295</th><td>      <i>// The operands must always be in the following order:</i></td></tr>
<tr><th id="2296">2296</th><td><i>      // - explicit reg defs,</i></td></tr>
<tr><th id="2297">2297</th><td><i>      // - other explicit operands (reg uses, immediates, etc.),</i></td></tr>
<tr><th id="2298">2298</th><td><i>      // - implicit reg defs</i></td></tr>
<tr><th id="2299">2299</th><td><i>      // - implicit reg uses</i></td></tr>
<tr><th id="2300">2300</th><td><i>      // Therefore, removing the implicit operand won't change the explicit</i></td></tr>
<tr><th id="2301">2301</th><td><i>      // operands layout.</i></td></tr>
<tr><th id="2302">2302</th><td>      <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#343UseOpIdx" title='UseOpIdx' data-ref="343UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="2303">2303</th><td>  }</td></tr>
<tr><th id="2304">2304</th><td>}</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td><i>// Replace an instruction with one that materializes a constant (and sets</i></td></tr>
<tr><th id="2307">2307</th><td><i>// CR0 if the original instruction was a record-form instruction).</i></td></tr>
<tr><th id="2308">2308</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="345MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="345MI">MI</dfn>,</td></tr>
<tr><th id="2309">2309</th><td>                                      <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo">LoadImmediateInfo</a> &amp;<dfn class="local col6 decl" id="346LII" title='LII' data-type='const llvm::LoadImmediateInfo &amp;' data-ref="346LII">LII</dfn>) <em>const</em> {</td></tr>
<tr><th id="2310">2310</th><td>  <i>// Remove existing operands.</i></td></tr>
<tr><th id="2311">2311</th><td>  <em>int</em> <dfn class="local col7 decl" id="347OperandToKeep" title='OperandToKeep' data-type='int' data-ref="347OperandToKeep">OperandToKeep</dfn> = <a class="local col6 ref" href="#346LII" title='LII' data-ref="346LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR">SetCR</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="2312">2312</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="348i" title='i' data-type='int' data-ref="348i">i</dfn> = <a class="local col5 ref" href="#345MI" title='MI' data-ref="345MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col8 ref" href="#348i" title='i' data-ref="348i">i</a> &gt; <a class="local col7 ref" href="#347OperandToKeep" title='OperandToKeep' data-ref="347OperandToKeep">OperandToKeep</a>; <a class="local col8 ref" href="#348i" title='i' data-ref="348i">i</a>--)</td></tr>
<tr><th id="2313">2313</th><td>    <a class="local col5 ref" href="#345MI" title='MI' data-ref="345MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col8 ref" href="#348i" title='i' data-ref="348i">i</a>);</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>  <i>// Replace the instruction.</i></td></tr>
<tr><th id="2316">2316</th><td>  <b>if</b> (<a class="local col6 ref" href="#346LII" title='LII' data-ref="346LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR">SetCR</a>) {</td></tr>
<tr><th id="2317">2317</th><td>    MI.setDesc(get(LII.Is64Bit ? PPC::<span class='error' title="no member named &apos;ANDIo8&apos; in namespace &apos;llvm::PPC&apos;">ANDIo8</span> : PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span>));</td></tr>
<tr><th id="2318">2318</th><td>    <i>// Set the immediate.</i></td></tr>
<tr><th id="2319">2319</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</td></tr>
<tr><th id="2320">2320</th><td>        .addImm(LII.Imm).addReg(PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>, RegState::ImplicitDefine);</td></tr>
<tr><th id="2321">2321</th><td>    <b>return</b>;</td></tr>
<tr><th id="2322">2322</th><td>  }</td></tr>
<tr><th id="2323">2323</th><td>  <b>else</b></td></tr>
<tr><th id="2324">2324</th><td>    MI.setDesc(get(LII.Is64Bit ? PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> : PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>));</td></tr>
<tr><th id="2325">2325</th><td></td></tr>
<tr><th id="2326">2326</th><td>  <i>// Set the immediate.</i></td></tr>
<tr><th id="2327">2327</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col5 ref" href="#345MI" title='MI' data-ref="345MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#345MI" title='MI' data-ref="345MI">MI</a>)</td></tr>
<tr><th id="2328">2328</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#346LII" title='LII' data-ref="346LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm">Imm</a>);</td></tr>
<tr><th id="2329">2329</th><td>}</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" title='llvm::PPCInstrInfo::getForwardingDefMI' data-ref="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb">getForwardingDefMI</dfn>(</td></tr>
<tr><th id="2332">2332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="349MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="349MI">MI</dfn>,</td></tr>
<tr><th id="2333">2333</th><td>  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="350OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int &amp;' data-ref="350OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="2334">2334</th><td>  <em>bool</em> &amp;<dfn class="local col1 decl" id="351SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool &amp;' data-ref="351SeenIntermediateUse">SeenIntermediateUse</dfn>) <em>const</em> {</td></tr>
<tr><th id="2335">2335</th><td>  <a class="local col0 ref" href="#350OpNoForForwarding" title='OpNoForForwarding' data-ref="350OpNoForForwarding">OpNoForForwarding</a> = ~<var>0U</var>;</td></tr>
<tr><th id="2336">2336</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="352DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="352DefMI">DefMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2337">2337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="353MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="353MRI">MRI</dfn> = &amp;<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2338">2338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col4 decl" id="354TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="354TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="2339">2339</th><td>  <i>// If we're in SSA, get the defs through the MRI. Otherwise, only look</i></td></tr>
<tr><th id="2340">2340</th><td><i>  // within the basic block to see if the register is defined using an LI/LI8.</i></td></tr>
<tr><th id="2341">2341</th><td>  <b>if</b> (<a class="local col3 ref" href="#353MRI" title='MRI' data-ref="353MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>()) {</td></tr>
<tr><th id="2342">2342</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="355i" title='i' data-type='int' data-ref="355i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="356e" title='e' data-type='int' data-ref="356e">e</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#355i" title='i' data-ref="355i">i</a> &lt; <a class="local col6 ref" href="#356e" title='e' data-ref="356e">e</a>; <a class="local col5 ref" href="#355i" title='i' data-ref="355i">i</a>++) {</td></tr>
<tr><th id="2343">2343</th><td>      <b>if</b> (!<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#355i" title='i' data-ref="355i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2344">2344</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2345">2345</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="357Reg" title='Reg' data-type='unsigned int' data-ref="357Reg">Reg</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#355i" title='i' data-ref="355i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2346">2346</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#357Reg" title='Reg' data-ref="357Reg">Reg</a>))</td></tr>
<tr><th id="2347">2347</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2348">2348</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="358TrueReg" title='TrueReg' data-type='unsigned int' data-ref="358TrueReg">TrueReg</dfn> = TRI-&gt;lookThruCopyLike(Reg, MRI);</td></tr>
<tr><th id="2349">2349</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#358TrueReg" title='TrueReg' data-ref="358TrueReg">TrueReg</a>)) {</td></tr>
<tr><th id="2350">2350</th><td>        <a class="local col2 ref" href="#352DefMI" title='DefMI' data-ref="352DefMI">DefMI</a> = <a class="local col3 ref" href="#353MRI" title='MRI' data-ref="353MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#358TrueReg" title='TrueReg' data-ref="358TrueReg">TrueReg</a>);</td></tr>
<tr><th id="2351">2351</th><td>        <b>if</b> (DefMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> || DefMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>) {</td></tr>
<tr><th id="2352">2352</th><td>          <a class="local col0 ref" href="#350OpNoForForwarding" title='OpNoForForwarding' data-ref="350OpNoForForwarding">OpNoForForwarding</a> = <a class="local col5 ref" href="#355i" title='i' data-ref="355i">i</a>;</td></tr>
<tr><th id="2353">2353</th><td>          <b>break</b>;</td></tr>
<tr><th id="2354">2354</th><td>        }</td></tr>
<tr><th id="2355">2355</th><td>      }</td></tr>
<tr><th id="2356">2356</th><td>    }</td></tr>
<tr><th id="2357">2357</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2358">2358</th><td>    <i>// Looking back through the definition for each operand could be expensive,</i></td></tr>
<tr><th id="2359">2359</th><td><i>    // so exit early if this isn't an instruction that either has an immediate</i></td></tr>
<tr><th id="2360">2360</th><td><i>    // form or is already an immediate form that we can handle.</i></td></tr>
<tr><th id="2361">2361</th><td>    <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> <a class="ref fake" href="PPCInstrInfo.h.html#76" title='llvm::ImmInstrInfo::ImmInstrInfo' data-ref="_ZN4llvm12ImmInstrInfoC1Ev"></a><dfn class="local col9 decl" id="359III" title='III' data-type='llvm::ImmInstrInfo' data-ref="359III">III</dfn>;</td></tr>
<tr><th id="2362">2362</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="360Opc" title='Opc' data-type='unsigned int' data-ref="360Opc">Opc</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2363">2363</th><td>    <em>bool</em> <dfn class="local col1 decl" id="361ConvertibleImmForm" title='ConvertibleImmForm' data-type='bool' data-ref="361ConvertibleImmForm">ConvertibleImmForm</dfn> =</td></tr>
<tr><th id="2364">2364</th><td>      Opc == PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span> || Opc == PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span> ||</td></tr>
<tr><th id="2365">2365</th><td>      Opc == PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span> || Opc == PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span> ||</td></tr>
<tr><th id="2366">2366</th><td>      Opc == PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span> || Opc == PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span> ||</td></tr>
<tr><th id="2367">2367</th><td>      Opc == PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span> || Opc == PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span> ||</td></tr>
<tr><th id="2368">2368</th><td>      Opc == PPC::<span class='error' title="no member named &apos;XORI&apos; in namespace &apos;llvm::PPC&apos;">XORI</span> || Opc == PPC::<span class='error' title="no member named &apos;XORI8&apos; in namespace &apos;llvm::PPC&apos;">XORI8</span> ||</td></tr>
<tr><th id="2369">2369</th><td>      Opc == PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span> || Opc == PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span> ||</td></tr>
<tr><th id="2370">2370</th><td>      Opc == PPC::<span class='error' title="no member named &apos;RLDICL_32&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32</span> || Opc == PPC::<span class='error' title="no member named &apos;RLDICL_32_64&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32_64</span> ||</td></tr>
<tr><th id="2371">2371</th><td>      Opc == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span> ||</td></tr>
<tr><th id="2372">2372</th><td>      Opc == PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>;</td></tr>
<tr><th id="2373">2373</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb">instrHasImmForm</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#359III" title='III' data-ref="359III">III</a></span>, <b>true</b>) &amp;&amp; !<a class="local col1 ref" href="#361ConvertibleImmForm" title='ConvertibleImmForm' data-ref="361ConvertibleImmForm">ConvertibleImmForm</a>)</td></tr>
<tr><th id="2374">2374</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td>    <i>// Don't convert or %X, %Y, %Y since that's just a register move.</i></td></tr>
<tr><th id="2377">2377</th><td>    <b>if</b> ((Opc == PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span> || Opc == PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>) &amp;&amp;</td></tr>
<tr><th id="2378">2378</th><td>        MI.getOperand(<var>1</var>).getReg() == MI.getOperand(<var>2</var>).getReg())</td></tr>
<tr><th id="2379">2379</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2380">2380</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="362i" title='i' data-type='int' data-ref="362i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="363e" title='e' data-type='int' data-ref="363e">e</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#362i" title='i' data-ref="362i">i</a> &lt; <a class="local col3 ref" href="#363e" title='e' data-ref="363e">e</a>; <a class="local col2 ref" href="#362i" title='i' data-ref="362i">i</a>++) {</td></tr>
<tr><th id="2381">2381</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="364MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="364MO">MO</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#362i" title='i' data-ref="362i">i</a>);</td></tr>
<tr><th id="2382">2382</th><td>      <a class="local col1 ref" href="#351SeenIntermediateUse" title='SeenIntermediateUse' data-ref="351SeenIntermediateUse">SeenIntermediateUse</a> = <b>false</b>;</td></tr>
<tr><th id="2383">2383</th><td>      <b>if</b> (<a class="local col4 ref" href="#364MO" title='MO' data-ref="364MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#364MO" title='MO' data-ref="364MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; !<a class="local col4 ref" href="#364MO" title='MO' data-ref="364MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="2384">2384</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col5 decl" id="365E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="365E">E</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(), <dfn class="local col6 decl" id="366It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="366It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>;</td></tr>
<tr><th id="2385">2385</th><td>        <a class="local col6 ref" href="#366It" title='It' data-ref="366It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="2386">2386</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="367Reg" title='Reg' data-type='unsigned int' data-ref="367Reg">Reg</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#362i" title='i' data-ref="362i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>        <i>// Is this register defined by some form of add-immediate (including</i></td></tr>
<tr><th id="2389">2389</th><td><i>        // load-immediate) within this basic block?</i></td></tr>
<tr><th id="2390">2390</th><td>        <b>for</b> ( ; <a class="local col6 ref" href="#366It" title='It' data-ref="366It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#365E" title='E' data-ref="365E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#366It" title='It' data-ref="366It">It</a>) {</td></tr>
<tr><th id="2391">2391</th><td>          <b>if</b> (It-&gt;modifiesRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;">&amp;</span>getRegisterInfo())) {</td></tr>
<tr><th id="2392">2392</th><td>            <b>switch</b> (<a class="local col6 ref" href="#366It" title='It' data-ref="366It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2393">2393</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2394">2394</th><td>            <b>case</b> PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>:</td></tr>
<tr><th id="2395">2395</th><td>            <b>case</b> PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>:</td></tr>
<tr><th id="2396">2396</th><td>            <b>case</b> PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span>:</td></tr>
<tr><th id="2397">2397</th><td>            <b>case</b> PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>:</td></tr>
<tr><th id="2398">2398</th><td>            <b>case</b> PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>:</td></tr>
<tr><th id="2399">2399</th><td>              OpNoForForwarding = i;</td></tr>
<tr><th id="2400">2400</th><td>              <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#366It" title='It' data-ref="366It">It</a>;</td></tr>
<tr><th id="2401">2401</th><td>            }</td></tr>
<tr><th id="2402">2402</th><td>            <b>break</b>;</td></tr>
<tr><th id="2403">2403</th><td>          } <b>else</b> <b>if</b> (It-&gt;readsRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;">&amp;</span>getRegisterInfo())) </td></tr>
<tr><th id="2404">2404</th><td>            <i>// If we see another use of this reg between the def and the MI,</i></td></tr>
<tr><th id="2405">2405</th><td><i>            // we want to flat it so the def isn't deleted.</i></td></tr>
<tr><th id="2406">2406</th><td>            <a class="local col1 ref" href="#351SeenIntermediateUse" title='SeenIntermediateUse' data-ref="351SeenIntermediateUse">SeenIntermediateUse</a> = <b>true</b>;</td></tr>
<tr><th id="2407">2407</th><td>        }</td></tr>
<tr><th id="2408">2408</th><td>      }</td></tr>
<tr><th id="2409">2409</th><td>    }</td></tr>
<tr><th id="2410">2410</th><td>  }</td></tr>
<tr><th id="2411">2411</th><td>  <b>return</b> <a class="local col0 ref" href="#350OpNoForForwarding" title='OpNoForForwarding' data-ref="350OpNoForForwarding">OpNoForForwarding</a> == ~<var>0U</var> ? <b>nullptr</b> : <a class="local col2 ref" href="#352DefMI" title='DefMI' data-ref="352DefMI">DefMI</a>;</td></tr>
<tr><th id="2412">2412</th><td>}</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td><em>const</em> <em>unsigned</em> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</dfn>() <em>const</em> {</td></tr>
<tr><th id="2415">2415</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="368OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int [2][17]' data-ref="368OpcodesForSpill">OpcodesForSpill</dfn>[<var>2</var>][<a class="enum" href="#SpillOpcodeKey::SOK_LastOpcodeSpill" title='SpillOpcodeKey::SOK_LastOpcodeSpill' data-ref="SpillOpcodeKey::SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>] = {</td></tr>
<tr><th id="2416">2416</th><td>      <i>// Power 8</i></td></tr>
<tr><th id="2417">2417</th><td>      {PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>, PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>, PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>, PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>, PPC::<span class='error' title="no member named &apos;SPILL_CR&apos; in namespace &apos;llvm::PPC&apos;">SPILL_CR</span>,</td></tr>
<tr><th id="2418">2418</th><td>       PPC::<span class='error' title="no member named &apos;SPILL_CRBIT&apos; in namespace &apos;llvm::PPC&apos;">SPILL_CRBIT</span>, PPC::<span class='error' title="no member named &apos;STVX&apos; in namespace &apos;llvm::PPC&apos;">STVX</span>, PPC::<span class='error' title="no member named &apos;STXVD2X&apos; in namespace &apos;llvm::PPC&apos;">STXVD2X</span>, PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>, PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>,</td></tr>
<tr><th id="2419">2419</th><td>       PPC::<span class='error' title="no member named &apos;SPILL_VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">SPILL_VRSAVE</span>, PPC::<span class='error' title="no member named &apos;QVSTFDX&apos; in namespace &apos;llvm::PPC&apos;">QVSTFDX</span>, PPC::<span class='error' title="no member named &apos;QVSTFSXs&apos; in namespace &apos;llvm::PPC&apos;">QVSTFSXs</span>, PPC::<span class='error' title="no member named &apos;QVSTFDXb&apos; in namespace &apos;llvm::PPC&apos;">QVSTFDXb</span>,</td></tr>
<tr><th id="2420">2420</th><td>       PPC::<span class='error' title="no member named &apos;SPILLTOVSR_ST&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_ST</span>, PPC::<span class='error' title="no member named &apos;EVSTDD&apos; in namespace &apos;llvm::PPC&apos;">EVSTDD</span>, PPC::<span class='error' title="no member named &apos;SPESTW&apos; in namespace &apos;llvm::PPC&apos;">SPESTW</span>},</td></tr>
<tr><th id="2421">2421</th><td>      <i>// Power 9</i></td></tr>
<tr><th id="2422">2422</th><td>      {PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>, PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>, PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>, PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>, PPC::<span class='error' title="no member named &apos;SPILL_CR&apos; in namespace &apos;llvm::PPC&apos;">SPILL_CR</span>,</td></tr>
<tr><th id="2423">2423</th><td>       PPC::<span class='error' title="no member named &apos;SPILL_CRBIT&apos; in namespace &apos;llvm::PPC&apos;">SPILL_CRBIT</span>, PPC::<span class='error' title="no member named &apos;STVX&apos; in namespace &apos;llvm::PPC&apos;">STVX</span>, PPC::<span class='error' title="no member named &apos;STXV&apos; in namespace &apos;llvm::PPC&apos;">STXV</span>, PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>, PPC::<span class='error' title="no member named &apos;DFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf32</span>,</td></tr>
<tr><th id="2424">2424</th><td>       PPC::<span class='error' title="no member named &apos;SPILL_VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">SPILL_VRSAVE</span>, PPC::<span class='error' title="no member named &apos;QVSTFDX&apos; in namespace &apos;llvm::PPC&apos;">QVSTFDX</span>, PPC::<span class='error' title="no member named &apos;QVSTFSXs&apos; in namespace &apos;llvm::PPC&apos;">QVSTFSXs</span>, PPC::<span class='error' title="no member named &apos;QVSTFDXb&apos; in namespace &apos;llvm::PPC&apos;">QVSTFDXb</span>,</td></tr>
<tr><th id="2425">2425</th><td>       PPC::<span class='error' title="no member named &apos;SPILLTOVSR_ST&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_ST</span>}};</td></tr>
<tr><th id="2426">2426</th><td></td></tr>
<tr><th id="2427">2427</th><td>  <b>return</b> <a class="local col8 ref" href="#368OpcodesForSpill" title='OpcodesForSpill' data-ref="368OpcodesForSpill">OpcodesForSpill</a>[(<a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>()) ? <var>1</var> : <var>0</var>];</td></tr>
<tr><th id="2428">2428</th><td>}</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td><em>const</em> <em>unsigned</em> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</dfn>() <em>const</em> {</td></tr>
<tr><th id="2431">2431</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="369OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int [2][17]' data-ref="369OpcodesForSpill">OpcodesForSpill</dfn>[<var>2</var>][<a class="enum" href="#SpillOpcodeKey::SOK_LastOpcodeSpill" title='SpillOpcodeKey::SOK_LastOpcodeSpill' data-ref="SpillOpcodeKey::SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>] = {</td></tr>
<tr><th id="2432">2432</th><td>      <i>// Power 8</i></td></tr>
<tr><th id="2433">2433</th><td>      {PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>, PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>, PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>, PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>, PPC::<span class='error' title="no member named &apos;RESTORE_CR&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_CR</span>,</td></tr>
<tr><th id="2434">2434</th><td>       PPC::<span class='error' title="no member named &apos;RESTORE_CRBIT&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_CRBIT</span>, PPC::<span class='error' title="no member named &apos;LVX&apos; in namespace &apos;llvm::PPC&apos;">LVX</span>, PPC::<span class='error' title="no member named &apos;LXVD2X&apos; in namespace &apos;llvm::PPC&apos;">LXVD2X</span>, PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>, PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>,</td></tr>
<tr><th id="2435">2435</th><td>       PPC::<span class='error' title="no member named &apos;RESTORE_VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_VRSAVE</span>, PPC::<span class='error' title="no member named &apos;QVLFDX&apos; in namespace &apos;llvm::PPC&apos;">QVLFDX</span>, PPC::<span class='error' title="no member named &apos;QVLFSXs&apos; in namespace &apos;llvm::PPC&apos;">QVLFSXs</span>, PPC::<span class='error' title="no member named &apos;QVLFDXb&apos; in namespace &apos;llvm::PPC&apos;">QVLFDXb</span>,</td></tr>
<tr><th id="2436">2436</th><td>       PPC::<span class='error' title="no member named &apos;SPILLTOVSR_LD&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_LD</span>, PPC::<span class='error' title="no member named &apos;EVLDD&apos; in namespace &apos;llvm::PPC&apos;">EVLDD</span>, PPC::<span class='error' title="no member named &apos;SPELWZ&apos; in namespace &apos;llvm::PPC&apos;">SPELWZ</span>},</td></tr>
<tr><th id="2437">2437</th><td>      <i>// Power 9</i></td></tr>
<tr><th id="2438">2438</th><td>      {PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>, PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>, PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>, PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>, PPC::<span class='error' title="no member named &apos;RESTORE_CR&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_CR</span>,</td></tr>
<tr><th id="2439">2439</th><td>       PPC::<span class='error' title="no member named &apos;RESTORE_CRBIT&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_CRBIT</span>, PPC::<span class='error' title="no member named &apos;LVX&apos; in namespace &apos;llvm::PPC&apos;">LVX</span>, PPC::<span class='error' title="no member named &apos;LXV&apos; in namespace &apos;llvm::PPC&apos;">LXV</span>, PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>, PPC::<span class='error' title="no member named &apos;DFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf32</span>,</td></tr>
<tr><th id="2440">2440</th><td>       PPC::<span class='error' title="no member named &apos;RESTORE_VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_VRSAVE</span>, PPC::<span class='error' title="no member named &apos;QVLFDX&apos; in namespace &apos;llvm::PPC&apos;">QVLFDX</span>, PPC::<span class='error' title="no member named &apos;QVLFSXs&apos; in namespace &apos;llvm::PPC&apos;">QVLFSXs</span>, PPC::<span class='error' title="no member named &apos;QVLFDXb&apos; in namespace &apos;llvm::PPC&apos;">QVLFDXb</span>,</td></tr>
<tr><th id="2441">2441</th><td>       PPC::<span class='error' title="no member named &apos;SPILLTOVSR_LD&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_LD</span>}};</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>  <b>return</b> <a class="local col9 ref" href="#369OpcodesForSpill" title='OpcodesForSpill' data-ref="369OpcodesForSpill">OpcodesForSpill</a>[(<a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>()) ? <var>1</var> : <var>0</var>];</td></tr>
<tr><th id="2444">2444</th><td>}</td></tr>
<tr><th id="2445">2445</th><td></td></tr>
<tr><th id="2446">2446</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j">fixupIsDeadOrKill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="370StartMI" title='StartMI' data-type='llvm::MachineInstr &amp;' data-ref="370StartMI">StartMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="371EndMI" title='EndMI' data-type='llvm::MachineInstr &amp;' data-ref="371EndMI">EndMI</dfn>,</td></tr>
<tr><th id="2447">2447</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="372RegNo" title='RegNo' data-type='unsigned int' data-ref="372RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="2448">2448</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="373MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="373MRI">MRI</dfn> =</td></tr>
<tr><th id="2449">2449</th><td>      <a class="local col0 ref" href="#370StartMI" title='StartMI' data-ref="370StartMI">StartMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2450">2450</th><td>  <b>if</b> (<a class="local col3 ref" href="#373MRI" title='MRI' data-ref="373MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>())</td></tr>
<tr><th id="2451">2451</th><td>    <b>return</b>;</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td>  <i>// Instructions between [StartMI, EndMI] should be in same basic block.</i></td></tr>
<tr><th id="2454">2454</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((StartMI.getParent() == EndMI.getParent()) &amp;&amp; &quot;Instructions are not in same basic block&quot;) ? void (0) : __assert_fail (&quot;(StartMI.getParent() == EndMI.getParent()) &amp;&amp; \&quot;Instructions are not in same basic block\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2455, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#370StartMI" title='StartMI' data-ref="370StartMI">StartMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col1 ref" href="#371EndMI" title='EndMI' data-ref="371EndMI">EndMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) &amp;&amp;</td></tr>
<tr><th id="2455">2455</th><td>         <q>"Instructions are not in same basic block"</q>);</td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td>  <em>bool</em> <dfn class="local col4 decl" id="374IsKillSet" title='IsKillSet' data-type='bool' data-ref="374IsKillSet">IsKillSet</dfn> = <b>false</b>;</td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td>  <em>auto</em> <dfn class="local col5 decl" id="375clearOperandKillInfo" title='clearOperandKillInfo' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:2459:31)' data-ref="375clearOperandKillInfo">clearOperandKillInfo</dfn> = [=] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="376MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="376MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="377Index" title='Index' data-type='unsigned int' data-ref="377Index">Index</dfn>) {</td></tr>
<tr><th id="2460">2460</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="378MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="378MO">MO</dfn> = <a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#377Index" title='Index' data-ref="377Index">Index</a>);</td></tr>
<tr><th id="2461">2461</th><td>    <b>if</b> (MO.isReg() &amp;&amp; MO.isUse() &amp;&amp; MO.isKill() &amp;&amp;</td></tr>
<tr><th id="2462">2462</th><td>        getRegisterInfo().<span class='error' title="no member named &apos;regsOverlap&apos; in &apos;llvm::PPCRegisterInfo&apos;">regsOverlap</span>(MO.getReg(), RegNo))</td></tr>
<tr><th id="2463">2463</th><td>      <a class="local col8 ref" href="#378MO" title='MO' data-ref="378MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="2464">2464</th><td>  };</td></tr>
<tr><th id="2465">2465</th><td></td></tr>
<tr><th id="2466">2466</th><td>  <i>// Set killed flag for EndMI.</i></td></tr>
<tr><th id="2467">2467</th><td><i>  // No need to do anything if EndMI defines RegNo.</i></td></tr>
<tr><th id="2468">2468</th><td>  <em>int</em> <dfn class="local col9 decl" id="379UseIndex" title='UseIndex' data-type='int' data-ref="379UseIndex">UseIndex</dfn> =</td></tr>
<tr><th id="2469">2469</th><td>      EndMI.findRegisterUseOperandIdx(RegNo, <b>false</b>, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;">&amp;</span>getRegisterInfo());</td></tr>
<tr><th id="2470">2470</th><td>  <b>if</b> (<a class="local col9 ref" href="#379UseIndex" title='UseIndex' data-ref="379UseIndex">UseIndex</a> != -<var>1</var>) {</td></tr>
<tr><th id="2471">2471</th><td>    <a class="local col1 ref" href="#371EndMI" title='EndMI' data-ref="371EndMI">EndMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#379UseIndex" title='UseIndex' data-ref="379UseIndex">UseIndex</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="2472">2472</th><td>    <a class="local col4 ref" href="#374IsKillSet" title='IsKillSet' data-ref="374IsKillSet">IsKillSet</a> = <b>true</b>;</td></tr>
<tr><th id="2473">2473</th><td>    <i>// Clear killed flag for other EndMI operands related to RegNo. In some</i></td></tr>
<tr><th id="2474">2474</th><td><i>    // upexpected cases, killed may be set multiple times for same register</i></td></tr>
<tr><th id="2475">2475</th><td><i>    // operand in same MI.</i></td></tr>
<tr><th id="2476">2476</th><td>    <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="380i" title='i' data-type='int' data-ref="380i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="381e" title='e' data-type='int' data-ref="381e">e</dfn> = <a class="local col1 ref" href="#371EndMI" title='EndMI' data-ref="371EndMI">EndMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#380i" title='i' data-ref="380i">i</a> != <a class="local col1 ref" href="#381e" title='e' data-ref="381e">e</a>; ++<a class="local col0 ref" href="#380i" title='i' data-ref="380i">i</a>)</td></tr>
<tr><th id="2477">2477</th><td>      <b>if</b> (<a class="local col0 ref" href="#380i" title='i' data-ref="380i">i</a> != <a class="local col9 ref" href="#379UseIndex" title='UseIndex' data-ref="379UseIndex">UseIndex</a>)</td></tr>
<tr><th id="2478">2478</th><td>        <a class="local col5 ref" href="#375clearOperandKillInfo" title='clearOperandKillInfo' data-ref="375clearOperandKillInfo">clearOperandKillInfo</a>(<a class="local col1 ref" href="#371EndMI" title='EndMI' data-ref="371EndMI">EndMI</a>, <a class="local col0 ref" href="#380i" title='i' data-ref="380i">i</a>);</td></tr>
<tr><th id="2479">2479</th><td>  }</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>  <i>// Walking the inst in reverse order (EndMI -&gt; StartMI].</i></td></tr>
<tr><th id="2482">2482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col2 decl" id="382It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="382It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#371EndMI" title='EndMI' data-ref="371EndMI">EndMI</a>;</td></tr>
<tr><th id="2483">2483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col3 decl" id="383E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="383E">E</dfn> = <a class="local col1 ref" href="#371EndMI" title='EndMI' data-ref="371EndMI">EndMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="2484">2484</th><td>  <i>// EndMI has been handled above, skip it here.</i></td></tr>
<tr><th id="2485">2485</th><td>  <a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="2486">2486</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="384MO" title='MO' data-type='llvm::MachineOperand *' data-ref="384MO">MO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2487">2487</th><td>  <b>for</b> (; <a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#383E" title='E' data-ref="383E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a>) {</td></tr>
<tr><th id="2488">2488</th><td>    <i>// Skip insturctions which could not be a def/use of RegNo.</i></td></tr>
<tr><th id="2489">2489</th><td>    <b>if</b> (<a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="2490">2490</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>    <i>// Clear killed flag for all It operands related to RegNo. In some</i></td></tr>
<tr><th id="2493">2493</th><td><i>    // upexpected cases, killed may be set multiple times for same register</i></td></tr>
<tr><th id="2494">2494</th><td><i>    // operand in same MI.</i></td></tr>
<tr><th id="2495">2495</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="385i" title='i' data-type='int' data-ref="385i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="386e" title='e' data-type='int' data-ref="386e">e</dfn> = <a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#385i" title='i' data-ref="385i">i</a> != <a class="local col6 ref" href="#386e" title='e' data-ref="386e">e</a>; ++<a class="local col5 ref" href="#385i" title='i' data-ref="385i">i</a>)</td></tr>
<tr><th id="2496">2496</th><td>        <a class="local col5 ref" href="#375clearOperandKillInfo" title='clearOperandKillInfo' data-ref="375clearOperandKillInfo">clearOperandKillInfo</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a>, <a class="local col5 ref" href="#385i" title='i' data-ref="385i">i</a>);</td></tr>
<tr><th id="2497">2497</th><td></td></tr>
<tr><th id="2498">2498</th><td>    <i>// If killed is not set, set killed for its last use or set dead for its def</i></td></tr>
<tr><th id="2499">2499</th><td><i>    // if no use found.</i></td></tr>
<tr><th id="2500">2500</th><td>    <b>if</b> (!<a class="local col4 ref" href="#374IsKillSet" title='IsKillSet' data-ref="374IsKillSet">IsKillSet</a>) {</td></tr>
<tr><th id="2501">2501</th><td>      <b>if</b> ((MO = It-&gt;<span class='error' title="no matching member function for call to &apos;findRegisterUseOperand&apos;">findRegisterUseOperand</span>(RegNo, <b>false</b>, &amp;getRegisterInfo()))) {</td></tr>
<tr><th id="2502">2502</th><td>        <i>// Use found, set it killed.</i></td></tr>
<tr><th id="2503">2503</th><td>        <a class="local col4 ref" href="#374IsKillSet" title='IsKillSet' data-ref="374IsKillSet">IsKillSet</a> = <b>true</b>;</td></tr>
<tr><th id="2504">2504</th><td>        <a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="2505">2505</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2506">2506</th><td>      } <b>else</b> <b>if</b> ((MO = It-&gt;<span class='error' title="no matching member function for call to &apos;findRegisterDefOperand&apos;">findRegisterDefOperand</span>(RegNo, <b>false</b>, <b>true</b>,</td></tr>
<tr><th id="2507">2507</th><td>                                                  &amp;getRegisterInfo()))) {</td></tr>
<tr><th id="2508">2508</th><td>        <i>// No use found, set dead for its def.</i></td></tr>
<tr><th id="2509">2509</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;*It == &amp;StartMI &amp;&amp; &quot;No new def between StartMI and EndMI.&quot;) ? void (0) : __assert_fail (&quot;&amp;*It == &amp;StartMI &amp;&amp; \&quot;No new def between StartMI and EndMI.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a> == &amp;<a class="local col0 ref" href="#370StartMI" title='StartMI' data-ref="370StartMI">StartMI</a> &amp;&amp; <q>"No new def between StartMI and EndMI."</q>);</td></tr>
<tr><th id="2510">2510</th><td>        <a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="2511">2511</th><td>        <b>break</b>;</td></tr>
<tr><th id="2512">2512</th><td>      }</td></tr>
<tr><th id="2513">2513</th><td>    }</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>    <b>if</b> ((&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#382It" title='It' data-ref="382It">It</a>) == &amp;<a class="local col0 ref" href="#370StartMI" title='StartMI' data-ref="370StartMI">StartMI</a>)</td></tr>
<tr><th id="2516">2516</th><td>      <b>break</b>;</td></tr>
<tr><th id="2517">2517</th><td>  }</td></tr>
<tr><th id="2518">2518</th><td>  <i>// Ensure RegMo liveness is killed after EndMI.</i></td></tr>
<tr><th id="2519">2519</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((IsKillSet || (MO &amp;&amp; MO-&gt;isDead())) &amp;&amp; &quot;RegNo should be killed or dead&quot;) ? void (0) : __assert_fail (&quot;(IsKillSet || (MO &amp;&amp; MO-&gt;isDead())) &amp;&amp; \&quot;RegNo should be killed or dead\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2520, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#374IsKillSet" title='IsKillSet' data-ref="374IsKillSet">IsKillSet</a> || (<a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO">MO</a> &amp;&amp; <a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())) &amp;&amp;</td></tr>
<tr><th id="2520">2520</th><td>         <q>"RegNo should be killed or dead"</q>);</td></tr>
<tr><th id="2521">2521</th><td>}</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td><i>// If this instruction has an immediate form and one of its operands is a</i></td></tr>
<tr><th id="2524">2524</th><td><i>// result of a load-immediate or an add-immediate, convert it to</i></td></tr>
<tr><th id="2525">2525</th><td><i>// the immediate form if the constant is in range.</i></td></tr>
<tr><th id="2526">2526</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="387MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="387MI">MI</dfn>,</td></tr>
<tr><th id="2527">2527</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> **<dfn class="local col8 decl" id="388KilledDef" title='KilledDef' data-type='llvm::MachineInstr **' data-ref="388KilledDef">KilledDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="2528">2528</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="389MF" title='MF' data-type='llvm::MachineFunction *' data-ref="389MF">MF</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2529">2529</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="390MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="390MRI">MRI</dfn> = &amp;<a class="local col9 ref" href="#389MF" title='MF' data-ref="389MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2530">2530</th><td>  <em>bool</em> <dfn class="local col1 decl" id="391PostRA" title='PostRA' data-type='bool' data-ref="391PostRA">PostRA</dfn> = !<a class="local col0 ref" href="#390MRI" title='MRI' data-ref="390MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="2531">2531</th><td>  <em>bool</em> <dfn class="local col2 decl" id="392SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool' data-ref="392SeenIntermediateUse">SeenIntermediateUse</dfn> = <b>true</b>;</td></tr>
<tr><th id="2532">2532</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="393ForwardingOperand" title='ForwardingOperand' data-type='unsigned int' data-ref="393ForwardingOperand">ForwardingOperand</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="2533">2533</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="394DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="394DefMI">DefMI</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" title='llvm::PPCInstrInfo::getForwardingDefMI' data-ref="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb">getForwardingDefMI</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#393ForwardingOperand" title='ForwardingOperand' data-ref="393ForwardingOperand">ForwardingOperand</a></span>,</td></tr>
<tr><th id="2534">2534</th><td>                                           <span class='refarg'><a class="local col2 ref" href="#392SeenIntermediateUse" title='SeenIntermediateUse' data-ref="392SeenIntermediateUse">SeenIntermediateUse</a></span>);</td></tr>
<tr><th id="2535">2535</th><td>  <b>if</b> (!<a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a>)</td></tr>
<tr><th id="2536">2536</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2537">2537</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ForwardingOperand &lt; MI.getNumOperands() &amp;&amp; &quot;The forwarding operand needs to be valid at this point&quot;) ? void (0) : __assert_fail (&quot;ForwardingOperand &lt; MI.getNumOperands() &amp;&amp; \&quot;The forwarding operand needs to be valid at this point\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2538, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#393ForwardingOperand" title='ForwardingOperand' data-ref="393ForwardingOperand">ForwardingOperand</a> &lt; <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="2538">2538</th><td>         <q>"The forwarding operand needs to be valid at this point"</q>);</td></tr>
<tr><th id="2539">2539</th><td>  <em>bool</em> <dfn class="local col5 decl" id="395IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-type='bool' data-ref="395IsForwardingOperandKilled">IsForwardingOperandKilled</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#393ForwardingOperand" title='ForwardingOperand' data-ref="393ForwardingOperand">ForwardingOperand</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="2540">2540</th><td>  <em>bool</em> <dfn class="local col6 decl" id="396KillFwdDefMI" title='KillFwdDefMI' data-type='bool' data-ref="396KillFwdDefMI">KillFwdDefMI</dfn> = !<a class="local col2 ref" href="#392SeenIntermediateUse" title='SeenIntermediateUse' data-ref="392SeenIntermediateUse">SeenIntermediateUse</a> &amp;&amp; <a class="local col5 ref" href="#395IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-ref="395IsForwardingOperandKilled">IsForwardingOperandKilled</a>;</td></tr>
<tr><th id="2541">2541</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="397ForwardingOperandReg" title='ForwardingOperandReg' data-type='unsigned int' data-ref="397ForwardingOperandReg">ForwardingOperandReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#393ForwardingOperand" title='ForwardingOperand' data-ref="393ForwardingOperand">ForwardingOperand</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2542">2542</th><td>  <b>if</b> (<a class="local col8 ref" href="#388KilledDef" title='KilledDef' data-ref="388KilledDef">KilledDef</a> &amp;&amp; <a class="local col6 ref" href="#396KillFwdDefMI" title='KillFwdDefMI' data-ref="396KillFwdDefMI">KillFwdDefMI</a>)</td></tr>
<tr><th id="2543">2543</th><td>    *<a class="local col8 ref" href="#388KilledDef" title='KilledDef' data-ref="388KilledDef">KilledDef</a> = <a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a>;</td></tr>
<tr><th id="2544">2544</th><td></td></tr>
<tr><th id="2545">2545</th><td>  <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> <a class="ref fake" href="PPCInstrInfo.h.html#76" title='llvm::ImmInstrInfo::ImmInstrInfo' data-ref="_ZN4llvm12ImmInstrInfoC1Ev"></a><dfn class="local col8 decl" id="398III" title='III' data-type='llvm::ImmInstrInfo' data-ref="398III">III</dfn>;</td></tr>
<tr><th id="2546">2546</th><td>  <em>bool</em> <dfn class="local col9 decl" id="399HasImmForm" title='HasImmForm' data-type='bool' data-ref="399HasImmForm">HasImmForm</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb">instrHasImmForm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#398III" title='III' data-ref="398III">III</a></span>, <a class="local col1 ref" href="#391PostRA" title='PostRA' data-ref="391PostRA">PostRA</a>);</td></tr>
<tr><th id="2547">2547</th><td>  <i>// If this is a reg+reg instruction that has a reg+imm form,</i></td></tr>
<tr><th id="2548">2548</th><td><i>  // and one of the operands is produced by an add-immediate,</i></td></tr>
<tr><th id="2549">2549</th><td><i>  // try to convert it.</i></td></tr>
<tr><th id="2550">2550</th><td>  <b>if</b> (<a class="local col9 ref" href="#399HasImmForm" title='HasImmForm' data-ref="399HasImmForm">HasImmForm</a> &amp;&amp;</td></tr>
<tr><th id="2551">2551</th><td>      <a class="member" href="#_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" title='llvm::PPCInstrInfo::transformToImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b">transformToImmFormFedByAdd</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a></span>, <a class="local col8 ref" href="#398III" title='III' data-ref="398III">III</a>, <a class="local col3 ref" href="#393ForwardingOperand" title='ForwardingOperand' data-ref="393ForwardingOperand">ForwardingOperand</a>, <span class='refarg'>*<a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a></span>,</td></tr>
<tr><th id="2552">2552</th><td>                                 <a class="local col6 ref" href="#396KillFwdDefMI" title='KillFwdDefMI' data-ref="396KillFwdDefMI">KillFwdDefMI</a>))</td></tr>
<tr><th id="2553">2553</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td>  <b>if</b> ((DefMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> &amp;&amp; DefMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>) ||</td></tr>
<tr><th id="2556">2556</th><td>      !DefMI-&gt;getOperand(<var>1</var>).isImm())</td></tr>
<tr><th id="2557">2557</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="400Immediate" title='Immediate' data-type='int64_t' data-ref="400Immediate">Immediate</dfn> = <a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2560">2560</th><td>  <i>// Sign-extend to 64-bits.</i></td></tr>
<tr><th id="2561">2561</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="401SExtImm" title='SExtImm' data-type='int64_t' data-ref="401SExtImm">SExtImm</dfn> = ((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col0 ref" href="#400Immediate" title='Immediate' data-ref="400Immediate">Immediate</a> &amp; ~<var>0x7FFFuLL</var>) != <var>0</var> ?</td></tr>
<tr><th id="2562">2562</th><td>    (<a class="local col0 ref" href="#400Immediate" title='Immediate' data-ref="400Immediate">Immediate</a> | <var>0xFFFFFFFFFFFF0000</var>) : <a class="local col0 ref" href="#400Immediate" title='Immediate' data-ref="400Immediate">Immediate</a>;</td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td>  <i>// If this is a reg+reg instruction that has a reg+imm form,</i></td></tr>
<tr><th id="2565">2565</th><td><i>  // and one of the operands is produced by LI, convert it now.</i></td></tr>
<tr><th id="2566">2566</th><td>  <b>if</b> (<a class="local col9 ref" href="#399HasImmForm" title='HasImmForm' data-ref="399HasImmForm">HasImmForm</a>)</td></tr>
<tr><th id="2567">2567</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l" title='llvm::PPCInstrInfo::transformToImmFormFedByLI' data-ref="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l">transformToImmFormFedByLI</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a></span>, <a class="local col8 ref" href="#398III" title='III' data-ref="398III">III</a>, <a class="local col3 ref" href="#393ForwardingOperand" title='ForwardingOperand' data-ref="393ForwardingOperand">ForwardingOperand</a>, <span class='refarg'>*<a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a></span>, <a class="local col1 ref" href="#401SExtImm" title='SExtImm' data-ref="401SExtImm">SExtImm</a>);</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>  <em>bool</em> <dfn class="local col2 decl" id="402ReplaceWithLI" title='ReplaceWithLI' data-type='bool' data-ref="402ReplaceWithLI">ReplaceWithLI</dfn> = <b>false</b>;</td></tr>
<tr><th id="2570">2570</th><td>  <em>bool</em> <dfn class="local col3 decl" id="403Is64BitLI" title='Is64BitLI' data-type='bool' data-ref="403Is64BitLI">Is64BitLI</dfn> = <b>false</b>;</td></tr>
<tr><th id="2571">2571</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="404NewImm" title='NewImm' data-type='int64_t' data-ref="404NewImm">NewImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2572">2572</th><td>  <em>bool</em> <dfn class="local col5 decl" id="405SetCR" title='SetCR' data-type='bool' data-ref="405SetCR">SetCR</dfn> = <b>false</b>;</td></tr>
<tr><th id="2573">2573</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="406Opc" title='Opc' data-type='unsigned int' data-ref="406Opc">Opc</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2574">2574</th><td>  <b>switch</b> (<a class="local col6 ref" href="#406Opc" title='Opc' data-ref="406Opc">Opc</a>) {</td></tr>
<tr><th id="2575">2575</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td>  <i>// FIXME: Any branches conditional on such a comparison can be made</i></td></tr>
<tr><th id="2578">2578</th><td><i>  // unconditional. At this time, this happens too infrequently to be worth</i></td></tr>
<tr><th id="2579">2579</th><td><i>  // the implementation effort, but if that ever changes, we could convert</i></td></tr>
<tr><th id="2580">2580</th><td><i>  // such a pattern here.</i></td></tr>
<tr><th id="2581">2581</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span>:</td></tr>
<tr><th id="2582">2582</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span>:</td></tr>
<tr><th id="2583">2583</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>:</td></tr>
<tr><th id="2584">2584</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span>: {</td></tr>
<tr><th id="2585">2585</th><td>    <i>// Doing this post-RA would require dataflow analysis to reliably find uses</i></td></tr>
<tr><th id="2586">2586</th><td><i>    // of the CR register set by the compare.</i></td></tr>
<tr><th id="2587">2587</th><td><i>    // No need to fixup killed/dead flag since this transformation is only valid</i></td></tr>
<tr><th id="2588">2588</th><td><i>    // before RA.</i></td></tr>
<tr><th id="2589">2589</th><td>    <b>if</b> (PostRA)</td></tr>
<tr><th id="2590">2590</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2591">2591</th><td>    <i>// If a compare-immediate is fed by an immediate and is itself an input of</i></td></tr>
<tr><th id="2592">2592</th><td><i>    // an ISEL (the most common case) into a COPY of the correct register.</i></td></tr>
<tr><th id="2593">2593</th><td>    <em>bool</em> Changed = <b>false</b>;</td></tr>
<tr><th id="2594">2594</th><td>    <em>unsigned</em> DefReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2595">2595</th><td>    int64_t Comparand = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="2596">2596</th><td>    int64_t SExtComparand = ((uint64_t)Comparand &amp; ~<var>0x7FFFuLL</var>) != <var>0</var> ?</td></tr>
<tr><th id="2597">2597</th><td>      (Comparand | <var>0xFFFFFFFFFFFF0000</var>) : Comparand;</td></tr>
<tr><th id="2598">2598</th><td></td></tr>
<tr><th id="2599">2599</th><td>    <b>for</b> (<em>auto</em> &amp;CompareUseMI : MRI-&gt;use_instructions(DefReg)) {</td></tr>
<tr><th id="2600">2600</th><td>      <em>unsigned</em> UseOpc = CompareUseMI.getOpcode();</td></tr>
<tr><th id="2601">2601</th><td>      <b>if</b> (UseOpc != PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span> &amp;&amp; UseOpc != PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span>)</td></tr>
<tr><th id="2602">2602</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2603">2603</th><td>      <em>unsigned</em> CRSubReg = CompareUseMI.getOperand(<var>3</var>).getSubReg();</td></tr>
<tr><th id="2604">2604</th><td>      <em>unsigned</em> TrueReg = CompareUseMI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="2605">2605</th><td>      <em>unsigned</em> FalseReg = CompareUseMI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="2606">2606</th><td>      <em>unsigned</em> RegToCopy = selectReg(SExtImm, SExtComparand, Opc, TrueReg,</td></tr>
<tr><th id="2607">2607</th><td>                                     FalseReg, CRSubReg);</td></tr>
<tr><th id="2608">2608</th><td>      <b>if</b> (RegToCopy == PPC::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::PPC&apos;">NoRegister</span>)</td></tr>
<tr><th id="2609">2609</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2610">2610</th><td>      <i>// Can't use PPC::COPY to copy PPC::ZERO[8]. Convert it to LI[8] 0.</i></td></tr>
<tr><th id="2611">2611</th><td>      <b>if</b> (RegToCopy == PPC::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::PPC&apos;">ZERO</span> || RegToCopy == PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span>) {</td></tr>
<tr><th id="2612">2612</th><td>        CompareUseMI.setDesc(get(UseOpc == PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span> ? PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> : PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>));</td></tr>
<tr><th id="2613">2613</th><td>        replaceInstrOperandWithImm(CompareUseMI, <var>1</var>, <var>0</var>);</td></tr>
<tr><th id="2614">2614</th><td>        CompareUseMI.RemoveOperand(<var>3</var>);</td></tr>
<tr><th id="2615">2615</th><td>        CompareUseMI.RemoveOperand(<var>2</var>);</td></tr>
<tr><th id="2616">2616</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2617">2617</th><td>      }</td></tr>
<tr><th id="2618">2618</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;Found LI -&gt; CMPI -&gt; ISEL, replacing with a copy.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2619">2619</th><td>          dbgs() &lt;&lt; <q>"Found LI -&gt; CMPI -&gt; ISEL, replacing with a copy.\n"</q>);</td></tr>
<tr><th id="2620">2620</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { DefMI-&gt;dump(); MI.dump(); CompareUseMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI-&gt;dump(); MI.dump(); CompareUseMI.dump());</td></tr>
<tr><th id="2621">2621</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;Is converted to:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Is converted to:\n"</q>);</td></tr>
<tr><th id="2622">2622</th><td>      <i>// Convert to copy and remove unneeded operands.</i></td></tr>
<tr><th id="2623">2623</th><td>      CompareUseMI.setDesc(get(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>));</td></tr>
<tr><th id="2624">2624</th><td>      CompareUseMI.RemoveOperand(<var>3</var>);</td></tr>
<tr><th id="2625">2625</th><td>      CompareUseMI.RemoveOperand(RegToCopy == TrueReg ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="2626">2626</th><td>      CmpIselsConverted++;</td></tr>
<tr><th id="2627">2627</th><td>      Changed = <b>true</b>;</td></tr>
<tr><th id="2628">2628</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { CompareUseMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(CompareUseMI.dump());</td></tr>
<tr><th id="2629">2629</th><td>    }</td></tr>
<tr><th id="2630">2630</th><td>    <b>if</b> (Changed)</td></tr>
<tr><th id="2631">2631</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2632">2632</th><td>    <i>// This may end up incremented multiple times since this function is called</i></td></tr>
<tr><th id="2633">2633</th><td><i>    // during a fixed-point transformation, but it is only meant to indicate the</i></td></tr>
<tr><th id="2634">2634</th><td><i>    // presence of this opportunity.</i></td></tr>
<tr><th id="2635">2635</th><td>    MissedConvertibleImmediateInstrs++;</td></tr>
<tr><th id="2636">2636</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2637">2637</th><td>  }</td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td>  <i>// Immediate forms - may simply be convertable to an LI.</i></td></tr>
<tr><th id="2640">2640</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>:</td></tr>
<tr><th id="2641">2641</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>: {</td></tr>
<tr><th id="2642">2642</th><td>    <i>// Does the sum fit in a 16-bit signed field?</i></td></tr>
<tr><th id="2643">2643</th><td>    int64_t Addend = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="2644">2644</th><td>    <b>if</b> (isInt&lt;<var>16</var>&gt;(Addend + SExtImm)) {</td></tr>
<tr><th id="2645">2645</th><td>      ReplaceWithLI = <b>true</b>;</td></tr>
<tr><th id="2646">2646</th><td>      Is64BitLI = Opc == PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>;</td></tr>
<tr><th id="2647">2647</th><td>      NewImm = Addend + SExtImm;</td></tr>
<tr><th id="2648">2648</th><td>      <b>break</b>;</td></tr>
<tr><th id="2649">2649</th><td>    }</td></tr>
<tr><th id="2650">2650</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2651">2651</th><td>  }</td></tr>
<tr><th id="2652">2652</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span>:</td></tr>
<tr><th id="2653">2653</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span>:</td></tr>
<tr><th id="2654">2654</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICL_32&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32</span>:</td></tr>
<tr><th id="2655">2655</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICL_32_64&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32_64</span>: {</td></tr>
<tr><th id="2656">2656</th><td>    <i>// Use APInt's rotate function.</i></td></tr>
<tr><th id="2657">2657</th><td>    int64_t SH = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="2658">2658</th><td>    int64_t MB = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="2659">2659</th><td>    APInt InVal((Opc == PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span> || Opc == PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span>) ?</td></tr>
<tr><th id="2660">2660</th><td>                <var>64</var> : <var>32</var>, SExtImm, <b>true</b>);</td></tr>
<tr><th id="2661">2661</th><td>    InVal = InVal.rotl(SH);</td></tr>
<tr><th id="2662">2662</th><td>    uint64_t Mask = (<var>1LLU</var> &lt;&lt; (<var>63</var> - MB + <var>1</var>)) - <var>1</var>;</td></tr>
<tr><th id="2663">2663</th><td>    InVal &amp;= Mask;</td></tr>
<tr><th id="2664">2664</th><td>    <i>// Can't replace negative values with an LI as that will sign-extend</i></td></tr>
<tr><th id="2665">2665</th><td><i>    // and not clear the left bits. If we're setting the CR bit, we will use</i></td></tr>
<tr><th id="2666">2666</th><td><i>    // ANDIo which won't sign extend, so that's safe.</i></td></tr>
<tr><th id="2667">2667</th><td>    <b>if</b> (isUInt&lt;<var>15</var>&gt;(InVal.getSExtValue()) ||</td></tr>
<tr><th id="2668">2668</th><td>        (Opc == PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span> &amp;&amp; isUInt&lt;<var>16</var>&gt;(InVal.getSExtValue()))) {</td></tr>
<tr><th id="2669">2669</th><td>      ReplaceWithLI = <b>true</b>;</td></tr>
<tr><th id="2670">2670</th><td>      Is64BitLI = Opc != PPC::<span class='error' title="no member named &apos;RLDICL_32&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32</span>;</td></tr>
<tr><th id="2671">2671</th><td>      NewImm = InVal.getSExtValue();</td></tr>
<tr><th id="2672">2672</th><td>      SetCR = Opc == PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span>;</td></tr>
<tr><th id="2673">2673</th><td>      <b>break</b>;</td></tr>
<tr><th id="2674">2674</th><td>    }</td></tr>
<tr><th id="2675">2675</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2676">2676</th><td>  }</td></tr>
<tr><th id="2677">2677</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>:</td></tr>
<tr><th id="2678">2678</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span>:</td></tr>
<tr><th id="2679">2679</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span>:</td></tr>
<tr><th id="2680">2680</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>: {</td></tr>
<tr><th id="2681">2681</th><td>    int64_t SH = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="2682">2682</th><td>    int64_t MB = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="2683">2683</th><td>    int64_t ME = MI.getOperand(<var>4</var>).getImm();</td></tr>
<tr><th id="2684">2684</th><td>    APInt InVal(<var>32</var>, SExtImm, <b>true</b>);</td></tr>
<tr><th id="2685">2685</th><td>    InVal = InVal.rotl(SH);</td></tr>
<tr><th id="2686">2686</th><td>    <i>// Set the bits (        MB + 32        ) to (        ME + 32        ).</i></td></tr>
<tr><th id="2687">2687</th><td>    uint64_t Mask = ((<var>1LLU</var> &lt;&lt; (<var>32</var> - MB)) - <var>1</var>) &amp; ~((<var>1LLU</var> &lt;&lt; (<var>31</var> - ME)) - <var>1</var>);</td></tr>
<tr><th id="2688">2688</th><td>    InVal &amp;= Mask;</td></tr>
<tr><th id="2689">2689</th><td>    <i>// Can't replace negative values with an LI as that will sign-extend</i></td></tr>
<tr><th id="2690">2690</th><td><i>    // and not clear the left bits. If we're setting the CR bit, we will use</i></td></tr>
<tr><th id="2691">2691</th><td><i>    // ANDIo which won't sign extend, so that's safe.</i></td></tr>
<tr><th id="2692">2692</th><td>    <em>bool</em> ValueFits = isUInt&lt;<var>15</var>&gt;(InVal.getSExtValue());</td></tr>
<tr><th id="2693">2693</th><td>    ValueFits |= ((Opc == PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>) &amp;&amp;</td></tr>
<tr><th id="2694">2694</th><td>                  isUInt&lt;<var>16</var>&gt;(InVal.getSExtValue()));</td></tr>
<tr><th id="2695">2695</th><td>    <b>if</b> (ValueFits) {</td></tr>
<tr><th id="2696">2696</th><td>      ReplaceWithLI = <b>true</b>;</td></tr>
<tr><th id="2697">2697</th><td>      Is64BitLI = Opc == PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>;</td></tr>
<tr><th id="2698">2698</th><td>      NewImm = InVal.getSExtValue();</td></tr>
<tr><th id="2699">2699</th><td>      SetCR = Opc == PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>;</td></tr>
<tr><th id="2700">2700</th><td>      <b>break</b>;</td></tr>
<tr><th id="2701">2701</th><td>    }</td></tr>
<tr><th id="2702">2702</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2703">2703</th><td>  }</td></tr>
<tr><th id="2704">2704</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span>:</td></tr>
<tr><th id="2705">2705</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>:</td></tr>
<tr><th id="2706">2706</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XORI&apos; in namespace &apos;llvm::PPC&apos;">XORI</span>:</td></tr>
<tr><th id="2707">2707</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XORI8&apos; in namespace &apos;llvm::PPC&apos;">XORI8</span>: {</td></tr>
<tr><th id="2708">2708</th><td>    int64_t LogicalImm = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="2709">2709</th><td>    int64_t Result = <var>0</var>;</td></tr>
<tr><th id="2710">2710</th><td>    <b>if</b> (Opc == PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span> || Opc == PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>)</td></tr>
<tr><th id="2711">2711</th><td>      Result = LogicalImm | SExtImm;</td></tr>
<tr><th id="2712">2712</th><td>    <b>else</b></td></tr>
<tr><th id="2713">2713</th><td>      Result = LogicalImm ^ SExtImm;</td></tr>
<tr><th id="2714">2714</th><td>    <b>if</b> (isInt&lt;<var>16</var>&gt;(Result)) {</td></tr>
<tr><th id="2715">2715</th><td>      ReplaceWithLI = <b>true</b>;</td></tr>
<tr><th id="2716">2716</th><td>      Is64BitLI = Opc == PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span> || Opc == PPC::<span class='error' title="no member named &apos;XORI8&apos; in namespace &apos;llvm::PPC&apos;">XORI8</span>;</td></tr>
<tr><th id="2717">2717</th><td>      NewImm = Result;</td></tr>
<tr><th id="2718">2718</th><td>      <b>break</b>;</td></tr>
<tr><th id="2719">2719</th><td>    }</td></tr>
<tr><th id="2720">2720</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2721">2721</th><td>  }</td></tr>
<tr><th id="2722">2722</th><td>  }</td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td>  <b>if</b> (<a class="local col2 ref" href="#402ReplaceWithLI" title='ReplaceWithLI' data-ref="402ReplaceWithLI">ReplaceWithLI</a>) {</td></tr>
<tr><th id="2725">2725</th><td>    <i>// We need to be careful with CR-setting instructions we're replacing.</i></td></tr>
<tr><th id="2726">2726</th><td>    <b>if</b> (<a class="local col5 ref" href="#405SetCR" title='SetCR' data-ref="405SetCR">SetCR</a>) {</td></tr>
<tr><th id="2727">2727</th><td>      <i>// We don't know anything about uses when we're out of SSA, so only</i></td></tr>
<tr><th id="2728">2728</th><td><i>      // replace if the new immediate will be reproduced.</i></td></tr>
<tr><th id="2729">2729</th><td>      <em>bool</em> <dfn class="local col7 decl" id="407ImmChanged" title='ImmChanged' data-type='bool' data-ref="407ImmChanged">ImmChanged</dfn> = (<a class="local col1 ref" href="#401SExtImm" title='SExtImm' data-ref="401SExtImm">SExtImm</a> &amp; <a class="local col4 ref" href="#404NewImm" title='NewImm' data-ref="404NewImm">NewImm</a>) != <a class="local col4 ref" href="#404NewImm" title='NewImm' data-ref="404NewImm">NewImm</a>;</td></tr>
<tr><th id="2730">2730</th><td>      <b>if</b> (<a class="local col1 ref" href="#391PostRA" title='PostRA' data-ref="391PostRA">PostRA</a> &amp;&amp; <a class="local col7 ref" href="#407ImmChanged" title='ImmChanged' data-ref="407ImmChanged">ImmChanged</a>)</td></tr>
<tr><th id="2731">2731</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2732">2732</th><td></td></tr>
<tr><th id="2733">2733</th><td>      <b>if</b> (!<a class="local col1 ref" href="#391PostRA" title='PostRA' data-ref="391PostRA">PostRA</a>) {</td></tr>
<tr><th id="2734">2734</th><td>        <i>// If the defining load-immediate has no other uses, we can just replace</i></td></tr>
<tr><th id="2735">2735</th><td><i>        // the immediate with the new immediate.</i></td></tr>
<tr><th id="2736">2736</th><td>        <b>if</b> (<a class="local col0 ref" href="#390MRI" title='MRI' data-ref="390MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2737">2737</th><td>          <a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#404NewImm" title='NewImm' data-ref="404NewImm">NewImm</a>);</td></tr>
<tr><th id="2738">2738</th><td></td></tr>
<tr><th id="2739">2739</th><td>        <i>// If we're not using the GPR result of the CR-setting instruction, we</i></td></tr>
<tr><th id="2740">2740</th><td><i>        // just need to and with zero/non-zero depending on the new immediate.</i></td></tr>
<tr><th id="2741">2741</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#390MRI" title='MRI' data-ref="390MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2742">2742</th><td>          <b>if</b> (<a class="local col4 ref" href="#404NewImm" title='NewImm' data-ref="404NewImm">NewImm</a>) {</td></tr>
<tr><th id="2743">2743</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Immediate &amp;&amp; &quot;Transformation converted zero to non-zero?&quot;) ? void (0) : __assert_fail (&quot;Immediate &amp;&amp; \&quot;Transformation converted zero to non-zero?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2743, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#400Immediate" title='Immediate' data-ref="400Immediate">Immediate</a> &amp;&amp; <q>"Transformation converted zero to non-zero?"</q>);</td></tr>
<tr><th id="2744">2744</th><td>            <a class="local col4 ref" href="#404NewImm" title='NewImm' data-ref="404NewImm">NewImm</a> = <a class="local col0 ref" href="#400Immediate" title='Immediate' data-ref="400Immediate">Immediate</a>;</td></tr>
<tr><th id="2745">2745</th><td>          }</td></tr>
<tr><th id="2746">2746</th><td>        }</td></tr>
<tr><th id="2747">2747</th><td>        <b>else</b> <b>if</b> (<a class="local col7 ref" href="#407ImmChanged" title='ImmChanged' data-ref="407ImmChanged">ImmChanged</a>)</td></tr>
<tr><th id="2748">2748</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2749">2749</th><td>      }</td></tr>
<tr><th id="2750">2750</th><td>    }</td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;Replacing instruction:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Replacing instruction:\n"</q>);</td></tr>
<tr><th id="2753">2753</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="2754">2754</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;Fed by:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fed by:\n"</q>);</td></tr>
<tr><th id="2755">2755</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="2756">2756</th><td>    <a class="type" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo">LoadImmediateInfo</a> <a class="ref fake" href="PPCInstrInfo.h.html#105" title='llvm::LoadImmediateInfo::LoadImmediateInfo' data-ref="_ZN4llvm17LoadImmediateInfoC1Ev"></a><dfn class="local col8 decl" id="408LII" title='LII' data-type='llvm::LoadImmediateInfo' data-ref="408LII">LII</dfn>;</td></tr>
<tr><th id="2757">2757</th><td>    <a class="local col8 ref" href="#408LII" title='LII' data-ref="408LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm">Imm</a> = <a class="local col4 ref" href="#404NewImm" title='NewImm' data-ref="404NewImm">NewImm</a>;</td></tr>
<tr><th id="2758">2758</th><td>    <a class="local col8 ref" href="#408LII" title='LII' data-ref="408LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit">Is64Bit</a> = <a class="local col3 ref" href="#403Is64BitLI" title='Is64BitLI' data-ref="403Is64BitLI">Is64BitLI</a>;</td></tr>
<tr><th id="2759">2759</th><td>    <a class="local col8 ref" href="#408LII" title='LII' data-ref="408LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR">SetCR</a> = <a class="local col5 ref" href="#405SetCR" title='SetCR' data-ref="405SetCR">SetCR</a>;</td></tr>
<tr><th id="2760">2760</th><td>    <i>// If we're setting the CR, the original load-immediate must be kept (as an</i></td></tr>
<tr><th id="2761">2761</th><td><i>    // operand to ANDIo/ANDI8o).</i></td></tr>
<tr><th id="2762">2762</th><td>    <b>if</b> (<a class="local col8 ref" href="#388KilledDef" title='KilledDef' data-ref="388KilledDef">KilledDef</a> &amp;&amp; <a class="local col5 ref" href="#405SetCR" title='SetCR' data-ref="405SetCR">SetCR</a>)</td></tr>
<tr><th id="2763">2763</th><td>      *<a class="local col8 ref" href="#388KilledDef" title='KilledDef' data-ref="388KilledDef">KilledDef</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2764">2764</th><td>    <a class="member" href="#_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a></span>, <a class="local col8 ref" href="#408LII" title='LII' data-ref="408LII">LII</a>);</td></tr>
<tr><th id="2765">2765</th><td></td></tr>
<tr><th id="2766">2766</th><td>    <i>// Fixup killed/dead flag after transformation.</i></td></tr>
<tr><th id="2767">2767</th><td><i>    // Pattern:</i></td></tr>
<tr><th id="2768">2768</th><td><i>    // ForwardingOperandReg = LI imm1</i></td></tr>
<tr><th id="2769">2769</th><td><i>    // y = op2 imm2, ForwardingOperandReg(killed)</i></td></tr>
<tr><th id="2770">2770</th><td>    <b>if</b> (<a class="local col5 ref" href="#395IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-ref="395IsForwardingOperandKilled">IsForwardingOperandKilled</a>)</td></tr>
<tr><th id="2771">2771</th><td>      <a class="member" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(<span class='refarg'>*<a class="local col4 ref" href="#394DefMI" title='DefMI' data-ref="394DefMI">DefMI</a></span>, <span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a></span>, <a class="local col7 ref" href="#397ForwardingOperandReg" title='ForwardingOperandReg' data-ref="397ForwardingOperandReg">ForwardingOperandReg</a>);</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;With:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"With:\n"</q>);</td></tr>
<tr><th id="2774">2774</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="2775">2775</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2776">2776</th><td>  }</td></tr>
<tr><th id="2777">2777</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2778">2778</th><td>}</td></tr>
<tr><th id="2779">2779</th><td></td></tr>
<tr><th id="2780">2780</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isVFRegj" title='isVFReg' data-type='bool isVFReg(unsigned int Reg)' data-ref="_ZL7isVFRegj">isVFReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="409Reg" title='Reg' data-type='unsigned int' data-ref="409Reg">Reg</dfn>) {</td></tr>
<tr><th id="2781">2781</th><td>  <b>return</b> PPC::<span class='error' title="no member named &apos;VFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VFRCRegClass</span>.contains(Reg);</td></tr>
<tr><th id="2782">2782</th><td>}</td></tr>
<tr><th id="2783">2783</th><td></td></tr>
<tr><th id="2784">2784</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb">instrHasImmForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="410MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="410MI">MI</dfn>,</td></tr>
<tr><th id="2785">2785</th><td>                                   <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col1 decl" id="411III" title='III' data-type='llvm::ImmInstrInfo &amp;' data-ref="411III">III</dfn>, <em>bool</em> <dfn class="local col2 decl" id="412PostRA" title='PostRA' data-type='bool' data-ref="412PostRA">PostRA</dfn>) <em>const</em> {</td></tr>
<tr><th id="2786">2786</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="413Opc" title='Opc' data-type='unsigned int' data-ref="413Opc">Opc</dfn> = <a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2787">2787</th><td>  <i>// The vast majority of the instructions would need their operand 2 replaced</i></td></tr>
<tr><th id="2788">2788</th><td><i>  // with an immediate when switching to the reg+imm form. A marked exception</i></td></tr>
<tr><th id="2789">2789</th><td><i>  // are the update form loads/stores for which a constant operand 2 would need</i></td></tr>
<tr><th id="2790">2790</th><td><i>  // to turn into a displacement and move operand 1 to the operand 2 position.</i></td></tr>
<tr><th id="2791">2791</th><td>  <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</a> = <var>2</var>;</td></tr>
<tr><th id="2792">2792</th><td>  <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a> = <var>2</var>;</td></tr>
<tr><th id="2793">2793</th><td>  <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a> = <var>16</var>;</td></tr>
<tr><th id="2794">2794</th><td>  <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>1</var>;</td></tr>
<tr><th id="2795">2795</th><td>  <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="2796">2796</th><td>  <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>false</b>;</td></tr>
<tr><th id="2797">2797</th><td>  <b>switch</b> (<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="2798">2798</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2799">2799</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADD4&apos; in namespace &apos;llvm::PPC&apos;">ADD4</span>:</td></tr>
<tr><th id="2800">2800</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADD8&apos; in namespace &apos;llvm::PPC&apos;">ADD8</span>:</td></tr>
<tr><th id="2801">2801</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="2802">2802</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2803">2803</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>1</var>;</td></tr>
<tr><th id="2804">2804</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="2805">2805</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2806">2806</th><td>    III.ImmOpcode = Opc == PPC::<span class='error' title="no member named &apos;ADD4&apos; in namespace &apos;llvm::PPC&apos;">ADD4</span> ? PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span> : PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>;</td></tr>
<tr><th id="2807">2807</th><td>    <b>break</b>;</td></tr>
<tr><th id="2808">2808</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDC&apos; in namespace &apos;llvm::PPC&apos;">ADDC</span>:</td></tr>
<tr><th id="2809">2809</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDC8&apos; in namespace &apos;llvm::PPC&apos;">ADDC8</span>:</td></tr>
<tr><th id="2810">2810</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="2811">2811</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2812">2812</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2813">2813</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="2814">2814</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2815">2815</th><td>    III.ImmOpcode = Opc == PPC::<span class='error' title="no member named &apos;ADDC&apos; in namespace &apos;llvm::PPC&apos;">ADDC</span> ? PPC::<span class='error' title="no member named &apos;ADDIC&apos; in namespace &apos;llvm::PPC&apos;">ADDIC</span> : PPC::<span class='error' title="no member named &apos;ADDIC8&apos; in namespace &apos;llvm::PPC&apos;">ADDIC8</span>;</td></tr>
<tr><th id="2816">2816</th><td>    <b>break</b>;</td></tr>
<tr><th id="2817">2817</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ADDCo&apos; in namespace &apos;llvm::PPC&apos;">ADDCo</span>:</td></tr>
<tr><th id="2818">2818</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="2819">2819</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2820">2820</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2821">2821</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="2822">2822</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2823">2823</th><td>    III.ImmOpcode = PPC::<span class='error' title="no member named &apos;ADDICo&apos; in namespace &apos;llvm::PPC&apos;">ADDICo</span>;</td></tr>
<tr><th id="2824">2824</th><td>    <b>break</b>;</td></tr>
<tr><th id="2825">2825</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SUBFC&apos; in namespace &apos;llvm::PPC&apos;">SUBFC</span>:</td></tr>
<tr><th id="2826">2826</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SUBFC8&apos; in namespace &apos;llvm::PPC&apos;">SUBFC8</span>:</td></tr>
<tr><th id="2827">2827</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="2828">2828</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2829">2829</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2830">2830</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="2831">2831</th><td>    III.ImmOpcode = Opc == PPC::<span class='error' title="no member named &apos;SUBFC&apos; in namespace &apos;llvm::PPC&apos;">SUBFC</span> ? PPC::<span class='error' title="no member named &apos;SUBFIC&apos; in namespace &apos;llvm::PPC&apos;">SUBFIC</span> : PPC::<span class='error' title="no member named &apos;SUBFIC8&apos; in namespace &apos;llvm::PPC&apos;">SUBFIC8</span>;</td></tr>
<tr><th id="2832">2832</th><td>    <b>break</b>;</td></tr>
<tr><th id="2833">2833</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span>:</td></tr>
<tr><th id="2834">2834</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>:</td></tr>
<tr><th id="2835">2835</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="2836">2836</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2837">2837</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2838">2838</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="2839">2839</th><td>    III.ImmOpcode = Opc == PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span> ? PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span> : PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>;</td></tr>
<tr><th id="2840">2840</th><td>    <b>break</b>;</td></tr>
<tr><th id="2841">2841</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span>:</td></tr>
<tr><th id="2842">2842</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>:</td></tr>
<tr><th id="2843">2843</th><td>    III.SignedImm = <b>false</b>;</td></tr>
<tr><th id="2844">2844</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2845">2845</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2846">2846</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="2847">2847</th><td>    III.ImmOpcode = Opc == PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span> ? PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span> : PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span>;</td></tr>
<tr><th id="2848">2848</th><td>    <b>break</b>;</td></tr>
<tr><th id="2849">2849</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ANDo&apos; in namespace &apos;llvm::PPC&apos;">ANDo</span>:</td></tr>
<tr><th id="2850">2850</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;AND8o&apos; in namespace &apos;llvm::PPC&apos;">AND8o</span>:</td></tr>
<tr><th id="2851">2851</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>:</td></tr>
<tr><th id="2852">2852</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>:</td></tr>
<tr><th id="2853">2853</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XOR&apos; in namespace &apos;llvm::PPC&apos;">XOR</span>:</td></tr>
<tr><th id="2854">2854</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XOR8&apos; in namespace &apos;llvm::PPC&apos;">XOR8</span>:</td></tr>
<tr><th id="2855">2855</th><td>    III.SignedImm = <b>false</b>;</td></tr>
<tr><th id="2856">2856</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2857">2857</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2858">2858</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="2859">2859</th><td>    <b>switch</b>(<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="2860">2860</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2860)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="2861">2861</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;ANDo&apos; in namespace &apos;llvm::PPC&apos;">ANDo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span>; <b>break</b>;</td></tr>
<tr><th id="2862">2862</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;AND8o&apos; in namespace &apos;llvm::PPC&apos;">AND8o</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;ANDIo8&apos; in namespace &apos;llvm::PPC&apos;">ANDIo8</span>; <b>break</b>;</td></tr>
<tr><th id="2863">2863</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span>; <b>break</b>;</td></tr>
<tr><th id="2864">2864</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>; <b>break</b>;</td></tr>
<tr><th id="2865">2865</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XOR&apos; in namespace &apos;llvm::PPC&apos;">XOR</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;XORI&apos; in namespace &apos;llvm::PPC&apos;">XORI</span>; <b>break</b>;</td></tr>
<tr><th id="2866">2866</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XOR8&apos; in namespace &apos;llvm::PPC&apos;">XOR8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;XORI8&apos; in namespace &apos;llvm::PPC&apos;">XORI8</span>; <b>break</b>;</td></tr>
<tr><th id="2867">2867</th><td>    }</td></tr>
<tr><th id="2868">2868</th><td>    <b>break</b>;</td></tr>
<tr><th id="2869">2869</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNM&apos; in namespace &apos;llvm::PPC&apos;">RLWNM</span>:</td></tr>
<tr><th id="2870">2870</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNM8&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8</span>:</td></tr>
<tr><th id="2871">2871</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNMo&apos; in namespace &apos;llvm::PPC&apos;">RLWNMo</span>:</td></tr>
<tr><th id="2872">2872</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8o</span>:</td></tr>
<tr><th id="2873">2873</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SLW&apos; in namespace &apos;llvm::PPC&apos;">SLW</span>:</td></tr>
<tr><th id="2874">2874</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SLW8&apos; in namespace &apos;llvm::PPC&apos;">SLW8</span>:</td></tr>
<tr><th id="2875">2875</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SLWo&apos; in namespace &apos;llvm::PPC&apos;">SLWo</span>:</td></tr>
<tr><th id="2876">2876</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SLW8o&apos; in namespace &apos;llvm::PPC&apos;">SLW8o</span>:</td></tr>
<tr><th id="2877">2877</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRW&apos; in namespace &apos;llvm::PPC&apos;">SRW</span>:</td></tr>
<tr><th id="2878">2878</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRW8&apos; in namespace &apos;llvm::PPC&apos;">SRW8</span>:</td></tr>
<tr><th id="2879">2879</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRWo&apos; in namespace &apos;llvm::PPC&apos;">SRWo</span>:</td></tr>
<tr><th id="2880">2880</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRW8o&apos; in namespace &apos;llvm::PPC&apos;">SRW8o</span>:</td></tr>
<tr><th id="2881">2881</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRAW&apos; in namespace &apos;llvm::PPC&apos;">SRAW</span>:</td></tr>
<tr><th id="2882">2882</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRAWo&apos; in namespace &apos;llvm::PPC&apos;">SRAWo</span>:</td></tr>
<tr><th id="2883">2883</th><td>    III.SignedImm = <b>false</b>;</td></tr>
<tr><th id="2884">2884</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2885">2885</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2886">2886</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="2887">2887</th><td>    <i>// This isn't actually true, but the instructions ignore any of the</i></td></tr>
<tr><th id="2888">2888</th><td><i>    // upper bits, so any immediate loaded with an LI is acceptable.</i></td></tr>
<tr><th id="2889">2889</th><td><i>    // This does not apply to shift right algebraic because a value</i></td></tr>
<tr><th id="2890">2890</th><td><i>    // out of range will produce a -1/0.</i></td></tr>
<tr><th id="2891">2891</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a> = <var>16</var>;</td></tr>
<tr><th id="2892">2892</th><td>    <b>if</b> (Opc == PPC::<span class='error' title="no member named &apos;RLWNM&apos; in namespace &apos;llvm::PPC&apos;">RLWNM</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWNM8&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8</span> ||</td></tr>
<tr><th id="2893">2893</th><td>        Opc == PPC::<span class='error' title="no member named &apos;RLWNMo&apos; in namespace &apos;llvm::PPC&apos;">RLWNMo</span> || Opc == PPC::<span class='error' title="no member named &apos;RLWNM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8o</span>)</td></tr>
<tr><th id="2894">2894</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>5</var>;</td></tr>
<tr><th id="2895">2895</th><td>    <b>else</b></td></tr>
<tr><th id="2896">2896</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>6</var>;</td></tr>
<tr><th id="2897">2897</th><td>    <b>switch</b>(<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="2898">2898</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2898)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="2899">2899</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNM&apos; in namespace &apos;llvm::PPC&apos;">RLWNM</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>; <b>break</b>;</td></tr>
<tr><th id="2900">2900</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNM8&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span>; <b>break</b>;</td></tr>
<tr><th id="2901">2901</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNMo&apos; in namespace &apos;llvm::PPC&apos;">RLWNMo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span>; <b>break</b>;</td></tr>
<tr><th id="2902">2902</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLWNM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8o</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>; <b>break</b>;</td></tr>
<tr><th id="2903">2903</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SLW&apos; in namespace &apos;llvm::PPC&apos;">SLW</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>; <b>break</b>;</td></tr>
<tr><th id="2904">2904</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SLW8&apos; in namespace &apos;llvm::PPC&apos;">SLW8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span>; <b>break</b>;</td></tr>
<tr><th id="2905">2905</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SLWo&apos; in namespace &apos;llvm::PPC&apos;">SLWo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span>; <b>break</b>;</td></tr>
<tr><th id="2906">2906</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SLW8o&apos; in namespace &apos;llvm::PPC&apos;">SLW8o</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>; <b>break</b>;</td></tr>
<tr><th id="2907">2907</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRW&apos; in namespace &apos;llvm::PPC&apos;">SRW</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>; <b>break</b>;</td></tr>
<tr><th id="2908">2908</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRW8&apos; in namespace &apos;llvm::PPC&apos;">SRW8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span>; <b>break</b>;</td></tr>
<tr><th id="2909">2909</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRWo&apos; in namespace &apos;llvm::PPC&apos;">SRWo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span>; <b>break</b>;</td></tr>
<tr><th id="2910">2910</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRW8o&apos; in namespace &apos;llvm::PPC&apos;">SRW8o</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLWINM8o&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8o</span>; <b>break</b>;</td></tr>
<tr><th id="2911">2911</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRAW&apos; in namespace &apos;llvm::PPC&apos;">SRAW</span>:</td></tr>
<tr><th id="2912">2912</th><td>      III.ImmWidth = <var>5</var>;</td></tr>
<tr><th id="2913">2913</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="2914">2914</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;SRAWI&apos; in namespace &apos;llvm::PPC&apos;">SRAWI</span>;</td></tr>
<tr><th id="2915">2915</th><td>      <b>break</b>;</td></tr>
<tr><th id="2916">2916</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRAWo&apos; in namespace &apos;llvm::PPC&apos;">SRAWo</span>:</td></tr>
<tr><th id="2917">2917</th><td>      III.ImmWidth = <var>5</var>;</td></tr>
<tr><th id="2918">2918</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="2919">2919</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;SRAWIo&apos; in namespace &apos;llvm::PPC&apos;">SRAWIo</span>;</td></tr>
<tr><th id="2920">2920</th><td>      <b>break</b>;</td></tr>
<tr><th id="2921">2921</th><td>    }</td></tr>
<tr><th id="2922">2922</th><td>    <b>break</b>;</td></tr>
<tr><th id="2923">2923</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCL&apos; in namespace &apos;llvm::PPC&apos;">RLDCL</span>:</td></tr>
<tr><th id="2924">2924</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCLo&apos; in namespace &apos;llvm::PPC&apos;">RLDCLo</span>:</td></tr>
<tr><th id="2925">2925</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCR&apos; in namespace &apos;llvm::PPC&apos;">RLDCR</span>:</td></tr>
<tr><th id="2926">2926</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCRo&apos; in namespace &apos;llvm::PPC&apos;">RLDCRo</span>:</td></tr>
<tr><th id="2927">2927</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SLD&apos; in namespace &apos;llvm::PPC&apos;">SLD</span>:</td></tr>
<tr><th id="2928">2928</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SLDo&apos; in namespace &apos;llvm::PPC&apos;">SLDo</span>:</td></tr>
<tr><th id="2929">2929</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRD&apos; in namespace &apos;llvm::PPC&apos;">SRD</span>:</td></tr>
<tr><th id="2930">2930</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRDo&apos; in namespace &apos;llvm::PPC&apos;">SRDo</span>:</td></tr>
<tr><th id="2931">2931</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRAD&apos; in namespace &apos;llvm::PPC&apos;">SRAD</span>:</td></tr>
<tr><th id="2932">2932</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SRADo&apos; in namespace &apos;llvm::PPC&apos;">SRADo</span>:</td></tr>
<tr><th id="2933">2933</th><td>    III.SignedImm = <b>false</b>;</td></tr>
<tr><th id="2934">2934</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="2935">2935</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="2936">2936</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="2937">2937</th><td>    <i>// This isn't actually true, but the instructions ignore any of the</i></td></tr>
<tr><th id="2938">2938</th><td><i>    // upper bits, so any immediate loaded with an LI is acceptable.</i></td></tr>
<tr><th id="2939">2939</th><td><i>    // This does not apply to shift right algebraic because a value</i></td></tr>
<tr><th id="2940">2940</th><td><i>    // out of range will produce a -1/0.</i></td></tr>
<tr><th id="2941">2941</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a> = <var>16</var>;</td></tr>
<tr><th id="2942">2942</th><td>    <b>if</b> (Opc == PPC::<span class='error' title="no member named &apos;RLDCL&apos; in namespace &apos;llvm::PPC&apos;">RLDCL</span> || Opc == PPC::<span class='error' title="no member named &apos;RLDCLo&apos; in namespace &apos;llvm::PPC&apos;">RLDCLo</span> ||</td></tr>
<tr><th id="2943">2943</th><td>        Opc == PPC::<span class='error' title="no member named &apos;RLDCR&apos; in namespace &apos;llvm::PPC&apos;">RLDCR</span> || Opc == PPC::<span class='error' title="no member named &apos;RLDCRo&apos; in namespace &apos;llvm::PPC&apos;">RLDCRo</span>)</td></tr>
<tr><th id="2944">2944</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>6</var>;</td></tr>
<tr><th id="2945">2945</th><td>    <b>else</b></td></tr>
<tr><th id="2946">2946</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>7</var>;</td></tr>
<tr><th id="2947">2947</th><td>    <b>switch</b>(<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="2948">2948</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2948)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="2949">2949</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCL&apos; in namespace &apos;llvm::PPC&apos;">RLDCL</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span>; <b>break</b>;</td></tr>
<tr><th id="2950">2950</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCLo&apos; in namespace &apos;llvm::PPC&apos;">RLDCLo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span>; <b>break</b>;</td></tr>
<tr><th id="2951">2951</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCR&apos; in namespace &apos;llvm::PPC&apos;">RLDCR</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICR&apos; in namespace &apos;llvm::PPC&apos;">RLDICR</span>; <b>break</b>;</td></tr>
<tr><th id="2952">2952</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLDCRo&apos; in namespace &apos;llvm::PPC&apos;">RLDCRo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICRo&apos; in namespace &apos;llvm::PPC&apos;">RLDICRo</span>; <b>break</b>;</td></tr>
<tr><th id="2953">2953</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SLD&apos; in namespace &apos;llvm::PPC&apos;">SLD</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICR&apos; in namespace &apos;llvm::PPC&apos;">RLDICR</span>; <b>break</b>;</td></tr>
<tr><th id="2954">2954</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SLDo&apos; in namespace &apos;llvm::PPC&apos;">SLDo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICRo&apos; in namespace &apos;llvm::PPC&apos;">RLDICRo</span>; <b>break</b>;</td></tr>
<tr><th id="2955">2955</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRD&apos; in namespace &apos;llvm::PPC&apos;">SRD</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span>; <b>break</b>;</td></tr>
<tr><th id="2956">2956</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRDo&apos; in namespace &apos;llvm::PPC&apos;">SRDo</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span>; <b>break</b>;</td></tr>
<tr><th id="2957">2957</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRAD&apos; in namespace &apos;llvm::PPC&apos;">SRAD</span>:</td></tr>
<tr><th id="2958">2958</th><td>      III.ImmWidth = <var>6</var>;</td></tr>
<tr><th id="2959">2959</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="2960">2960</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;SRADI&apos; in namespace &apos;llvm::PPC&apos;">SRADI</span>;</td></tr>
<tr><th id="2961">2961</th><td>       <b>break</b>;</td></tr>
<tr><th id="2962">2962</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;SRADo&apos; in namespace &apos;llvm::PPC&apos;">SRADo</span>:</td></tr>
<tr><th id="2963">2963</th><td>      III.ImmWidth = <var>6</var>;</td></tr>
<tr><th id="2964">2964</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="2965">2965</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;SRADIo&apos; in namespace &apos;llvm::PPC&apos;">SRADIo</span>;</td></tr>
<tr><th id="2966">2966</th><td>      <b>break</b>;</td></tr>
<tr><th id="2967">2967</th><td>    }</td></tr>
<tr><th id="2968">2968</th><td>    <b>break</b>;</td></tr>
<tr><th id="2969">2969</th><td>  <i>// Loads and stores:</i></td></tr>
<tr><th id="2970">2970</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>:</td></tr>
<tr><th id="2971">2971</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span>:</td></tr>
<tr><th id="2972">2972</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>:</td></tr>
<tr><th id="2973">2973</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span>:</td></tr>
<tr><th id="2974">2974</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHAX&apos; in namespace &apos;llvm::PPC&apos;">LHAX</span>:</td></tr>
<tr><th id="2975">2975</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHAX8&apos; in namespace &apos;llvm::PPC&apos;">LHAX8</span>:</td></tr>
<tr><th id="2976">2976</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>:</td></tr>
<tr><th id="2977">2977</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWZX8&apos; in namespace &apos;llvm::PPC&apos;">LWZX8</span>:</td></tr>
<tr><th id="2978">2978</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWAX&apos; in namespace &apos;llvm::PPC&apos;">LWAX</span>:</td></tr>
<tr><th id="2979">2979</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LDX&apos; in namespace &apos;llvm::PPC&apos;">LDX</span>:</td></tr>
<tr><th id="2980">2980</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LFSX&apos; in namespace &apos;llvm::PPC&apos;">LFSX</span>:</td></tr>
<tr><th id="2981">2981</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LFDX&apos; in namespace &apos;llvm::PPC&apos;">LFDX</span>:</td></tr>
<tr><th id="2982">2982</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STBX&apos; in namespace &apos;llvm::PPC&apos;">STBX</span>:</td></tr>
<tr><th id="2983">2983</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STBX8&apos; in namespace &apos;llvm::PPC&apos;">STBX8</span>:</td></tr>
<tr><th id="2984">2984</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STHX&apos; in namespace &apos;llvm::PPC&apos;">STHX</span>:</td></tr>
<tr><th id="2985">2985</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STHX8&apos; in namespace &apos;llvm::PPC&apos;">STHX8</span>:</td></tr>
<tr><th id="2986">2986</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STWX&apos; in namespace &apos;llvm::PPC&apos;">STWX</span>:</td></tr>
<tr><th id="2987">2987</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STWX8&apos; in namespace &apos;llvm::PPC&apos;">STWX8</span>:</td></tr>
<tr><th id="2988">2988</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STDX&apos; in namespace &apos;llvm::PPC&apos;">STDX</span>:</td></tr>
<tr><th id="2989">2989</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STFSX&apos; in namespace &apos;llvm::PPC&apos;">STFSX</span>:</td></tr>
<tr><th id="2990">2990</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STFDX&apos; in namespace &apos;llvm::PPC&apos;">STFDX</span>:</td></tr>
<tr><th id="2991">2991</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="2992">2992</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>1</var>;</td></tr>
<tr><th id="2993">2993</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>2</var>;</td></tr>
<tr><th id="2994">2994</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="2995">2995</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2996">2996</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</a> = <var>1</var>;</td></tr>
<tr><th id="2997">2997</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a> = <var>2</var>;</td></tr>
<tr><th id="2998">2998</th><td>    <b>switch</b>(<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="2999">2999</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 2999)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="3000">3000</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span>; <b>break</b>;</td></tr>
<tr><th id="3001">3001</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>; <b>break</b>;</td></tr>
<tr><th id="3002">3002</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span>; <b>break</b>;</td></tr>
<tr><th id="3003">3003</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>; <b>break</b>;</td></tr>
<tr><th id="3004">3004</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHAX&apos; in namespace &apos;llvm::PPC&apos;">LHAX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHA&apos; in namespace &apos;llvm::PPC&apos;">LHA</span>; <b>break</b>;</td></tr>
<tr><th id="3005">3005</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHAX8&apos; in namespace &apos;llvm::PPC&apos;">LHAX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHA8&apos; in namespace &apos;llvm::PPC&apos;">LHA8</span>; <b>break</b>;</td></tr>
<tr><th id="3006">3006</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>; <b>break</b>;</td></tr>
<tr><th id="3007">3007</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LWZX8&apos; in namespace &apos;llvm::PPC&apos;">LWZX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span>; <b>break</b>;</td></tr>
<tr><th id="3008">3008</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LWAX&apos; in namespace &apos;llvm::PPC&apos;">LWAX</span>:</td></tr>
<tr><th id="3009">3009</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>;</td></tr>
<tr><th id="3010">3010</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="3011">3011</th><td>      <b>break</b>;</td></tr>
<tr><th id="3012">3012</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LDX&apos; in namespace &apos;llvm::PPC&apos;">LDX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>; <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="3013">3013</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LFSX&apos; in namespace &apos;llvm::PPC&apos;">LFSX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>; <b>break</b>;</td></tr>
<tr><th id="3014">3014</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LFDX&apos; in namespace &apos;llvm::PPC&apos;">LFDX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>; <b>break</b>;</td></tr>
<tr><th id="3015">3015</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STBX&apos; in namespace &apos;llvm::PPC&apos;">STBX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STB&apos; in namespace &apos;llvm::PPC&apos;">STB</span>; <b>break</b>;</td></tr>
<tr><th id="3016">3016</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STBX8&apos; in namespace &apos;llvm::PPC&apos;">STBX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STB8&apos; in namespace &apos;llvm::PPC&apos;">STB8</span>; <b>break</b>;</td></tr>
<tr><th id="3017">3017</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STHX&apos; in namespace &apos;llvm::PPC&apos;">STHX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STH&apos; in namespace &apos;llvm::PPC&apos;">STH</span>; <b>break</b>;</td></tr>
<tr><th id="3018">3018</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STHX8&apos; in namespace &apos;llvm::PPC&apos;">STHX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STH8&apos; in namespace &apos;llvm::PPC&apos;">STH8</span>; <b>break</b>;</td></tr>
<tr><th id="3019">3019</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STWX&apos; in namespace &apos;llvm::PPC&apos;">STWX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>; <b>break</b>;</td></tr>
<tr><th id="3020">3020</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STWX8&apos; in namespace &apos;llvm::PPC&apos;">STWX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STW8&apos; in namespace &apos;llvm::PPC&apos;">STW8</span>; <b>break</b>;</td></tr>
<tr><th id="3021">3021</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STDX&apos; in namespace &apos;llvm::PPC&apos;">STDX</span>:</td></tr>
<tr><th id="3022">3022</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>;</td></tr>
<tr><th id="3023">3023</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="3024">3024</th><td>      <b>break</b>;</td></tr>
<tr><th id="3025">3025</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STFSX&apos; in namespace &apos;llvm::PPC&apos;">STFSX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>; <b>break</b>;</td></tr>
<tr><th id="3026">3026</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STFDX&apos; in namespace &apos;llvm::PPC&apos;">STFDX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>; <b>break</b>;</td></tr>
<tr><th id="3027">3027</th><td>    }</td></tr>
<tr><th id="3028">3028</th><td>    <b>break</b>;</td></tr>
<tr><th id="3029">3029</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LBZUX&apos; in namespace &apos;llvm::PPC&apos;">LBZUX</span>:</td></tr>
<tr><th id="3030">3030</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LBZUX8&apos; in namespace &apos;llvm::PPC&apos;">LBZUX8</span>:</td></tr>
<tr><th id="3031">3031</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHZUX&apos; in namespace &apos;llvm::PPC&apos;">LHZUX</span>:</td></tr>
<tr><th id="3032">3032</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHZUX8&apos; in namespace &apos;llvm::PPC&apos;">LHZUX8</span>:</td></tr>
<tr><th id="3033">3033</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHAUX&apos; in namespace &apos;llvm::PPC&apos;">LHAUX</span>:</td></tr>
<tr><th id="3034">3034</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LHAUX8&apos; in namespace &apos;llvm::PPC&apos;">LHAUX8</span>:</td></tr>
<tr><th id="3035">3035</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWZUX&apos; in namespace &apos;llvm::PPC&apos;">LWZUX</span>:</td></tr>
<tr><th id="3036">3036</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWZUX8&apos; in namespace &apos;llvm::PPC&apos;">LWZUX8</span>:</td></tr>
<tr><th id="3037">3037</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LDUX&apos; in namespace &apos;llvm::PPC&apos;">LDUX</span>:</td></tr>
<tr><th id="3038">3038</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LFSUX&apos; in namespace &apos;llvm::PPC&apos;">LFSUX</span>:</td></tr>
<tr><th id="3039">3039</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LFDUX&apos; in namespace &apos;llvm::PPC&apos;">LFDUX</span>:</td></tr>
<tr><th id="3040">3040</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STBUX&apos; in namespace &apos;llvm::PPC&apos;">STBUX</span>:</td></tr>
<tr><th id="3041">3041</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STBUX8&apos; in namespace &apos;llvm::PPC&apos;">STBUX8</span>:</td></tr>
<tr><th id="3042">3042</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STHUX&apos; in namespace &apos;llvm::PPC&apos;">STHUX</span>:</td></tr>
<tr><th id="3043">3043</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STHUX8&apos; in namespace &apos;llvm::PPC&apos;">STHUX8</span>:</td></tr>
<tr><th id="3044">3044</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STWUX&apos; in namespace &apos;llvm::PPC&apos;">STWUX</span>:</td></tr>
<tr><th id="3045">3045</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STWUX8&apos; in namespace &apos;llvm::PPC&apos;">STWUX8</span>:</td></tr>
<tr><th id="3046">3046</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STDUX&apos; in namespace &apos;llvm::PPC&apos;">STDUX</span>:</td></tr>
<tr><th id="3047">3047</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STFSUX&apos; in namespace &apos;llvm::PPC&apos;">STFSUX</span>:</td></tr>
<tr><th id="3048">3048</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STFDUX&apos; in namespace &apos;llvm::PPC&apos;">STFDUX</span>:</td></tr>
<tr><th id="3049">3049</th><td>    III.SignedImm = <b>true</b>;</td></tr>
<tr><th id="3050">3050</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>2</var>;</td></tr>
<tr><th id="3051">3051</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>3</var>;</td></tr>
<tr><th id="3052">3052</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="3053">3053</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3054">3054</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</a> = <var>2</var>;</td></tr>
<tr><th id="3055">3055</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a> = <var>3</var>;</td></tr>
<tr><th id="3056">3056</th><td>    <b>switch</b>(<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="3057">3057</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3057)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="3058">3058</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LBZUX&apos; in namespace &apos;llvm::PPC&apos;">LBZUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LBZU&apos; in namespace &apos;llvm::PPC&apos;">LBZU</span>; <b>break</b>;</td></tr>
<tr><th id="3059">3059</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LBZUX8&apos; in namespace &apos;llvm::PPC&apos;">LBZUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LBZU8&apos; in namespace &apos;llvm::PPC&apos;">LBZU8</span>; <b>break</b>;</td></tr>
<tr><th id="3060">3060</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHZUX&apos; in namespace &apos;llvm::PPC&apos;">LHZUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHZU&apos; in namespace &apos;llvm::PPC&apos;">LHZU</span>; <b>break</b>;</td></tr>
<tr><th id="3061">3061</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHZUX8&apos; in namespace &apos;llvm::PPC&apos;">LHZUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHZU8&apos; in namespace &apos;llvm::PPC&apos;">LHZU8</span>; <b>break</b>;</td></tr>
<tr><th id="3062">3062</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHAUX&apos; in namespace &apos;llvm::PPC&apos;">LHAUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHAU&apos; in namespace &apos;llvm::PPC&apos;">LHAU</span>; <b>break</b>;</td></tr>
<tr><th id="3063">3063</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LHAUX8&apos; in namespace &apos;llvm::PPC&apos;">LHAUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LHAU8&apos; in namespace &apos;llvm::PPC&apos;">LHAU8</span>; <b>break</b>;</td></tr>
<tr><th id="3064">3064</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LWZUX&apos; in namespace &apos;llvm::PPC&apos;">LWZUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LWZU&apos; in namespace &apos;llvm::PPC&apos;">LWZU</span>; <b>break</b>;</td></tr>
<tr><th id="3065">3065</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LWZUX8&apos; in namespace &apos;llvm::PPC&apos;">LWZUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LWZU8&apos; in namespace &apos;llvm::PPC&apos;">LWZU8</span>; <b>break</b>;</td></tr>
<tr><th id="3066">3066</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LDUX&apos; in namespace &apos;llvm::PPC&apos;">LDUX</span>:</td></tr>
<tr><th id="3067">3067</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LDU&apos; in namespace &apos;llvm::PPC&apos;">LDU</span>;</td></tr>
<tr><th id="3068">3068</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="3069">3069</th><td>      <b>break</b>;</td></tr>
<tr><th id="3070">3070</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LFSUX&apos; in namespace &apos;llvm::PPC&apos;">LFSUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LFSU&apos; in namespace &apos;llvm::PPC&apos;">LFSU</span>; <b>break</b>;</td></tr>
<tr><th id="3071">3071</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LFDUX&apos; in namespace &apos;llvm::PPC&apos;">LFDUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LFDU&apos; in namespace &apos;llvm::PPC&apos;">LFDU</span>; <b>break</b>;</td></tr>
<tr><th id="3072">3072</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STBUX&apos; in namespace &apos;llvm::PPC&apos;">STBUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STBU&apos; in namespace &apos;llvm::PPC&apos;">STBU</span>; <b>break</b>;</td></tr>
<tr><th id="3073">3073</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STBUX8&apos; in namespace &apos;llvm::PPC&apos;">STBUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STBU8&apos; in namespace &apos;llvm::PPC&apos;">STBU8</span>; <b>break</b>;</td></tr>
<tr><th id="3074">3074</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STHUX&apos; in namespace &apos;llvm::PPC&apos;">STHUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STHU&apos; in namespace &apos;llvm::PPC&apos;">STHU</span>; <b>break</b>;</td></tr>
<tr><th id="3075">3075</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STHUX8&apos; in namespace &apos;llvm::PPC&apos;">STHUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STHU8&apos; in namespace &apos;llvm::PPC&apos;">STHU8</span>; <b>break</b>;</td></tr>
<tr><th id="3076">3076</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STWUX&apos; in namespace &apos;llvm::PPC&apos;">STWUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STWU&apos; in namespace &apos;llvm::PPC&apos;">STWU</span>; <b>break</b>;</td></tr>
<tr><th id="3077">3077</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STWUX8&apos; in namespace &apos;llvm::PPC&apos;">STWUX8</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STWU8&apos; in namespace &apos;llvm::PPC&apos;">STWU8</span>; <b>break</b>;</td></tr>
<tr><th id="3078">3078</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STDUX&apos; in namespace &apos;llvm::PPC&apos;">STDUX</span>:</td></tr>
<tr><th id="3079">3079</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STDU&apos; in namespace &apos;llvm::PPC&apos;">STDU</span>;</td></tr>
<tr><th id="3080">3080</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="3081">3081</th><td>      <b>break</b>;</td></tr>
<tr><th id="3082">3082</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STFSUX&apos; in namespace &apos;llvm::PPC&apos;">STFSUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STFSU&apos; in namespace &apos;llvm::PPC&apos;">STFSU</span>; <b>break</b>;</td></tr>
<tr><th id="3083">3083</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STFDUX&apos; in namespace &apos;llvm::PPC&apos;">STFDUX</span>: III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STFDU&apos; in namespace &apos;llvm::PPC&apos;">STFDU</span>; <b>break</b>;</td></tr>
<tr><th id="3084">3084</th><td>    }</td></tr>
<tr><th id="3085">3085</th><td>    <b>break</b>;</td></tr>
<tr><th id="3086">3086</th><td>  <i>// Power9 and up only. For some of these, the X-Form version has access to all</i></td></tr>
<tr><th id="3087">3087</th><td><i>  // 64 VSR's whereas the D-Form only has access to the VR's. We replace those</i></td></tr>
<tr><th id="3088">3088</th><td><i>  // with pseudo-ops pre-ra and for post-ra, we check that the register loaded</i></td></tr>
<tr><th id="3089">3089</th><td><i>  // into or stored from is one of the VR registers.</i></td></tr>
<tr><th id="3090">3090</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LXVX&apos; in namespace &apos;llvm::PPC&apos;">LXVX</span>:</td></tr>
<tr><th id="3091">3091</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>:</td></tr>
<tr><th id="3092">3092</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>:</td></tr>
<tr><th id="3093">3093</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STXVX&apos; in namespace &apos;llvm::PPC&apos;">STXVX</span>:</td></tr>
<tr><th id="3094">3094</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>:</td></tr>
<tr><th id="3095">3095</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>:</td></tr>
<tr><th id="3096">3096</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf32</span>:</td></tr>
<tr><th id="3097">3097</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf64</span>:</td></tr>
<tr><th id="3098">3098</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf32</span>:</td></tr>
<tr><th id="3099">3099</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf64</span>:</td></tr>
<tr><th id="3100">3100</th><td>    <b>if</b> (!Subtarget.hasP9Vector())</td></tr>
<tr><th id="3101">3101</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3102">3102</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="3103">3103</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>1</var>;</td></tr>
<tr><th id="3104">3104</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>2</var>;</td></tr>
<tr><th id="3105">3105</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="3106">3106</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3107">3107</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</a> = <var>1</var>;</td></tr>
<tr><th id="3108">3108</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a> = <var>2</var>;</td></tr>
<tr><th id="3109">3109</th><td>    <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="3110">3110</th><td>    <b>switch</b>(<a class="local col3 ref" href="#413Opc" title='Opc' data-ref="413Opc">Opc</a>) {</td></tr>
<tr><th id="3111">3111</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3111)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="3112">3112</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LXVX&apos; in namespace &apos;llvm::PPC&apos;">LXVX</span>:</td></tr>
<tr><th id="3113">3113</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LXV&apos; in namespace &apos;llvm::PPC&apos;">LXV</span>;</td></tr>
<tr><th id="3114">3114</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>16</var>;</td></tr>
<tr><th id="3115">3115</th><td>      <b>break</b>;</td></tr>
<tr><th id="3116">3116</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>:</td></tr>
<tr><th id="3117">3117</th><td>      <b>if</b> (PostRA) {</td></tr>
<tr><th id="3118">3118</th><td>        <b>if</b> (isVFReg(MI.getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="3119">3119</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LXSSP&apos; in namespace &apos;llvm::PPC&apos;">LXSSP</span>;</td></tr>
<tr><th id="3120">3120</th><td>        <b>else</b> {</td></tr>
<tr><th id="3121">3121</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>;</td></tr>
<tr><th id="3122">3122</th><td>          III.ImmMustBeMultipleOf = <var>1</var>;</td></tr>
<tr><th id="3123">3123</th><td>        }</td></tr>
<tr><th id="3124">3124</th><td>        <b>break</b>;</td></tr>
<tr><th id="3125">3125</th><td>      }</td></tr>
<tr><th id="3126">3126</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3127">3127</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf32</span>:</td></tr>
<tr><th id="3128">3128</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;DFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf32</span>;</td></tr>
<tr><th id="3129">3129</th><td>      <b>break</b>;</td></tr>
<tr><th id="3130">3130</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>:</td></tr>
<tr><th id="3131">3131</th><td>      <b>if</b> (PostRA) {</td></tr>
<tr><th id="3132">3132</th><td>        <b>if</b> (isVFReg(MI.getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="3133">3133</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LXSD&apos; in namespace &apos;llvm::PPC&apos;">LXSD</span>;</td></tr>
<tr><th id="3134">3134</th><td>        <b>else</b> {</td></tr>
<tr><th id="3135">3135</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>;</td></tr>
<tr><th id="3136">3136</th><td>          III.ImmMustBeMultipleOf = <var>1</var>;</td></tr>
<tr><th id="3137">3137</th><td>        }</td></tr>
<tr><th id="3138">3138</th><td>        <b>break</b>;</td></tr>
<tr><th id="3139">3139</th><td>      }</td></tr>
<tr><th id="3140">3140</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3141">3141</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf64</span>:</td></tr>
<tr><th id="3142">3142</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>;</td></tr>
<tr><th id="3143">3143</th><td>      <b>break</b>;</td></tr>
<tr><th id="3144">3144</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STXVX&apos; in namespace &apos;llvm::PPC&apos;">STXVX</span>:</td></tr>
<tr><th id="3145">3145</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STXV&apos; in namespace &apos;llvm::PPC&apos;">STXV</span>;</td></tr>
<tr><th id="3146">3146</th><td>      <a class="local col1 ref" href="#411III" title='III' data-ref="411III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>16</var>;</td></tr>
<tr><th id="3147">3147</th><td>      <b>break</b>;</td></tr>
<tr><th id="3148">3148</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>:</td></tr>
<tr><th id="3149">3149</th><td>      <b>if</b> (PostRA) {</td></tr>
<tr><th id="3150">3150</th><td>        <b>if</b> (isVFReg(MI.getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="3151">3151</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STXSSP&apos; in namespace &apos;llvm::PPC&apos;">STXSSP</span>;</td></tr>
<tr><th id="3152">3152</th><td>        <b>else</b> {</td></tr>
<tr><th id="3153">3153</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>;</td></tr>
<tr><th id="3154">3154</th><td>          III.ImmMustBeMultipleOf = <var>1</var>;</td></tr>
<tr><th id="3155">3155</th><td>        }</td></tr>
<tr><th id="3156">3156</th><td>        <b>break</b>;</td></tr>
<tr><th id="3157">3157</th><td>      }</td></tr>
<tr><th id="3158">3158</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3159">3159</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf32</span>:</td></tr>
<tr><th id="3160">3160</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;DFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf32</span>;</td></tr>
<tr><th id="3161">3161</th><td>      <b>break</b>;</td></tr>
<tr><th id="3162">3162</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>:</td></tr>
<tr><th id="3163">3163</th><td>      <b>if</b> (PostRA) {</td></tr>
<tr><th id="3164">3164</th><td>        <b>if</b> (isVFReg(MI.getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="3165">3165</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STXSD&apos; in namespace &apos;llvm::PPC&apos;">STXSD</span>;</td></tr>
<tr><th id="3166">3166</th><td>        <b>else</b> {</td></tr>
<tr><th id="3167">3167</th><td>          III.ImmOpcode = PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>;</td></tr>
<tr><th id="3168">3168</th><td>          III.ImmMustBeMultipleOf = <var>1</var>;</td></tr>
<tr><th id="3169">3169</th><td>        }</td></tr>
<tr><th id="3170">3170</th><td>        <b>break</b>;</td></tr>
<tr><th id="3171">3171</th><td>      }</td></tr>
<tr><th id="3172">3172</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3173">3173</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">XFSTOREf64</span>:</td></tr>
<tr><th id="3174">3174</th><td>      III.ImmOpcode = PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>;</td></tr>
<tr><th id="3175">3175</th><td>      <b>break</b>;</td></tr>
<tr><th id="3176">3176</th><td>    }</td></tr>
<tr><th id="3177">3177</th><td>    <b>break</b>;</td></tr>
<tr><th id="3178">3178</th><td>  }</td></tr>
<tr><th id="3179">3179</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3180">3180</th><td>}</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td><i  data-doc="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">// Utility function for swaping two arbitrary operands of an instruction.</i></td></tr>
<tr><th id="3183">3183</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" title='swapMIOperands' data-type='void swapMIOperands(llvm::MachineInstr &amp; MI, unsigned int Op1, unsigned int Op2)' data-ref="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">swapMIOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="414MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="414MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="415Op1" title='Op1' data-type='unsigned int' data-ref="415Op1">Op1</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="416Op2" title='Op2' data-type='unsigned int' data-ref="416Op2">Op2</dfn>) {</td></tr>
<tr><th id="3184">3184</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op1 != Op2 &amp;&amp; &quot;Cannot swap operand with itself.&quot;) ? void (0) : __assert_fail (&quot;Op1 != Op2 &amp;&amp; \&quot;Cannot swap operand with itself.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#415Op1" title='Op1' data-ref="415Op1">Op1</a> != <a class="local col6 ref" href="#416Op2" title='Op2' data-ref="416Op2">Op2</a> &amp;&amp; <q>"Cannot swap operand with itself."</q>);</td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="417MaxOp" title='MaxOp' data-type='unsigned int' data-ref="417MaxOp">MaxOp</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col5 ref" href="#415Op1" title='Op1' data-ref="415Op1">Op1</a>, <a class="local col6 ref" href="#416Op2" title='Op2' data-ref="416Op2">Op2</a>);</td></tr>
<tr><th id="3187">3187</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="418MinOp" title='MinOp' data-type='unsigned int' data-ref="418MinOp">MinOp</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#415Op1" title='Op1' data-ref="415Op1">Op1</a>, <a class="local col6 ref" href="#416Op2" title='Op2' data-ref="416Op2">Op2</a>);</td></tr>
<tr><th id="3188">3188</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="419MOp1" title='MOp1' data-type='llvm::MachineOperand' data-ref="419MOp1">MOp1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#418MinOp" title='MinOp' data-ref="418MinOp">MinOp</a>);</td></tr>
<tr><th id="3189">3189</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="420MOp2" title='MOp2' data-type='llvm::MachineOperand' data-ref="420MOp2">MOp2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#417MaxOp" title='MaxOp' data-ref="417MaxOp">MaxOp</a>);</td></tr>
<tr><th id="3190">3190</th><td>  <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col5 ref" href="#415Op1" title='Op1' data-ref="415Op1">Op1</a>, <a class="local col6 ref" href="#416Op2" title='Op2' data-ref="416Op2">Op2</a>));</td></tr>
<tr><th id="3191">3191</th><td>  <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#415Op1" title='Op1' data-ref="415Op1">Op1</a>, <a class="local col6 ref" href="#416Op2" title='Op2' data-ref="416Op2">Op2</a>));</td></tr>
<tr><th id="3192">3192</th><td></td></tr>
<tr><th id="3193">3193</th><td>  <i>// If the operands we are swapping are the two at the end (the common case)</i></td></tr>
<tr><th id="3194">3194</th><td><i>  // we can just remove both and add them in the opposite order.</i></td></tr>
<tr><th id="3195">3195</th><td>  <b>if</b> (<a class="local col7 ref" href="#417MaxOp" title='MaxOp' data-ref="417MaxOp">MaxOp</a> - <a class="local col8 ref" href="#418MinOp" title='MinOp' data-ref="418MinOp">MinOp</a> == <var>1</var> &amp;&amp; <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col8 ref" href="#418MinOp" title='MinOp' data-ref="418MinOp">MinOp</a>) {</td></tr>
<tr><th id="3196">3196</th><td>    <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col0 ref" href="#420MOp2" title='MOp2' data-ref="420MOp2">MOp2</a>);</td></tr>
<tr><th id="3197">3197</th><td>    <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col9 ref" href="#419MOp1" title='MOp1' data-ref="419MOp1">MOp1</a>);</td></tr>
<tr><th id="3198">3198</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3199">3199</th><td>    <i>// Store all operands in a temporary vector, remove them and re-add in the</i></td></tr>
<tr><th id="3200">3200</th><td><i>    // right order.</i></td></tr>
<tr><th id="3201">3201</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="421MOps" title='MOps' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="421MOps">MOps</dfn>;</td></tr>
<tr><th id="3202">3202</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="422TotalOps" title='TotalOps' data-type='unsigned int' data-ref="422TotalOps">TotalOps</dfn> = <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>2</var>; <i>// We've already removed 2 ops.</i></td></tr>
<tr><th id="3203">3203</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="423i" title='i' data-type='unsigned int' data-ref="423i">i</dfn> = <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col3 ref" href="#423i" title='i' data-ref="423i">i</a> &gt;= <a class="local col8 ref" href="#418MinOp" title='MinOp' data-ref="418MinOp">MinOp</a>; <a class="local col3 ref" href="#423i" title='i' data-ref="423i">i</a>--) {</td></tr>
<tr><th id="3204">3204</th><td>      <a class="local col1 ref" href="#421MOps" title='MOps' data-ref="421MOps">MOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423i" title='i' data-ref="423i">i</a>));</td></tr>
<tr><th id="3205">3205</th><td>      <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#423i" title='i' data-ref="423i">i</a>);</td></tr>
<tr><th id="3206">3206</th><td>    }</td></tr>
<tr><th id="3207">3207</th><td>    <i>// MOp2 needs to be added next.</i></td></tr>
<tr><th id="3208">3208</th><td>    <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col0 ref" href="#420MOp2" title='MOp2' data-ref="420MOp2">MOp2</a>);</td></tr>
<tr><th id="3209">3209</th><td>    <i>// Now add the rest.</i></td></tr>
<tr><th id="3210">3210</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="424i" title='i' data-type='unsigned int' data-ref="424i">i</dfn> = <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a> &lt; <a class="local col2 ref" href="#422TotalOps" title='TotalOps' data-ref="422TotalOps">TotalOps</a>; <a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a>++) {</td></tr>
<tr><th id="3211">3211</th><td>      <b>if</b> (<a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a> == <a class="local col7 ref" href="#417MaxOp" title='MaxOp' data-ref="417MaxOp">MaxOp</a>)</td></tr>
<tr><th id="3212">3212</th><td>        <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col9 ref" href="#419MOp1" title='MOp1' data-ref="419MOp1">MOp1</a>);</td></tr>
<tr><th id="3213">3213</th><td>      <b>else</b> {</td></tr>
<tr><th id="3214">3214</th><td>        <a class="local col4 ref" href="#414MI" title='MI' data-ref="414MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col1 ref" href="#421MOps" title='MOps' data-ref="421MOps">MOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="3215">3215</th><td>        <a class="local col1 ref" href="#421MOps" title='MOps' data-ref="421MOps">MOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="3216">3216</th><td>      }</td></tr>
<tr><th id="3217">3217</th><td>    }</td></tr>
<tr><th id="3218">3218</th><td>  }</td></tr>
<tr><th id="3219">3219</th><td>}</td></tr>
<tr><th id="3220">3220</th><td></td></tr>
<tr><th id="3221">3221</th><td><i>// Check if the 'MI' that has the index OpNoForForwarding </i></td></tr>
<tr><th id="3222">3222</th><td><i>// meets the requirement described in the ImmInstrInfo.</i></td></tr>
<tr><th id="3223">3223</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" title='llvm::PPCInstrInfo::isUseMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj">isUseMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="425MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="425MI">MI</dfn>,</td></tr>
<tr><th id="3224">3224</th><td>                                               <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col6 decl" id="426III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="426III">III</dfn>,</td></tr>
<tr><th id="3225">3225</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="427OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="427OpNoForForwarding">OpNoForForwarding</dfn></td></tr>
<tr><th id="3226">3226</th><td>                                               ) <em>const</em> {</td></tr>
<tr><th id="3227">3227</th><td>  <i>// As the algorithm of checking for PPC::ZERO/PPC::ZERO8</i></td></tr>
<tr><th id="3228">3228</th><td><i>  // would not work pre-RA, we can only do the check post RA.</i></td></tr>
<tr><th id="3229">3229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="428MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="428MRI">MRI</dfn> = <a class="local col5 ref" href="#425MI" title='MI' data-ref="425MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3230">3230</th><td>  <b>if</b> (<a class="local col8 ref" href="#428MRI" title='MRI' data-ref="428MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>())</td></tr>
<tr><th id="3231">3231</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td>  <i>// Cannot do the transform if MI isn't summing the operands.</i></td></tr>
<tr><th id="3234">3234</th><td>  <b>if</b> (!<a class="local col6 ref" href="#426III" title='III' data-ref="426III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</a>)</td></tr>
<tr><th id="3235">3235</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3236">3236</th><td></td></tr>
<tr><th id="3237">3237</th><td>  <i>// The instruction we are trying to replace must have the ZeroIsSpecialOrig set.</i></td></tr>
<tr><th id="3238">3238</th><td>  <b>if</b> (!<a class="local col6 ref" href="#426III" title='III' data-ref="426III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>)</td></tr>
<tr><th id="3239">3239</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3240">3240</th><td></td></tr>
<tr><th id="3241">3241</th><td>  <i>// We cannot do the transform if the operand we are trying to replace</i></td></tr>
<tr><th id="3242">3242</th><td><i>  // isn't the same as the operand the instruction allows.</i></td></tr>
<tr><th id="3243">3243</th><td>  <b>if</b> (<a class="local col7 ref" href="#427OpNoForForwarding" title='OpNoForForwarding' data-ref="427OpNoForForwarding">OpNoForForwarding</a> != <a class="local col6 ref" href="#426III" title='III' data-ref="426III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>)</td></tr>
<tr><th id="3244">3244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td>  <i>// Check if the instruction we are trying to transform really has</i></td></tr>
<tr><th id="3247">3247</th><td><i>  // the special zero register as its operand.</i></td></tr>
<tr><th id="3248">3248</th><td>  <b>if</b> (MI.getOperand(III.ZeroIsSpecialOrig).getReg() != PPC::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::PPC&apos;">ZERO</span> &amp;&amp;</td></tr>
<tr><th id="3249">3249</th><td>      MI.getOperand(III.ZeroIsSpecialOrig).getReg() != PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span>)</td></tr>
<tr><th id="3250">3250</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3251">3251</th><td></td></tr>
<tr><th id="3252">3252</th><td>  <i>// This machine instruction is convertible if it is,</i></td></tr>
<tr><th id="3253">3253</th><td><i>  // 1. summing the operands.</i></td></tr>
<tr><th id="3254">3254</th><td><i>  // 2. one of the operands is special zero register.</i></td></tr>
<tr><th id="3255">3255</th><td><i>  // 3. the operand we are trying to replace is allowed by the MI.</i></td></tr>
<tr><th id="3256">3256</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3257">3257</th><td>}</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td><i>// Check if the DefMI is the add inst and set the ImmMO and RegMO</i></td></tr>
<tr><th id="3260">3260</th><td><i>// accordingly.</i></td></tr>
<tr><th id="3261">3261</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="429DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="429DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3262">3262</th><td>                                               <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col0 decl" id="430III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="430III">III</dfn>,</td></tr>
<tr><th id="3263">3263</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col1 decl" id="431ImmMO" title='ImmMO' data-type='llvm::MachineOperand *&amp;' data-ref="431ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="3264">3264</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col2 decl" id="432RegMO" title='RegMO' data-type='llvm::MachineOperand *&amp;' data-ref="432RegMO">RegMO</dfn>) <em>const</em> {</td></tr>
<tr><th id="3265">3265</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="433Opc" title='Opc' data-type='unsigned int' data-ref="433Opc">Opc</dfn> = <a class="local col9 ref" href="#429DefMI" title='DefMI' data-ref="429DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3266">3266</th><td>  <b>if</b> (Opc != PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span> &amp;&amp; Opc != PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span> &amp;&amp; Opc != PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>)</td></tr>
<tr><th id="3267">3267</th><td>    <b>return</b> <b>false</b>; </td></tr>
<tr><th id="3268">3268</th><td></td></tr>
<tr><th id="3269">3269</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefMI.getNumOperands() &gt;= 3 &amp;&amp; &quot;Add inst must have at least three operands&quot;) ? void (0) : __assert_fail (&quot;DefMI.getNumOperands() &gt;= 3 &amp;&amp; \&quot;Add inst must have at least three operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3270, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#429DefMI" title='DefMI' data-ref="429DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt;= <var>3</var> &amp;&amp;</td></tr>
<tr><th id="3270">3270</th><td>         <q>"Add inst must have at least three operands"</q>);</td></tr>
<tr><th id="3271">3271</th><td>  <a class="local col2 ref" href="#432RegMO" title='RegMO' data-ref="432RegMO">RegMO</a> = &amp;<a class="local col9 ref" href="#429DefMI" title='DefMI' data-ref="429DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3272">3272</th><td>  <a class="local col1 ref" href="#431ImmMO" title='ImmMO' data-ref="431ImmMO">ImmMO</a> = &amp;<a class="local col9 ref" href="#429DefMI" title='DefMI' data-ref="429DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3273">3273</th><td></td></tr>
<tr><th id="3274">3274</th><td>  <i>// This DefMI is elgible for forwarding if it is:</i></td></tr>
<tr><th id="3275">3275</th><td><i>  // 1. add inst</i></td></tr>
<tr><th id="3276">3276</th><td><i>  // 2. one of the operands is Imm/CPI/Global.</i></td></tr>
<tr><th id="3277">3277</th><td>  <b>return</b> <a class="tu ref" href="#_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" title='isAnImmediateOperand' data-use='c' data-ref="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE">isAnImmediateOperand</a>(*<a class="local col1 ref" href="#431ImmMO" title='ImmMO' data-ref="431ImmMO">ImmMO</a>);</td></tr>
<tr><th id="3278">3278</th><td>}</td></tr>
<tr><th id="3279">3279</th><td></td></tr>
<tr><th id="3280">3280</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" title='llvm::PPCInstrInfo::isRegElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb">isRegElgibleForForwarding</dfn>(</td></tr>
<tr><th id="3281">3281</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="434RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="434RegMO">RegMO</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="435DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="435DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3282">3282</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="436MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="436MI">MI</dfn>, <em>bool</em> <dfn class="local col7 decl" id="437KillDefMI" title='KillDefMI' data-type='bool' data-ref="437KillDefMI">KillDefMI</dfn>,</td></tr>
<tr><th id="3283">3283</th><td>    <em>bool</em> &amp;<dfn class="local col8 decl" id="438IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-type='bool &amp;' data-ref="438IsFwdFeederRegKilled">IsFwdFeederRegKilled</dfn>) <em>const</em> {</td></tr>
<tr><th id="3284">3284</th><td>  <i>// x = addi y, imm</i></td></tr>
<tr><th id="3285">3285</th><td><i>  // ...</i></td></tr>
<tr><th id="3286">3286</th><td><i>  // z = lfdx 0, x   -&gt; z = lfd imm(y)</i></td></tr>
<tr><th id="3287">3287</th><td><i>  // The Reg "y" can be forwarded to the MI(z) only when there is no DEF</i></td></tr>
<tr><th id="3288">3288</th><td><i>  // of "y" between the DEF of "x" and "z".</i></td></tr>
<tr><th id="3289">3289</th><td><i>  // The query is only valid post RA.</i></td></tr>
<tr><th id="3290">3290</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="439MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="439MRI">MRI</dfn> = <a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3291">3291</th><td>  <b>if</b> (<a class="local col9 ref" href="#439MRI" title='MRI' data-ref="439MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>())</td></tr>
<tr><th id="3292">3292</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3293">3293</th><td></td></tr>
<tr><th id="3294">3294</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="440Reg" title='Reg' data-type='unsigned int' data-ref="440Reg">Reg</dfn> = <a class="local col4 ref" href="#434RegMO" title='RegMO' data-ref="434RegMO">RegMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3295">3295</th><td></td></tr>
<tr><th id="3296">3296</th><td>  <i>// Walking the inst in reverse(MI--&gt;DefMI) to get the last DEF of the Reg.</i></td></tr>
<tr><th id="3297">3297</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_reverse_iterator" title='llvm::MachineBasicBlock::const_reverse_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col1 decl" id="441It" title='It' data-type='MachineBasicBlock::const_reverse_iterator' data-ref="441It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>;</td></tr>
<tr><th id="3298">3298</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_reverse_iterator" title='llvm::MachineBasicBlock::const_reverse_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col2 decl" id="442E" title='E' data-type='MachineBasicBlock::const_reverse_iterator' data-ref="442E">E</dfn> = <a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZNK4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="3299">3299</th><td>  <a class="local col1 ref" href="#441It" title='It' data-ref="441It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="3300">3300</th><td>  <b>for</b> (; <a class="local col1 ref" href="#441It" title='It' data-ref="441It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#442E" title='E' data-ref="442E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#441It" title='It' data-ref="441It">It</a>) {</td></tr>
<tr><th id="3301">3301</th><td>    <b>if</b> (It-&gt;modifiesRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;">&amp;</span>getRegisterInfo()) &amp;&amp; (&amp;*It) != &amp;DefMI)</td></tr>
<tr><th id="3302">3302</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3303">3303</th><td>    <b>else</b> <b>if</b> (It-&gt;killsRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;">&amp;</span>getRegisterInfo()) &amp;&amp; (&amp;*It) != &amp;DefMI)</td></tr>
<tr><th id="3304">3304</th><td>      <a class="local col8 ref" href="#438IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-ref="438IsFwdFeederRegKilled">IsFwdFeederRegKilled</a> = <b>true</b>;</td></tr>
<tr><th id="3305">3305</th><td>    <i>// Made it to DefMI without encountering a clobber.</i></td></tr>
<tr><th id="3306">3306</th><td>    <b>if</b> ((&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#441It" title='It' data-ref="441It">It</a>) == &amp;<a class="local col5 ref" href="#435DefMI" title='DefMI' data-ref="435DefMI">DefMI</a>)</td></tr>
<tr><th id="3307">3307</th><td>      <b>break</b>;</td></tr>
<tr><th id="3308">3308</th><td>  }</td></tr>
<tr><th id="3309">3309</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((&amp;*It) == &amp;DefMI &amp;&amp; &quot;DefMI is missing&quot;) ? void (0) : __assert_fail (&quot;(&amp;*It) == &amp;DefMI &amp;&amp; \&quot;DefMI is missing\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3309, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#441It" title='It' data-ref="441It">It</a>) == &amp;<a class="local col5 ref" href="#435DefMI" title='DefMI' data-ref="435DefMI">DefMI</a> &amp;&amp; <q>"DefMI is missing"</q>);</td></tr>
<tr><th id="3310">3310</th><td></td></tr>
<tr><th id="3311">3311</th><td>  <i>// If DefMI also defines the register to be forwarded, we can only forward it</i></td></tr>
<tr><th id="3312">3312</th><td><i>  // if DefMI is being erased.</i></td></tr>
<tr><th id="3313">3313</th><td>  <b>if</b> (DefMI.modifiesRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;">&amp;</span>getRegisterInfo()))</td></tr>
<tr><th id="3314">3314</th><td>    <b>return</b> <a class="local col7 ref" href="#437KillDefMI" title='KillDefMI' data-ref="437KillDefMI">KillDefMI</a>;</td></tr>
<tr><th id="3315">3315</th><td></td></tr>
<tr><th id="3316">3316</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3317">3317</th><td>}</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERl" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERl">isImmElgibleForForwarding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="443ImmMO" title='ImmMO' data-type='const llvm::MachineOperand &amp;' data-ref="443ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="3320">3320</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="444DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="444DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3321">3321</th><td>                                             <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col5 decl" id="445III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="445III">III</dfn>,</td></tr>
<tr><th id="3322">3322</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="446Imm" title='Imm' data-type='int64_t &amp;' data-ref="446Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="3323">3323</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isAnImmediateOperand(ImmMO) &amp;&amp; &quot;ImmMO is NOT an immediate&quot;) ? void (0) : __assert_fail (&quot;isAnImmediateOperand(ImmMO) &amp;&amp; \&quot;ImmMO is NOT an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3323, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" title='isAnImmediateOperand' data-use='c' data-ref="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE">isAnImmediateOperand</a>(<a class="local col3 ref" href="#443ImmMO" title='ImmMO' data-ref="443ImmMO">ImmMO</a>) &amp;&amp; <q>"ImmMO is NOT an immediate"</q>);</td></tr>
<tr><th id="3324">3324</th><td>  <b>if</b> (DefMI.getOpcode() == PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span>) {</td></tr>
<tr><th id="3325">3325</th><td>    <i>// The operand for ADDItocL is CPI, which isn't imm at compiling time,</i></td></tr>
<tr><th id="3326">3326</th><td><i>    // However, we know that, it is 16-bit width, and has the alignment of 4.</i></td></tr>
<tr><th id="3327">3327</th><td><i>    // Check if the instruction met the requirement.</i></td></tr>
<tr><th id="3328">3328</th><td>    <b>if</b> (<a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> &gt; <var>4</var> ||</td></tr>
<tr><th id="3329">3329</th><td>       <a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a> || <a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a> != <var>16</var>)</td></tr>
<tr><th id="3330">3330</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td>    <i>// Going from XForm to DForm loads means that the displacement needs to be</i></td></tr>
<tr><th id="3333">3333</th><td><i>    // not just an immediate but also a multiple of 4, or 16 depending on the</i></td></tr>
<tr><th id="3334">3334</th><td><i>    // load. A DForm load cannot be represented if it is a multiple of say 2.</i></td></tr>
<tr><th id="3335">3335</th><td><i>    // XForm loads do not have this restriction.</i></td></tr>
<tr><th id="3336">3336</th><td>    <b>if</b> (<a class="local col3 ref" href="#443ImmMO" title='ImmMO' data-ref="443ImmMO">ImmMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp;</td></tr>
<tr><th id="3337">3337</th><td>        <a class="local col3 ref" href="#443ImmMO" title='ImmMO' data-ref="443ImmMO">ImmMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue12getAlignmentEv" title='llvm::GlobalValue::getAlignment' data-ref="_ZNK4llvm11GlobalValue12getAlignmentEv">getAlignment</a>() &lt; <a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a>)</td></tr>
<tr><th id="3338">3338</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3339">3339</th><td></td></tr>
<tr><th id="3340">3340</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3341">3341</th><td>  }</td></tr>
<tr><th id="3342">3342</th><td></td></tr>
<tr><th id="3343">3343</th><td>  <b>if</b> (<a class="local col3 ref" href="#443ImmMO" title='ImmMO' data-ref="443ImmMO">ImmMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="3344">3344</th><td>    <i>// It is Imm, we need to check if the Imm fit the range.</i></td></tr>
<tr><th id="3345">3345</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="447Immediate" title='Immediate' data-type='int64_t' data-ref="447Immediate">Immediate</dfn> = <a class="local col3 ref" href="#443ImmMO" title='ImmMO' data-ref="443ImmMO">ImmMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3346">3346</th><td>    <i>// Sign-extend to 64-bits.</i></td></tr>
<tr><th id="3347">3347</th><td>    <a class="local col6 ref" href="#446Imm" title='Imm' data-ref="446Imm">Imm</a> = ((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col7 ref" href="#447Immediate" title='Immediate' data-ref="447Immediate">Immediate</a> &amp; ~<var>0x7FFFuLL</var>) != <var>0</var> ?</td></tr>
<tr><th id="3348">3348</th><td>      (<a class="local col7 ref" href="#447Immediate" title='Immediate' data-ref="447Immediate">Immediate</a> | <var>0xFFFFFFFFFFFF0000</var>) : <a class="local col7 ref" href="#447Immediate" title='Immediate' data-ref="447Immediate">Immediate</a>;</td></tr>
<tr><th id="3349">3349</th><td></td></tr>
<tr><th id="3350">3350</th><td>    <b>if</b> (<a class="local col6 ref" href="#446Imm" title='Imm' data-ref="446Imm">Imm</a> % <a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a>)</td></tr>
<tr><th id="3351">3351</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3352">3352</th><td>    <b>if</b> (<a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a>)</td></tr>
<tr><th id="3353">3353</th><td>      <a class="local col6 ref" href="#446Imm" title='Imm' data-ref="446Imm">Imm</a> &amp;= ((<var>1</var> &lt;&lt; <a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a>) - <var>1</var>);</td></tr>
<tr><th id="3354">3354</th><td>    <b>if</b> (<a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm">SignedImm</a>) {</td></tr>
<tr><th id="3355">3355</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col8 decl" id="448ActualValue" title='ActualValue' data-type='llvm::APInt' data-ref="448ActualValue">ActualValue</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col6 ref" href="#446Imm" title='Imm' data-ref="446Imm">Imm</a>, <b>true</b>);</td></tr>
<tr><th id="3356">3356</th><td>      <b>if</b> (!<a class="local col8 ref" href="#448ActualValue" title='ActualValue' data-ref="448ActualValue">ActualValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a>))</td></tr>
<tr><th id="3357">3357</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3358">3358</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3359">3359</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="449UnsignedMax" title='UnsignedMax' data-type='uint64_t' data-ref="449UnsignedMax">UnsignedMax</dfn> = (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#445III" title='III' data-ref="445III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a>) - <var>1</var>;</td></tr>
<tr><th id="3360">3360</th><td>      <b>if</b> ((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col6 ref" href="#446Imm" title='Imm' data-ref="446Imm">Imm</a> &gt; <a class="local col9 ref" href="#449UnsignedMax" title='UnsignedMax' data-ref="449UnsignedMax">UnsignedMax</a>)</td></tr>
<tr><th id="3361">3361</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3362">3362</th><td>    }</td></tr>
<tr><th id="3363">3363</th><td>  }</td></tr>
<tr><th id="3364">3364</th><td>  <b>else</b></td></tr>
<tr><th id="3365">3365</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>  <i>// This ImmMO is forwarded if it meets the requriement describle</i></td></tr>
<tr><th id="3368">3368</th><td><i>  // in ImmInstrInfo</i></td></tr>
<tr><th id="3369">3369</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3370">3370</th><td>}</td></tr>
<tr><th id="3371">3371</th><td></td></tr>
<tr><th id="3372">3372</th><td><i>// If an X-Form instruction is fed by an add-immediate and one of its operands</i></td></tr>
<tr><th id="3373">3373</th><td><i>// is the literal zero, attempt to forward the source of the add-immediate to</i></td></tr>
<tr><th id="3374">3374</th><td><i>// the corresponding D-Form instruction with the displacement coming from</i></td></tr>
<tr><th id="3375">3375</th><td><i>// the immediate being added.</i></td></tr>
<tr><th id="3376">3376</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" title='llvm::PPCInstrInfo::transformToImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b">transformToImmFormFedByAdd</dfn>(</td></tr>
<tr><th id="3377">3377</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="450MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="450MI">MI</dfn>, <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col1 decl" id="451III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="451III">III</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="452OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="452OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="3378">3378</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="453DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="453DefMI">DefMI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="454KillDefMI" title='KillDefMI' data-type='bool' data-ref="454KillDefMI">KillDefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3379">3379</th><td>  <i>//         RegMO ImmMO</i></td></tr>
<tr><th id="3380">3380</th><td><i>  //           |    |</i></td></tr>
<tr><th id="3381">3381</th><td><i>  // x = addi reg, imm  &lt;----- DefMI</i></td></tr>
<tr><th id="3382">3382</th><td><i>  // y = op    0 ,  x   &lt;----- MI</i></td></tr>
<tr><th id="3383">3383</th><td><i>  //                |</i></td></tr>
<tr><th id="3384">3384</th><td><i>  //         OpNoForForwarding</i></td></tr>
<tr><th id="3385">3385</th><td><i>  // Check if the MI meet the requirement described in the III.</i></td></tr>
<tr><th id="3386">3386</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" title='llvm::PPCInstrInfo::isUseMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj">isUseMIElgibleForForwarding</a>(<span class='refarg'><a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a></span>, <a class="local col1 ref" href="#451III" title='III' data-ref="451III">III</a>, <a class="local col2 ref" href="#452OpNoForForwarding" title='OpNoForForwarding' data-ref="452OpNoForForwarding">OpNoForForwarding</a>))</td></tr>
<tr><th id="3387">3387</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3388">3388</th><td></td></tr>
<tr><th id="3389">3389</th><td>  <i>// Check if the DefMI meet the requirement</i></td></tr>
<tr><th id="3390">3390</th><td><i>  // described in the III. If yes, set the ImmMO and RegMO accordingly.</i></td></tr>
<tr><th id="3391">3391</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="455ImmMO" title='ImmMO' data-type='llvm::MachineOperand *' data-ref="455ImmMO">ImmMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3392">3392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="456RegMO" title='RegMO' data-type='llvm::MachineOperand *' data-ref="456RegMO">RegMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3393">3393</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</a>(<span class='refarg'><a class="local col3 ref" href="#453DefMI" title='DefMI' data-ref="453DefMI">DefMI</a></span>, <a class="local col1 ref" href="#451III" title='III' data-ref="451III">III</a>, <span class='refarg'><a class="local col5 ref" href="#455ImmMO" title='ImmMO' data-ref="455ImmMO">ImmMO</a></span>, <span class='refarg'><a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a></span>))</td></tr>
<tr><th id="3394">3394</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3395">3395</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImmMO &amp;&amp; RegMO &amp;&amp; &quot;Imm and Reg operand must have been set&quot;) ? void (0) : __assert_fail (&quot;ImmMO &amp;&amp; RegMO &amp;&amp; \&quot;Imm and Reg operand must have been set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#455ImmMO" title='ImmMO' data-ref="455ImmMO">ImmMO</a> &amp;&amp; <a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a> &amp;&amp; <q>"Imm and Reg operand must have been set"</q>);</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td>  <i>// As we get the Imm operand now, we need to check if the ImmMO meet</i></td></tr>
<tr><th id="3398">3398</th><td><i>  // the requirement described in the III. If yes set the Imm.</i></td></tr>
<tr><th id="3399">3399</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="457Imm" title='Imm' data-type='int64_t' data-ref="457Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="3400">3400</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERl" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERl">isImmElgibleForForwarding</a>(*<a class="local col5 ref" href="#455ImmMO" title='ImmMO' data-ref="455ImmMO">ImmMO</a>, <a class="local col3 ref" href="#453DefMI" title='DefMI' data-ref="453DefMI">DefMI</a>, <a class="local col1 ref" href="#451III" title='III' data-ref="451III">III</a>, <span class='refarg'><a class="local col7 ref" href="#457Imm" title='Imm' data-ref="457Imm">Imm</a></span>))</td></tr>
<tr><th id="3401">3401</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3402">3402</th><td></td></tr>
<tr><th id="3403">3403</th><td>  <em>bool</em> <dfn class="local col8 decl" id="458IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-type='bool' data-ref="458IsFwdFeederRegKilled">IsFwdFeederRegKilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="3404">3404</th><td>  <i>// Check if the RegMO can be forwarded to MI.</i></td></tr>
<tr><th id="3405">3405</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" title='llvm::PPCInstrInfo::isRegElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb">isRegElgibleForForwarding</a>(*<a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a>, <a class="local col3 ref" href="#453DefMI" title='DefMI' data-ref="453DefMI">DefMI</a>, <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>, <a class="local col4 ref" href="#454KillDefMI" title='KillDefMI' data-ref="454KillDefMI">KillDefMI</a>,</td></tr>
<tr><th id="3406">3406</th><td>                                 <span class='refarg'><a class="local col8 ref" href="#458IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-ref="458IsFwdFeederRegKilled">IsFwdFeederRegKilled</a></span>))</td></tr>
<tr><th id="3407">3407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td>  <i>// Get killed info in case fixup needed after transformation.</i></td></tr>
<tr><th id="3410">3410</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="459ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-type='unsigned int' data-ref="459ForwardKilledOperandReg">ForwardKilledOperandReg</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="3411">3411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="460MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="460MRI">MRI</dfn> = <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3412">3412</th><td>  <em>bool</em> <dfn class="local col1 decl" id="461PostRA" title='PostRA' data-type='bool' data-ref="461PostRA">PostRA</dfn> = !<a class="local col0 ref" href="#460MRI" title='MRI' data-ref="460MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="3413">3413</th><td>  <b>if</b> (<a class="local col1 ref" href="#461PostRA" title='PostRA' data-ref="461PostRA">PostRA</a> &amp;&amp; <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#452OpNoForForwarding" title='OpNoForForwarding' data-ref="452OpNoForForwarding">OpNoForForwarding</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="3414">3414</th><td>    <a class="local col9 ref" href="#459ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="459ForwardKilledOperandReg">ForwardKilledOperandReg</a> = <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#452OpNoForForwarding" title='OpNoForForwarding' data-ref="452OpNoForForwarding">OpNoForForwarding</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3415">3415</th><td></td></tr>
<tr><th id="3416">3416</th><td>  <i>// We know that, the MI and DefMI both meet the pattern, and</i></td></tr>
<tr><th id="3417">3417</th><td><i>  // the Imm also meet the requirement with the new Imm-form.</i></td></tr>
<tr><th id="3418">3418</th><td><i>  // It is safe to do the transformation now.</i></td></tr>
<tr><th id="3419">3419</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;Replacing instruction:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Replacing instruction:\n"</q>);</td></tr>
<tr><th id="3420">3420</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="3421">3421</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;Fed by:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fed by:\n"</q>);</td></tr>
<tr><th id="3422">3422</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { DefMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#453DefMI" title='DefMI' data-ref="453DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="3423">3423</th><td></td></tr>
<tr><th id="3424">3424</th><td>  <i>// Update the base reg first.</i></td></tr>
<tr><th id="3425">3425</th><td>  <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#451III" title='III' data-ref="451III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="3426">3426</th><td>                                                        <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="3427">3427</th><td>                                                        <a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="3428">3428</th><td></td></tr>
<tr><th id="3429">3429</th><td>  <i>// Then, update the imm.</i></td></tr>
<tr><th id="3430">3430</th><td>  <b>if</b> (<a class="local col5 ref" href="#455ImmMO" title='ImmMO' data-ref="455ImmMO">ImmMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="3431">3431</th><td>    <i>// If the ImmMO is Imm, change the operand that has ZERO to that Imm</i></td></tr>
<tr><th id="3432">3432</th><td><i>    // directly.</i></td></tr>
<tr><th id="3433">3433</th><td>    <a class="member" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a></span>, <a class="local col1 ref" href="#451III" title='III' data-ref="451III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>, <a class="local col7 ref" href="#457Imm" title='Imm' data-ref="457Imm">Imm</a>);</td></tr>
<tr><th id="3434">3434</th><td>  }</td></tr>
<tr><th id="3435">3435</th><td>  <b>else</b> {</td></tr>
<tr><th id="3436">3436</th><td>    <i>// Otherwise, it is Constant Pool Index(CPI) or Global,</i></td></tr>
<tr><th id="3437">3437</th><td><i>    // which is relocation in fact. We need to replace the special zero</i></td></tr>
<tr><th id="3438">3438</th><td><i>    // register with ImmMO.</i></td></tr>
<tr><th id="3439">3439</th><td><i>    // Before that, we need to fixup the target flags for imm. </i></td></tr>
<tr><th id="3440">3440</th><td><i>    // For some reason, we miss to set the flag for the ImmMO if it is CPI.</i></td></tr>
<tr><th id="3441">3441</th><td>    <b>if</b> (DefMI.getOpcode() == PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span>)</td></tr>
<tr><th id="3442">3442</th><td>      <a class="local col5 ref" href="#455ImmMO" title='ImmMO' data-ref="455ImmMO">ImmMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TOC_LO" title='llvm::PPCII::TOF::MO_TOC_LO' data-ref="llvm::PPCII::TOF::MO_TOC_LO">MO_TOC_LO</a>);</td></tr>
<tr><th id="3443">3443</th><td></td></tr>
<tr><th id="3444">3444</th><td>    <i>// MI didn't have the interface such as MI.setOperand(i) though</i></td></tr>
<tr><th id="3445">3445</th><td><i>    // it has MI.getOperand(i). To repalce the ZERO MachineOperand with</i></td></tr>
<tr><th id="3446">3446</th><td><i>    // ImmMO, we need to remove ZERO operand and all the operands behind it,</i></td></tr>
<tr><th id="3447">3447</th><td><i>    // and, add the ImmMO, then, move back all the operands behind ZERO.</i></td></tr>
<tr><th id="3448">3448</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="462MOps" title='MOps' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="462MOps">MOps</dfn>;</td></tr>
<tr><th id="3449">3449</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="463i" title='i' data-type='unsigned int' data-ref="463i">i</dfn> = <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col3 ref" href="#463i" title='i' data-ref="463i">i</a> &gt;= <a class="local col1 ref" href="#451III" title='III' data-ref="451III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>; <a class="local col3 ref" href="#463i" title='i' data-ref="463i">i</a>--) {</td></tr>
<tr><th id="3450">3450</th><td>      <a class="local col2 ref" href="#462MOps" title='MOps' data-ref="462MOps">MOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463i" title='i' data-ref="463i">i</a>));</td></tr>
<tr><th id="3451">3451</th><td>      <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#463i" title='i' data-ref="463i">i</a>);</td></tr>
<tr><th id="3452">3452</th><td>    }</td></tr>
<tr><th id="3453">3453</th><td></td></tr>
<tr><th id="3454">3454</th><td>    <i>// Remove the last MO in the list, which is ZERO operand in fact.</i></td></tr>
<tr><th id="3455">3455</th><td>    <a class="local col2 ref" href="#462MOps" title='MOps' data-ref="462MOps">MOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="3456">3456</th><td>    <i>// Add the imm operand.</i></td></tr>
<tr><th id="3457">3457</th><td>    <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(*<a class="local col5 ref" href="#455ImmMO" title='ImmMO' data-ref="455ImmMO">ImmMO</a>);</td></tr>
<tr><th id="3458">3458</th><td>    <i>// Now add the rest back.</i></td></tr>
<tr><th id="3459">3459</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="464MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="464MO">MO</dfn> : <a class="local col2 ref" href="#462MOps" title='MOps' data-ref="462MOps">MOps</a>)</td></tr>
<tr><th id="3460">3460</th><td>      <a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>);</td></tr>
<tr><th id="3461">3461</th><td>  }</td></tr>
<tr><th id="3462">3462</th><td></td></tr>
<tr><th id="3463">3463</th><td>  <i>// Update the opcode.</i></td></tr>
<tr><th id="3464">3464</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(III.ImmOpcode));</td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td>  <i>// Fix up killed/dead flag after transformation.</i></td></tr>
<tr><th id="3467">3467</th><td><i>  // Pattern 1:</i></td></tr>
<tr><th id="3468">3468</th><td><i>  // x = ADD KilledFwdFeederReg, imm</i></td></tr>
<tr><th id="3469">3469</th><td><i>  // n = opn KilledFwdFeederReg(killed), regn</i></td></tr>
<tr><th id="3470">3470</th><td><i>  // y = XOP 0, x</i></td></tr>
<tr><th id="3471">3471</th><td><i>  // Pattern 2:</i></td></tr>
<tr><th id="3472">3472</th><td><i>  // x = ADD reg(killed), imm</i></td></tr>
<tr><th id="3473">3473</th><td><i>  // y = XOP 0, x</i></td></tr>
<tr><th id="3474">3474</th><td>  <b>if</b> (<a class="local col8 ref" href="#458IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-ref="458IsFwdFeederRegKilled">IsFwdFeederRegKilled</a> || <a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="3475">3475</th><td>    <a class="member" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(<span class='refarg'><a class="local col3 ref" href="#453DefMI" title='DefMI' data-ref="453DefMI">DefMI</a></span>, <span class='refarg'><a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a></span>, <a class="local col6 ref" href="#456RegMO" title='RegMO' data-ref="456RegMO">RegMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3476">3476</th><td>  <i>// Pattern 3:</i></td></tr>
<tr><th id="3477">3477</th><td><i>  // ForwardKilledOperandReg = ADD reg, imm</i></td></tr>
<tr><th id="3478">3478</th><td><i>  // y = XOP 0, ForwardKilledOperandReg(killed)</i></td></tr>
<tr><th id="3479">3479</th><td>  <b>if</b> (<a class="local col9 ref" href="#459ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="459ForwardKilledOperandReg">ForwardKilledOperandReg</a> != ~<var>0U</var>)</td></tr>
<tr><th id="3480">3480</th><td>    <a class="member" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(<span class='refarg'><a class="local col3 ref" href="#453DefMI" title='DefMI' data-ref="453DefMI">DefMI</a></span>, <span class='refarg'><a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a></span>, <a class="local col9 ref" href="#459ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="459ForwardKilledOperandReg">ForwardKilledOperandReg</a>);</td></tr>
<tr><th id="3481">3481</th><td></td></tr>
<tr><th id="3482">3482</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { dbgs() &lt;&lt; &quot;With:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"With:\n"</q>);</td></tr>
<tr><th id="3483">3483</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-instr-info&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col0 ref" href="#450MI" title='MI' data-ref="450MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="3484">3484</th><td></td></tr>
<tr><th id="3485">3485</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3486">3486</th><td>}</td></tr>
<tr><th id="3487">3487</th><td></td></tr>
<tr><th id="3488">3488</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l" title='llvm::PPCInstrInfo::transformToImmFormFedByLI' data-ref="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l">transformToImmFormFedByLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="465MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="465MI">MI</dfn>,</td></tr>
<tr><th id="3489">3489</th><td>                                             <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col6 decl" id="466III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="466III">III</dfn>,</td></tr>
<tr><th id="3490">3490</th><td>                                             <em>unsigned</em> <dfn class="local col7 decl" id="467ConstantOpNo" title='ConstantOpNo' data-type='unsigned int' data-ref="467ConstantOpNo">ConstantOpNo</dfn>,</td></tr>
<tr><th id="3491">3491</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="468DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="468DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3492">3492</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="469Imm" title='Imm' data-type='int64_t' data-ref="469Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="3493">3493</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="470MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="470MRI">MRI</dfn> = <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3494">3494</th><td>  <em>bool</em> <dfn class="local col1 decl" id="471PostRA" title='PostRA' data-type='bool' data-ref="471PostRA">PostRA</dfn> = !<a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="3495">3495</th><td>  <i>// Exit early if we can't convert this.</i></td></tr>
<tr><th id="3496">3496</th><td>  <b>if</b> ((<a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a> != <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>) &amp;&amp; !<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a>)</td></tr>
<tr><th id="3497">3497</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3498">3498</th><td>  <b>if</b> (<a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a> % <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</a>)</td></tr>
<tr><th id="3499">3499</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3500">3500</th><td>  <b>if</b> (<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a>)</td></tr>
<tr><th id="3501">3501</th><td>    <a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a> &amp;= ((<var>1</var> &lt;&lt; <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</a>) - <var>1</var>);</td></tr>
<tr><th id="3502">3502</th><td>  <b>if</b> (<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm">SignedImm</a>) {</td></tr>
<tr><th id="3503">3503</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="472ActualValue" title='ActualValue' data-type='llvm::APInt' data-ref="472ActualValue">ActualValue</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a>, <b>true</b>);</td></tr>
<tr><th id="3504">3504</th><td>    <b>if</b> (!<a class="local col2 ref" href="#472ActualValue" title='ActualValue' data-ref="472ActualValue">ActualValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a>))</td></tr>
<tr><th id="3505">3505</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3506">3506</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3507">3507</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="473UnsignedMax" title='UnsignedMax' data-type='uint64_t' data-ref="473UnsignedMax">UnsignedMax</dfn> = (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</a>) - <var>1</var>;</td></tr>
<tr><th id="3508">3508</th><td>    <b>if</b> ((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a> &gt; <a class="local col3 ref" href="#473UnsignedMax" title='UnsignedMax' data-ref="473UnsignedMax">UnsignedMax</a>)</td></tr>
<tr><th id="3509">3509</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3510">3510</th><td>  }</td></tr>
<tr><th id="3511">3511</th><td></td></tr>
<tr><th id="3512">3512</th><td>  <i>// If we're post-RA, the instructions don't agree on whether register zero is</i></td></tr>
<tr><th id="3513">3513</th><td><i>  // special, we can transform this as long as the register operand that will</i></td></tr>
<tr><th id="3514">3514</th><td><i>  // end up in the location where zero is special isn't R0.</i></td></tr>
<tr><th id="3515">3515</th><td>  <b>if</b> (<a class="local col1 ref" href="#471PostRA" title='PostRA' data-ref="471PostRA">PostRA</a> &amp;&amp; <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> != <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a>) {</td></tr>
<tr><th id="3516">3516</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="474PosForOrigZero" title='PosForOrigZero' data-type='unsigned int' data-ref="474PosForOrigZero">PosForOrigZero</dfn> = <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> ? <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> :</td></tr>
<tr><th id="3517">3517</th><td>      <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a> + <var>1</var>;</td></tr>
<tr><th id="3518">3518</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="475OrigZeroReg" title='OrigZeroReg' data-type='unsigned int' data-ref="475OrigZeroReg">OrigZeroReg</dfn> = <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#474PosForOrigZero" title='PosForOrigZero' data-ref="474PosForOrigZero">PosForOrigZero</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3519">3519</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="476NewZeroReg" title='NewZeroReg' data-type='unsigned int' data-ref="476NewZeroReg">NewZeroReg</dfn> = <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3520">3520</th><td>    <i>// If R0 is in the operand where zero is special for the new instruction,</i></td></tr>
<tr><th id="3521">3521</th><td><i>    // it is unsafe to transform if the constant operand isn't that operand.</i></td></tr>
<tr><th id="3522">3522</th><td>    <b>if</b> ((NewZeroReg == PPC::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::PPC&apos;">R0</span> || NewZeroReg == PPC::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::PPC&apos;">X0</span>) &amp;&amp;</td></tr>
<tr><th id="3523">3523</th><td>        ConstantOpNo != III.ZeroIsSpecialNew)</td></tr>
<tr><th id="3524">3524</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3525">3525</th><td>    <b>if</b> ((OrigZeroReg == PPC::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::PPC&apos;">R0</span> || OrigZeroReg == PPC::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::PPC&apos;">X0</span>) &amp;&amp;</td></tr>
<tr><th id="3526">3526</th><td>        ConstantOpNo != PosForOrigZero)</td></tr>
<tr><th id="3527">3527</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3528">3528</th><td>  }</td></tr>
<tr><th id="3529">3529</th><td></td></tr>
<tr><th id="3530">3530</th><td>  <i>// Get killed info in case fixup needed after transformation.</i></td></tr>
<tr><th id="3531">3531</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="477ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-type='unsigned int' data-ref="477ForwardKilledOperandReg">ForwardKilledOperandReg</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="3532">3532</th><td>  <b>if</b> (<a class="local col1 ref" href="#471PostRA" title='PostRA' data-ref="471PostRA">PostRA</a> &amp;&amp; <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="3533">3533</th><td>    <a class="local col7 ref" href="#477ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="477ForwardKilledOperandReg">ForwardKilledOperandReg</a> = <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3534">3534</th><td></td></tr>
<tr><th id="3535">3535</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="478Opc" title='Opc' data-type='unsigned int' data-ref="478Opc">Opc</dfn> = <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3536">3536</th><td>  <em>bool</em> <dfn class="local col9 decl" id="479SpecialShift32" title='SpecialShift32' data-type='bool' data-ref="479SpecialShift32">SpecialShift32</dfn> =</td></tr>
<tr><th id="3537">3537</th><td>    Opc == PPC::<span class='error' title="no member named &apos;SLW&apos; in namespace &apos;llvm::PPC&apos;">SLW</span> || Opc == PPC::<span class='error' title="no member named &apos;SLWo&apos; in namespace &apos;llvm::PPC&apos;">SLWo</span> || Opc == PPC::<span class='error' title="no member named &apos;SRW&apos; in namespace &apos;llvm::PPC&apos;">SRW</span> || Opc == PPC::<span class='error' title="no member named &apos;SRWo&apos; in namespace &apos;llvm::PPC&apos;">SRWo</span>;</td></tr>
<tr><th id="3538">3538</th><td>  <em>bool</em> <dfn class="local col0 decl" id="480SpecialShift64" title='SpecialShift64' data-type='bool' data-ref="480SpecialShift64">SpecialShift64</dfn> =</td></tr>
<tr><th id="3539">3539</th><td>    Opc == PPC::<span class='error' title="no member named &apos;SLD&apos; in namespace &apos;llvm::PPC&apos;">SLD</span> || Opc == PPC::<span class='error' title="no member named &apos;SLDo&apos; in namespace &apos;llvm::PPC&apos;">SLDo</span> || Opc == PPC::<span class='error' title="no member named &apos;SRD&apos; in namespace &apos;llvm::PPC&apos;">SRD</span> || Opc == PPC::<span class='error' title="no member named &apos;SRDo&apos; in namespace &apos;llvm::PPC&apos;">SRDo</span>;</td></tr>
<tr><th id="3540">3540</th><td>  <em>bool</em> <dfn class="local col1 decl" id="481SetCR" title='SetCR' data-type='bool' data-ref="481SetCR">SetCR</dfn> = Opc == PPC::<span class='error' title="no member named &apos;SLWo&apos; in namespace &apos;llvm::PPC&apos;">SLWo</span> || Opc == PPC::<span class='error' title="no member named &apos;SRWo&apos; in namespace &apos;llvm::PPC&apos;">SRWo</span> ||</td></tr>
<tr><th id="3541">3541</th><td>    Opc == PPC::<span class='error' title="no member named &apos;SLDo&apos; in namespace &apos;llvm::PPC&apos;">SLDo</span> || Opc == PPC::<span class='error' title="no member named &apos;SRDo&apos; in namespace &apos;llvm::PPC&apos;">SRDo</span>;</td></tr>
<tr><th id="3542">3542</th><td>  <em>bool</em> <dfn class="local col2 decl" id="482RightShift" title='RightShift' data-type='bool' data-ref="482RightShift">RightShift</dfn> =</td></tr>
<tr><th id="3543">3543</th><td>    Opc == PPC::<span class='error' title="no member named &apos;SRW&apos; in namespace &apos;llvm::PPC&apos;">SRW</span> || Opc == PPC::<span class='error' title="no member named &apos;SRWo&apos; in namespace &apos;llvm::PPC&apos;">SRWo</span> || Opc == PPC::<span class='error' title="no member named &apos;SRD&apos; in namespace &apos;llvm::PPC&apos;">SRD</span> || Opc == PPC::<span class='error' title="no member named &apos;SRDo&apos; in namespace &apos;llvm::PPC&apos;">SRDo</span>;</td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(III.ImmOpcode));</td></tr>
<tr><th id="3546">3546</th><td>  <b>if</b> (<a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a> == <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>) {</td></tr>
<tr><th id="3547">3547</th><td>    <i>// Converting shifts to immediate form is a bit tricky since they may do</i></td></tr>
<tr><th id="3548">3548</th><td><i>    // one of three things:</i></td></tr>
<tr><th id="3549">3549</th><td><i>    // 1. If the shift amount is between OpSize and 2*OpSize, the result is zero</i></td></tr>
<tr><th id="3550">3550</th><td><i>    // 2. If the shift amount is zero, the result is unchanged (save for maybe</i></td></tr>
<tr><th id="3551">3551</th><td><i>    //    setting CR0)</i></td></tr>
<tr><th id="3552">3552</th><td><i>    // 3. If the shift amount is in [1, OpSize), it's just a shift</i></td></tr>
<tr><th id="3553">3553</th><td>    <b>if</b> (<a class="local col9 ref" href="#479SpecialShift32" title='SpecialShift32' data-ref="479SpecialShift32">SpecialShift32</a> || <a class="local col0 ref" href="#480SpecialShift64" title='SpecialShift64' data-ref="480SpecialShift64">SpecialShift64</a>) {</td></tr>
<tr><th id="3554">3554</th><td>      <a class="type" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo">LoadImmediateInfo</a> <a class="ref fake" href="PPCInstrInfo.h.html#105" title='llvm::LoadImmediateInfo::LoadImmediateInfo' data-ref="_ZN4llvm17LoadImmediateInfoC1Ev"></a><dfn class="local col3 decl" id="483LII" title='LII' data-type='llvm::LoadImmediateInfo' data-ref="483LII">LII</dfn>;</td></tr>
<tr><th id="3555">3555</th><td>      <a class="local col3 ref" href="#483LII" title='LII' data-ref="483LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm">Imm</a> = <var>0</var>;</td></tr>
<tr><th id="3556">3556</th><td>      <a class="local col3 ref" href="#483LII" title='LII' data-ref="483LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR">SetCR</a> = <a class="local col1 ref" href="#481SetCR" title='SetCR' data-ref="481SetCR">SetCR</a>;</td></tr>
<tr><th id="3557">3557</th><td>      <a class="local col3 ref" href="#483LII" title='LII' data-ref="483LII">LII</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit">Is64Bit</a> = <a class="local col0 ref" href="#480SpecialShift64" title='SpecialShift64' data-ref="480SpecialShift64">SpecialShift64</a>;</td></tr>
<tr><th id="3558">3558</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="484ShAmt" title='ShAmt' data-type='uint64_t' data-ref="484ShAmt">ShAmt</dfn> = <a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a> &amp; (<a class="local col9 ref" href="#479SpecialShift32" title='SpecialShift32' data-ref="479SpecialShift32">SpecialShift32</a> ? <var>0x1F</var> : <var>0x3F</var>);</td></tr>
<tr><th id="3559">3559</th><td>      <b>if</b> (<a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a> &amp; (<a class="local col9 ref" href="#479SpecialShift32" title='SpecialShift32' data-ref="479SpecialShift32">SpecialShift32</a> ? <var>0x20</var> : <var>0x40</var>))</td></tr>
<tr><th id="3560">3560</th><td>        <a class="member" href="#_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col3 ref" href="#483LII" title='LII' data-ref="483LII">LII</a>);</td></tr>
<tr><th id="3561">3561</th><td>      <i>// Shifts by zero don't change the value. If we don't need to set CR0,</i></td></tr>
<tr><th id="3562">3562</th><td><i>      // just convert this to a COPY. Can't do this post-RA since we've already</i></td></tr>
<tr><th id="3563">3563</th><td><i>      // cleaned up the copies.</i></td></tr>
<tr><th id="3564">3564</th><td>      <b>else</b> <b>if</b> (!<a class="local col1 ref" href="#481SetCR" title='SetCR' data-ref="481SetCR">SetCR</a> &amp;&amp; <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a> == <var>0</var> &amp;&amp; !<a class="local col1 ref" href="#471PostRA" title='PostRA' data-ref="471PostRA">PostRA</a>) {</td></tr>
<tr><th id="3565">3565</th><td>        <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3566">3566</th><td>        MI.setDesc(get(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>));</td></tr>
<tr><th id="3567">3567</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3568">3568</th><td>        <i>// The 32 bit and 64 bit instructions are quite different.</i></td></tr>
<tr><th id="3569">3569</th><td>        <b>if</b> (<a class="local col9 ref" href="#479SpecialShift32" title='SpecialShift32' data-ref="479SpecialShift32">SpecialShift32</a>) {</td></tr>
<tr><th id="3570">3570</th><td>          <i>// Left shifts use (N, 0, 31-N), right shifts use (32-N, N, 31).</i></td></tr>
<tr><th id="3571">3571</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="485SH" title='SH' data-type='uint64_t' data-ref="485SH">SH</dfn> = <a class="local col2 ref" href="#482RightShift" title='RightShift' data-ref="482RightShift">RightShift</a> ? <var>32</var> - <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a> : <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a>;</td></tr>
<tr><th id="3572">3572</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="486MB" title='MB' data-type='uint64_t' data-ref="486MB">MB</dfn> = <a class="local col2 ref" href="#482RightShift" title='RightShift' data-ref="482RightShift">RightShift</a> ? <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a> : <var>0</var>;</td></tr>
<tr><th id="3573">3573</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="487ME" title='ME' data-type='uint64_t' data-ref="487ME">ME</dfn> = <a class="local col2 ref" href="#482RightShift" title='RightShift' data-ref="482RightShift">RightShift</a> ? <var>31</var> : <var>31</var> - <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a>;</td></tr>
<tr><th id="3574">3574</th><td>          <a class="member" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>, <a class="local col5 ref" href="#485SH" title='SH' data-ref="485SH">SH</a>);</td></tr>
<tr><th id="3575">3575</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#486MB" title='MB' data-ref="486MB">MB</a>)</td></tr>
<tr><th id="3576">3576</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#487ME" title='ME' data-ref="487ME">ME</a>);</td></tr>
<tr><th id="3577">3577</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3578">3578</th><td>          <i>// Left shifts use (N, 63-N), right shifts use (64-N, N).</i></td></tr>
<tr><th id="3579">3579</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="488SH" title='SH' data-type='uint64_t' data-ref="488SH">SH</dfn> = <a class="local col2 ref" href="#482RightShift" title='RightShift' data-ref="482RightShift">RightShift</a> ? <var>64</var> - <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a> : <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a>;</td></tr>
<tr><th id="3580">3580</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="489ME" title='ME' data-type='uint64_t' data-ref="489ME">ME</dfn> = <a class="local col2 ref" href="#482RightShift" title='RightShift' data-ref="482RightShift">RightShift</a> ? <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a> : <var>63</var> - <a class="local col4 ref" href="#484ShAmt" title='ShAmt' data-ref="484ShAmt">ShAmt</a>;</td></tr>
<tr><th id="3581">3581</th><td>          <a class="member" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>, <a class="local col8 ref" href="#488SH" title='SH' data-ref="488SH">SH</a>);</td></tr>
<tr><th id="3582">3582</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#489ME" title='ME' data-ref="489ME">ME</a>);</td></tr>
<tr><th id="3583">3583</th><td>        }</td></tr>
<tr><th id="3584">3584</th><td>      }</td></tr>
<tr><th id="3585">3585</th><td>    } <b>else</b></td></tr>
<tr><th id="3586">3586</th><td>      <a class="member" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a>, <a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a>);</td></tr>
<tr><th id="3587">3587</th><td>  }</td></tr>
<tr><th id="3588">3588</th><td>  <i>// Convert commutative instructions (switch the operands and convert the</i></td></tr>
<tr><th id="3589">3589</th><td><i>  // desired one to an immediate.</i></td></tr>
<tr><th id="3590">3590</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</a>) {</td></tr>
<tr><th id="3591">3591</th><td>    <a class="member" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a>, <a class="local col9 ref" href="#469Imm" title='Imm' data-ref="469Imm">Imm</a>);</td></tr>
<tr><th id="3592">3592</th><td>    <a class="tu ref" href="#_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" title='swapMIOperands' data-use='c' data-ref="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">swapMIOperands</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col7 ref" href="#467ConstantOpNo" title='ConstantOpNo' data-ref="467ConstantOpNo">ConstantOpNo</a>, <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>);</td></tr>
<tr><th id="3593">3593</th><td>  } <b>else</b></td></tr>
<tr><th id="3594">3594</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should have exited early!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3594)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have exited early!"</q>);</td></tr>
<tr><th id="3595">3595</th><td></td></tr>
<tr><th id="3596">3596</th><td>  <i>// For instructions for which the constant register replaces a different</i></td></tr>
<tr><th id="3597">3597</th><td><i>  // operand than where the immediate goes, we need to swap them.</i></td></tr>
<tr><th id="3598">3598</th><td>  <b>if</b> (<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a> != <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</a>)</td></tr>
<tr><th id="3599">3599</th><td>    <a class="tu ref" href="#_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" title='swapMIOperands' data-use='c' data-ref="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">swapMIOperands</a>(<span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</a>, <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</a>);</td></tr>
<tr><th id="3600">3600</th><td></td></tr>
<tr><th id="3601">3601</th><td>  <i>// If the special R0/X0 register index are different for original instruction</i></td></tr>
<tr><th id="3602">3602</th><td><i>  // and new instruction, we need to fix up the register class in new</i></td></tr>
<tr><th id="3603">3603</th><td><i>  // instruction.</i></td></tr>
<tr><th id="3604">3604</th><td>  <b>if</b> (!<a class="local col1 ref" href="#471PostRA" title='PostRA' data-ref="471PostRA">PostRA</a> &amp;&amp; <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> != <a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a>) {</td></tr>
<tr><th id="3605">3605</th><td>    <b>if</b> (<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a>) {</td></tr>
<tr><th id="3606">3606</th><td>      <i>// If operand at III.ZeroIsSpecialNew is physical reg(eg: ZERO/ZERO8), no</i></td></tr>
<tr><th id="3607">3607</th><td><i>      // need to fix up register class.</i></td></tr>
<tr><th id="3608">3608</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="490RegToModify" title='RegToModify' data-type='unsigned int' data-ref="490RegToModify">RegToModify</dfn> = <a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#466III" title='III' data-ref="466III">III</a>.<a class="ref" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3609">3609</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#490RegToModify" title='RegToModify' data-ref="490RegToModify">RegToModify</a>)) {</td></tr>
<tr><th id="3610">3610</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="491NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="491NewRC">NewRC</dfn> =</td></tr>
<tr><th id="3611">3611</th><td>          MRI.getRegClass(RegToModify)-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>) ?</td></tr>
<tr><th id="3612">3612</th><td>          &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>;</td></tr>
<tr><th id="3613">3613</th><td>        <a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col0 ref" href="#490RegToModify" title='RegToModify' data-ref="490RegToModify">RegToModify</a>, <a class="local col1 ref" href="#491NewRC" title='NewRC' data-ref="491NewRC">NewRC</a>);</td></tr>
<tr><th id="3614">3614</th><td>      }</td></tr>
<tr><th id="3615">3615</th><td>    }</td></tr>
<tr><th id="3616">3616</th><td>  }</td></tr>
<tr><th id="3617">3617</th><td></td></tr>
<tr><th id="3618">3618</th><td>  <i>// Fix up killed/dead flag after transformation.</i></td></tr>
<tr><th id="3619">3619</th><td><i>  // Pattern:</i></td></tr>
<tr><th id="3620">3620</th><td><i>  // ForwardKilledOperandReg = LI imm</i></td></tr>
<tr><th id="3621">3621</th><td><i>  // y = XOP reg, ForwardKilledOperandReg(killed)</i></td></tr>
<tr><th id="3622">3622</th><td>  <b>if</b> (<a class="local col7 ref" href="#477ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="477ForwardKilledOperandReg">ForwardKilledOperandReg</a> != ~<var>0U</var>)</td></tr>
<tr><th id="3623">3623</th><td>    <a class="member" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(<span class='refarg'><a class="local col8 ref" href="#468DefMI" title='DefMI' data-ref="468DefMI">DefMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a></span>, <a class="local col7 ref" href="#477ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="477ForwardKilledOperandReg">ForwardKilledOperandReg</a>);</td></tr>
<tr><th id="3624">3624</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3625">3625</th><td>}</td></tr>
<tr><th id="3626">3626</th><td></td></tr>
<tr><th id="3627">3627</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="3628">3628</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="492RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="492RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="3629">3629</th><td>  <b>if</b> (Subtarget.hasVSX() &amp;&amp; RC == &amp;PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>)</td></tr>
<tr><th id="3630">3630</th><td>    <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>;</td></tr>
<tr><th id="3631">3631</th><td>  <b>return</b> <a class="local col2 ref" href="#492RC" title='RC' data-ref="492RC">RC</a>;</td></tr>
<tr><th id="3632">3632</th><td>}</td></tr>
<tr><th id="3633">3633</th><td></td></tr>
<tr><th id="3634">3634</th><td><em>int</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj" title='llvm::PPCInstrInfo::getRecordFormOpcode' data-ref="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj">getRecordFormOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="493Opcode" title='Opcode' data-type='unsigned int' data-ref="493Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="3635">3635</th><td>  <b>return</b> PPC::<span class='error' title="no member named &apos;getRecordFormOpcode&apos; in namespace &apos;llvm::PPC&apos;">getRecordFormOpcode</span>(Opcode);</td></tr>
<tr><th id="3636">3636</th><td>}</td></tr>
<tr><th id="3637">3637</th><td></td></tr>
<tr><th id="3638">3638</th><td><i  data-doc="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">// This function returns true if the machine instruction</i></td></tr>
<tr><th id="3639">3639</th><td><i  data-doc="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">// always outputs a value by sign-extending a 32 bit value,</i></td></tr>
<tr><th id="3640">3640</th><td><i  data-doc="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">// i.e. 0 to 31-th bits are same as 32-th bit.</i></td></tr>
<tr><th id="3641">3641</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE" title='isSignExtendingOp' data-type='bool isSignExtendingOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">isSignExtendingOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="494MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="494MI">MI</dfn>) {</td></tr>
<tr><th id="3642">3642</th><td>  <em>int</em> <dfn class="local col5 decl" id="495Opcode" title='Opcode' data-type='int' data-ref="495Opcode">Opcode</dfn> = <a class="local col4 ref" href="#494MI" title='MI' data-ref="494MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3643">3643</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>     || Opcode == PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>     ||</td></tr>
<tr><th id="3644">3644</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span>    ||</td></tr>
<tr><th id="3645">3645</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SRAW&apos; in namespace &apos;llvm::PPC&apos;">SRAW</span>   || Opcode == PPC::<span class='error' title="no member named &apos;SRAWo&apos; in namespace &apos;llvm::PPC&apos;">SRAWo</span>   ||</td></tr>
<tr><th id="3646">3646</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SRAWI&apos; in namespace &apos;llvm::PPC&apos;">SRAWI</span>  || Opcode == PPC::<span class='error' title="no member named &apos;SRAWIo&apos; in namespace &apos;llvm::PPC&apos;">SRAWIo</span>  ||</td></tr>
<tr><th id="3647">3647</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LWAX&apos; in namespace &apos;llvm::PPC&apos;">LWAX</span>    ||</td></tr>
<tr><th id="3648">3648</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;">LWA_32</span> || Opcode == PPC::<span class='error' title="no member named &apos;LWAX_32&apos; in namespace &apos;llvm::PPC&apos;">LWAX_32</span> ||</td></tr>
<tr><th id="3649">3649</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHA&apos; in namespace &apos;llvm::PPC&apos;">LHA</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LHAX&apos; in namespace &apos;llvm::PPC&apos;">LHAX</span>    ||</td></tr>
<tr><th id="3650">3650</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHA8&apos; in namespace &apos;llvm::PPC&apos;">LHA8</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LHAX8&apos; in namespace &apos;llvm::PPC&apos;">LHAX8</span>   ||</td></tr>
<tr><th id="3651">3651</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>    ||</td></tr>
<tr><th id="3652">3652</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span>   ||</td></tr>
<tr><th id="3653">3653</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZU&apos; in namespace &apos;llvm::PPC&apos;">LBZU</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LBZUX&apos; in namespace &apos;llvm::PPC&apos;">LBZUX</span>   ||</td></tr>
<tr><th id="3654">3654</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZU8&apos; in namespace &apos;llvm::PPC&apos;">LBZU8</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LBZUX8&apos; in namespace &apos;llvm::PPC&apos;">LBZUX8</span>  ||</td></tr>
<tr><th id="3655">3655</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>    ||</td></tr>
<tr><th id="3656">3656</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span>   ||</td></tr>
<tr><th id="3657">3657</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZU&apos; in namespace &apos;llvm::PPC&apos;">LHZU</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LHZUX&apos; in namespace &apos;llvm::PPC&apos;">LHZUX</span>   ||</td></tr>
<tr><th id="3658">3658</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZU8&apos; in namespace &apos;llvm::PPC&apos;">LHZU8</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LHZUX8&apos; in namespace &apos;llvm::PPC&apos;">LHZUX8</span>  ||</td></tr>
<tr><th id="3659">3659</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTSB&apos; in namespace &apos;llvm::PPC&apos;">EXTSB</span>  || Opcode == PPC::<span class='error' title="no member named &apos;EXTSBo&apos; in namespace &apos;llvm::PPC&apos;">EXTSBo</span>  ||</td></tr>
<tr><th id="3660">3660</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTSH&apos; in namespace &apos;llvm::PPC&apos;">EXTSH</span>  || Opcode == PPC::<span class='error' title="no member named &apos;EXTSHo&apos; in namespace &apos;llvm::PPC&apos;">EXTSHo</span>  ||</td></tr>
<tr><th id="3661">3661</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTSB8&apos; in namespace &apos;llvm::PPC&apos;">EXTSB8</span> || Opcode == PPC::<span class='error' title="no member named &apos;EXTSH8&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8</span>  ||</td></tr>
<tr><th id="3662">3662</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTSW&apos; in namespace &apos;llvm::PPC&apos;">EXTSW</span>  || Opcode == PPC::<span class='error' title="no member named &apos;EXTSWo&apos; in namespace &apos;llvm::PPC&apos;">EXTSWo</span>  ||</td></tr>
<tr><th id="3663">3663</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SETB&apos; in namespace &apos;llvm::PPC&apos;">SETB</span>   || Opcode == PPC::<span class='error' title="no member named &apos;SETB8&apos; in namespace &apos;llvm::PPC&apos;">SETB8</span>   ||</td></tr>
<tr><th id="3664">3664</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTSH8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8_32_64</span> || Opcode == PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span> ||</td></tr>
<tr><th id="3665">3665</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTSB8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSB8_32_64</span>)</td></tr>
<tr><th id="3666">3666</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3667">3667</th><td></td></tr>
<tr><th id="3668">3668</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span> &amp;&amp; MI.getOperand(<var>3</var>).getImm() &gt;= <var>33</var>)</td></tr>
<tr><th id="3669">3669</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3670">3670</th><td></td></tr>
<tr><th id="3671">3671</th><td>  <b>if</b> ((Opcode == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span> ||</td></tr>
<tr><th id="3672">3672</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLWNM&apos; in namespace &apos;llvm::PPC&apos;">RLWNM</span>  || Opcode == PPC::<span class='error' title="no member named &apos;RLWNMo&apos; in namespace &apos;llvm::PPC&apos;">RLWNMo</span>) &amp;&amp;</td></tr>
<tr><th id="3673">3673</th><td>      MI.getOperand(<var>3</var>).getImm() &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3674">3674</th><td>      MI.getOperand(<var>3</var>).getImm() &lt;= MI.getOperand(<var>4</var>).getImm())</td></tr>
<tr><th id="3675">3675</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3676">3676</th><td></td></tr>
<tr><th id="3677">3677</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3678">3678</th><td>}</td></tr>
<tr><th id="3679">3679</th><td></td></tr>
<tr><th id="3680">3680</th><td><i  data-doc="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">// This function returns true if the machine instruction</i></td></tr>
<tr><th id="3681">3681</th><td><i  data-doc="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">// always outputs zeros in higher 32 bits.</i></td></tr>
<tr><th id="3682">3682</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE" title='isZeroExtendingOp' data-type='bool isZeroExtendingOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">isZeroExtendingOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="496MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="496MI">MI</dfn>) {</td></tr>
<tr><th id="3683">3683</th><td>  <em>int</em> <dfn class="local col7 decl" id="497Opcode" title='Opcode' data-type='int' data-ref="497Opcode">Opcode</dfn> = <a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3684">3684</th><td>  <i>// The 16-bit immediate is sign-extended in li/lis.</i></td></tr>
<tr><th id="3685">3685</th><td><i>  // If the most significant bit is zero, all higher bits are zero.</i></td></tr>
<tr><th id="3686">3686</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> ||</td></tr>
<tr><th id="3687">3687</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span> || Opcode == PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span>) {</td></tr>
<tr><th id="3688">3688</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="498Imm" title='Imm' data-type='int64_t' data-ref="498Imm">Imm</dfn> = <a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3689">3689</th><td>    <b>if</b> (((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col8 ref" href="#498Imm" title='Imm' data-ref="498Imm">Imm</a> &amp; ~<var>0x7FFFuLL</var>) == <var>0</var>)</td></tr>
<tr><th id="3690">3690</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3691">3691</th><td>  }</td></tr>
<tr><th id="3692">3692</th><td></td></tr>
<tr><th id="3693">3693</th><td>  <i>// We have some variations of rotate-and-mask instructions</i></td></tr>
<tr><th id="3694">3694</th><td><i>  // that clear higher 32-bits.</i></td></tr>
<tr><th id="3695">3695</th><td>  <b>if</b> ((Opcode == PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span> ||</td></tr>
<tr><th id="3696">3696</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLDCL&apos; in namespace &apos;llvm::PPC&apos;">RLDCL</span>  || Opcode == PPC::<span class='error' title="no member named &apos;RLDCLo&apos; in namespace &apos;llvm::PPC&apos;">RLDCLo</span>  ||</td></tr>
<tr><th id="3697">3697</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLDICL_32_64&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32_64</span>) &amp;&amp;</td></tr>
<tr><th id="3698">3698</th><td>      MI.getOperand(<var>3</var>).getImm() &gt;= <var>32</var>)</td></tr>
<tr><th id="3699">3699</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td>  <b>if</b> ((Opcode == PPC::<span class='error' title="no member named &apos;RLDIC&apos; in namespace &apos;llvm::PPC&apos;">RLDIC</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLDICo&apos; in namespace &apos;llvm::PPC&apos;">RLDICo</span>) &amp;&amp;</td></tr>
<tr><th id="3702">3702</th><td>      MI.getOperand(<var>3</var>).getImm() &gt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="3703">3703</th><td>      MI.getOperand(<var>3</var>).getImm() &lt;= <var>63</var> - MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="3704">3704</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3705">3705</th><td></td></tr>
<tr><th id="3706">3706</th><td>  <b>if</b> ((Opcode == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>  || Opcode == PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span> ||</td></tr>
<tr><th id="3707">3707</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLWNM&apos; in namespace &apos;llvm::PPC&apos;">RLWNM</span>   || Opcode == PPC::<span class='error' title="no member named &apos;RLWNMo&apos; in namespace &apos;llvm::PPC&apos;">RLWNMo</span>  ||</td></tr>
<tr><th id="3708">3708</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLWNM8&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8</span>) &amp;&amp;</td></tr>
<tr><th id="3709">3709</th><td>      MI.getOperand(<var>3</var>).getImm() &lt;= MI.getOperand(<var>4</var>).getImm())</td></tr>
<tr><th id="3710">3710</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3711">3711</th><td></td></tr>
<tr><th id="3712">3712</th><td>  <i>// There are other instructions that clear higher 32-bits.</i></td></tr>
<tr><th id="3713">3713</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;CNTLZW&apos; in namespace &apos;llvm::PPC&apos;">CNTLZW</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTLZWo&apos; in namespace &apos;llvm::PPC&apos;">CNTLZWo</span> ||</td></tr>
<tr><th id="3714">3714</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTTZW&apos; in namespace &apos;llvm::PPC&apos;">CNTTZW</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTTZWo&apos; in namespace &apos;llvm::PPC&apos;">CNTTZWo</span> ||</td></tr>
<tr><th id="3715">3715</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTLZW8&apos; in namespace &apos;llvm::PPC&apos;">CNTLZW8</span> || Opcode == PPC::<span class='error' title="no member named &apos;CNTTZW8&apos; in namespace &apos;llvm::PPC&apos;">CNTTZW8</span> ||</td></tr>
<tr><th id="3716">3716</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTLZD&apos; in namespace &apos;llvm::PPC&apos;">CNTLZD</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTLZDo&apos; in namespace &apos;llvm::PPC&apos;">CNTLZDo</span> ||</td></tr>
<tr><th id="3717">3717</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTTZD&apos; in namespace &apos;llvm::PPC&apos;">CNTTZD</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTTZDo&apos; in namespace &apos;llvm::PPC&apos;">CNTTZDo</span> ||</td></tr>
<tr><th id="3718">3718</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;POPCNTD&apos; in namespace &apos;llvm::PPC&apos;">POPCNTD</span> || Opcode == PPC::<span class='error' title="no member named &apos;POPCNTW&apos; in namespace &apos;llvm::PPC&apos;">POPCNTW</span> ||</td></tr>
<tr><th id="3719">3719</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SLW&apos; in namespace &apos;llvm::PPC&apos;">SLW</span>     || Opcode == PPC::<span class='error' title="no member named &apos;SLWo&apos; in namespace &apos;llvm::PPC&apos;">SLWo</span>    ||</td></tr>
<tr><th id="3720">3720</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SRW&apos; in namespace &apos;llvm::PPC&apos;">SRW</span>     || Opcode == PPC::<span class='error' title="no member named &apos;SRWo&apos; in namespace &apos;llvm::PPC&apos;">SRWo</span>    ||</td></tr>
<tr><th id="3721">3721</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SLW8&apos; in namespace &apos;llvm::PPC&apos;">SLW8</span>    || Opcode == PPC::<span class='error' title="no member named &apos;SRW8&apos; in namespace &apos;llvm::PPC&apos;">SRW8</span>    ||</td></tr>
<tr><th id="3722">3722</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SLWI&apos; in namespace &apos;llvm::PPC&apos;">SLWI</span>    || Opcode == PPC::<span class='error' title="no member named &apos;SLWIo&apos; in namespace &apos;llvm::PPC&apos;">SLWIo</span>   ||</td></tr>
<tr><th id="3723">3723</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;SRWI&apos; in namespace &apos;llvm::PPC&apos;">SRWI</span>    || Opcode == PPC::<span class='error' title="no member named &apos;SRWIo&apos; in namespace &apos;llvm::PPC&apos;">SRWIo</span>   ||</td></tr>
<tr><th id="3724">3724</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>     || Opcode == PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>    ||</td></tr>
<tr><th id="3725">3725</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWZU&apos; in namespace &apos;llvm::PPC&apos;">LWZU</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LWZUX&apos; in namespace &apos;llvm::PPC&apos;">LWZUX</span>   ||</td></tr>
<tr><th id="3726">3726</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWBRX&apos; in namespace &apos;llvm::PPC&apos;">LWBRX</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LHBRX&apos; in namespace &apos;llvm::PPC&apos;">LHBRX</span>   ||</td></tr>
<tr><th id="3727">3727</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span>     || Opcode == PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>    ||</td></tr>
<tr><th id="3728">3728</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZU&apos; in namespace &apos;llvm::PPC&apos;">LHZU</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LHZUX&apos; in namespace &apos;llvm::PPC&apos;">LHZUX</span>   ||</td></tr>
<tr><th id="3729">3729</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span>     || Opcode == PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>    ||</td></tr>
<tr><th id="3730">3730</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZU&apos; in namespace &apos;llvm::PPC&apos;">LBZU</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LBZUX&apos; in namespace &apos;llvm::PPC&apos;">LBZUX</span>   ||</td></tr>
<tr><th id="3731">3731</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LWZX8&apos; in namespace &apos;llvm::PPC&apos;">LWZX8</span>   ||</td></tr>
<tr><th id="3732">3732</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWZU8&apos; in namespace &apos;llvm::PPC&apos;">LWZU8</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LWZUX8&apos; in namespace &apos;llvm::PPC&apos;">LWZUX8</span>  ||</td></tr>
<tr><th id="3733">3733</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LWBRX8&apos; in namespace &apos;llvm::PPC&apos;">LWBRX8</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LHBRX8&apos; in namespace &apos;llvm::PPC&apos;">LHBRX8</span>  ||</td></tr>
<tr><th id="3734">3734</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span>   ||</td></tr>
<tr><th id="3735">3735</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZU8&apos; in namespace &apos;llvm::PPC&apos;">LHZU8</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LHZUX8&apos; in namespace &apos;llvm::PPC&apos;">LHZUX8</span>  ||</td></tr>
<tr><th id="3736">3736</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>    || Opcode == PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span>   ||</td></tr>
<tr><th id="3737">3737</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZU8&apos; in namespace &apos;llvm::PPC&apos;">LBZU8</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LBZUX8&apos; in namespace &apos;llvm::PPC&apos;">LBZUX8</span>  ||</td></tr>
<tr><th id="3738">3738</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span>   || Opcode == PPC::<span class='error' title="no member named &apos;ANDISo&apos; in namespace &apos;llvm::PPC&apos;">ANDISo</span>  ||</td></tr>
<tr><th id="3739">3739</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;ROTRWI&apos; in namespace &apos;llvm::PPC&apos;">ROTRWI</span>  || Opcode == PPC::<span class='error' title="no member named &apos;ROTRWIo&apos; in namespace &apos;llvm::PPC&apos;">ROTRWIo</span> ||</td></tr>
<tr><th id="3740">3740</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;EXTLWI&apos; in namespace &apos;llvm::PPC&apos;">EXTLWI</span>  || Opcode == PPC::<span class='error' title="no member named &apos;EXTLWIo&apos; in namespace &apos;llvm::PPC&apos;">EXTLWIo</span> ||</td></tr>
<tr><th id="3741">3741</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;MFVSRWZ&apos; in namespace &apos;llvm::PPC&apos;">MFVSRWZ</span>)</td></tr>
<tr><th id="3742">3742</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3743">3743</th><td></td></tr>
<tr><th id="3744">3744</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3745">3745</th><td>}</td></tr>
<tr><th id="3746">3746</th><td></td></tr>
<tr><th id="3747">3747</th><td><i>// This function returns true if the input MachineInstr is a TOC save</i></td></tr>
<tr><th id="3748">3748</th><td><i>// instruction.</i></td></tr>
<tr><th id="3749">3749</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isTOCSaveMI' data-ref="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE">isTOCSaveMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="499MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="499MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3750">3750</th><td>  <b>if</b> (!<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3751">3751</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3752">3752</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="500TOCSaveOffset" title='TOCSaveOffset' data-type='unsigned int' data-ref="500TOCSaveOffset">TOCSaveOffset</dfn> = <a class="member" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getFrameLoweringEv" title='llvm::PPCSubtarget::getFrameLowering' data-ref="_ZNK4llvm12PPCSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering16getTOCSaveOffsetEv" title='llvm::PPCFrameLowering::getTOCSaveOffset' data-ref="_ZNK4llvm16PPCFrameLowering16getTOCSaveOffsetEv">getTOCSaveOffset</a>();</td></tr>
<tr><th id="3753">3753</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="501StackOffset" title='StackOffset' data-type='unsigned int' data-ref="501StackOffset">StackOffset</dfn> = <a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3754">3754</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="502StackReg" title='StackReg' data-type='unsigned int' data-ref="502StackReg">StackReg</dfn> = <a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3755">3755</th><td>  <b>if</b> (StackReg == PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span> &amp;&amp; StackOffset == TOCSaveOffset)</td></tr>
<tr><th id="3756">3756</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3757">3757</th><td></td></tr>
<tr><th id="3758">3758</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3759">3759</th><td>}</td></tr>
<tr><th id="3760">3760</th><td></td></tr>
<tr><th id="3761">3761</th><td><i  data-doc="MAX_DEPTH">// We limit the max depth to track incoming values of PHIs or binary ops</i></td></tr>
<tr><th id="3762">3762</th><td><i  data-doc="MAX_DEPTH">// (e.g. AND) to avoid excessive cost.</i></td></tr>
<tr><th id="3763">3763</th><td><em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="MAX_DEPTH" title='MAX_DEPTH' data-type='const unsigned int' data-ref="MAX_DEPTH">MAX_DEPTH</dfn> = <var>1</var>;</td></tr>
<tr><th id="3764">3764</th><td></td></tr>
<tr><th id="3765">3765</th><td><em>bool</em></td></tr>
<tr><th id="3766">3766</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="503MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="503MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="504SignExt" title='SignExt' data-type='bool' data-ref="504SignExt">SignExt</dfn>,</td></tr>
<tr><th id="3767">3767</th><td>                                   <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="505Depth" title='Depth' data-type='const unsigned int' data-ref="505Depth">Depth</dfn>) <em>const</em> {</td></tr>
<tr><th id="3768">3768</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="506MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="506MF">MF</dfn> = <a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3769">3769</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="507MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="507MRI">MRI</dfn> = &amp;<a class="local col6 ref" href="#506MF" title='MF' data-ref="506MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3770">3770</th><td></td></tr>
<tr><th id="3771">3771</th><td>  <i>// If we know this instruction returns sign- or zero-extended result,</i></td></tr>
<tr><th id="3772">3772</th><td><i>  // return true.</i></td></tr>
<tr><th id="3773">3773</th><td>  <b>if</b> (<a class="local col4 ref" href="#504SignExt" title='SignExt' data-ref="504SignExt">SignExt</a> ? <a class="tu ref" href="#_ZL17isSignExtendingOpRKN4llvm12MachineInstrE" title='isSignExtendingOp' data-use='c' data-ref="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">isSignExtendingOp</a>(<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI">MI</a>):</td></tr>
<tr><th id="3774">3774</th><td>                <a class="tu ref" href="#_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE" title='isZeroExtendingOp' data-use='c' data-ref="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">isZeroExtendingOp</a>(<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI">MI</a>))</td></tr>
<tr><th id="3775">3775</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3776">3776</th><td></td></tr>
<tr><th id="3777">3777</th><td>  <b>switch</b> (<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3778">3778</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>: {</td></tr>
<tr><th id="3779">3779</th><td>    <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="3780">3780</th><td></td></tr>
<tr><th id="3781">3781</th><td>    <i>// In both ELFv1 and v2 ABI, method parameters and the return value</i></td></tr>
<tr><th id="3782">3782</th><td><i>    // are sign- or zero-extended.</i></td></tr>
<tr><th id="3783">3783</th><td>    <b>if</b> (MF-&gt;getSubtarget&lt;PPCSubtarget&gt;().isSVR4ABI()) {</td></tr>
<tr><th id="3784">3784</th><td>      <em>const</em> PPCFunctionInfo *FuncInfo = MF-&gt;getInfo&lt;PPCFunctionInfo&gt;();</td></tr>
<tr><th id="3785">3785</th><td>      <i>// We check the ZExt/SExt flags for a method parameter.</i></td></tr>
<tr><th id="3786">3786</th><td>      <b>if</b> (MI.getParent()-&gt;getBasicBlock() ==</td></tr>
<tr><th id="3787">3787</th><td>          &amp;MF-&gt;getFunction().getEntryBlock()) {</td></tr>
<tr><th id="3788">3788</th><td>        <em>unsigned</em> VReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3789">3789</th><td>        <b>if</b> (MF-&gt;getRegInfo().isLiveIn(VReg))</td></tr>
<tr><th id="3790">3790</th><td>          <b>return</b> SignExt ? FuncInfo-&gt;isLiveInSExt(VReg) :</td></tr>
<tr><th id="3791">3791</th><td>                           FuncInfo-&gt;isLiveInZExt(VReg);</td></tr>
<tr><th id="3792">3792</th><td>      }</td></tr>
<tr><th id="3793">3793</th><td></td></tr>
<tr><th id="3794">3794</th><td>      <i>// For a method return value, we check the ZExt/SExt flags in attribute.</i></td></tr>
<tr><th id="3795">3795</th><td><i>      // We assume the following code sequence for method call.</i></td></tr>
<tr><th id="3796">3796</th><td><i>      //   ADJCALLSTACKDOWN 32, implicit dead %r1, implicit %r1</i></td></tr>
<tr><th id="3797">3797</th><td><i>      //   BL8_NOP @func,...</i></td></tr>
<tr><th id="3798">3798</th><td><i>      //   ADJCALLSTACKUP 32, 0, implicit dead %r1, implicit %r1</i></td></tr>
<tr><th id="3799">3799</th><td><i>      //   %5 = COPY %x3; G8RC:%5</i></td></tr>
<tr><th id="3800">3800</th><td>      <b>if</b> (SrcReg == PPC::<span class='error' title="no member named &apos;X3&apos; in namespace &apos;llvm::PPC&apos;">X3</span>) {</td></tr>
<tr><th id="3801">3801</th><td>        <em>const</em> MachineBasicBlock *MBB = MI.getParent();</td></tr>
<tr><th id="3802">3802</th><td>        MachineBasicBlock::const_instr_iterator II =</td></tr>
<tr><th id="3803">3803</th><td>          MachineBasicBlock::const_instr_iterator(&amp;MI);</td></tr>
<tr><th id="3804">3804</th><td>        <b>if</b> (II != MBB-&gt;instr_begin() &amp;&amp;</td></tr>
<tr><th id="3805">3805</th><td>            (--II)-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::PPC&apos;">ADJCALLSTACKUP</span>) {</td></tr>
<tr><th id="3806">3806</th><td>          <em>const</em> MachineInstr &amp;CallMI = *(--II);</td></tr>
<tr><th id="3807">3807</th><td>          <b>if</b> (CallMI.isCall() &amp;&amp; CallMI.getOperand(<var>0</var>).isGlobal()) {</td></tr>
<tr><th id="3808">3808</th><td>            <em>const</em> Function *CalleeFn =</td></tr>
<tr><th id="3809">3809</th><td>              dyn_cast&lt;Function&gt;(CallMI.getOperand(<var>0</var>).getGlobal());</td></tr>
<tr><th id="3810">3810</th><td>            <b>if</b> (!CalleeFn)</td></tr>
<tr><th id="3811">3811</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3812">3812</th><td>            <em>const</em> IntegerType *IntTy =</td></tr>
<tr><th id="3813">3813</th><td>              dyn_cast&lt;IntegerType&gt;(CalleeFn-&gt;getReturnType());</td></tr>
<tr><th id="3814">3814</th><td>            <em>const</em> AttributeSet &amp;Attrs =</td></tr>
<tr><th id="3815">3815</th><td>              CalleeFn-&gt;getAttributes().getRetAttributes();</td></tr>
<tr><th id="3816">3816</th><td>            <b>if</b> (IntTy &amp;&amp; IntTy-&gt;getBitWidth() &lt;= <var>32</var>)</td></tr>
<tr><th id="3817">3817</th><td>              <b>return</b> Attrs.hasAttribute(SignExt ? Attribute::<span class='error' title="no member named &apos;SExt&apos; in &apos;llvm::Attribute&apos;">SExt</span> :</td></tr>
<tr><th id="3818">3818</th><td>                                                  Attribute::<span class='error' title="no member named &apos;ZExt&apos; in &apos;llvm::Attribute&apos;">ZExt</span>);</td></tr>
<tr><th id="3819">3819</th><td>          }</td></tr>
<tr><th id="3820">3820</th><td>        }</td></tr>
<tr><th id="3821">3821</th><td>      }</td></tr>
<tr><th id="3822">3822</th><td>    }</td></tr>
<tr><th id="3823">3823</th><td></td></tr>
<tr><th id="3824">3824</th><td>    <i>// If this is a copy from another register, we recursively check source.</i></td></tr>
<tr><th id="3825">3825</th><td>    <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="3826">3826</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3827">3827</th><td>    <em>const</em> MachineInstr *SrcMI = MRI-&gt;getVRegDef(SrcReg);</td></tr>
<tr><th id="3828">3828</th><td>    <b>if</b> (SrcMI != <span class="macro" title="__null" data-ref="_M/NULL">NULL</span>)</td></tr>
<tr><th id="3829">3829</th><td>      <b>return</b> isSignOrZeroExtended(*SrcMI, SignExt, Depth);</td></tr>
<tr><th id="3830">3830</th><td></td></tr>
<tr><th id="3831">3831</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3832">3832</th><td>  }</td></tr>
<tr><th id="3833">3833</th><td></td></tr>
<tr><th id="3834">3834</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span>:</td></tr>
<tr><th id="3835">3835</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ANDISo&apos; in namespace &apos;llvm::PPC&apos;">ANDISo</span>:</td></tr>
<tr><th id="3836">3836</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span>:</td></tr>
<tr><th id="3837">3837</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ORIS&apos; in namespace &apos;llvm::PPC&apos;">ORIS</span>:</td></tr>
<tr><th id="3838">3838</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XORI&apos; in namespace &apos;llvm::PPC&apos;">XORI</span>:</td></tr>
<tr><th id="3839">3839</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XORIS&apos; in namespace &apos;llvm::PPC&apos;">XORIS</span>:</td></tr>
<tr><th id="3840">3840</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ANDIo8&apos; in namespace &apos;llvm::PPC&apos;">ANDIo8</span>:</td></tr>
<tr><th id="3841">3841</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ANDISo8&apos; in namespace &apos;llvm::PPC&apos;">ANDISo8</span>:</td></tr>
<tr><th id="3842">3842</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>:</td></tr>
<tr><th id="3843">3843</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ORIS8&apos; in namespace &apos;llvm::PPC&apos;">ORIS8</span>:</td></tr>
<tr><th id="3844">3844</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XORI8&apos; in namespace &apos;llvm::PPC&apos;">XORI8</span>:</td></tr>
<tr><th id="3845">3845</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;XORIS8&apos; in namespace &apos;llvm::PPC&apos;">XORIS8</span>: {</td></tr>
<tr><th id="3846">3846</th><td>    <i>// logical operation with 16-bit immediate does not change the upper bits.</i></td></tr>
<tr><th id="3847">3847</th><td><i>    // So, we track the operand register as we do for register copy.</i></td></tr>
<tr><th id="3848">3848</th><td>    <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="3849">3849</th><td>    <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="3850">3850</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3851">3851</th><td>    <em>const</em> MachineInstr *SrcMI = MRI-&gt;getVRegDef(SrcReg);</td></tr>
<tr><th id="3852">3852</th><td>    <b>if</b> (SrcMI != <span class="macro" title="__null" data-ref="_M/NULL">NULL</span>)</td></tr>
<tr><th id="3853">3853</th><td>      <b>return</b> isSignOrZeroExtended(*SrcMI, SignExt, Depth);</td></tr>
<tr><th id="3854">3854</th><td></td></tr>
<tr><th id="3855">3855</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3856">3856</th><td>  }</td></tr>
<tr><th id="3857">3857</th><td></td></tr>
<tr><th id="3858">3858</th><td>  <i>// If all incoming values are sign-/zero-extended,</i></td></tr>
<tr><th id="3859">3859</th><td><i>  // the output of OR, ISEL or PHI is also sign-/zero-extended.</i></td></tr>
<tr><th id="3860">3860</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>:</td></tr>
<tr><th id="3861">3861</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>:</td></tr>
<tr><th id="3862">3862</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span>:</td></tr>
<tr><th id="3863">3863</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span>: {</td></tr>
<tr><th id="3864">3864</th><td>    <b>if</b> (Depth &gt;= MAX_DEPTH)</td></tr>
<tr><th id="3865">3865</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3866">3866</th><td></td></tr>
<tr><th id="3867">3867</th><td>    <i>// The input registers for PHI are operand 1, 3, ...</i></td></tr>
<tr><th id="3868">3868</th><td><i>    // The input registers for others are operand 1 and 2.</i></td></tr>
<tr><th id="3869">3869</th><td>    <em>unsigned</em> E = <var>3</var>, D = <var>1</var>;</td></tr>
<tr><th id="3870">3870</th><td>    <b>if</b> (MI.getOpcode() == PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span>) {</td></tr>
<tr><th id="3871">3871</th><td>      E = MI.getNumOperands();</td></tr>
<tr><th id="3872">3872</th><td>      D = <var>2</var>;</td></tr>
<tr><th id="3873">3873</th><td>    }</td></tr>
<tr><th id="3874">3874</th><td></td></tr>
<tr><th id="3875">3875</th><td>    <b>for</b> (<em>unsigned</em> I = <var>1</var>; I != E; I += D) {</td></tr>
<tr><th id="3876">3876</th><td>      <b>if</b> (MI.getOperand(I).isReg()) {</td></tr>
<tr><th id="3877">3877</th><td>        <em>unsigned</em> SrcReg = MI.getOperand(I).getReg();</td></tr>
<tr><th id="3878">3878</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="3879">3879</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3880">3880</th><td>        <em>const</em> MachineInstr *SrcMI = MRI-&gt;getVRegDef(SrcReg);</td></tr>
<tr><th id="3881">3881</th><td>        <b>if</b> (SrcMI == <span class="macro" title="__null" data-ref="_M/NULL">NULL</span> || !isSignOrZeroExtended(*SrcMI, SignExt, Depth+<var>1</var>))</td></tr>
<tr><th id="3882">3882</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3883">3883</th><td>      }</td></tr>
<tr><th id="3884">3884</th><td>      <b>else</b></td></tr>
<tr><th id="3885">3885</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3886">3886</th><td>    }</td></tr>
<tr><th id="3887">3887</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3888">3888</th><td>  }</td></tr>
<tr><th id="3889">3889</th><td></td></tr>
<tr><th id="3890">3890</th><td>  <i>// If at least one of the incoming values of an AND is zero extended</i></td></tr>
<tr><th id="3891">3891</th><td><i>  // then the output is also zero-extended. If both of the incoming values</i></td></tr>
<tr><th id="3892">3892</th><td><i>  // are sign-extended then the output is also sign extended.</i></td></tr>
<tr><th id="3893">3893</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::PPC&apos;">AND</span>:</td></tr>
<tr><th id="3894">3894</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;AND8&apos; in namespace &apos;llvm::PPC&apos;">AND8</span>: {</td></tr>
<tr><th id="3895">3895</th><td>    <b>if</b> (Depth &gt;= MAX_DEPTH)</td></tr>
<tr><th id="3896">3896</th><td>       <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3897">3897</th><td></td></tr>
<tr><th id="3898">3898</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(1).isReg() &amp;&amp; MI.getOperand(2).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(1).isReg() &amp;&amp; MI.getOperand(2).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3898, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>1</var>).isReg() &amp;&amp; MI.getOperand(<var>2</var>).isReg());</td></tr>
<tr><th id="3899">3899</th><td></td></tr>
<tr><th id="3900">3900</th><td>    <em>unsigned</em> SrcReg1 = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="3901">3901</th><td>    <em>unsigned</em> SrcReg2 = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="3902">3902</th><td></td></tr>
<tr><th id="3903">3903</th><td>    <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg1) ||</td></tr>
<tr><th id="3904">3904</th><td>        !TargetRegisterInfo::isVirtualRegister(SrcReg2))</td></tr>
<tr><th id="3905">3905</th><td>       <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3906">3906</th><td></td></tr>
<tr><th id="3907">3907</th><td>    <em>const</em> MachineInstr *MISrc1 = MRI-&gt;getVRegDef(SrcReg1);</td></tr>
<tr><th id="3908">3908</th><td>    <em>const</em> MachineInstr *MISrc2 = MRI-&gt;getVRegDef(SrcReg2);</td></tr>
<tr><th id="3909">3909</th><td>    <b>if</b> (!MISrc1 || !MISrc2)</td></tr>
<tr><th id="3910">3910</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3911">3911</th><td></td></tr>
<tr><th id="3912">3912</th><td>    <b>if</b>(SignExt)</td></tr>
<tr><th id="3913">3913</th><td>        <b>return</b> isSignOrZeroExtended(*MISrc1, SignExt, Depth+<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="3914">3914</th><td>               isSignOrZeroExtended(*MISrc2, SignExt, Depth+<var>1</var>);</td></tr>
<tr><th id="3915">3915</th><td>    <b>else</b></td></tr>
<tr><th id="3916">3916</th><td>        <b>return</b> isSignOrZeroExtended(*MISrc1, SignExt, Depth+<var>1</var>) ||</td></tr>
<tr><th id="3917">3917</th><td>               isSignOrZeroExtended(*MISrc2, SignExt, Depth+<var>1</var>);</td></tr>
<tr><th id="3918">3918</th><td>  }</td></tr>
<tr><th id="3919">3919</th><td></td></tr>
<tr><th id="3920">3920</th><td>  <b>default</b>:</td></tr>
<tr><th id="3921">3921</th><td>    <b>break</b>;</td></tr>
<tr><th id="3922">3922</th><td>  }</td></tr>
<tr><th id="3923">3923</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3924">3924</th><td>}</td></tr>
<tr><th id="3925">3925</th><td></td></tr>
<tr><th id="3926">3926</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="508Opcode" title='Opcode' data-type='unsigned int' data-ref="508Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="3927">3927</th><td>  <b>return</b> (Opcode == (Subtarget.isPPC64() ? PPC::<span class='error' title="no member named &apos;BDNZ8&apos; in namespace &apos;llvm::PPC&apos;">BDNZ8</span> : PPC::<span class='error' title="no member named &apos;BDNZ&apos; in namespace &apos;llvm::PPC&apos;">BDNZ</span>));</td></tr>
<tr><th id="3928">3928</th><td>}</td></tr>
<tr><th id="3929">3929</th><td></td></tr>
<tr><th id="3930">3930</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_" title='llvm::PPCInstrInfo::analyzeLoop' data-ref="_ZNK4llvm12PPCInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_">analyzeLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col9 decl" id="509L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="509L">L</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col0 decl" id="510IndVarInst" title='IndVarInst' data-type='llvm::MachineInstr *&amp;' data-ref="510IndVarInst">IndVarInst</dfn>,</td></tr>
<tr><th id="3931">3931</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col1 decl" id="511CmpInst" title='CmpInst' data-type='llvm::MachineInstr *&amp;' data-ref="511CmpInst">CmpInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="3932">3932</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="512LoopEnd" title='LoopEnd' data-type='llvm::MachineBasicBlock *' data-ref="512LoopEnd">LoopEnd</dfn> = <a class="local col9 ref" href="#509L" title='L' data-ref="509L">L</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop14getBottomBlockEv" title='llvm::MachineLoop::getBottomBlock' data-ref="_ZN4llvm11MachineLoop14getBottomBlockEv">getBottomBlock</a>();</td></tr>
<tr><th id="3933">3933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="513I" title='I' data-type='MachineBasicBlock::iterator' data-ref="513I">I</dfn> = <a class="local col2 ref" href="#512LoopEnd" title='LoopEnd' data-ref="512LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="3934">3934</th><td>  <i>// We really "analyze" only CTR loops right now.</i></td></tr>
<tr><th id="3935">3935</th><td>  <b>if</b> (<a class="local col3 ref" href="#513I" title='I' data-ref="513I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#512LoopEnd" title='LoopEnd' data-ref="512LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</a>(<a class="local col3 ref" href="#513I" title='I' data-ref="513I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="3936">3936</th><td>    <a class="local col0 ref" href="#510IndVarInst" title='IndVarInst' data-ref="510IndVarInst">IndVarInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3937">3937</th><td>    <a class="local col1 ref" href="#511CmpInst" title='CmpInst' data-ref="511CmpInst">CmpInst</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#513I" title='I' data-ref="513I">I</a>;</td></tr>
<tr><th id="3938">3938</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3939">3939</th><td>  }</td></tr>
<tr><th id="3940">3940</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3941">3941</th><td>}</td></tr>
<tr><th id="3942">3942</th><td></td></tr>
<tr><th id="3943">3943</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="3944">3944</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockE" title='llvm::PPCInstrInfo::findLoopInstr' data-ref="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockE">findLoopInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="514PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="514PreHeader">PreHeader</dfn>) <em>const</em> {</td></tr>
<tr><th id="3945">3945</th><td></td></tr>
<tr><th id="3946">3946</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="515LOOPi" title='LOOPi' data-type='unsigned int' data-ref="515LOOPi">LOOPi</dfn> = (Subtarget.isPPC64() ? PPC::<span class='error' title="no member named &apos;MTCTR8loop&apos; in namespace &apos;llvm::PPC&apos;">MTCTR8loop</span> : PPC::<span class='error' title="no member named &apos;MTCTRloop&apos; in namespace &apos;llvm::PPC&apos;">MTCTRloop</span>);</td></tr>
<tr><th id="3947">3947</th><td></td></tr>
<tr><th id="3948">3948</th><td>  <i>// The loop set-up instruction should be in preheader</i></td></tr>
<tr><th id="3949">3949</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="516I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="516I">I</dfn> : <a class="local col4 ref" href="#514PreHeader" title='PreHeader' data-ref="514PreHeader">PreHeader</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>())</td></tr>
<tr><th id="3950">3950</th><td>    <b>if</b> (<a class="local col6 ref" href="#516I" title='I' data-ref="516I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col5 ref" href="#515LOOPi" title='LOOPi' data-ref="515LOOPi">LOOPi</a>)</td></tr>
<tr><th id="3951">3951</th><td>      <b>return</b> &amp;<a class="local col6 ref" href="#516I" title='I' data-ref="516I">I</a>;</td></tr>
<tr><th id="3952">3952</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3953">3953</th><td>}</td></tr>
<tr><th id="3954">3954</th><td></td></tr>
<tr><th id="3955">3955</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj" title='llvm::PPCInstrInfo::reduceLoopCount' data-ref="_ZNK4llvm12PPCInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj">reduceLoopCount</dfn>(</td></tr>
<tr><th id="3956">3956</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="517MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="517MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="518PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="518PreHeader">PreHeader</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="519IndVar" title='IndVar' data-type='llvm::MachineInstr *' data-ref="519IndVar">IndVar</dfn>,</td></tr>
<tr><th id="3957">3957</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="520Cmp" title='Cmp' data-type='llvm::MachineInstr &amp;' data-ref="520Cmp">Cmp</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="521Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="521Cond">Cond</dfn>,</td></tr>
<tr><th id="3958">3958</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="522PrevInsts" title='PrevInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="522PrevInsts">PrevInsts</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="523Iter" title='Iter' data-type='unsigned int' data-ref="523Iter">Iter</dfn>,</td></tr>
<tr><th id="3959">3959</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="524MaxIter" title='MaxIter' data-type='unsigned int' data-ref="524MaxIter">MaxIter</dfn>) <em>const</em> {</td></tr>
<tr><th id="3960">3960</th><td>  <i>// We expect a hardware loop currently. This means that IndVar is set</i></td></tr>
<tr><th id="3961">3961</th><td><i>  // to null, and the compare is the ENDLOOP instruction.</i></td></tr>
<tr><th id="3962">3962</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!IndVar) &amp;&amp; isBDNZ(Cmp.getOpcode()) &amp;&amp; &quot;Expecting a CTR loop&quot;) ? void (0) : __assert_fail (&quot;(!IndVar) &amp;&amp; isBDNZ(Cmp.getOpcode()) &amp;&amp; \&quot;Expecting a CTR loop\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp&quot;, 3962, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col9 ref" href="#519IndVar" title='IndVar' data-ref="519IndVar">IndVar</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</a>(<a class="local col0 ref" href="#520Cmp" title='Cmp' data-ref="520Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <q>"Expecting a CTR loop"</q>);</td></tr>
<tr><th id="3963">3963</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="525MF" title='MF' data-type='llvm::MachineFunction *' data-ref="525MF">MF</dfn> = <a class="local col7 ref" href="#517MBB" title='MBB' data-ref="517MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3964">3964</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="526DL" title='DL' data-type='llvm::DebugLoc' data-ref="526DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#520Cmp" title='Cmp' data-ref="520Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3965">3965</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="527Loop" title='Loop' data-type='llvm::MachineInstr *' data-ref="527Loop">Loop</dfn> = <a class="member" href="#_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockE" title='llvm::PPCInstrInfo::findLoopInstr' data-ref="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockE">findLoopInstr</a>(<span class='refarg'><a class="local col8 ref" href="#518PreHeader" title='PreHeader' data-ref="518PreHeader">PreHeader</a></span>);</td></tr>
<tr><th id="3966">3966</th><td>  <b>if</b> (!<a class="local col7 ref" href="#527Loop" title='Loop' data-ref="527Loop">Loop</a>)</td></tr>
<tr><th id="3967">3967</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3968">3968</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="528LoopCountReg" title='LoopCountReg' data-type='unsigned int' data-ref="528LoopCountReg">LoopCountReg</dfn> = <a class="local col7 ref" href="#527Loop" title='Loop' data-ref="527Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3969">3969</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="529MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="529MRI">MRI</dfn> = <a class="local col5 ref" href="#525MF" title='MF' data-ref="525MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3970">3970</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="530LoopCount" title='LoopCount' data-type='llvm::MachineInstr *' data-ref="530LoopCount">LoopCount</dfn> = <a class="local col9 ref" href="#529MRI" title='MRI' data-ref="529MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#528LoopCountReg" title='LoopCountReg' data-ref="528LoopCountReg">LoopCountReg</a>);</td></tr>
<tr><th id="3971">3971</th><td></td></tr>
<tr><th id="3972">3972</th><td>  <b>if</b> (!<a class="local col0 ref" href="#530LoopCount" title='LoopCount' data-ref="530LoopCount">LoopCount</a>)</td></tr>
<tr><th id="3973">3973</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3974">3974</th><td>  <i>// If the loop trip count is a compile-time value, then just change the</i></td></tr>
<tr><th id="3975">3975</th><td><i>  // value.</i></td></tr>
<tr><th id="3976">3976</th><td>  <b>if</b> (LoopCount-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> || LoopCount-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>) {</td></tr>
<tr><th id="3977">3977</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="531Offset" title='Offset' data-type='int64_t' data-ref="531Offset">Offset</dfn> = <a class="local col0 ref" href="#530LoopCount" title='LoopCount' data-ref="530LoopCount">LoopCount</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3978">3978</th><td>    <b>if</b> (<a class="local col1 ref" href="#531Offset" title='Offset' data-ref="531Offset">Offset</a> &lt;= <var>1</var>) {</td></tr>
<tr><th id="3979">3979</th><td>      <a class="local col0 ref" href="#530LoopCount" title='LoopCount' data-ref="530LoopCount">LoopCount</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3980">3980</th><td>      <a class="local col7 ref" href="#527Loop" title='Loop' data-ref="527Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3981">3981</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3982">3982</th><td>    }</td></tr>
<tr><th id="3983">3983</th><td>    <a class="local col0 ref" href="#530LoopCount" title='LoopCount' data-ref="530LoopCount">LoopCount</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#531Offset" title='Offset' data-ref="531Offset">Offset</a> - <var>1</var>);</td></tr>
<tr><th id="3984">3984</th><td>    <b>return</b> <a class="local col1 ref" href="#531Offset" title='Offset' data-ref="531Offset">Offset</a> - <var>1</var>;</td></tr>
<tr><th id="3985">3985</th><td>  }</td></tr>
<tr><th id="3986">3986</th><td></td></tr>
<tr><th id="3987">3987</th><td>  <i>// The loop trip count is a run-time value.</i></td></tr>
<tr><th id="3988">3988</th><td><i>  // We need to subtract one from the trip count,</i></td></tr>
<tr><th id="3989">3989</th><td><i>  // and insert branch later to check if we're done with the loop.</i></td></tr>
<tr><th id="3990">3990</th><td><i></i></td></tr>
<tr><th id="3991">3991</th><td><i>  // Since BDZ/BDZ8 that we will insert will also decrease the ctr by 1,</i></td></tr>
<tr><th id="3992">3992</th><td><i>  // so we don't need to generate any thing here.</i></td></tr>
<tr><th id="3993">3993</th><td>  <a class="local col1 ref" href="#521Cond" title='Cond' data-ref="521Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="3994">3994</th><td>  Cond.push_back(MachineOperand::CreateReg(</td></tr>
<tr><th id="3995">3995</th><td>      Subtarget.isPPC64() ? PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span> : PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>, <b>true</b>));</td></tr>
<tr><th id="3996">3996</th><td>  <b>return</b> <a class="local col8 ref" href="#528LoopCountReg" title='LoopCountReg' data-ref="528LoopCountReg">LoopCountReg</a>;</td></tr>
<tr><th id="3997">3997</th><td>}</td></tr>
<tr><th id="3998">3998</th><td></td></tr>
<tr><th id="3999">3999</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
