INFO-FLOW: Workspace /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Feb 21 03:32:51 PST 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data single -quiet 
Command       ap_part_info done; 0.83 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.11 sec.
Command   ap_source done; error code: 1; 1.22 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Feb 21 03:46:42 PST 2024
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcvu13p-flga2577-2-e 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data single -quiet 
Command         ap_part_info done; 0.8 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.11 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.98 sec.
Execute       ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.17 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data single -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.19 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.96 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.08 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.51 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.95 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.95 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:85
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:45:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:45:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:71
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.62 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.84 sec.
Command         tidy_31 done; 2.48 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.03 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.48 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.39 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 959.211 ; gain = 526.004 ; free physical = 11556 ; free virtual = 33411
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 959.211 ; gain = 526.004 ; free physical = 11556 ; free virtual = 33411
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.36 sec.
Execute           llvm-ld /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.28 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:426).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:427).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'myproject' (firmware/myproject.cpp:45).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:53).
Command           transform done; 2.99 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.844 ; gain = 532.637 ; free physical = 11348 ; free virtual = 33228
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:439) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:458) automatically.
Command           transform done; 0.35 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.844 ; gain = 532.637 ; free physical = 11339 ; free virtual = 33220
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:44) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:44) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:44) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:44) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling small iteration loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::tanh<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' (firmware/nnet_utils/nnet_activation.h:427:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' (firmware/nnet_utils/nnet_activation.h:109:43).
INFO: [XFORM 203-502] Unrolling small iteration loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_recurrent.h:483) in function 'nnet::gru_stack<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_recurrent.h:488) in function 'nnet::gru_stack<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_recurrent.h:504) in function 'nnet::gru_stack<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_recurrent.h:420) in function 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_recurrent.h:432) in function 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_recurrent.h:445) in function 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_recurrent.h:451) in function 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (firmware/nnet_utils/nnet_recurrent.h:462) in function 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:432) in function 'nnet::tanh<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:114) in function 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 75.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 90.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 15.
INFO: [XFORM 203-131] Reshaping array 'layer1_input.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w3.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'wr2.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V114'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.V' (firmware/nnet_utils/nnet_recurrent.h:477) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (firmware/nnet_utils/nnet_recurrent.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (firmware/nnet_utils/nnet_recurrent.h:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (firmware/nnet_utils/nnet_recurrent.h:407) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'br2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:439) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:458) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 5 process function(s): 
	 'nnet::gru_stack<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'
	 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6>'.
Command           transform done; 1.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:413:74) to (firmware/nnet_utils/nnet_activation.h:442:1) in function 'nnet::tanh<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:95:21) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:95:21) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>'... converting 21 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:44:1)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:44:1)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_resource.h:44:1)...73 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_resource.h:44:17)...88 expression(s) balanced.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1151.211 ; gain = 718.004 ; free physical = 11246 ; free virtual = 33136
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' to 'tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>' (firmware/nnet_utils/nnet_activation.h:413)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6>' to 'sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>' (firmware/nnet_utils/nnet_activation.h:95)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' to 'sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>' (firmware/nnet_utils/nnet_activation.h:109:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:393)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:470)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:246) as the option is not applicable to function pipelining.
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:246) as the option is not applicable to function pipelining.
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_resource.h:246) as the option is not applicable to function pipelining.
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_resource.h:246) as the option is not applicable to function pipelining.
Command           transform done; 1.1 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1152.363 ; gain = 719.156 ; free physical = 11229 ; free virtual = 33123
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 7.73 sec.
Command       elaborate done; 22.16 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>' to 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>' to 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>' to 'sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>' to 'tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' to 'gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' to 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>' to 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>' to 'relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>' to 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>' to 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         preproc_iomode -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         preproc_iomode -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         preproc_iomode -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         preproc_iomode -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         preproc_iomode -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         preproc_iomode -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         preproc_iomode -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         preproc_iomode -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         preproc_iomode -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
INFO-FLOW: Configuring Module : tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> ...
Execute         set_default_model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         apply_spec_resource_limit tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
INFO-FLOW: Configuring Module : gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> ...
Execute         set_default_model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> ...
Execute         set_default_model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> ...
Execute         set_default_model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
INFO-FLOW: Preprocessing Module: tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> ...
Execute         set_default_model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         cdfg_preprocess -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         rtl_gen_preprocess tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
INFO-FLOW: Preprocessing Module: gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> ...
Execute         set_default_model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> ...
Execute         set_default_model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> ...
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> ...
Execute         set_default_model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         schedule -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 23.9 seconds; current allocated memory: 413.364 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>.
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         bind -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
BIND OPTION: model=dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 414.954 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         schedule -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 415.986 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>.
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         bind -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
BIND OPTION: model=dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 417.163 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         schedule -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 418.036 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>.
Execute         set_default_model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         bind -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
BIND OPTION: model=sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 419.098 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         schedule -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 419.637 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>.
Execute         set_default_model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         bind -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
BIND OPTION: model=tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 420.206 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.bind.adb -f 
INFO-FLOW: Finish binding tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         schedule -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 420.753 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>.
Execute         set_default_model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         bind -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
BIND OPTION: model=gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 421.632 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         schedule -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 422.206 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>.
Execute         set_default_model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         bind -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
BIND OPTION: model=gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 422.564 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         schedule -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 423.200 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>.
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         bind -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
BIND OPTION: model=dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 423.618 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         schedule -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 423.734 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>.
Execute         set_default_model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         bind -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
BIND OPTION: model=relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 423.871 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.verbose.bind.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         schedule -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 423.980 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>.
Execute         set_default_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         bind -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
BIND OPTION: model=dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 424.101 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.verbose.bind.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         schedule -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 424.202 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>.
Execute         set_default_model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         bind -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
BIND OPTION: model=sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 424.350 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 424.492 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 425.010 MB.
Execute         syn_report -verbosereport -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> 
Execute         rtl_gen_preprocess tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> 
Execute         rtl_gen_preprocess gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_10ns_28_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_10s_28_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_11ns_28_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_11s_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_12ns_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_12s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_6ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_7ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_7s_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_8ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_8s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_9ns_27_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_9s_27_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 428.905 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_10ns_28_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_10s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_11ns_28_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_11s_28_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_12ns_28_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_12s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_13ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_13s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_14s_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_7ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_8s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_9ns_27_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_9s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 438.336 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 444.882 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 449.537 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s 
Execute         gen_rtl tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s 
Execute         syn_report -csynth -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.verbose.rpt 
Execute         db_write -model tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'h_state_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_18s_18s_28s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_18s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_19s_18s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 453.678 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s 
Execute         gen_rtl gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s 
Execute         syn_report -csynth -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'h_state_V114_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V114_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V114_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V114_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V114_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 457.098 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s 
Execute         gen_rtl gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s 
Execute         syn_report -csynth -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_10ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_10s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_11ns_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_11s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_12ns_28_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_12s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_13ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_9ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_9s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 459.546 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.verbose.rpt 
Execute         db_write -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 461.505 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.verbose.rpt 
Execute         db_write -model relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_17ns_12ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_17ns_12s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_17ns_13s_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 462.256 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s 
Execute         gen_rtl dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.verbose.rpt 
Execute         db_write -model dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_table1' to 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 463.066 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s 
Execute         gen_rtl sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.verbose.rpt 
Execute         db_write -model sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer1_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer6_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 464.332 MB.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model myproject -f -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info myproject -p /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.29 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>} sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr> {tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>} {gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>} {relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>} {dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>} {sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>} myproject
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_18s_11ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_11ns_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_11s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_11s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_10ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_10ns_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_10s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_10s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_12ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_12ns_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_8s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_8s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_9s_27_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_9s_27_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_8ns_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_8ns_26_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_6ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_6ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_12s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_12s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_9ns_27_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_9ns_27_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_7ns_25_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_7ns_25_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_7s_25_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_7s_25_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_13s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_13s_28_1_1
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_18s_14s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_14s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18s_13ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_13ns_28_1_1
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4.
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4
INFO-FLOW: Handling components in module [tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.compgen.tcl 
INFO-FLOW: Found component tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2.
INFO-FLOW: Append model tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2
INFO-FLOW: Handling components in module [gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_18s_18s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_18s_18s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_19s_18s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_19s_18s_28_1_1
INFO-FLOW: Found component myproject_mac_muladd_18s_18s_28s_28_1_1.
INFO-FLOW: Append model myproject_mac_muladd_18s_18s_28s_28_1_1
INFO-FLOW: Handling components in module [gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_17ns_13s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_17ns_13s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_17ns_12s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_17ns_12s_28_1_1
INFO-FLOW: Found component myproject_mul_mul_17ns_12ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_17ns_12ns_28_1_1
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb.
INFO-FLOW: Append model sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Found component fifo_w17_d2_A.
INFO-FLOW: Append model fifo_w17_d2_A
INFO-FLOW: Found component fifo_w17_d2_A.
INFO-FLOW: Append model fifo_w17_d2_A
INFO-FLOW: Found component fifo_w17_d2_A.
INFO-FLOW: Append model fifo_w17_d2_A
INFO-FLOW: Found component fifo_w17_d2_A.
INFO-FLOW: Append model fifo_w17_d2_A
INFO-FLOW: Found component fifo_w17_d2_A.
INFO-FLOW: Append model fifo_w17_d2_A
INFO-FLOW: Found component fifo_w18_d2_A.
INFO-FLOW: Append model fifo_w18_d2_A
INFO-FLOW: Append model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s
INFO-FLOW: Append model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s
INFO-FLOW: Append model tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s
INFO-FLOW: Append model gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
INFO-FLOW: Append model gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
INFO-FLOW: Append model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s
INFO-FLOW: Append model relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s
INFO-FLOW: Append model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s
INFO-FLOW: Append model sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_18s_11ns_28_1_1 myproject_mul_mul_18s_11s_28_1_1 myproject_mul_mul_18s_10ns_28_1_1 myproject_mul_mul_18s_10s_28_1_1 myproject_mul_mul_18s_12ns_28_1_1 myproject_mul_mul_18s_8s_26_1_1 myproject_mul_mul_18s_9s_27_1_1 myproject_mul_mul_18s_8ns_26_1_1 myproject_mul_mul_18s_6ns_24_1_1 myproject_mul_mul_18s_12s_28_1_1 myproject_mul_mul_18s_9ns_27_1_1 myproject_mul_mul_18s_7ns_25_1_1 myproject_mul_mul_18s_7s_25_1_1 myproject_mul_mul_18s_13s_28_1_1 myproject_mul_mul_18s_14s_28_1_1 myproject_mul_mul_18s_13ns_28_1_1 sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4 tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2 myproject_mul_mul_18s_18s_28_1_1 myproject_mul_mul_19s_18s_28_1_1 myproject_mac_muladd_18s_18s_28s_28_1_1 myproject_mul_mul_17ns_13s_28_1_1 myproject_mul_mul_17ns_12s_28_1_1 myproject_mul_mul_17ns_12ns_28_1_1 sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w18_d2_A dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_18s_11ns_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_11s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_10ns_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_10s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_12ns_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_8s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_9s_27_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_8ns_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_6ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_12s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_9ns_27_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_7ns_25_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_7s_25_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_13s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_14s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18s_13ns_28_1_1
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4
INFO-FLOW: To file: write model tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2
INFO-FLOW: To file: write model myproject_mul_mul_18s_18s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_19s_18s_28_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_18s_18s_28s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_17ns_13s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_17ns_12s_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_17ns_12ns_28_1_1
INFO-FLOW: To file: write model sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model fifo_w17_d2_A
INFO-FLOW: To file: write model fifo_w17_d2_A
INFO-FLOW: To file: write model fifo_w17_d2_A
INFO-FLOW: To file: write model fifo_w17_d2_A
INFO-FLOW: To file: write model fifo_w17_d2_A
INFO-FLOW: To file: write model fifo_w18_d2_A
INFO-FLOW: To file: write model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s
INFO-FLOW: To file: write model tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s
INFO-FLOW: To file: write model gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
INFO-FLOW: To file: write model gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 234.03 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4_rom' using block ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2_rom' using block ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb_rom' using auto ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_0_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_1_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_2_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_3_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_4_V_U(fifo_w18_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_U(fifo_w17_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_U(fifo_w17_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_U(fifo_w17_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_U(fifo_w17_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_U(fifo_w17_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_U(fifo_w18_d2_A)' using Shift Registers.
Command         ap_source done; 0.31 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.compgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=52 #gSsdmPorts=6
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.tbgen.tcl 
Execute         source /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jiuyal2/HLS4ML_VS_MANUAL/documents/Benchmarks/GRU/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1279.211 ; gain = 846.004 ; free physical = 11106 ; free virtual = 33027
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 12.49 sec.
Command     csynth_design done; 34.65 sec.
Command   ap_source done; error code: 1; 66.35 sec.
Execute   cleanup_all 
