WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500152 heartbeat IPC: 3.99976 cumulative IPC: 3.99976 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500153 cumulative IPC: 3.99976 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500153 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8384432 heartbeat IPC: 1.69945 cumulative IPC: 1.69945 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14361045 heartbeat IPC: 1.67319 cumulative IPC: 1.68622 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 20247050 heartbeat IPC: 1.69895 cumulative IPC: 1.69044 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 26213034 heartbeat IPC: 1.67617 cumulative IPC: 1.68685 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 32240346 heartbeat IPC: 1.65912 cumulative IPC: 1.68123 (Simulation time: 0 hr 2 min 16 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 29740195 cumulative IPC: 1.68123 (Simulation time: 0 hr 2 min 16 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 29740195 (Simulation time: 0 hr 2 min 16 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68123 instructions: 50000004 cycles: 29740195
CPU 0 Branch Prediction Accuracy: 90.3272% MPKI: 13.827 Average ROB Occupancy at Mispredict: 31.1845
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.27594
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.5511
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      34643  HIT:      25399  MISS:       9244
LLC LOAD         ACCESS:      19541  HIT:      17905  MISS:       1636
LLC RFO          ACCESS:       7720  HIT:        146  MISS:       7574
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       7313  HIT:       7313  MISS:          0
LLC TRANSLATION  ACCESS:         69  HIT:         35  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 83.5521 cycles
cpu0_DTLB TOTAL       ACCESS:   11830010  HIT:   11814450  MISS:      15560
cpu0_DTLB LOAD         ACCESS:   11830010  HIT:   11814450  MISS:      15560
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.07186 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14559921  HIT:   14033023  MISS:     526898
cpu0_L1D LOAD         ACCESS:    9553804  HIT:    9161756  MISS:     392048
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5005977  HIT:    4871256  MISS:     134721
cpu0_L1D TRANSLATION  ACCESS:        140  HIT:         11  MISS:        129
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.42138 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     323177  HIT:     295556  MISS:      27621
cpu0_L2C LOAD         ACCESS:     291390  HIT:     271849  MISS:      19541
cpu0_L2C RFO          ACCESS:      16282  HIT:       8562  MISS:       7720
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15376  HIT:      15085  MISS:        291
cpu0_L2C TRANSLATION  ACCESS:        129  HIT:         60  MISS:         69
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 48.0876 cycles
cpu0_STLB TOTAL       ACCESS:      11020  HIT:      10880  MISS:        140
cpu0_STLB LOAD         ACCESS:      11020  HIT:      10880  MISS:        140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 266.415 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       7769
  ROW_BUFFER_MISS:       1475
 AVG DBUS CONGESTED CYCLE:    3.59547
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
