// Seed: 2218577005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    output uwire id_2,
    output wor   id_3,
    output wor   id_4,
    input  uwire id_5,
    output wand  id_6,
    output wire  id_7
);
  wor id_9;
  assign id_1 = ~id_0;
  initial $display(1'b0, (1), 1'b0, id_9, id_0);
  wire id_10;
  always @(id_0 or negedge 1'h0) id_3 = 1;
  assign id_9 = $display;
  supply0 id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10
  );
  supply1 id_12 = 1;
  wire id_13;
  wire id_14;
  assign id_12 = id_11;
  assign id_12 = 1;
  always @(posedge 1) id_2 += 1'b0;
endmodule
