$date
	Wed Sep  4 16:04:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ASRFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # R $end
$var reg 1 $ Reset $end
$var reg 1 % S $end
$scope module f1 $end
$var wire 1 " Clock $end
$var wire 1 # R $end
$var wire 1 $ Reset $end
$var wire 1 % S $end
$var reg 1 ! Q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
1"
#20
0"
1#
b1 &
#30
1"
#40
0!
0"
1%
0#
b10 &
#50
1"
#60
0!
0"
1#
b11 &
#70
1"
#80
0"
1$
0%
0#
b100 &
#90
1"
#100
0"
1#
b101 &
#110
1"
#120
1!
0"
1%
0#
b110 &
#130
1"
#140
x!
0"
1#
b111 &
#150
1"
#160
0"
b1000 &
