
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/ip_repo/bypass_axis_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 255.820 ; gain = 47.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'design_1_bypass_axis_0_0' [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/synth/design_1_bypass_axis_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bypass_axis_v1_0' [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bypass_axis_v1_0_S_AXI' [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0_S_AXI.v:223]
INFO: [Synth 8-226] default block is never used [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0_S_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'bypass_axis_v1_0_S_AXI' (2#1) [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0_S_AXI.v:4]
WARNING: [Synth 8-3848] Net m_axis_tstrb in module/entity bypass_axis_v1_0 does not have driver. [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0.v:66]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity bypass_axis_v1_0 does not have driver. [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0.v:67]
INFO: [Synth 8-256] done synthesizing module 'bypass_axis_v1_0' (3#1) [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/53b40348/hdl/bypass_axis_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_bypass_axis_0_0' (4#1) [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/synth/design_1_bypass_axis_0_0.v:57]
WARNING: [Synth 8-350] instance 'bypass_axis_0' of module 'design_1_bypass_axis_0_0' requires 35 connections, but only 25 given [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1.v:76]
INFO: [Synth 8-638] synthesizing module 'design_1_bypass_axis_1_0' [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_1_0/synth/design_1_bypass_axis_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_bypass_axis_1_0' (5#1) [c:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_1_0/synth/design_1_bypass_axis_1_0.v:57]
WARNING: [Synth 8-350] instance 'bypass_axis_1' of module 'design_1_bypass_axis_1_0' requires 35 connections, but only 27 given [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1.v:102]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 290.082 ; gain = 81.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 290.082 ; gain = 81.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 619.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bypass_axis_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bypass_axis_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bypass_axis_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module bypass_axis_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 619.754 ; gain = 411.105

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 619.754 ; gain = 411.105

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module design_1_bypass_axis_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module design_1_bypass_axis_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module design_1_bypass_axis_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module design_1_bypass_axis_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module design_1_bypass_axis_1_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module design_1_bypass_axis_1_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module design_1_bypass_axis_1_0.
INFO: [Synth 8-3332] Sequential element (\inst/bypass_axis_v1_0_S_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module design_1_bypass_axis_1_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |GND  |     1|
|3     |LUT1 |     2|
|4     |LUT2 |   522|
|5     |LUT3 |     4|
|6     |LUT4 |     8|
|7     |LUT5 |     2|
|8     |LUT6 |   322|
|9     |FDRE |   404|
|10    |IBUF |    78|
|11    |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+-------------------------+------+
|      |Instance                            |Module                   |Cells |
+------+------------------------------------+-------------------------+------+
|1     |top                                 |                         |  1378|
|2     |  design_1_i                        |design_1                 |  1265|
|3     |    bypass_axis_0                   |design_1_bypass_axis_0_0 |   632|
|4     |      inst                          |bypass_axis_v1_0_0       |   632|
|5     |        bypass_axis_v1_0_S_AXI_inst |bypass_axis_v1_0_S_AXI_1 |   599|
|6     |    bypass_axis_1                   |design_1_bypass_axis_1_0 |   632|
|7     |      inst                          |bypass_axis_v1_0         |   632|
|8     |        bypass_axis_v1_0_S_AXI_inst |bypass_axis_v1_0_S_AXI   |   599|
+------+------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 619.754 ; gain = 72.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 619.754 ; gain = 411.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 619.754 ; gain = 401.746
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 619.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul 21 06:28:03 2018...
