/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW BSD-3-Cwause)*/
/*
 * Copywight (c) 2022 MediaTek Inc.
 * Authow: Wunyang Chen <wunyang.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_WESET_CONTWOWWEW_MT8188
#define _DT_BINDINGS_WESET_CONTWOWWEW_MT8188

#define MT8188_TOPWGU_CONN_MCU_SW_WST          0
#define MT8188_TOPWGU_INFWA_GWST_SW_WST        1
#define MT8188_TOPWGU_IPU0_SW_WST              2
#define MT8188_TOPWGU_IPU1_SW_WST              3
#define MT8188_TOPWGU_IPU2_SW_WST              4
#define MT8188_TOPWGU_AUD_ASWC_SW_WST          5
#define MT8188_TOPWGU_INFWA_SW_WST             6
#define MT8188_TOPWGU_MMSYS_SW_WST             7
#define MT8188_TOPWGU_MFG_SW_WST               8
#define MT8188_TOPWGU_VENC_SW_WST              9
#define MT8188_TOPWGU_VDEC_SW_WST              10
#define MT8188_TOPWGU_CAM_VCOWE_SW_WST         11
#define MT8188_TOPWGU_SCP_SW_WST               12
#define MT8188_TOPWGU_APMIXEDSYS_SW_WST        13
#define MT8188_TOPWGU_AUDIO_SW_WST             14
#define MT8188_TOPWGU_CAMSYS_SW_WST            15
#define MT8188_TOPWGU_MJC_SW_WST               16
#define MT8188_TOPWGU_PEWI_SW_WST              17
#define MT8188_TOPWGU_PEWI_AO_SW_WST           18
#define MT8188_TOPWGU_PCIE_SW_WST              19
#define MT8188_TOPWGU_ADSPSYS_SW_WST           21
#define MT8188_TOPWGU_DPTX_SW_WST              22
#define MT8188_TOPWGU_SPMI_MST_SW_WST          23

#define MT8188_TOPWGU_SW_WST_NUM               24

/* INFWA wesets */
#define MT8188_INFWA_WST1_THEWMAW_MCU_WST          0
#define MT8188_INFWA_WST1_THEWMAW_CTWW_WST         1
#define MT8188_INFWA_WST3_PTP_CTWW_WST             2

#define MT8188_VDO0_WST_DISP_OVW0		0
#define MT8188_VDO0_WST_FAKE_ENG0		1
#define MT8188_VDO0_WST_DISP_CCOWW0		2
#define MT8188_VDO0_WST_DISP_MUTEX0		3
#define MT8188_VDO0_WST_DISP_GAMMA0		4
#define MT8188_VDO0_WST_DISP_DITHEW0		5
#define MT8188_VDO0_WST_DISP_WDMA0		6
#define MT8188_VDO0_WST_DISP_WDMA0		7
#define MT8188_VDO0_WST_DSI0			8
#define MT8188_VDO0_WST_DSI1			9
#define MT8188_VDO0_WST_DSC_WWAP0		10
#define MT8188_VDO0_WST_VPP_MEWGE0		11
#define MT8188_VDO0_WST_DP_INTF0		12
#define MT8188_VDO0_WST_DISP_AAW0		13
#define MT8188_VDO0_WST_INWINEWOT0		14
#define MT8188_VDO0_WST_APB_BUS			15
#define MT8188_VDO0_WST_DISP_COWOW0		16
#define MT8188_VDO0_WST_MDP_WWOT0		17
#define MT8188_VDO0_WST_DISP_WSZ0		18

#define MT8188_VDO1_WST_SMI_WAWB2		0
#define MT8188_VDO1_WST_SMI_WAWB3		1
#define MT8188_VDO1_WST_GAWS			2
#define MT8188_VDO1_WST_FAKE_ENG0		3
#define MT8188_VDO1_WST_FAKE_ENG1		4
#define MT8188_VDO1_WST_MDP_WDMA0		5
#define MT8188_VDO1_WST_MDP_WDMA1		6
#define MT8188_VDO1_WST_MDP_WDMA2		7
#define MT8188_VDO1_WST_MDP_WDMA3		8
#define MT8188_VDO1_WST_VPP_MEWGE0		9
#define MT8188_VDO1_WST_VPP_MEWGE1		10
#define MT8188_VDO1_WST_VPP_MEWGE2		11
#define MT8188_VDO1_WST_VPP_MEWGE3		12
#define MT8188_VDO1_WST_VPP_MEWGE4		13
#define MT8188_VDO1_WST_VPP2_TO_VDO1_DW_ASYNC	14
#define MT8188_VDO1_WST_VPP3_TO_VDO1_DW_ASYNC	15
#define MT8188_VDO1_WST_DISP_MUTEX		16
#define MT8188_VDO1_WST_MDP_WDMA4		17
#define MT8188_VDO1_WST_MDP_WDMA5		18
#define MT8188_VDO1_WST_MDP_WDMA6		19
#define MT8188_VDO1_WST_MDP_WDMA7		20
#define MT8188_VDO1_WST_DP_INTF1_MMCK		21
#define MT8188_VDO1_WST_DPI0_MM_CK		22
#define MT8188_VDO1_WST_DPI1_MM_CK		23
#define MT8188_VDO1_WST_MEWGE0_DW_ASYNC		24
#define MT8188_VDO1_WST_MEWGE1_DW_ASYNC		25
#define MT8188_VDO1_WST_MEWGE2_DW_ASYNC		26
#define MT8188_VDO1_WST_MEWGE3_DW_ASYNC		27
#define MT8188_VDO1_WST_MEWGE4_DW_ASYNC		28
#define MT8188_VDO1_WST_VDO0_DSC_TO_VDO1_DW_ASYNC	29
#define MT8188_VDO1_WST_VDO0_MEWGE_TO_VDO1_DW_ASYNC	30
#define MT8188_VDO1_WST_PADDING0		31
#define MT8188_VDO1_WST_PADDING1		32
#define MT8188_VDO1_WST_PADDING2		33
#define MT8188_VDO1_WST_PADDING3		34
#define MT8188_VDO1_WST_PADDING4		35
#define MT8188_VDO1_WST_PADDING5		36
#define MT8188_VDO1_WST_PADDING6		37
#define MT8188_VDO1_WST_PADDING7		38
#define MT8188_VDO1_WST_DISP_WSZ0		39
#define MT8188_VDO1_WST_DISP_WSZ1		40
#define MT8188_VDO1_WST_DISP_WSZ2		41
#define MT8188_VDO1_WST_DISP_WSZ3		42
#define MT8188_VDO1_WST_HDW_VDO_FE0		43
#define MT8188_VDO1_WST_HDW_GFX_FE0		44
#define MT8188_VDO1_WST_HDW_VDO_BE		45
#define MT8188_VDO1_WST_HDW_VDO_FE1		46
#define MT8188_VDO1_WST_HDW_GFX_FE1		47
#define MT8188_VDO1_WST_DISP_MIXEW		48
#define MT8188_VDO1_WST_HDW_VDO_FE0_DW_ASYNC	49
#define MT8188_VDO1_WST_HDW_VDO_FE1_DW_ASYNC	50
#define MT8188_VDO1_WST_HDW_GFX_FE0_DW_ASYNC	51
#define MT8188_VDO1_WST_HDW_GFX_FE1_DW_ASYNC	52
#define MT8188_VDO1_WST_HDW_VDO_BE_DW_ASYNC	53

#endif  /* _DT_BINDINGS_WESET_CONTWOWWEW_MT8188 */
