# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
do sim.do 
# network_tb
# projectML
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:31 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/manager.sv 
# -- Compiling module manager
# 
# Top level modules:
# 	manager
# End time: 15:12:31 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:31 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/layer.sv 
# -- Compiling module layer
# 
# Top level modules:
# 	layer
# End time: 15:12:31 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:31 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/ff_network.sv 
# -- Compiling module ff_network
# 
# Top level modules:
# 	ff_network
# End time: 15:12:31 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:31 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/network_tb.sv 
# -- Compiling module network_tb
# 
# Top level modules:
# 	network_tb
# End time: 15:12:31 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.network_tb 
# Start time: 15:12:31 on Mar 24,2025
# Loading sv_std.std
# Loading work.network_tb
# Loading work.ff_network
# Loading work.manager
# Loading work.layer
# Loading work.sigmoid
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(81): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(96): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# Invalid window pattern: do
# .main_pane.wave.interior.cs.body.pw.wf .main_pane.source.interior.cs.body.srcobj .main_pane.stackview.interior.cs.body.tb .main_pane.structural.interior.cs.body.structural .main_pane.structure.interior.cs.body.struct
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-ILB9LKJ  ProcessID: 25416
#           Attempting to use alternate WLF file "./wlft47nh9h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft47nh9h
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o
# ** Note: $stop    : ../projectML/network_tb.sv(89)
#    Time: 640 ns  Iteration: 0  Instance: /network_tb
# Break in Module network_tb at ../projectML/network_tb.sv line 89
# WARNING: No extended dataflow license exists
do sim.do
# network_tb
# projectML
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/manager.sv 
# -- Compiling module manager
# 
# Top level modules:
# 	manager
# End time: 16:10:56 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/layer.sv 
# -- Compiling module layer
# 
# Top level modules:
# 	layer
# End time: 16:10:56 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/ff_network.sv 
# -- Compiling module ff_network
# 
# Top level modules:
# 	ff_network
# End time: 16:10:56 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/network_tb.sv 
# -- Compiling module network_tb
# 
# Top level modules:
# 	network_tb
# End time: 16:10:56 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:11:08 on Mar 24,2025, Elapsed time: 0:58:37
# Errors: 1, Warnings: 17
# vsim -voptargs="+acc" work.network_tb 
# Start time: 16:11:08 on Mar 24,2025
# Loading sv_std.std
# Loading work.network_tb
# Loading work.ff_network
# Loading work.manager
# Loading work.layer
# Loading work.sigmoid
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(81): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(96): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# Invalid window pattern: do
# .main_pane.wave.interior.cs.body.pw.wf .main_pane.source.interior.cs.body.srcobj .main_pane.stackview.interior.cs.body.tb .main_pane.structural.interior.cs.body.structural .main_pane.structure.interior.cs.body.struct
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-ILB9LKJ  ProcessID: 25416
#           Attempting to use alternate WLF file "./wlftxj15eq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxj15eq
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o
# ** Note: $stop    : ../projectML/network_tb.sv(89)
#    Time: 640 ns  Iteration: 0  Instance: /network_tb
# Break in Module network_tb at ../projectML/network_tb.sv line 89
do sim.do
# network_tb
# projectML
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/manager.sv 
# -- Compiling module manager
# 
# Top level modules:
# 	manager
# End time: 16:13:59 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/layer.sv 
# -- Compiling module layer
# 
# Top level modules:
# 	layer
# End time: 16:13:59 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/ff_network.sv 
# -- Compiling module ff_network
# 
# Top level modules:
# 	ff_network
# End time: 16:13:59 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/network_tb.sv 
# -- Compiling module network_tb
# 
# Top level modules:
# 	network_tb
# End time: 16:13:59 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:11 on Mar 24,2025, Elapsed time: 0:03:03
# Errors: 1, Warnings: 16
# vsim -voptargs="+acc" work.network_tb 
# Start time: 16:14:11 on Mar 24,2025
# Loading sv_std.std
# Loading work.network_tb
# Loading work.ff_network
# Loading work.manager
# Loading work.layer
# Loading work.sigmoid
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(81): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(96): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# Invalid window pattern: do
# .main_pane.wave.interior.cs.body.pw.wf .main_pane.source.interior.cs.body.srcobj .main_pane.stackview.interior.cs.body.tb .main_pane.structural.interior.cs.body.structural .main_pane.structure.interior.cs.body.struct
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-ILB9LKJ  ProcessID: 25416
#           Attempting to use alternate WLF file "./wlfttbikxk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttbikxk
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o
# ** Note: $stop    : ../projectML/network_tb.sv(89)
#    Time: 640 ns  Iteration: 0  Instance: /network_tb
# Break in Module network_tb at ../projectML/network_tb.sv line 89
do sim.do
# network_tb
# projectML
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:47 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/manager.sv 
# -- Compiling module manager
# 
# Top level modules:
# 	manager
# End time: 16:16:47 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:47 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/layer.sv 
# -- Compiling module layer
# 
# Top level modules:
# 	layer
# End time: 16:16:47 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:47 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/ff_network.sv 
# -- Compiling module ff_network
# 
# Top level modules:
# 	ff_network
# End time: 16:16:47 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:47 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/network_tb.sv 
# -- Compiling module network_tb
# 
# Top level modules:
# 	network_tb
# End time: 16:16:47 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:58 on Mar 24,2025, Elapsed time: 0:02:47
# Errors: 1, Warnings: 16
# vsim -voptargs="+acc" work.network_tb 
# Start time: 16:16:58 on Mar 24,2025
# Loading sv_std.std
# Loading work.network_tb
# Loading work.ff_network
# Loading work.manager
# Loading work.layer
# Loading work.sigmoid
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(81): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(96): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# Invalid window pattern: do
# .main_pane.wave.interior.cs.body.pw.wf .main_pane.source.interior.cs.body.srcobj .main_pane.stackview.interior.cs.body.tb .main_pane.structural.interior.cs.body.structural .main_pane.structure.interior.cs.body.struct
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-ILB9LKJ  ProcessID: 25416
#           Attempting to use alternate WLF file "./wlftwjdybb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwjdybb
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o
# ** Note: $stop    : ../projectML/network_tb.sv(89)
#    Time: 640 ns  Iteration: 0  Instance: /network_tb
# Break in Module network_tb at ../projectML/network_tb.sv line 89
do sim.do
# network_tb
# projectML
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:22 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/manager.sv 
# -- Compiling module manager
# 
# Top level modules:
# 	manager
# End time: 16:22:22 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:23 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/layer.sv 
# -- Compiling module layer
# 
# Top level modules:
# 	layer
# End time: 16:22:23 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:23 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/ff_network.sv 
# -- Compiling module ff_network
# 
# Top level modules:
# 	ff_network
# End time: 16:22:23 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:23 on Mar 24,2025
# vlog -reportprogress 300 ../projectML/network_tb.sv 
# -- Compiling module network_tb
# 
# Top level modules:
# 	network_tb
# End time: 16:22:23 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:22:34 on Mar 24,2025, Elapsed time: 0:05:36
# Errors: 1, Warnings: 16
# vsim -voptargs="+acc" work.network_tb 
# Start time: 16:22:34 on Mar 24,2025
# Loading sv_std.std
# Loading work.network_tb
# Loading work.ff_network
# Loading work.manager
# Loading work.layer
# Loading work.sigmoid
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(81): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/ff_network.sv(96): [PCDPC] - Port size (20) does not match connection size (8) for port 'out'. The port definition is at: ../projectML/layer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out File: ../projectML/layer.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (5) for port 'x'. The port definition is at: ../projectML/sigmoid.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# ** Warning: (vsim-3015) ../projectML/layer.sv(65): [PCDPC] - Port size (4) does not match connection size (10) for port 'f'. The port definition is at: ../projectML/sigmoid.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o File: ../projectML/sigmoid.sv
# Invalid window pattern: do
# .main_pane.wave.interior.cs.body.pw.wf .main_pane.source.interior.cs.body.srcobj .main_pane.stackview.interior.cs.body.tb .main_pane.structural.interior.cs.body.structural .main_pane.structure.interior.cs.body.struct
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-ILB9LKJ  ProcessID: 25416
#           Attempting to use alternate WLF file "./wlft3qbj1i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3qbj1i
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_in/loop_l[1]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[0]/sigm_inst_o
# ** Warning: (vsim-PLI-3406) Too many digits (3) in data on line 1 of file "snum.txt". (Max is 1.)    : ../projectML/sigmoid.sv(15)
#    Time: 0 ps  Iteration: 0  Instance: /network_tb/dut/layer_inst_out/loop_l[1]/sigm_inst_o
# ** Note: $stop    : ../projectML/network_tb.sv(89)
#    Time: 640 ns  Iteration: 0  Instance: /network_tb
# Break in Module network_tb at ../projectML/network_tb.sv line 89
# End time: 16:30:04 on Mar 24,2025, Elapsed time: 0:07:30
# Errors: 1, Warnings: 16
