
*** Running vivado
    with args -log example_ibert.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source example_ibert.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source example_ibert.tcl -notrace
Command: link_design -top example_ibert -part xc7z015clg485-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/ax7015/demo/ibert_test/ibert_ex/imports/example_ibert.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/ax7015/demo/ibert_test/ibert_ex/imports/example_ibert.xdc:44]
INFO: [Timing 38-2] Deriving generated clocks [f:/ax7015/demo/ibert_test/ibert_ex/imports/example_ibert.xdc:44]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.801 ; gain = 518.039
Finished Parsing XDC File [f:/ax7015/demo/ibert_test/ibert_ex/imports/example_ibert.xdc]
Parsing XDC File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1164.121 ; gain = 898.609
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1164.121 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114531379

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114531379

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 193cc74d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 39 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 193cc74d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 193cc74d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1169.145 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 193cc74d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.145 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 806b4d89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1169.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_ibert_drc_opted.rpt -pb example_ibert_drc_opted.pb -rpx example_ibert_drc_opted.rpx
Command: report_drc -file example_ibert_drc_opted.rpt -pb example_ibert_drc_opted.pb -rpx example_ibert_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Parsing TCL File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/count_ones_zeros_pblock.tcl] from IP f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert.xci
Sourcing Tcl File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/count_ones_zeros_pblock.tcl]
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/count_ones_zeros_pblock.tcl:1]
Finished Sourcing Tcl File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/count_ones_zeros_pblock.tcl]
Parsing TCL File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/GT_pblocks.tcl] from IP f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert.xci
Sourcing Tcl File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/GT_pblocks.tcl]
Finished Sourcing Tcl File [f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/tcl/GT_pblocks.tcl]
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1172.066 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5f9cea0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1172.066 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1172.066 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1586666dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1172.066 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e73697a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e73697a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.648 ; gain = 47.582
Phase 1 Placer Initialization | Checksum: 1e73697a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1019f4b0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1019f4b0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fb74afd2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24fd282ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2210fe7fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2210fe7fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f21f3390

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14acd96bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1acce60da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 188641bc4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1219.648 ; gain = 47.582
Phase 3 Detail Placement | Checksum: 188641bc4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1219.648 ; gain = 47.582

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 119adc850

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 119adc850

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1254.055 ; gain = 81.988
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.198. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: aeed795f

Time (s): cpu = 00:03:00 ; elapsed = 00:02:56 . Memory (MB): peak = 1254.777 ; gain = 82.711
Phase 4.1 Post Commit Optimization | Checksum: aeed795f

Time (s): cpu = 00:03:00 ; elapsed = 00:02:56 . Memory (MB): peak = 1254.777 ; gain = 82.711

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: aeed795f

Time (s): cpu = 00:03:00 ; elapsed = 00:02:56 . Memory (MB): peak = 1254.777 ; gain = 82.711

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: aeed795f

Time (s): cpu = 00:03:00 ; elapsed = 00:02:57 . Memory (MB): peak = 1254.777 ; gain = 82.711

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15956aa14

Time (s): cpu = 00:03:00 ; elapsed = 00:02:57 . Memory (MB): peak = 1254.777 ; gain = 82.711
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15956aa14

Time (s): cpu = 00:03:00 ; elapsed = 00:02:57 . Memory (MB): peak = 1254.777 ; gain = 82.711
Ending Placer Task | Checksum: 121ccef72

Time (s): cpu = 00:03:01 ; elapsed = 00:02:57 . Memory (MB): peak = 1254.777 ; gain = 82.711
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:00 . Memory (MB): peak = 1254.777 ; gain = 85.633
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1254.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file example_ibert_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1256.953 ; gain = 2.176
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_utilization_placed.rpt -pb example_ibert_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1256.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_ibert_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1256.953 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1256.953 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.198 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a4000640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.198 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: a4000640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: a4000640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: a4000640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: a4000640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: a4000640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.198 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.198 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.953 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: a4000640

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1256.953 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.198 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 50c936f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1256.953 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.974 . Memory (MB): peak = 1256.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-2721] IBUFDS_GT_loads_clock_region: IBUFDS_GTE2 u_buf_q0_clk1 drives MMCME2_ADV u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM in a different clock region and must do so using local routing resources which may negatively affect clock performance. Use CLOCK_DEDICATED_ROUTE set to FALSE to indicate this is intended.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2ee01b75 ConstDB: 0 ShapeSum: 11ab809 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9a1f0799

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1364.340 ; gain = 107.387
Post Restoration Checksum: NetGraph: 54d8f8b NumContArr: 94d1780e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9a1f0799

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1364.340 ; gain = 107.387

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9a1f0799

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1371.977 ; gain = 115.023

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9a1f0799

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1371.977 ; gain = 115.023
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1404d1f91

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1400.063 ; gain = 143.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.279  | TNS=0.000  | WHS=-0.354 | THS=-259.077|

Phase 2 Router Initialization | Checksum: 1796c3fbd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a6f291ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1156
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11e274874

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1426.324 ; gain = 169.371
Phase 4 Rip-up And Reroute | Checksum: 11e274874

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1604c1368

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1426.324 ; gain = 169.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1604c1368

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1604c1368

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371
Phase 5 Delay and Skew Optimization | Checksum: 1604c1368

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12475c4e4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13056e9b6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371
Phase 6 Post Hold Fix | Checksum: 13056e9b6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.86789 %
  Global Horizontal Routing Utilization  = 4.77517 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b730b321

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b730b321

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d52f3c6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1426.324 ; gain = 169.371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10d52f3c6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1426.324 ; gain = 169.371
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1426.324 ; gain = 169.371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1426.324 ; gain = 169.371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1426.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_ibert_drc_routed.rpt -pb example_ibert_drc_routed.pb -rpx example_ibert_drc_routed.rpx
Command: report_drc -file example_ibert_drc_routed.rpt -pb example_ibert_drc_routed.pb -rpx example_ibert_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file example_ibert_methodology_drc_routed.rpt -pb example_ibert_methodology_drc_routed.pb -rpx example_ibert_methodology_drc_routed.rpx
Command: report_methodology -file example_ibert_methodology_drc_routed.rpt -pb example_ibert_methodology_drc_routed.pb -rpx example_ibert_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.578 ; gain = 33.254
INFO: [runtcl-4] Executing : report_power -file example_ibert_power_routed.rpt -pb example_ibert_power_summary_routed.pb -rpx example_ibert_power_routed.rpx
Command: report_power -file example_ibert_power_routed.rpt -pb example_ibert_power_summary_routed.pb -rpx example_ibert_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file example_ibert_route_status.rpt -pb example_ibert_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file example_ibert_timing_summary_routed.rpt -rpx example_ibert_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_ibert_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_ibert_clock_utilization_routed.rpt
Command: write_bitstream -force example_ibert.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-2721] IBUFDS_GT_loads_clock_region: IBUFDS_GTE2 u_buf_q0_clk1 drives MMCME2_ADV u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM in a different clock region and must do so using local routing resources which may negatively affect clock performance. Use CLOCK_DEDICATED_ROUTE set to FALSE to indicate this is intended.
WARNING: [DRC RTSTAT-10] No routable loads: 358 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_ibert_core/inst/bscan_inst/RESET, u_ibert_core/inst/control0[35:0], u_ibert_core/inst/bscan_inst/in0, u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i[39:0], u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rxdata40_i[39:0], u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rxdata40_i[39:0], u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rxdata40_i[39:0], u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[39:0], u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[39:0], u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[39:0], and u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[39:0].
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_ibert.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1949.156 ; gain = 426.230
INFO: [Common 17-206] Exiting Vivado at Thu Mar  1 16:50:56 2018...
