// Seed: 2504365834
module module_0;
  wire id_1, id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply1 id_5
);
  assign id_7 = -1'b0;
  always begin : LABEL_0
    begin : LABEL_0
      if (-1'b0);
      @(*) $display(1'b0);
    end
  end
  assign id_8 = id_0;
  assign id_7 = 1 == {id_8, -1, id_1};
  tri  id_9;
  wire id_10;
  always id_7 = 1;
  module_0 modCall_1 ();
  assign id_9 = id_5;
  id_11(
      id_7, 1, id_1 | id_5
  );
  wire id_12, id_13, id_14;
endmodule
