(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_1 (_ BitVec 8)) (StartBool_2 Bool) (Start_6 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (StartBool_1 Bool) (Start_2 (_ BitVec 8)))
  ((Start (_ BitVec 8) (#b10100101 (bvneg Start) (bvand Start Start) (bvadd Start Start) (bvudiv Start_1 Start_1) (bvshl Start_1 Start_2)))
   (StartBool Bool (false true (not StartBool_1) (and StartBool_1 StartBool_2)))
   (Start_1 (_ BitVec 8) (#b00000001 y #b00000000 #b10100101 (bvnot Start_4) (bvneg Start_2) (bvand Start_4 Start_6) (bvor Start_2 Start_6) (bvadd Start_6 Start_1) (bvmul Start_6 Start) (bvudiv Start_4 Start_3) (bvshl Start_5 Start_1) (bvlshr Start_4 Start) (ite StartBool Start_5 Start_4)))
   (StartBool_2 Bool (true))
   (Start_6 (_ BitVec 8) (x (bvand Start_3 Start_1) (bvor Start_6 Start_5) (bvmul Start_7 Start_4) (bvudiv Start_7 Start_5) (bvurem Start_1 Start_6) (bvlshr Start_7 Start_6)))
   (Start_7 (_ BitVec 8) (#b00000000 (bvor Start_1 Start_1) (bvmul Start Start_2) (bvudiv Start_5 Start_1) (bvlshr Start_4 Start_5)))
   (Start_5 (_ BitVec 8) (#b10100101 x y (bvnot Start_4) (bvneg Start_5) (bvor Start_3 Start_6) (bvadd Start Start_2) (bvudiv Start_5 Start_3) (bvurem Start_5 Start_1) (bvlshr Start_3 Start_6) (ite StartBool_1 Start_7 Start_7)))
   (Start_4 (_ BitVec 8) (#b10100101 y #b00000001 #b00000000 (bvnot Start_5) (bvor Start_4 Start_4) (bvadd Start_3 Start_3) (bvmul Start_4 Start_2) (bvudiv Start_3 Start_2) (bvshl Start_4 Start_3) (bvlshr Start_3 Start_2) (ite StartBool_1 Start_3 Start_2)))
   (Start_3 (_ BitVec 8) (x (bvneg Start_3) (bvand Start_4 Start) (bvmul Start Start_1) (bvurem Start_3 Start_2) (bvshl Start Start_3) (ite StartBool_1 Start_1 Start_4)))
   (StartBool_1 Bool (false true (not StartBool_2) (and StartBool_2 StartBool_2) (or StartBool_2 StartBool) (bvult Start_3 Start_1)))
   (Start_2 (_ BitVec 8) (#b00000001 (bvnot Start_1) (bvadd Start_1 Start_1) (bvurem Start_1 Start) (bvlshr Start_2 Start) (ite StartBool_1 Start_1 Start)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvor (bvlshr #b10100101 #b00000001) #b00000001)))

(check-synth)
