
---------- Begin Simulation Statistics ----------
final_tick                               114541337500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679140                       # Number of bytes of host memory used
host_op_rate                                   215082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   496.73                       # Real time elapsed on the host
host_tick_rate                              230590993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    91575086                       # Number of instructions simulated
sim_ops                                     106837562                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114541                       # Number of seconds simulated
sim_ticks                                114541337500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.996704                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15261420                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15261923                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               709                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15263397                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              86                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               79                       # Number of indirect misses.
system.cpu.branchPred.lookups                15264528                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     333                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 366306241                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 91571956                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               478                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15262729                       # Number of branches committed
system.cpu.commit.bw_lim_events                    50                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2993                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             91575099                       # Number of instructions committed
system.cpu.commit.committedOps              106837575                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    183235311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.583062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.381639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    135538928     73.97%     73.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     32432732     17.70%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1573      0.00%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       954332      0.52%     92.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6676976      3.64%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       953954      0.52%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6676735      3.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           31      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           50      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    183235311                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  172                       # Number of function calls committed.
system.cpu.commit.int_insts                  91575025                       # Number of committed integer instructions.
system.cpu.commit.loads                      15262614                       # Number of loads committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         76312015     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15262614     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15262821     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         106837575                       # Class of committed instruction
system.cpu.commit.refs                       30525435                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    91575086                       # Number of Instructions Simulated
system.cpu.committedOps                     106837562                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.001266                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.001266                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             131712208                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   248                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             15261586                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              106843001                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13363819                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  32435920                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    503                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1809                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               5723501                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    15264528                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  30526753                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     152699910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   346                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       91584871                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1468                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.083292                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           30535307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           15261760                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.499737                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          183235951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.583119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.114776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                137444413     75.01%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 15262348      8.33%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1533      0.00%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 30527657     16.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            183235951                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  493                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 15262984                       # Number of branches executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.582974                       # Inst execution rate
system.cpu.iew.exec_refs                     30526047                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15262940                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     225                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              15263397                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15263195                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           106841102                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15263107                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               676                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             106839371                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3509                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    503                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3509                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               31                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          782                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          374                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          484                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  80127815                       # num instructions consuming a value
system.cpu.iew.wb_count                     106839125                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.749991                       # average fanout of values written-back
system.cpu.iew.wb_producers                  60095120                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.582973                       # insts written-back per cycle
system.cpu.iew.wb_sent                      106839201                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                137361936                       # number of integer regfile reads
system.cpu.int_regfile_writes                61051296                       # number of integer regfile writes
system.cpu.ipc                               0.499684                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.499684                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              76313553     71.43%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             34      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             15263283     14.29%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15263062     14.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              106840048                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    14309312                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.133932                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14308145     99.99%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                2      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    573      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   591      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              121149360                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          411225467                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    106839125                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         106844584                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  106840963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 106840048                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 104                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               109                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     183235951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.583074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.022151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           130768225     71.37%     71.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16218833      8.85%     80.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            19079319     10.41%     90.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16215719      8.85%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              953855      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       183235951                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.582978                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                77                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             15263397                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15263195                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                30527820                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                        183266141                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3934                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             152621635                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 16226658                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1444                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups             488416491                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              106841614                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           152626632                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  35296543                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              128841519                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    503                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   480                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles             131704725                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4992                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        137364564                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3588                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 73                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  14309278                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              286                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    290075673                       # The number of ROB reads
system.cpu.rob.rob_writes                   213681779                       # The number of ROB writes
system.cpu.timesIdled                             302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      240                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     164                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       937604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1891947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       953497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          370                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1907861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            370                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                475                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       937512                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq            953868                       # Transaction distribution
system.membus.trans_dist::ReadExResp           953868                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           475                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2846290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2846290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    121078720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121078720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            954343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  954343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              954343                       # Request fanout histogram
system.membus.respLayer1.occupancy         5028274250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6177859250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1890897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           953869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          953868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           383                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2861429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2862224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    122071360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              122097728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          937974                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60000768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1892338                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014318                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1891950     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    388      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1892338                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2384180625                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1788713748                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            719373                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                      16                       # number of overall hits
system.l2.demand_misses::.cpu.inst                377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             953971                       # number of demand (read+write) misses
system.l2.demand_misses::total                 954348                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               377                       # number of overall misses
system.l2.overall_misses::.cpu.data            953971                       # number of overall misses
system.l2.overall_misses::total                954348                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  81135031250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81166403750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31372500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  81135031250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81166403750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           953981                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               954364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          953981                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              954364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83216.180371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85049.787939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85049.063602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83216.180371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85049.787939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85049.063602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              937512                       # number of writebacks
system.l2.writebacks::total                    937512                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        953969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            954344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       953969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           954344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26439375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  69053293750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69079733125                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26439375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  69053293750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69079733125                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        70505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72385.259636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72384.520807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        70505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72385.259636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72384.520807                       # average overall mshr miss latency
system.l2.replacements                         937974                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       953385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           953385                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       953385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       953385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          953869                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              953869                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  81125520625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   81125520625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        953869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            953869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85048.911984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85048.911984                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       953869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         953869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  69045223250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69045223250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72384.387426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72384.387426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31372500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31372500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83216.180371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83216.180371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26439375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26439375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        70505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9510625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9510625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.910714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93241.421569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93241.421569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8070500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8070500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.892857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        80705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        80705                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16252.319061                       # Cycle average of tags in use
system.l2.tags.total_refs                     1907838                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    954358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999080                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.229107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.728877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16246.361077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16217102                       # Number of tag accesses
system.l2.tags.data_accesses                 16217102                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       61053952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61077952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60000768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60000768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          953968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              954343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       937512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             937512                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            209531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         533029850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             533239382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       209531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           209531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      523835056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            523835056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      523835056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           209531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        533029850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1057074438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    937512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    953968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000457166250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57870                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2811401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             882867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      954343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     937512                       # Number of write requests accepted
system.mem_ctrls.readBursts                    954343                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   937512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             59694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9551896000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4771715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27445827250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10008.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28758.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   870619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  867238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                954343                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               937512                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  954164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  57871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  57870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  57870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       153969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    786.371283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   600.142533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.483951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14459      9.39%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13337      8.66%     18.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4444      2.89%     20.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4040      2.62%     23.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3639      2.36%     25.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4543      2.95%     28.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3839      2.49%     31.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10236      6.65%     38.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95432     61.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       153969                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.490963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.198870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.524236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         57869    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57870                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.199827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.188290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.635149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52267     90.32%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              727      1.26%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3791      6.55%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1085      1.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57870                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61077952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59998976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61077952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60000768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       523.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    533.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    523.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114541281250                       # Total gap between requests
system.mem_ctrls.avgGap                      60544.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     61053952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59998976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 209531.340595704125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 533029850.467740476131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 523819411.485394954681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       953968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       937512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9966250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  27435861000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2805294388375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26576.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28759.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2992275.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            549680040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            292158075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3405401580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2445528240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9041354400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27259815660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21028239360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64022177355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.943860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53856879375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3824600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56859858125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            549665760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            292154280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3408607440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2448138240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9041354400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27286530420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21005742720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64032193260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.031304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53795930625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3824600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56920806875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     30526267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30526267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30526267                       # number of overall hits
system.cpu.icache.overall_hits::total        30526267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          486                       # number of overall misses
system.cpu.icache.overall_misses::total           486                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38395000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38395000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38395000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38395000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30526753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30526753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30526753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30526753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79002.057613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79002.057613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79002.057613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79002.057613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          383                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          383                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32178750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32178750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32178750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32178750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84017.624021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84017.624021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84017.624021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84017.624021                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30526267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30526267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           486                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30526753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30526753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79002.057613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79002.057613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32178750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32178750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84017.624021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84017.624021                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           331.434354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30526650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79704.046997                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   331.434354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.647333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.647333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122107395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122107395                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25756302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25756302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25756314                       # number of overall hits
system.cpu.dcache.overall_hits::total        25756314                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4769376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4769376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4769388                       # number of overall misses
system.cpu.dcache.overall_misses::total       4769388                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 408013412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 408013412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 408013412500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 408013412500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     30525678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30525678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     30525702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30525702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.156241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.156242                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156242                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85548.594302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85548.594302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85548.379058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85548.379058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          250                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          125                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       953385                       # number of writebacks
system.cpu.dcache.writebacks::total            953385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      3815407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3815407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      3815407                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3815407                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       953969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       953969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       953977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       953977                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  82922575625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82922575625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  82923255000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82923255000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86923.763377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86923.763377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86923.746589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86923.746589                       # average overall mshr miss latency
system.cpu.dcache.replacements                 953468                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     15262778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15262778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13805625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13805625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     15262950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     15262950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80265.261628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80265.261628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           72                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8551875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8551875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85518.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85518.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10493524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10493524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4769204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4769204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 407999606875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 407999606875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15262728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15262728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.312474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.312474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85548.784844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85548.784844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3815335                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3815335                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       953869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       953869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82914023750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82914023750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86923.910673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86923.910673                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       679375                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       679375                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84921.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84921.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       721250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       721250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       144250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       144250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       635000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       635000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       158750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       158750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114541337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.808396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26710365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            953980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.998873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189375                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.808396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123057092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123057092                       # Number of data accesses

---------- End Simulation Statistics   ----------
