{"Source Block": ["oh/common/hdl/oh_oddr.v@34:43@HdlStmAssign", "     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n      \nendmodule // oh_oddr\n\n\n"], "Clone Blocks": [["oh/common/hdl/oh_oddr.v@31:42", "     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n      \nendmodule // oh_oddr\n\n"]], "Diff Content": {"Delete": [[39, "   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n"]], "Add": [[39, "   assign out[DW-1:0] = clk ? q1_sl[DW-1:0] : \n"], [39, "\t                      q2_sh[DW-1:0];\n"]]}}