Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 23:14:03 2018
| Host         : DESKTOP-BRJQR8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rsa_soc_wrapper_timing_summary_routed.rpt -pb rsa_soc_wrapper_timing_summary_routed.pb -rpx rsa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.041        0.000                      0                55408        0.017        0.000                      0                55408        5.249        0.000                       0                 18646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.041        0.000                      0                44513        0.017        0.000                      0                44513        5.249        0.000                       0                 18646  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.359        0.000                      0                10895        0.571        0.000                      0                10895  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 0.642ns (5.605%)  route 10.811ns (94.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 15.638 - 12.999 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.797     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.518     3.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=274, routed)        10.811    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7__224/O
                         net (fo=1, routed)           0.000    14.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][224]
    SLICE_X52Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.460    15.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X52Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[224]/C
                         clock pessimism              0.115    15.753    
                         clock uncertainty           -0.198    15.555    
    SLICE_X52Y84         FDCE (Setup_fdce_C_D)        0.031    15.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[224]
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[223]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 0.642ns (5.621%)  route 10.779ns (94.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 15.638 - 12.999 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.797     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.518     3.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=274, routed)        10.779    14.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7__223/O
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][223]
    SLICE_X52Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.460    15.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X52Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[223]/C
                         clock pessimism              0.115    15.753    
                         clock uncertainty           -0.198    15.555    
    SLICE_X52Y84         FDCE (Setup_fdce_C_D)        0.031    15.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[223]
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[216]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.418ns  (logic 0.642ns (5.623%)  route 10.776ns (94.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 15.638 - 12.999 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.797     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.518     3.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=274, routed)        10.776    14.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7__216/O
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][216]
    SLICE_X52Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.460    15.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X52Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[216]/C
                         clock pessimism              0.115    15.753    
                         clock uncertainty           -0.198    15.555    
    SLICE_X52Y84         FDCE (Setup_fdce_C_D)        0.029    15.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[216]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.560ns  (logic 9.277ns (80.248%)  route 2.283ns (19.752%))
  Logic Levels:           69  (CARRY4=65 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 15.723 - 12.999 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.726     3.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X78Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDCE (Prop_fdce_C_Q)         0.456     3.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.811     4.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/outLSB
    SLICE_X81Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i___7_i_9__1/O
                         net (fo=512, routed)         0.574     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/add_n
    SLICE_X80Y29         LUT5 (Prop_lut5_I3_O)        0.118     5.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1/O
                         net (fo=2, routed)           0.484     5.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1_n_0
    SLICE_X80Y29         LUT6 (Prop_lut6_I0_O)        0.326     5.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127/O
                         net (fo=1, routed)           0.000     5.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134/CO[3]
                         net (fo=1, routed)           0.000     7.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135/CO[3]
                         net (fo=1, routed)           0.000     7.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143/CO[3]
                         net (fo=1, routed)           0.000     8.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144/CO[3]
                         net (fo=1, routed)           0.000     8.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147/CO[3]
                         net (fo=1, routed)           0.000     8.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149/CO[3]
                         net (fo=1, routed)           0.001     8.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153/CO[3]
                         net (fo=1, routed)           0.000     9.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161/CO[3]
                         net (fo=1, routed)           0.000    10.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169/CO[3]
                         net (fo=1, routed)           0.000    11.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170/CO[3]
                         net (fo=1, routed)           0.000    11.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172/CO[3]
                         net (fo=1, routed)           0.000    11.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174/CO[3]
                         net (fo=1, routed)           0.009    11.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177/CO[3]
                         net (fo=1, routed)           0.000    11.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178/CO[3]
                         net (fo=1, routed)           0.000    12.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179/CO[3]
                         net (fo=1, routed)           0.000    12.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187/CO[3]
                         net (fo=1, routed)           0.000    13.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188/CO[3]
                         net (fo=1, routed)           0.000    13.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191/CO[3]
                         net (fo=1, routed)           0.000    13.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__192/CO[3]
                         net (fo=1, routed)           0.000    13.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__192_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__193/O[0]
                         net (fo=1, routed)           0.405    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[256]
    SLICE_X81Y94         LUT4 (Prop_lut4_I3_O)        0.299    14.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7__256/O
                         net (fo=1, routed)           0.000    14.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][256]
    SLICE_X81Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.545    15.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X81Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/C
                         clock pessimism              0.115    15.838    
                         clock uncertainty           -0.198    15.640    
    SLICE_X81Y94         FDCE (Setup_fdce_C_D)        0.029    15.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]
  -------------------------------------------------------------------
                         required time                         15.669    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[221]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 0.642ns (5.586%)  route 10.851ns (94.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 15.708 - 12.999 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.797     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.518     3.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=274, routed)        10.851    14.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7__221/O
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][221]
    SLICE_X54Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[221]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.530    15.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X54Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[221]/C
                         clock pessimism              0.115    15.823    
                         clock uncertainty           -0.198    15.625    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)        0.077    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[221]
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 9.279ns (80.645%)  route 2.227ns (19.355%))
  Logic Levels:           68  (CARRY4=64 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 15.722 - 12.999 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.726     3.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X78Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDCE (Prop_fdce_C_Q)         0.456     3.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.811     4.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/outLSB
    SLICE_X81Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i___7_i_9__1/O
                         net (fo=512, routed)         0.574     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/add_n
    SLICE_X80Y29         LUT5 (Prop_lut5_I3_O)        0.118     5.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1/O
                         net (fo=2, routed)           0.484     5.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1_n_0
    SLICE_X80Y29         LUT6 (Prop_lut6_I0_O)        0.326     5.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127/O
                         net (fo=1, routed)           0.000     5.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134/CO[3]
                         net (fo=1, routed)           0.000     7.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135/CO[3]
                         net (fo=1, routed)           0.000     7.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143/CO[3]
                         net (fo=1, routed)           0.000     8.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144/CO[3]
                         net (fo=1, routed)           0.000     8.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147/CO[3]
                         net (fo=1, routed)           0.000     8.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149/CO[3]
                         net (fo=1, routed)           0.001     8.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153/CO[3]
                         net (fo=1, routed)           0.000     9.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161/CO[3]
                         net (fo=1, routed)           0.000    10.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169/CO[3]
                         net (fo=1, routed)           0.000    11.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170/CO[3]
                         net (fo=1, routed)           0.000    11.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172/CO[3]
                         net (fo=1, routed)           0.000    11.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174/CO[3]
                         net (fo=1, routed)           0.009    11.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177/CO[3]
                         net (fo=1, routed)           0.000    11.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178/CO[3]
                         net (fo=1, routed)           0.000    12.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179/CO[3]
                         net (fo=1, routed)           0.000    12.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187/CO[3]
                         net (fo=1, routed)           0.000    13.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188/CO[3]
                         net (fo=1, routed)           0.000    13.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191/CO[3]
                         net (fo=1, routed)           0.000    13.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__192/O[1]
                         net (fo=1, routed)           0.348    14.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[253]
    SLICE_X81Y92         LUT6 (Prop_lut6_I4_O)        0.303    14.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7__253/O
                         net (fo=1, routed)           0.000    14.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][253]
    SLICE_X81Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.544    15.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X81Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/C
                         clock pessimism              0.115    15.837    
                         clock uncertainty           -0.198    15.639    
    SLICE_X81Y92         FDCE (Setup_fdce_C_D)        0.031    15.670    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[226]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.468ns  (logic 0.642ns (5.598%)  route 10.826ns (94.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 15.708 - 12.999 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.797     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.518     3.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=274, routed)        10.826    14.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7__226/O
                         net (fo=1, routed)           0.000    14.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][226]
    SLICE_X54Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.530    15.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X54Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[226]/C
                         clock pessimism              0.115    15.823    
                         clock uncertainty           -0.198    15.625    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)        0.079    15.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[226]
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.467ns  (logic 9.147ns (79.770%)  route 2.320ns (20.230%))
  Logic Levels:           67  (CARRY4=63 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 15.722 - 12.999 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.726     3.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X78Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDCE (Prop_fdce_C_Q)         0.456     3.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.811     4.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/outLSB
    SLICE_X81Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i___7_i_9__1/O
                         net (fo=512, routed)         0.574     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/add_n
    SLICE_X80Y29         LUT5 (Prop_lut5_I3_O)        0.118     5.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1/O
                         net (fo=2, routed)           0.484     5.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1_n_0
    SLICE_X80Y29         LUT6 (Prop_lut6_I0_O)        0.326     5.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127/O
                         net (fo=1, routed)           0.000     5.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134/CO[3]
                         net (fo=1, routed)           0.000     7.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135/CO[3]
                         net (fo=1, routed)           0.000     7.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143/CO[3]
                         net (fo=1, routed)           0.000     8.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144/CO[3]
                         net (fo=1, routed)           0.000     8.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147/CO[3]
                         net (fo=1, routed)           0.000     8.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149/CO[3]
                         net (fo=1, routed)           0.001     8.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153/CO[3]
                         net (fo=1, routed)           0.000     9.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161/CO[3]
                         net (fo=1, routed)           0.000    10.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169/CO[3]
                         net (fo=1, routed)           0.000    11.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170/CO[3]
                         net (fo=1, routed)           0.000    11.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172/CO[3]
                         net (fo=1, routed)           0.000    11.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174/CO[3]
                         net (fo=1, routed)           0.009    11.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177/CO[3]
                         net (fo=1, routed)           0.000    11.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178/CO[3]
                         net (fo=1, routed)           0.000    12.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179/CO[3]
                         net (fo=1, routed)           0.000    12.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187/CO[3]
                         net (fo=1, routed)           0.000    13.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188/CO[3]
                         net (fo=1, routed)           0.000    13.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191/O[3]
                         net (fo=1, routed)           0.441    14.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[251]
    SLICE_X81Y92         LUT6 (Prop_lut6_I4_O)        0.306    14.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7__251/O
                         net (fo=1, routed)           0.000    14.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][251]
    SLICE_X81Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.544    15.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X81Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/C
                         clock pessimism              0.115    15.837    
                         clock uncertainty           -0.198    15.639    
    SLICE_X81Y92         FDCE (Setup_fdce_C_D)        0.029    15.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 9.261ns (80.819%)  route 2.198ns (19.181%))
  Logic Levels:           68  (CARRY4=64 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 15.724 - 12.999 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.726     3.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X78Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDCE (Prop_fdce_C_Q)         0.456     3.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.811     4.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/outLSB
    SLICE_X81Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i___7_i_9__1/O
                         net (fo=512, routed)         0.574     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/add_n
    SLICE_X80Y29         LUT5 (Prop_lut5_I3_O)        0.118     5.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1/O
                         net (fo=2, routed)           0.484     5.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_4__1_n_0
    SLICE_X80Y29         LUT6 (Prop_lut6_I0_O)        0.326     5.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127/O
                         net (fo=1, routed)           0.000     5.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_7__127_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__129_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__130_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__131_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__132_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__133_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134/CO[3]
                         net (fo=1, routed)           0.000     7.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__134_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135/CO[3]
                         net (fo=1, routed)           0.000     7.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__135_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__136_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__137_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__138_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__139_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__140_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__141_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__142_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143/CO[3]
                         net (fo=1, routed)           0.000     8.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__143_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144/CO[3]
                         net (fo=1, routed)           0.000     8.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__144_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__145_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__146_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147/CO[3]
                         net (fo=1, routed)           0.000     8.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__147_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__148_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149/CO[3]
                         net (fo=1, routed)           0.001     8.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__149_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__150_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__151_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__152_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153/CO[3]
                         net (fo=1, routed)           0.000     9.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__153_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__154_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__155_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__156_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__157_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__158_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__159_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__160_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161/CO[3]
                         net (fo=1, routed)           0.000    10.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__161_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__162_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__163_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__164_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__165_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__166_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__167_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__168_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169/CO[3]
                         net (fo=1, routed)           0.000    11.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__169_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170/CO[3]
                         net (fo=1, routed)           0.000    11.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__170_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__171_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172/CO[3]
                         net (fo=1, routed)           0.000    11.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__172_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__173_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174/CO[3]
                         net (fo=1, routed)           0.009    11.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__174_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__175_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__176_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177/CO[3]
                         net (fo=1, routed)           0.000    11.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__177_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178/CO[3]
                         net (fo=1, routed)           0.000    12.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__178_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179/CO[3]
                         net (fo=1, routed)           0.000    12.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__179_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__180_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__181_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__182_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__183_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__184_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__185_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__186_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187/CO[3]
                         net (fo=1, routed)           0.000    13.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__187_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188/CO[3]
                         net (fo=1, routed)           0.000    13.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__188_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__189_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__190_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191/CO[3]
                         net (fo=1, routed)           0.000    13.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__191_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i___7_i_1__192/O[3]
                         net (fo=1, routed)           0.319    14.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[255]
    SLICE_X83Y93         LUT6 (Prop_lut6_I4_O)        0.306    14.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7__255/O
                         net (fo=1, routed)           0.000    14.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][255]
    SLICE_X83Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.546    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X83Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/C
                         clock pessimism              0.115    15.839    
                         clock uncertainty           -0.198    15.641    
    SLICE_X83Y93         FDCE (Setup_fdce_C_D)        0.032    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.382ns  (logic 9.110ns (80.040%)  route 2.272ns (19.960%))
  Logic Levels:           68  (CARRY4=65 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 15.724 - 12.999 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.726     3.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X83Y29         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     3.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[0]/Q
                         net (fo=4, routed)           0.660     4.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/U_out[0]
    SLICE_X83Y31         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/i___7_i_9/O
                         net (fo=512, routed)         0.585     4.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/add_n
    SLICE_X84Y30         LUT5 (Prop_lut5_I3_O)        0.118     4.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_4__62/O
                         net (fo=2, routed)           0.397     5.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_4__62_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__0_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__1_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.410    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__2_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__3_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__4_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__6_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__7_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__8_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__9_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     7.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__10_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__11/CO[3]
                         net (fo=1, routed)           0.000     7.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__11_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__12/CO[3]
                         net (fo=1, routed)           0.000     7.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__12_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__13_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     7.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__14_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__15_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     8.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__16_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__17/CO[3]
                         net (fo=1, routed)           0.000     8.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__17_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__18/CO[3]
                         net (fo=1, routed)           0.001     8.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__18_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__19_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__20/CO[3]
                         net (fo=1, routed)           0.000     8.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__20_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__21_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__22/CO[3]
                         net (fo=1, routed)           0.000     8.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__22_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__23/CO[3]
                         net (fo=1, routed)           0.000     8.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__23_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__24/CO[3]
                         net (fo=1, routed)           0.000     8.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__24_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__25/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__25_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__26/CO[3]
                         net (fo=1, routed)           0.000     9.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__26_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__27/CO[3]
                         net (fo=1, routed)           0.000     9.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__27_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__28/CO[3]
                         net (fo=1, routed)           0.000     9.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__28_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__29_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__30/CO[3]
                         net (fo=1, routed)           0.000     9.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__30_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     9.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__31_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     9.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__32_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     9.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__33_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__34_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    10.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__35_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__36/CO[3]
                         net (fo=1, routed)           0.000    10.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__36_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    10.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__37_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    10.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__38_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__39/CO[3]
                         net (fo=1, routed)           0.000    10.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__39_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__40/CO[3]
                         net (fo=1, routed)           0.000    10.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__40_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__41/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__41_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__42/CO[3]
                         net (fo=1, routed)           0.000    10.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__42_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__43/CO[3]
                         net (fo=1, routed)           0.009    11.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__43_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__44/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__44_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__45/CO[3]
                         net (fo=1, routed)           0.000    11.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__45_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__46/CO[3]
                         net (fo=1, routed)           0.000    11.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__46_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__47/CO[3]
                         net (fo=1, routed)           0.000    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__47_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__48/CO[3]
                         net (fo=1, routed)           0.000    11.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__48_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__49/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__49_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__50/CO[3]
                         net (fo=1, routed)           0.000    11.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__50_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__51_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__52/CO[3]
                         net (fo=1, routed)           0.000    12.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__52_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__53/CO[3]
                         net (fo=1, routed)           0.000    12.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__53_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__54/CO[3]
                         net (fo=1, routed)           0.000    12.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__54_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__55/CO[3]
                         net (fo=1, routed)           0.000    12.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__55_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__56/CO[3]
                         net (fo=1, routed)           0.000    12.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__56_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__57/CO[3]
                         net (fo=1, routed)           0.000    12.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__57_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__58/CO[3]
                         net (fo=1, routed)           0.000    12.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__58_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__59/CO[3]
                         net (fo=1, routed)           0.000    12.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__59_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__60_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__61/CO[3]
                         net (fo=1, routed)           0.000    13.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__61_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__62/CO[3]
                         net (fo=1, routed)           0.000    13.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__62_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i___7_i_1__63/O[0]
                         net (fo=1, routed)           0.299    13.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro_datapath/sum0[256]
    SLICE_X87Y94         LUT4 (Prop_lut4_I3_O)        0.299    14.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___7__256/O
                         net (fo=1, routed)           0.322    14.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][256]
    SLICE_X89Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.546    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X89Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/C
                         clock pessimism              0.115    15.839    
                         clock uncertainty           -0.198    15.641    
    SLICE_X89Y94         FDCE (Setup_fdce_C_D)       -0.040    15.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.427%)  route 0.164ns (52.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.164     1.205    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[3]
    SLICE_X39Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.830     1.196    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.022     1.188    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.444%)  route 0.190ns (50.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y35         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]/Q
                         net (fo=3, routed)           0.190     1.224    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.269 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.269    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_mux_out[0]
    SLICE_X51Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y34         FDRE (Hold_fdre_C_D)         0.091     1.241    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[169]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[169]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.670%)  route 0.153ns (40.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.545     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X48Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.128     1.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[169]/Q
                         net (fo=1, routed)           0.153     1.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/m_in_reg_reg[255][169]
    SLICE_X51Y72         LUT5 (Prop_lut5_I3_O)        0.098     1.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value[169]_i_1__0/O
                         net (fo=1, routed)           0.000     1.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/p_1_in[169]
    SLICE_X51Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X51Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[169]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X51Y72         FDCE (Hold_fdce_C_D)         0.092     1.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[137]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.536%)  route 0.197ns (51.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X47Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[137]/Q
                         net (fo=1, routed)           0.197     1.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/m_reg_reg[255][137]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.045     1.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value[137]_i_1__4/O
                         net (fo=1, routed)           0.000     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/p_1_in[137]
    SLICE_X51Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X51Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[137]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.092     1.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/P_reg/reg_value_reg[157]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.126%)  route 0.229ns (61.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.545     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/P_reg/clk
    SLICE_X51Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/P_reg/reg_value_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/P_reg/reg_value_reg[157]/Q
                         net (fo=3, routed)           0.229     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/w_mon_pro_result[157]
    SLICE_X47Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X47Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[157]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X47Y69         FDCE (Hold_fdce_C_D)         0.072     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[157]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.421%)  route 0.215ns (53.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X89Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[83]/Q
                         net (fo=1, routed)           0.215     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/m_in_reg_reg[255][83]
    SLICE_X88Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value[83]_i_1__0/O
                         net (fo=1, routed)           0.000     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/p_1_in[83]
    SLICE_X88Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.858     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X88Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[83]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X88Y46         FDCE (Hold_fdce_C_D)         0.092     1.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.132%)  route 0.216ns (56.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.216     1.273    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[4]
    SLICE_X39Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.830     1.196    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.071     1.237    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.559     0.895    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.091    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X34Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.826     1.192    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X34Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.055    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.564     0.900    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.096    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X32Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.830     1.196    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X32Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X32Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.441%)  route 0.246ns (63.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X43Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=1, routed)           0.246     1.279    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[34]
    SLICE_X44Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.075     1.241    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y12    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y12    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X38Y31    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y58    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X38Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y40    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y40    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.642ns (6.462%)  route 9.294ns (93.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 15.727 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.187    12.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0
    SLICE_X88Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.549    15.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X88Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[18]/C
                         clock pessimism              0.115    15.842    
                         clock uncertainty           -0.198    15.644    
    SLICE_X88Y27         FDCE (Recov_fdce_C_CLR)     -0.405    15.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.642ns (6.462%)  route 9.294ns (93.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 15.727 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.187    12.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0
    SLICE_X88Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.549    15.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X88Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[19]/C
                         clock pessimism              0.115    15.842    
                         clock uncertainty           -0.198    15.644    
    SLICE_X88Y27         FDCE (Recov_fdce_C_CLR)     -0.405    15.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 0.642ns (6.510%)  route 9.220ns (93.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 15.725 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.113    12.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0
    SLICE_X81Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.547    15.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X81Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[45]/C
                         clock pessimism              0.115    15.840    
                         clock uncertainty           -0.198    15.642    
    SLICE_X81Y26         FDCE (Recov_fdce_C_CLR)     -0.405    15.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.642ns (6.505%)  route 9.228ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 15.734 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.121    12.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X86Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.556    15.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X86Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[17]/C
                         clock pessimism              0.115    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X86Y33         FDCE (Recov_fdce_C_CLR)     -0.361    15.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.642ns (6.505%)  route 9.228ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 15.734 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.121    12.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X86Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.556    15.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X86Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[19]/C
                         clock pessimism              0.115    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X86Y33         FDCE (Recov_fdce_C_CLR)     -0.361    15.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.642ns (6.505%)  route 9.228ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 15.734 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.121    12.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X86Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.556    15.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X86Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[21]/C
                         clock pessimism              0.115    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X86Y33         FDCE (Recov_fdce_C_CLR)     -0.361    15.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[46]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 0.642ns (6.509%)  route 9.221ns (93.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 15.731 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.115    12.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0
    SLICE_X86Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.553    15.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X86Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[46]/C
                         clock pessimism              0.115    15.846    
                         clock uncertainty           -0.198    15.648    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.361    15.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[64]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 0.642ns (6.509%)  route 9.221ns (93.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 15.731 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.115    12.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0
    SLICE_X86Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.553    15.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X86Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[64]/C
                         clock pessimism              0.115    15.846    
                         clock uncertainty           -0.198    15.648    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.361    15.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.642ns (6.505%)  route 9.228ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 15.734 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.121    12.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X86Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.556    15.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X86Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[16]/C
                         clock pessimism              0.115    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X86Y33         FDCE (Recov_fdce_C_CLR)     -0.319    15.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.642ns (6.505%)  route 9.228ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 15.734 - 12.999 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.107     4.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6856, routed)        8.121    12.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X86Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       1.556    15.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X86Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[18]/C
                         clock pessimism              0.115    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X86Y33         FDCE (Recov_fdce_C_CLR)     -0.319    15.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/x_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.731%)  route 0.331ns (61.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.608     0.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X90Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDCE (Prop_fdce_C_Q)         0.164     1.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.072     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][2]
    SLICE_X91Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.225 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__1/O
                         net (fo=12, routed)          0.258     1.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__1_n_0
    SLICE_X92Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.263     0.980    
    SLICE_X92Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.013%)  route 0.361ns (65.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.610     0.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X93Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y39         FDCE (Prop_fdce_C_Q)         0.141     1.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=5, routed)           0.157     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][3]
    SLICE_X93Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=12, routed)          0.204     1.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2_n_0
    SLICE_X92Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.880     1.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.284     0.962    
    SLICE_X92Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.013%)  route 0.361ns (65.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.610     0.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X93Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y39         FDCE (Prop_fdce_C_Q)         0.141     1.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=5, routed)           0.157     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][3]
    SLICE_X93Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=12, routed)          0.204     1.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2_n_0
    SLICE_X92Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.880     1.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.284     0.962    
    SLICE_X92Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.013%)  route 0.361ns (65.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.610     0.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X93Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y39         FDCE (Prop_fdce_C_Q)         0.141     1.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=5, routed)           0.157     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][3]
    SLICE_X93Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=12, routed)          0.204     1.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2_n_0
    SLICE_X93Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.880     1.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X93Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.284     0.962    
    SLICE_X93Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.140%)  route 0.499ns (72.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.605     0.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X91Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDCE (Prop_fdce_C_Q)         0.141     1.082 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=5, routed)           0.311     1.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][3]
    SLICE_X91Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.438 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=12, routed)          0.188     1.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2_n_0
    SLICE_X92Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.875     1.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/clk
    SLICE_X92Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.264     0.977    
    SLICE_X92Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.928%)  route 0.480ns (72.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X95Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y45         FDCE (Prop_fdce_C_Q)         0.141     1.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.173     1.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][2]
    SLICE_X94Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0/O
                         net (fo=12, routed)          0.307     1.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0_n_0
    SLICE_X94Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/clk
    SLICE_X94Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.284     0.965    
    SLICE_X94Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.678%)  route 0.451ns (68.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.608     0.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X90Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDCE (Prop_fdce_C_Q)         0.164     1.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.072     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][2]
    SLICE_X91Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.225 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__1/O
                         net (fo=12, routed)          0.379     1.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__1_n_0
    SLICE_X91Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.872     1.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/clk
    SLICE_X91Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.283     0.955    
    SLICE_X91Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.678%)  route 0.451ns (68.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.608     0.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X90Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDCE (Prop_fdce_C_Q)         0.164     1.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.072     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][2]
    SLICE_X91Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.225 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__1/O
                         net (fo=12, routed)          0.379     1.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__1_n_0
    SLICE_X91Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.872     1.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/clk
    SLICE_X91Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.283     0.955    
    SLICE_X91Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.336%)  route 0.494ns (72.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X95Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y45         FDCE (Prop_fdce_C_Q)         0.141     1.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.173     1.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][2]
    SLICE_X94Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0/O
                         net (fo=12, routed)          0.321     1.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0_n_0
    SLICE_X95Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.882     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/clk
    SLICE_X95Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X95Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.872    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.336%)  route 0.494ns (72.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X95Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y45         FDCE (Prop_fdce_C_Q)         0.141     1.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.173     1.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12][2]
    SLICE_X94Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0/O
                         net (fo=12, routed)          0.321     1.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0_n_0
    SLICE_X95Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18647, routed)       0.882     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/clk
    SLICE_X95Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X95Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.872    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.757    





