#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1809e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18213b0 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1807d40 .functor NOT 1, L_0x187e420, C4<0>, C4<0>, C4<0>;
L_0x187daf0 .functor XOR 3, L_0x187e090, L_0x187e1c0, C4<000>, C4<000>;
L_0x182d4b0 .functor XOR 3, L_0x187daf0, L_0x187e2b0, C4<000>, C4<000>;
v0x186b380_0 .net *"_ivl_10", 2 0, L_0x187e2b0;  1 drivers
v0x186b480_0 .net *"_ivl_12", 2 0, L_0x182d4b0;  1 drivers
v0x186b560_0 .net *"_ivl_2", 2 0, L_0x187dff0;  1 drivers
v0x186b620_0 .net *"_ivl_4", 2 0, L_0x187e090;  1 drivers
v0x186b700_0 .net *"_ivl_6", 2 0, L_0x187e1c0;  1 drivers
v0x186b830_0 .net *"_ivl_8", 2 0, L_0x187daf0;  1 drivers
v0x186b910_0 .var "clk", 0 0;
v0x186b9b0_0 .net "g_dut", 3 1, L_0x187ce10;  1 drivers
v0x186ba70_0 .net "g_ref", 3 1, L_0x187c7e0;  1 drivers
v0x186bb10_0 .net "r", 3 1, v0x1868860_0;  1 drivers
v0x186bbb0_0 .net "resetn", 0 0, L_0x1807f80;  1 drivers
v0x186bc50_0 .var/2u "stats1", 159 0;
v0x186bd30_0 .var/2u "strobe", 0 0;
v0x186bdf0_0 .net "tb_match", 0 0, L_0x187e420;  1 drivers
v0x186be90_0 .net "tb_mismatch", 0 0, L_0x1807d40;  1 drivers
v0x186bf30_0 .net "wavedrom_enable", 0 0, v0x1868bc0_0;  1 drivers
v0x186bfd0_0 .net "wavedrom_title", 511 0, v0x1868c60_0;  1 drivers
E_0x181c9a0/0 .event negedge, v0x1867470_0;
E_0x181c9a0/1 .event posedge, v0x1867470_0;
E_0x181c9a0 .event/or E_0x181c9a0/0, E_0x181c9a0/1;
L_0x187dff0 .concat [ 3 0 0 0], L_0x187c7e0;
L_0x187e090 .concat [ 3 0 0 0], L_0x187c7e0;
L_0x187e1c0 .concat [ 3 0 0 0], L_0x187ce10;
L_0x187e2b0 .concat [ 3 0 0 0], L_0x187c7e0;
L_0x187e420 .cmp/eeq 3, L_0x187dff0, L_0x182d4b0;
S_0x1821540 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x18213b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1845540 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1845580 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x18455c0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1845600 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x180f550_0 .net *"_ivl_12", 31 0, L_0x187c500;  1 drivers
L_0x7f891f1e80a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1810980_0 .net *"_ivl_15", 29 0, L_0x7f891f1e80a8;  1 drivers
L_0x7f891f1e80f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1807db0_0 .net/2u *"_ivl_16", 31 0, L_0x7f891f1e80f0;  1 drivers
v0x1808050_0 .net *"_ivl_18", 0 0, L_0x187c640;  1 drivers
v0x1808310_0 .net *"_ivl_2", 31 0, L_0x186c200;  1 drivers
v0x1808b10_0 .net *"_ivl_23", 31 0, L_0x187c970;  1 drivers
L_0x7f891f1e8138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1808fd0_0 .net *"_ivl_26", 29 0, L_0x7f891f1e8138;  1 drivers
L_0x7f891f1e8180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1866fc0_0 .net/2u *"_ivl_27", 31 0, L_0x7f891f1e8180;  1 drivers
v0x18670a0_0 .net *"_ivl_29", 0 0, L_0x187caf0;  1 drivers
L_0x7f891f1e8018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18671f0_0 .net *"_ivl_5", 29 0, L_0x7f891f1e8018;  1 drivers
L_0x7f891f1e8060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x18672d0_0 .net/2u *"_ivl_6", 31 0, L_0x7f891f1e8060;  1 drivers
v0x18673b0_0 .net *"_ivl_8", 0 0, L_0x187c390;  1 drivers
v0x1867470_0 .net "clk", 0 0, v0x186b910_0;  1 drivers
v0x1867530_0 .net "g", 3 1, L_0x187c7e0;  alias, 1 drivers
v0x1867610_0 .var "next", 1 0;
v0x18676f0_0 .net "r", 3 1, v0x1868860_0;  alias, 1 drivers
v0x18677d0_0 .net "resetn", 0 0, L_0x1807f80;  alias, 1 drivers
v0x18679a0_0 .var "state", 1 0;
E_0x181c590 .event anyedge, v0x18676f0_0, v0x18679a0_0;
E_0x181d820 .event posedge, v0x1867470_0;
L_0x186c200 .concat [ 2 30 0 0], v0x18679a0_0, L_0x7f891f1e8018;
L_0x187c390 .cmp/eq 32, L_0x186c200, L_0x7f891f1e8060;
L_0x187c500 .concat [ 2 30 0 0], v0x18679a0_0, L_0x7f891f1e80a8;
L_0x187c640 .cmp/eq 32, L_0x187c500, L_0x7f891f1e80f0;
L_0x187c7e0 .concat8 [ 1 1 1 0], L_0x187c390, L_0x187c640, L_0x187caf0;
L_0x187c970 .concat [ 2 30 0 0], v0x18679a0_0, L_0x7f891f1e8138;
L_0x187caf0 .cmp/eq 32, L_0x187c970, L_0x7f891f1e8180;
S_0x1867b00 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x18213b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1807f80 .functor NOT 1, v0x1868930_0, C4<0>, C4<0>, C4<0>;
v0x1868790_0 .net "clk", 0 0, v0x186b910_0;  alias, 1 drivers
v0x1868860_0 .var "r", 3 1;
v0x1868930_0 .var "reset", 0 0;
v0x1868a00_0 .net "resetn", 0 0, L_0x1807f80;  alias, 1 drivers
v0x1868ad0_0 .net "tb_match", 0 0, L_0x187e420;  alias, 1 drivers
v0x1868bc0_0 .var "wavedrom_enable", 0 0;
v0x1868c60_0 .var "wavedrom_title", 511 0;
S_0x1867d80 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1867b00;
 .timescale -12 -12;
v0x1867fa0_0 .var/2u "arfail", 0 0;
v0x1868080_0 .var "async", 0 0;
v0x1868140_0 .var/2u "datafail", 0 0;
v0x18681e0_0 .var/2u "srfail", 0 0;
E_0x184a540 .event negedge, v0x1867470_0;
TD_tb.stim1.reset_test ;
    %wait E_0x181d820;
    %wait E_0x181d820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1868930_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x181d820;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x184a540;
    %load/vec4 v0x1868ad0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1868140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1868930_0, 0;
    %wait E_0x181d820;
    %load/vec4 v0x1868ad0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1867fa0_0, 0, 1;
    %wait E_0x181d820;
    %load/vec4 v0x1868ad0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18681e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1868930_0, 0;
    %load/vec4 v0x18681e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1867fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1868080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1868140_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1868080_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x18682a0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1867b00;
 .timescale -12 -12;
v0x18684a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1868580 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1867b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1868e00 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x18213b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1868fe0 .param/l "A" 0 4 9, C4<00>;
P_0x1869020 .param/l "B" 0 4 10, C4<01>;
P_0x1869060 .param/l "C" 0 4 11, C4<10>;
P_0x18690a0 .param/l "D" 0 4 12, C4<11>;
L_0x1808240 .functor AND 1, L_0x187cfa0, L_0x187d3b0, C4<1>, C4<1>;
L_0x18089c0 .functor AND 1, L_0x1808240, L_0x187d770, C4<1>, C4<1>;
L_0x1808ec0 .functor AND 1, L_0x18089c0, L_0x187dbb0, C4<1>, C4<1>;
L_0x7f891f1e81c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1869360_0 .net/2u *"_ivl_11", 1 0, L_0x7f891f1e81c8;  1 drivers
v0x1869460_0 .net *"_ivl_13", 0 0, L_0x187cfa0;  1 drivers
v0x1869520_0 .net *"_ivl_16", 0 0, L_0x187d0c0;  1 drivers
v0x1869610_0 .net *"_ivl_17", 31 0, L_0x187d1f0;  1 drivers
L_0x7f891f1e8210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18696f0_0 .net *"_ivl_20", 30 0, L_0x7f891f1e8210;  1 drivers
L_0x7f891f1e8258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1869820_0 .net/2u *"_ivl_21", 31 0, L_0x7f891f1e8258;  1 drivers
v0x1869900_0 .net *"_ivl_23", 0 0, L_0x187d3b0;  1 drivers
v0x18699c0_0 .net *"_ivl_26", 0 0, L_0x1808240;  1 drivers
v0x1869a80_0 .net *"_ivl_28", 0 0, L_0x187d540;  1 drivers
v0x1869bf0_0 .net *"_ivl_29", 31 0, L_0x187d630;  1 drivers
v0x1869cd0_0 .net *"_ivl_3", 0 0, L_0x187cc80;  1 drivers
L_0x7f891f1e82a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1869db0_0 .net *"_ivl_32", 30 0, L_0x7f891f1e82a0;  1 drivers
L_0x7f891f1e82e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1869e90_0 .net/2u *"_ivl_33", 31 0, L_0x7f891f1e82e8;  1 drivers
v0x1869f70_0 .net *"_ivl_35", 0 0, L_0x187d770;  1 drivers
v0x186a030_0 .net *"_ivl_38", 0 0, L_0x18089c0;  1 drivers
v0x186a0f0_0 .net *"_ivl_40", 0 0, L_0x187d960;  1 drivers
v0x186a1d0_0 .net *"_ivl_41", 31 0, L_0x187da00;  1 drivers
L_0x7f891f1e8330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186a3c0_0 .net *"_ivl_44", 30 0, L_0x7f891f1e8330;  1 drivers
L_0x7f891f1e8378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186a4a0_0 .net/2u *"_ivl_45", 31 0, L_0x7f891f1e8378;  1 drivers
v0x186a580_0 .net *"_ivl_47", 0 0, L_0x187dbb0;  1 drivers
v0x186a640_0 .net *"_ivl_50", 0 0, L_0x1808ec0;  1 drivers
L_0x7f891f1e83c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x186a700_0 .net/2u *"_ivl_51", 0 0, L_0x7f891f1e83c0;  1 drivers
L_0x7f891f1e8408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x186a7e0_0 .net/2u *"_ivl_53", 0 0, L_0x7f891f1e8408;  1 drivers
v0x186a8c0_0 .net *"_ivl_55", 0 0, L_0x187dd90;  1 drivers
v0x186a9a0_0 .net *"_ivl_7", 0 0, L_0x187cd20;  1 drivers
v0x186aa80_0 .net "clk", 0 0, v0x186b910_0;  alias, 1 drivers
v0x186ab20_0 .net "g", 3 1, L_0x187ce10;  alias, 1 drivers
v0x186ac00_0 .var "g_reg", 3 1;
v0x186ace0_0 .var "next_state", 1 0;
v0x186adc0_0 .net "r", 3 1, v0x1868860_0;  alias, 1 drivers
v0x186aed0_0 .net "resetn", 0 0, L_0x1807f80;  alias, 1 drivers
v0x186afc0_0 .var "state", 1 0;
E_0x17ff9f0 .event anyedge, v0x18676f0_0, v0x186afc0_0;
E_0x1869300/0 .event negedge, v0x18677d0_0;
E_0x1869300/1 .event posedge, v0x1867470_0;
E_0x1869300 .event/or E_0x1869300/0, E_0x1869300/1;
L_0x187cc80 .part v0x186ac00_0, 0, 1;
L_0x187cd20 .part v0x186ac00_0, 1, 1;
L_0x187ce10 .concat8 [ 1 1 1 0], L_0x187cc80, L_0x187cd20, L_0x187dd90;
L_0x187cfa0 .cmp/eq 2, v0x186afc0_0, L_0x7f891f1e81c8;
L_0x187d0c0 .part v0x1868860_0, 0, 1;
L_0x187d1f0 .concat [ 1 31 0 0], L_0x187d0c0, L_0x7f891f1e8210;
L_0x187d3b0 .cmp/eq 32, L_0x187d1f0, L_0x7f891f1e8258;
L_0x187d540 .part v0x1868860_0, 1, 1;
L_0x187d630 .concat [ 1 31 0 0], L_0x187d540, L_0x7f891f1e82a0;
L_0x187d770 .cmp/eq 32, L_0x187d630, L_0x7f891f1e82e8;
L_0x187d960 .part v0x1868860_0, 2, 1;
L_0x187da00 .concat [ 1 31 0 0], L_0x187d960, L_0x7f891f1e8330;
L_0x187dbb0 .cmp/eq 32, L_0x187da00, L_0x7f891f1e8378;
L_0x187dd90 .functor MUXZ 1, L_0x7f891f1e8408, L_0x7f891f1e83c0, L_0x1808ec0, C4<>;
S_0x186b120 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x18213b0;
 .timescale -12 -12;
E_0x186b300 .event anyedge, v0x186bd30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x186bd30_0;
    %nor/r;
    %assign/vec4 v0x186bd30_0, 0;
    %wait E_0x186b300;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1867b00;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1868930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1868080_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1867d80;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x181d820;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1868860_0, 0;
    %wait E_0x184a540;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1868580;
    %join;
    %wait E_0x181d820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1868930_0, 0;
    %wait E_0x181d820;
    %wait E_0x181d820;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x184a540;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1868930_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1868860_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1821540;
T_5 ;
    %wait E_0x181d820;
    %load/vec4 v0x18677d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18679a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1867610_0;
    %assign/vec4 v0x18679a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1821540;
T_6 ;
    %wait E_0x181c590;
    %load/vec4 v0x18679a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x18676f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x18676f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x18676f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1867610_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x18676f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x18676f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x18676f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x1867610_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1868e00;
T_7 ;
    %wait E_0x1869300;
    %load/vec4 v0x186aed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186afc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x186ace0_0;
    %assign/vec4 v0x186afc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1868e00;
T_8 ;
    %wait E_0x17ff9f0;
    %load/vec4 v0x186afc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186ac00_0, 0;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
T_8.12 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186ac00_0, 4, 1;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186ac00_0, 4, 1;
T_8.14 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x186adc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186ac00_0, 4, 1;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186ace0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186ac00_0, 4, 1;
T_8.16 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x18213b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186bd30_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x18213b0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x186b910_0;
    %inv;
    %store/vec4 v0x186b910_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x18213b0;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1868790_0, v0x186be90_0, v0x186b910_0, v0x186bbb0_0, v0x186bb10_0, v0x186ba70_0, v0x186b9b0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x18213b0;
T_12 ;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x18213b0;
T_13 ;
    %wait E_0x181c9a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186bc50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186bc50_0, 4, 32;
    %load/vec4 v0x186bdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186bc50_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186bc50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186bc50_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x186ba70_0;
    %load/vec4 v0x186ba70_0;
    %load/vec4 v0x186b9b0_0;
    %xor;
    %load/vec4 v0x186ba70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186bc50_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x186bc50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186bc50_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2013_q2afsm/iter7/response4/top_module.sv";
