Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 26 15:14:17 2023
| Host         : DESKTOP-9A79UKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.275     -173.477                     41                 7174        0.031        0.000                      0                 7174        1.100        0.000                       0                  3019  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           4.771        0.000                      0                   14        0.156        0.000                      0                   14        3.890        0.000                       0                   103  
  clkout2          32.907        0.000                      0                  298        0.076        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          34.846        0.000                      0                 5278        0.147        0.000                      0                 5278       49.500        0.000                       0                  2750  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.068       -5.514                      7                  254        0.295        0.000                      0                  254  
clkout3       clkout0            -5.275     -167.963                     34                   34        1.360        0.000                      0                   34  
clkout0       clkout2             5.208        0.000                      0                   12        0.342        0.000                      0                   12  
clkout3       clkout2            15.261        0.000                      0                  135        0.169        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.407        0.000                      0                 1297        0.031        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.816ns (35.069%)  route 3.362ns (64.931%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.479     3.195    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.070     3.265 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.333     3.599    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I2_O)        0.070     3.669 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.453     4.121    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X10Y94         LUT4 (Prop_lut4_I0_O)        0.070     4.191 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     4.191    vga/U12_n_112
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.101     8.963    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.816ns (35.881%)  route 3.245ns (64.119%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.479     3.195    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.070     3.265 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.349     3.614    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.070     3.684 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.320     4.004    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X11Y96         LUT4 (Prop_lut4_I0_O)        0.070     4.074 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     4.074    vga/U12_n_113
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.057     8.919    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.816ns (36.183%)  route 3.203ns (63.817%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.521     3.237    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I4_O)        0.070     3.307 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.230     3.536    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X13Y95         LUT5 (Prop_lut5_I2_O)        0.070     3.606 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.355     3.962    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X12Y96         LUT4 (Prop_lut4_I0_O)        0.070     4.032 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     4.032    vga/U12_n_115
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.101     8.963    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.816ns (37.516%)  route 3.025ns (62.484%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.273     2.989    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.070     3.059 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.528     3.587    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.070     3.657 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.126     3.783    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X13Y96         LUT4 (Prop_lut4_I0_O)        0.070     3.853 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     3.853    vga/U12_n_116
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.057     8.919    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.816ns (38.025%)  route 2.960ns (61.975%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.418     3.134    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     3.204 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.208     3.412    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I2_O)        0.070     3.482 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.236     3.718    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I0_O)        0.070     3.788 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     3.788    vga/U12_n_114
    SLICE_X10Y97         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X10Y97         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.102     8.964    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.746ns (37.502%)  route 2.910ns (62.498%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.477     3.193    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I1_O)        0.070     3.263 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.335     3.598    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.070     3.668 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     3.668    vga/U12_n_111
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.057     8.919    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.746ns (38.122%)  route 2.834ns (61.878%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.109    -0.987    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     0.097 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.546     1.642    vga/U12/number0[10]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.189     1.831 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.831    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y90         MUXF7 (Prop_muxf7_I1_O)      0.158     1.989 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.552     2.541    vga/U12/number__0[2]
    SLICE_X13Y90         LUT3 (Prop_lut3_I1_O)        0.175     2.716 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.428     3.144    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.070     3.214 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.309     3.523    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.070     3.593 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.593    vga/U12_n_117
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.024     8.928    
                         clock uncertainty           -0.066     8.862    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.056     8.918    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.338ns (31.935%)  route 0.720ns (68.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 8.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.063    -1.033    vga/CLK_OUT1
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.720     0.025    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.962     8.941    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.965    
                         clock uncertainty           -0.066     8.899    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.646     8.253    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.389ns (38.205%)  route 0.629ns (61.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 8.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.062    -1.034    vga/CLK_OUT1
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.389    -0.645 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.629    -0.016    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.962     8.941    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.965    
                         clock uncertainty           -0.066     8.899    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.646     8.253    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.389ns (39.203%)  route 0.603ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 8.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.063    -1.033    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.389    -0.644 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.603    -0.041    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.962     8.941    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.965    
                         clock uncertainty           -0.066     8.899    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.646     8.253    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  8.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.149ns (39.124%)  route 0.232ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.608    vga/CLK_OUT1
    SLICE_X10Y97         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.149    -0.459 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.227    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.132ns (33.492%)  route 0.262ns (66.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.132    -0.477 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.262    -0.215    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.132ns (30.923%)  route 0.295ns (69.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.608    vga/CLK_OUT1
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.295    -0.181    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.132ns (30.270%)  route 0.304ns (69.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.132    -0.477 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.304    -0.173    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.149ns (33.165%)  route 0.300ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.300    -0.160    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.149ns (32.099%)  route 0.315ns (67.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.315    -0.145    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.132ns (26.808%)  route 0.360ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.132    -0.477 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.360    -0.117    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.542    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 vga/strdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.341ns (38.823%)  route 0.537ns (61.177%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X9Y93          FDRE                                         r  vga/strdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.132    -0.477 r  vga/strdata_reg[14]/Q
                         net (fo=1, routed)           0.098    -0.379    vga/U12/strdata[13]
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.035    -0.344 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000    -0.344    vga/U12/ascii_code[6]_i_38_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I1_O)      0.056    -0.288 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.272    -0.016    vga/U12/ascii_code0[6]
    SLICE_X11Y91         LUT6 (Prop_lut6_I4_O)        0.083     0.067 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.167     0.234    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.035     0.269 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.269    vga/U12_n_111
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.174    -0.805    vga/CLK_OUT1
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.225    -0.580    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.102    -0.478    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 vga/strdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.346ns (33.674%)  route 0.682ns (66.326%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.932    -0.570    vga/CLK_OUT1
    SLICE_X5Y93          FDRE                                         r  vga/strdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  vga/strdata_reg[36]/Q
                         net (fo=1, routed)           0.063    -0.375    vga/U12/strdata[32]
    SLICE_X4Y93          LUT6 (Prop_lut6_I3_O)        0.035    -0.340 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.340    vga/U12/ascii_code[4]_i_9_n_0
    SLICE_X4Y93          MUXF7 (Prop_muxf7_I0_O)      0.061    -0.279 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.469     0.191    vga/U12/ascii_code0[4]
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.083     0.274 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.149     0.423    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X11Y96         LUT4 (Prop_lut4_I0_O)        0.035     0.458 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.458    vga/U12_n_113
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.175    -0.804    vga/CLK_OUT1
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.225    -0.579    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.102    -0.477    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.346ns (33.556%)  route 0.685ns (66.444%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.932    -0.570    vga/CLK_OUT1
    SLICE_X5Y93          FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDSE (Prop_fdse_C_Q)         0.132    -0.438 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.120    -0.318    vga/U12/strdata[43]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.035    -0.283 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.283    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X5Y93          MUXF7 (Prop_muxf7_I0_O)      0.061    -0.222 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.509     0.287    vga/U12/ascii_code0[1]
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.083     0.370 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.056     0.426    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X13Y96         LUT4 (Prop_lut4_I0_O)        0.035     0.461 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.461    vga/U12_n_116
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.174    -0.805    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.225    -0.580    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.102    -0.478    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.939    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X0Y38     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y96     vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y96     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y96     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y97     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y96     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y94     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y94     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X16Y70     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       32.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.907ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.119ns (16.250%)  route 5.767ns (83.750%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.338    -0.629 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.077     0.448    vga/U12/PRow[2]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.070     0.518 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.704     1.221    vga/U12/G[3]_i_8_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I1_O)        0.082     1.303 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.821     2.124    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.205     2.329 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.674     3.003    vga/U12/R[3]_i_17_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.200     3.203 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.668     3.871    vga/U12/p_42_in
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.070     3.941 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.625     4.566    vga/U12/dout643_out
    SLICE_X10Y100        LUT6 (Prop_lut6_I5_O)        0.070     4.636 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.535     5.171    vga/U12/dout1
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.084     5.255 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.664     5.919    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.996    
                         clock uncertainty           -0.081    38.914    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.088    38.826    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 32.907    

Slack (MET) :             32.915ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.119ns (16.268%)  route 5.759ns (83.731%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.338    -0.629 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.077     0.448    vga/U12/PRow[2]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.070     0.518 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.704     1.221    vga/U12/G[3]_i_8_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I1_O)        0.082     1.303 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.821     2.124    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.205     2.329 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.674     3.003    vga/U12/R[3]_i_17_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.200     3.203 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.668     3.871    vga/U12/p_42_in
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.070     3.941 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.625     4.566    vga/U12/dout643_out
    SLICE_X10Y100        LUT6 (Prop_lut6_I5_O)        0.070     4.636 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.535     5.171    vga/U12/dout1
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.084     5.255 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.656     5.911    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.024    38.996    
                         clock uncertainty           -0.081    38.914    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.088    38.826    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                 32.915    

Slack (MET) :             33.099ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.105ns (16.330%)  route 5.662ns (83.670%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.338    -0.629 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.077     0.448    vga/U12/PRow[2]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.070     0.518 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.704     1.221    vga/U12/G[3]_i_8_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I1_O)        0.082     1.303 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.821     2.124    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.205     2.329 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.674     3.003    vga/U12/R[3]_i_17_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.200     3.203 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.668     3.871    vga/U12/p_42_in
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.070     3.941 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.625     4.566    vga/U12/dout643_out
    SLICE_X10Y100        LUT6 (Prop_lut6_I5_O)        0.070     4.636 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.535     5.171    vga/U12/dout1
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.070     5.241 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.558     5.800    vga/U12/B[2]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.034    39.004    
                         clock uncertainty           -0.081    38.922    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.024    38.898    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 33.099    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 1.112ns (16.836%)  route 5.493ns (83.164%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.338    -0.629 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.077     0.448    vga/U12/PRow[2]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.070     0.518 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.704     1.221    vga/U12/G[3]_i_8_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I1_O)        0.082     1.303 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.821     2.124    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.205     2.329 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.674     3.003    vga/U12/R[3]_i_17_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.200     3.203 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.668     3.871    vga/U12/p_42_in
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.070     3.941 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.625     4.566    vga/U12/dout643_out
    SLICE_X10Y100        LUT6 (Prop_lut6_I5_O)        0.070     4.636 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.533     5.169    vga/U12/dout1
    SLICE_X5Y96          LUT2 (Prop_lut2_I0_O)        0.077     5.246 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.391     5.637    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.996    
                         clock uncertainty           -0.081    38.914    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.114    38.800    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.800    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.295ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.112ns (17.181%)  route 5.360ns (82.819%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.338    -0.629 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.077     0.448    vga/U12/PRow[2]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.070     0.518 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.704     1.221    vga/U12/G[3]_i_8_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I1_O)        0.082     1.303 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.821     2.124    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.205     2.329 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.674     3.003    vga/U12/R[3]_i_17_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.200     3.203 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.668     3.871    vga/U12/p_42_in
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.070     3.941 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.625     4.566    vga/U12/dout643_out
    SLICE_X10Y100        LUT6 (Prop_lut6_I5_O)        0.070     4.636 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.533     5.169    vga/U12/dout1
    SLICE_X5Y96          LUT2 (Prop_lut2_I0_O)        0.077     5.246 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.259     5.505    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.024    38.996    
                         clock uncertainty           -0.081    38.914    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.114    38.800    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.800    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 33.295    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.754ns (15.892%)  route 3.991ns (84.108%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    -1.187    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.338    -0.849 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.171     0.322    vga/U12/PRow[0]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.085     0.407 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.218     0.626    vga/U12/v_count[5]_i_2_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.191     0.817 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.964     1.781    vga/U12/G[3]_i_4_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.070     1.851 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.864     2.715    vga/U12/G[3]_i_2_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I3_O)        0.070     2.785 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.773     3.558    vga/U12/B[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.058    38.912    
                         clock uncertainty           -0.081    38.831    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.038    38.793    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.285ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.754ns (15.821%)  route 4.012ns (84.179%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    -1.187    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.338    -0.849 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.171     0.322    vga/U12/PRow[0]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.085     0.407 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.218     0.626    vga/U12/v_count[5]_i_2_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.191     0.817 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.964     1.781    vga/U12/G[3]_i_4_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.070     1.851 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.957     2.807    vga/U12/G[3]_i_2_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.070     2.877 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.702     3.579    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.058    38.914    
                         clock uncertainty           -0.081    38.833    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.031    38.864    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 35.285    

Slack (MET) :             35.286ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.759ns (16.518%)  route 3.836ns (83.482%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    -1.187    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.338    -0.849 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.171     0.322    vga/U12/PRow[0]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.085     0.407 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.218     0.626    vga/U12/v_count[5]_i_2_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.191     0.817 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.964     1.781    vga/U12/G[3]_i_4_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.070     1.851 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.864     2.715    vga/U12/G[3]_i_2_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I3_O)        0.075     2.790 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.618     3.408    vga/U12/G[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.058    38.912    
                         clock uncertainty           -0.081    38.831    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.137    38.694    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.694    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                 35.286    

Slack (MET) :             35.298ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.754ns (15.861%)  route 4.000ns (84.139%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    -1.187    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.338    -0.849 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.171     0.322    vga/U12/PRow[0]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.085     0.407 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.218     0.626    vga/U12/v_count[5]_i_2_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.191     0.817 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.964     1.781    vga/U12/G[3]_i_4_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.070     1.851 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.957     2.807    vga/U12/G[3]_i_2_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.070     2.877 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.690     3.567    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.058    38.914    
                         clock uncertainty           -0.081    38.833    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.032    38.865    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.865    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                 35.298    

Slack (MET) :             35.336ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.759ns (16.702%)  route 3.785ns (83.298%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    -1.187    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.338    -0.849 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.171     0.322    vga/U12/PRow[0]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.085     0.407 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.218     0.626    vga/U12/v_count[5]_i_2_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.191     0.817 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.964     1.781    vga/U12/G[3]_i_4_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.070     1.851 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.864     2.715    vga/U12/G[3]_i_2_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I3_O)        0.075     2.790 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.568     3.358    vga/U12/G[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.058    38.912    
                         clock uncertainty           -0.081    38.831    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.137    38.694    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.694    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 35.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.204%)  route 0.111ns (48.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.111    -0.344    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.209    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.556    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.420    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.132ns (43.600%)  route 0.171ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDSE (Prop_fdse_C_Q)         0.132    -0.439 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.171    -0.268    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.557    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.368    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.116ns (41.625%)  route 0.163ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.163    -0.292    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.557    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.143    -0.414    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.116ns (64.603%)  route 0.064ns (35.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.572    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDSE (Prop_fdse_C_Q)         0.116    -0.456 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.064    -0.392    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X0Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.212    -0.559    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.034    -0.525    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.167ns (60.604%)  route 0.109ns (39.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.935    -0.567    BTN_SCAN/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  BTN_SCAN/result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.132    -0.435 r  BTN_SCAN/result_reg[19]/Q
                         net (fo=2, routed)           0.109    -0.326    DISPLAY/P2S_LED/buff_reg[14]_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.035    -0.291 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.211    -0.554    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.130    -0.424    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.116ns (41.026%)  route 0.167ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.572    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDSE (Prop_fdse_C_Q)         0.116    -0.456 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.167    -0.289    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.557    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.135    -0.422    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.116ns (38.425%)  route 0.186ns (61.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.572    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDSE (Prop_fdse_C_Q)         0.116    -0.456 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.186    -0.270    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.209    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.556    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.148    -0.408    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.132ns (60.829%)  route 0.085ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.935    -0.567    BTN_SCAN/CLK_OUT3
    SLICE_X0Y97          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.132    -0.435 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.085    -0.350    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X0Y97          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    BTN_SCAN/CLK_OUT3
    SLICE_X0Y97          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.198    -0.567    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.077    -0.490    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.136ns (45.239%)  route 0.165ns (54.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.570    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.136    -0.434 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.165    -0.269    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.209    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.556    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.412    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.136ns (35.487%)  route 0.247ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.570    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.136    -0.434 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.247    -0.187    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.557    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.215    -0.342    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y95      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y97      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y97      BTN_SCAN/clk_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       34.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.846ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        14.372ns  (logic 1.822ns (12.677%)  route 12.550ns (87.323%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          3.137    66.407    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.919   101.449    core/reg_IF_ID/debug_clk
    SLICE_X11Y64         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism              0.260   101.709    
                         clock uncertainty           -0.095   101.614    
    SLICE_X11Y64         FDCE (Setup_fdce_C_CE)      -0.361   101.253    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                        101.253    
                         arrival time                         -66.407    
  -------------------------------------------------------------------
                         slack                                 34.846    

Slack (MET) :             34.846ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        14.372ns  (logic 1.822ns (12.677%)  route 12.550ns (87.323%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          3.137    66.407    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.919   101.449    core/reg_IF_ID/debug_clk
    SLICE_X11Y64         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.260   101.709    
                         clock uncertainty           -0.095   101.614    
    SLICE_X11Y64         FDCE (Setup_fdce_C_CE)      -0.361   101.253    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        101.253    
                         arrival time                         -66.407    
  -------------------------------------------------------------------
                         slack                                 34.846    

Slack (MET) :             34.952ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        14.264ns  (logic 1.822ns (12.774%)  route 12.442ns (87.226%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 101.446 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          3.028    66.298    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X11Y66         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.916   101.446    core/reg_IF_ID/debug_clk
    SLICE_X11Y66         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism              0.260   101.706    
                         clock uncertainty           -0.095   101.611    
    SLICE_X11Y66         FDCE (Setup_fdce_C_CE)      -0.361   101.250    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                        101.250    
                         arrival time                         -66.298    
  -------------------------------------------------------------------
                         slack                                 34.952    

Slack (MET) :             35.198ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        14.049ns  (logic 1.822ns (12.969%)  route 12.227ns (87.031%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 101.445 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.813    66.084    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.915   101.445    core/reg_IF_ID/debug_clk
    SLICE_X8Y67          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism              0.260   101.705    
                         clock uncertainty           -0.095   101.610    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.328   101.282    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                        101.282    
                         arrival time                         -66.084    
  -------------------------------------------------------------------
                         slack                                 35.198    

Slack (MET) :             35.540ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.742ns  (logic 1.822ns (13.259%)  route 11.920ns (86.741%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.506    65.776    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.982   101.512    core/reg_IF_ID/debug_clk
    SLICE_X0Y68          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism              0.260   101.772    
                         clock uncertainty           -0.095   101.677    
    SLICE_X0Y68          FDCE (Setup_fdce_C_CE)      -0.361   101.316    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                         -65.776    
  -------------------------------------------------------------------
                         slack                                 35.540    

Slack (MET) :             35.561ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.654ns  (logic 1.822ns (13.344%)  route 11.832ns (86.656%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 101.446 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.418    65.689    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X9Y66          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.916   101.446    core/reg_IF_ID/debug_clk
    SLICE_X9Y66          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.260   101.706    
                         clock uncertainty           -0.095   101.611    
    SLICE_X9Y66          FDCE (Setup_fdce_C_CE)      -0.361   101.250    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        101.250    
                         arrival time                         -65.689    
  -------------------------------------------------------------------
                         slack                                 35.561    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.519ns  (logic 1.822ns (13.477%)  route 11.697ns (86.523%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.284    65.554    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.976   101.506    core/reg_IF_ID/debug_clk
    SLICE_X0Y77          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
                         clock pessimism              0.260   101.766    
                         clock uncertainty           -0.095   101.671    
    SLICE_X0Y77          FDCE (Setup_fdce_C_CE)      -0.361   101.310    core/reg_IF_ID/PCurrent_ID_reg[7]
  -------------------------------------------------------------------
                         required time                        101.310    
                         arrival time                         -65.554    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.927ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.355ns  (logic 1.822ns (13.643%)  route 11.533ns (86.357%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.120    65.390    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X0Y67          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.983   101.513    core/reg_IF_ID/debug_clk
    SLICE_X0Y67          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
                         clock pessimism              0.260   101.773    
                         clock uncertainty           -0.095   101.678    
    SLICE_X0Y67          FDCE (Setup_fdce_C_CE)      -0.361   101.317    core/reg_IF_ID/PCurrent_ID_reg[9]
  -------------------------------------------------------------------
                         required time                        101.317    
                         arrival time                         -65.390    
  -------------------------------------------------------------------
                         slack                                 35.927    

Slack (MET) :             36.053ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[71][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.228ns  (logic 1.822ns (13.774%)  route 11.406ns (86.226%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 101.511 - 100.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 52.035 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.273    52.035    core/data_ram/debug_clk
    SLICE_X26Y47         FDRE                                         r  core/data_ram/data_reg[71][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.344    52.379 r  core/data_ram/data_reg[71][3]/Q
                         net (fo=5, routed)           0.993    53.372    core/data_ram/data_reg[71]_55[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.070    53.442 r  core/data_ram/MDR_WB[11]_i_27/O
                         net (fo=1, routed)           0.519    53.960    core/data_ram/MDR_WB[11]_i_27_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.070    54.030 r  core/data_ram/MDR_WB[11]_i_15/O
                         net (fo=1, routed)           0.586    54.616    core/data_ram/MDR_WB[11]_i_15_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I1_O)        0.070    54.686 r  core/data_ram/MDR_WB[11]_i_11/O
                         net (fo=1, routed)           0.679    55.365    core/data_ram/MDR_WB[11]_i_11_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.070    55.435 r  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           1.125    56.560    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.070    56.630 r  core/data_ram/MDR_WB[11]_i_3/O
                         net (fo=1, routed)           0.381    57.010    core/mux_csrout/RAMout_MEM[6]
    SLICE_X7Y68          LUT3 (Prop_lut3_I1_O)        0.070    57.080 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.654    57.734    core/hazard_unit/Datai[10]
    SLICE_X11Y65         LUT4 (Prop_lut4_I2_O)        0.070    57.804 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.234    58.038    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.070    58.108 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.672    58.779    core/hazard_unit/ALUO_MEM_reg[30]_0[10]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.070    58.849 r  core/hazard_unit/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    58.849    core/cmp_ID/Q_reg[31]_i_24_1[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416    59.265 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.265    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.409 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    60.024    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    60.094 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    60.792    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    60.862 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.401    62.263    core/reg_IF_ID/Branch_ctrl
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.070    62.333 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.859    63.192    core/reg_IF_ID/flush02_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.078    63.270 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.992    65.262    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.981   101.511    core/reg_IF_ID/debug_clk
    SLICE_X0Y69          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism              0.260   101.771    
                         clock uncertainty           -0.095   101.676    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.361   101.315    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                        101.315    
                         arrival time                         -65.262    
  -------------------------------------------------------------------
                         slack                                 36.053    

Slack (MET) :             36.066ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[92][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.854ns  (logic 0.735ns (5.305%)  route 13.119ns (94.695%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 51.433 - 50.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.049     1.810    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y67         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.389     2.199 r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         5.153     7.352    core/data_ram/ALUO_MEM[5]
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.085     7.437 r  core/data_ram/i___29_i_1/O
                         net (fo=85, routed)          5.532    12.969    core/data_ram/i___29_i_1_n_0
    SLICE_X16Y43         LUT4 (Prop_lut4_I3_O)        0.191    13.160 f  core/data_ram/data[92][6]_i_3/O
                         net (fo=5, routed)           2.435    15.595    core/data_ram/data[92][6]_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.070    15.665 r  core/data_ram/data[92][5]_i_1/O
                         net (fo=1, routed)           0.000    15.665    core/data_ram/data[92][5]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  core/data_ram/data_reg[92][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.903    51.433    core/data_ram/debug_clk
    SLICE_X36Y66         FDRE                                         r  core/data_ram/data_reg[92][5]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.763    
                         clock uncertainty           -0.095    51.669    
    SLICE_X36Y66         FDRE (Setup_fdre_C_D)        0.062    51.731    core/data_ram/data_reg[92][5]
  -------------------------------------------------------------------
                         required time                         51.731    
                         arrival time                         -15.665    
  -------------------------------------------------------------------
                         slack                                 36.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/rs1_EX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_MEM_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.167ns (63.647%)  route 0.095ns (36.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.875     0.637    core/reg_ID_EX/debug_clk
    SLICE_X24Y80         FDCE                                         r  core/reg_ID_EX/rs1_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDCE (Prop_fdce_C_Q)         0.132     0.769 r  core/reg_ID_EX/rs1_EX_reg[1]/Q
                         net (fo=1, routed)           0.095     0.865    core/reg_ID_EX/rs1_EXE[1]
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.035     0.900 r  core/reg_ID_EX/rs1_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.900    core/reg_EXE_MEM/rs1_MEM_reg[1]_0
    SLICE_X25Y80         FDCE                                         r  core/reg_EXE_MEM/rs1_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.153     0.809    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y80         FDCE                                         r  core/reg_EXE_MEM/rs1_MEM_reg[1]/C
                         clock pessimism             -0.158     0.650    
    SLICE_X25Y80         FDCE (Hold_fdce_C_D)         0.102     0.752    core/reg_EXE_MEM/rs1_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rst_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.184ns (32.645%)  route 0.380ns (67.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.848    -0.654    clk_cpu
    SLICE_X2Y100         FDRE                                         r  rst_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.149    -0.505 r  rst_count_reg[2]/Q
                         net (fo=2, routed)           0.186    -0.319    rst_count[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I0_O)        0.035    -0.284 r  rst_all_i_1/O
                         net (fo=1, routed)           0.194    -0.091    rst_all_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.214    -0.765    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
                         clock pessimism              0.469    -0.296    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.057    -0.239    rst_all_reg
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.167ns (60.464%)  route 0.109ns (39.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.875     0.637    core/reg_EXE_MEM/debug_clk
    SLICE_X26Y80         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         FDCE (Prop_fdce_C_Q)         0.132     0.769 r  core/reg_EXE_MEM/IR_MEM_reg[27]/Q
                         net (fo=2, routed)           0.109     0.878    core/reg_EXE_MEM/inst_MEM[21]
    SLICE_X27Y80         LUT3 (Prop_lut3_I0_O)        0.035     0.913 r  core/reg_EXE_MEM/IR_WB[27]_i_1/O
                         net (fo=1, routed)           0.000     0.913    core/reg_MEM_WB/p_0_in_0[25]
    SLICE_X27Y80         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.153     0.809    core/reg_MEM_WB/debug_clk
    SLICE_X27Y80         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[27]/C
                         clock pessimism             -0.158     0.650    
    SLICE_X27Y80         FDCE (Hold_fdce_C_D)         0.110     0.760    core/reg_MEM_WB/IR_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core/exp_unit/epc_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr_wdata_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 fall@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.308%)  route 0.092ns (32.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 50.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.654ns = ( 50.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.892    50.654    core/exp_unit/debug_clk
    SLICE_X12Y94         FDRE                                         r  core/exp_unit/epc_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.155    50.809 r  core/exp_unit/epc_reg[16]/Q
                         net (fo=1, routed)           0.092    50.902    core/exp_unit/csr/csr_wdata_reg[30][11]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.035    50.937 r  core/exp_unit/csr/csr_wdata[16]_i_1/O
                         net (fo=1, routed)           0.000    50.937    core/exp_unit/csr_n_53
    SLICE_X13Y94         FDRE                                         r  core/exp_unit/csr_wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    46.571 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    48.021 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    49.231    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    49.275 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    49.613    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    49.656 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.173    50.829    core/exp_unit/debug_clk
    SLICE_X13Y94         FDRE                                         r  core/exp_unit/csr_wdata_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.161    50.667    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.111    50.778    core/exp_unit/csr_wdata_reg[16]
  -------------------------------------------------------------------
                         required time                        -50.778    
                         arrival time                          50.937    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.132ns (54.088%)  route 0.112ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.883     0.645    core/reg_ID_EX/debug_clk
    SLICE_X23Y67         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.132     0.777 r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/Q
                         net (fo=1, routed)           0.112     0.889    core/reg_EXE_MEM/u_b_h_w_EX[0]
    SLICE_X23Y68         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.160     0.816    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y68         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                         clock pessimism             -0.157     0.658    
    SLICE_X23Y68         FDRE (Hold_fdre_C_D)         0.070     0.728    core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/RegWrite_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.184ns (66.599%)  route 0.092ns (33.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.883     0.645    core/reg_ID_EX/debug_clk
    SLICE_X20Y81         FDCE                                         r  core/reg_ID_EX/RegWrite_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y81         FDCE (Prop_fdce_C_Q)         0.149     0.794 r  core/reg_ID_EX/RegWrite_EX_reg/Q
                         net (fo=1, routed)           0.092     0.887    core/reg_ID_EX/RegWrite_EXE
    SLICE_X21Y81         LUT3 (Prop_lut3_I0_O)        0.035     0.922 r  core/reg_ID_EX/RegWrite_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.922    core/reg_EXE_MEM/RegWrite_MEM_reg_1
    SLICE_X21Y81         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.161     0.817    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y81         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism             -0.158     0.658    
    SLICE_X21Y81         FDCE (Hold_fdce_C_D)         0.102     0.760    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 core/exp_unit/curr_mode_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr_wdata_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 fall@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.292ns  (logic 0.190ns (65.166%)  route 0.102ns (34.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 50.830 - 50.000 ) 
    Source Clock Delay      (SCD):    0.655ns = ( 50.655 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.893    50.655    core/exp_unit/debug_clk
    SLICE_X14Y97         FDRE                                         r  core/exp_unit/curr_mode_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.155    50.810 r  core/exp_unit/curr_mode_reg[1]/Q
                         net (fo=2, routed)           0.102    50.912    core/exp_unit/csr/curr_mode_reg[1]_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I1_O)        0.035    50.947 r  core/exp_unit/csr/csr_wdata[12]_i_1/O
                         net (fo=1, routed)           0.000    50.947    core/exp_unit/csr_n_57
    SLICE_X15Y97         FDRE                                         r  core/exp_unit/csr_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    46.571 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    48.021 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    49.231    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    49.275 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    49.613    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    49.656 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.174    50.830    core/exp_unit/debug_clk
    SLICE_X15Y97         FDRE                                         r  core/exp_unit/csr_wdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.161    50.668    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.111    50.779    core/exp_unit/csr_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                        -50.779    
                         arrival time                          50.947    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.132ns (47.287%)  route 0.147ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.925     0.687    core/REG_PC/debug_clk
    SLICE_X4Y68          FDCE                                         r  core/REG_PC/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.132     0.819 r  core/REG_PC/Q_reg[10]/Q
                         net (fo=5, routed)           0.147     0.966    core/reg_IF_ID/PCurrent_ID_reg[31]_2[10]
    SLICE_X0Y68          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.204     0.860    core/reg_IF_ID/debug_clk
    SLICE_X0Y68          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism             -0.145     0.714    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.075     0.789    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.132ns (46.638%)  route 0.151ns (53.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.924     0.686    core/REG_PC/debug_clk
    SLICE_X4Y69          FDCE                                         r  core/REG_PC/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.132     0.818 r  core/REG_PC/Q_reg[11]/Q
                         net (fo=5, routed)           0.151     0.969    core/reg_IF_ID/PCurrent_ID_reg[31]_2[11]
    SLICE_X0Y69          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.203     0.859    core/reg_IF_ID/debug_clk
    SLICE_X0Y69          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism             -0.145     0.713    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.075     0.788    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.165ns (47.872%)  route 0.180ns (52.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.891     0.653    core/reg_ID_EX/debug_clk
    SLICE_X9Y88          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.132     0.785 r  core/reg_ID_EX/IR_EX_reg[18]/Q
                         net (fo=2, routed)           0.180     0.965    core/reg_ID_EX/inst_EXE[12]
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.033     0.998 r  core/reg_ID_EX/IR_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.998    core/reg_EXE_MEM/p_0_in_0[12]
    SLICE_X10Y87         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.170     0.826    core/reg_EXE_MEM/debug_clk
    SLICE_X10Y87         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
                         clock pessimism             -0.145     0.680    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.134     0.814    core/reg_EXE_MEM/IR_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y99      rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y100     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y101     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y101     rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y101     rst_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y101     rst_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y101     rst_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y99      rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y99      rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y100     rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y100     rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y101     rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y101     rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y99      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y99      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y100     rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y100     rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y101     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y101     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y101     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.068ns,  Total Violation       -5.514ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 2.088ns (19.547%)  route 8.594ns (80.453%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.479     8.653    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.070     8.723 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.333     9.056    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I2_O)        0.070     9.126 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.453     9.578    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X10Y94         LUT4 (Prop_lut4_I0_O)        0.070     9.648 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.648    vga/U12_n_112
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.101     8.580    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 2.088ns (19.764%)  route 8.477ns (80.236%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.479     8.653    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.070     8.723 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.349     9.071    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.070     9.141 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.320     9.461    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X11Y96         LUT4 (Prop_lut4_I0_O)        0.070     9.531 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.531    vga/U12_n_113
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X11Y96         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.057     8.536    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 2.088ns (19.844%)  route 8.434ns (80.156%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.521     8.694    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I4_O)        0.070     8.764 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.230     8.994    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X13Y95         LUT5 (Prop_lut5_I2_O)        0.070     9.064 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.355     9.419    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X12Y96         LUT4 (Prop_lut4_I0_O)        0.070     9.489 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.489    vga/U12_n_115
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.101     8.580    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                 -0.909    

Slack (VIOLATED) :        -0.774ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.344ns  (logic 2.088ns (20.186%)  route 8.256ns (79.814%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.273     8.447    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.070     8.517 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.528     9.045    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.070     9.115 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.126     9.241    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X13Y96         LUT4 (Prop_lut4_I0_O)        0.070     9.311 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.311    vga/U12_n_116
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.057     8.536    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (VIOLATED) :        -0.664ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 2.088ns (20.313%)  route 8.191ns (79.687%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.418     8.592    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     8.662 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.208     8.870    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I2_O)        0.070     8.940 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.236     9.176    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I0_O)        0.070     9.246 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.246    vga/U12_n_114
    SLICE_X10Y97         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X10Y97         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.102     8.581    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 -0.664    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.159ns  (logic 2.018ns (19.864%)  route 8.141ns (80.136%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 r  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 r  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 r  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.477     8.651    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I1_O)        0.070     8.721 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.335     9.056    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.070     9.126 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.126    vga/U12_n_111
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X11Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.057     8.536    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 2.018ns (20.013%)  route 8.065ns (79.987%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.063    -1.033    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.338    -0.695 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.685    -0.010    vga/U12/h_count_reg_n_0_[2]
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.070     0.060 f  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.593     0.653    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.070     0.723 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.514     1.237    vga/U12/char_index_col1
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.070     1.307 r  vga/U12/data_buf_reg_0_3_0_5_i_68/O
                         net (fo=10, routed)          0.504     1.811    vga/U12/char_index_col[4]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.070     1.881 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/data_buf_reg_0_3_0_5_i_77_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.166    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.176     2.342 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.442     2.784    vga/U12/data_buf_reg_0_3_0_5_i_29_n_7
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.186     2.970 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.208     3.178    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.070     3.248 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.229     3.478    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.070     3.548 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          2.194     5.742    vga/data_buf_reg_0_3_0_5/ADDRA0
    SLICE_X16Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.070     5.812 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.472     7.284    vga/U12/number0[1]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.070     7.354 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.354    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X12Y92         MUXF7 (Prop_muxf7_I1_O)      0.158     7.512 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.486     7.998    vga/U12/number__0[1]
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.175     8.173 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.428     8.602    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.070     8.672 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.309     8.980    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.070     9.050 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.050    vga/U12_n_117
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X13Y96         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.056     8.535    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 0.669ns (8.306%)  route 7.386ns (91.694%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.578 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.248     0.670    vga/U12/PRow[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.070     0.740 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.458     2.198    vga/U12/v_count_reg[3]_2
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.070     2.268 r  vga/U12/strdata[41]_i_2/O
                         net (fo=152, routed)         3.246     5.514    core/register/data_buf_reg_0_3_30_31__0_i_1_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.070     5.584 r  core/register/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           1.206     6.790    vga/U12/Debug_regs[3]
    SLICE_X17Y69         LUT4 (Prop_lut4_I2_O)        0.070     6.860 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.227     7.087    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.911     8.890    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.201     8.465    
    SLICE_X16Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.276    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.669ns (8.364%)  route 7.330ns (91.636%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.578 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.248     0.670    vga/U12/PRow[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.070     0.740 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.458     2.198    vga/U12/v_count_reg[3]_2
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.070     2.268 r  vga/U12/strdata[41]_i_2/O
                         net (fo=152, routed)         3.081     5.349    core/register/data_buf_reg_0_3_30_31__0_i_1_0
    SLICE_X2Y74          LUT4 (Prop_lut4_I3_O)        0.070     5.419 r  core/register/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=1, routed)           1.192     6.611    vga/U12/Debug_regs[4]
    SLICE_X16Y71         LUT4 (Prop_lut4_I2_O)        0.070     6.681 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.351     7.032    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.911     8.890    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.201     8.465    
    SLICE_X16Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.306    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.669ns (8.484%)  route 7.216ns (91.516%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.129    -0.967    vga/U12/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.578 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.248     0.670    vga/U12/PRow[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.070     0.740 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.458     2.198    vga/U12/v_count_reg[3]_2
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.070     2.268 r  vga/U12/strdata[41]_i_2/O
                         net (fo=152, routed)         3.171     5.438    core/register/data_buf_reg_0_3_30_31__0_i_1_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I3_O)        0.070     5.508 r  core/register/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.988     6.497    vga/U12/Debug_regs[2]
    SLICE_X16Y69         LUT4 (Prop_lut4_I2_O)        0.070     6.567 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.352     6.918    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.911     8.890    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.201     8.465    
    SLICE_X16Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.306    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.167ns (16.015%)  route 0.876ns (83.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.296    -0.180    vga/U12/h_count_reg_n_0_[2]
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.035    -0.145 r  vga/U12/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.580     0.435    vga/FONT_8X16/ADDR[2]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.019    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.159     0.140    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.167ns (15.984%)  route 0.878ns (84.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.132    -0.437 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.371    -0.066    vga/U12/PRow[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.035    -0.031 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.507     0.476    vga/FONT_8X16/ADDR[5]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.019    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.159     0.140    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.202ns (19.877%)  route 0.814ns (80.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.132    -0.437 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.403    -0.034    vga/U12/PRow[5]
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.035     0.001 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.411     0.412    vga/U12/v_count_reg[8]_15
    SLICE_X5Y95          LUT2 (Prop_lut2_I0_O)        0.035     0.447 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.447    vga/U12_n_99
    SLICE_X5Y95          FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.211    -0.768    vga/CLK_OUT1
    SLICE_X5Y95          FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.201    -0.020    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.102     0.082    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.132ns (11.454%)  route 1.020ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          1.020     0.544    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.019    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.159     0.140    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.167ns (17.260%)  route 0.801ns (82.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.534     0.058    vga/U12/h_count_reg_n_0_[2]
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.035     0.093 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.267     0.360    vga/ascii_code
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.174    -0.805    vga/CLK_OUT1
    SLICE_X12Y96         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X12Y96         FDRE (Hold_fdre_C_CE)        0.005    -0.052    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.202ns (18.693%)  route 0.879ns (81.307%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    vga/U12/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.132    -0.437 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.403    -0.034    vga/U12/PRow[5]
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.035     0.001 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.476     0.477    vga/U12/v_count_reg[8]_15
    SLICE_X5Y94          LUT4 (Prop_lut4_I2_O)        0.035     0.512 r  vga/U12/strdata[33]_i_1/O
                         net (fo=1, routed)           0.000     0.512    vga/U12_n_83
    SLICE_X5Y94          FDRE                                         r  vga/strdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.211    -0.768    vga/CLK_OUT1
    SLICE_X5Y94          FDRE                                         r  vga/strdata_reg[33]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.201    -0.020    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.102     0.082    vga/strdata_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.167ns (14.110%)  route 1.017ns (85.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.591     0.115    vga/U12/ADDR[0]
    SLICE_X8Y97          LUT2 (Prop_lut2_I1_O)        0.035     0.150 r  vga/U12/BRAM_PC_VGA_0_i_6/O
                         net (fo=1, routed)           0.425     0.576    vga/FONT_8X16/ADDR[1]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.212    -0.767    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.019    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.111     0.092    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.167ns (14.811%)  route 0.961ns (85.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 f  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.511     0.035    vga/U12/h_count_reg_n_0_[2]
    SLICE_X7Y95          LUT5 (Prop_lut5_I2_O)        0.035     0.070 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.450     0.520    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X2Y78          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.201    -0.778    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X2Y78          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.547    -0.232    
                         clock uncertainty            0.201    -0.030    
    SLICE_X2Y78          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063     0.033    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.167ns (14.811%)  route 0.961ns (85.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 f  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.511     0.035    vga/U12/h_count_reg_n_0_[2]
    SLICE_X7Y95          LUT5 (Prop_lut5_I2_O)        0.035     0.070 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.450     0.520    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X2Y78          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.201    -0.778    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X2Y78          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.547    -0.232    
                         clock uncertainty            0.201    -0.030    
    SLICE_X2Y78          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063     0.033    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.167ns (14.811%)  route 0.961ns (85.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X11Y97         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.132    -0.476 f  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.511     0.035    vga/U12/h_count_reg_n_0_[2]
    SLICE_X7Y95          LUT5 (Prop_lut5_I2_O)        0.035     0.070 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.450     0.520    vga/data_buf_reg_0_3_30_31__0/WE
    SLICE_X2Y78          RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.201    -0.778    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X2Y78          RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.547    -0.232    
                         clock uncertainty            0.201    -0.030    
    SLICE_X2Y78          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063     0.033    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           34  Failing Endpoints,  Worst Slack       -5.275ns,  Total Violation     -167.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.275ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 2.135ns (18.335%)  route 9.509ns (81.665%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 8.884 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.917    11.979    core/U1_3/Branch_ctrl
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.070    12.049 r  core/U1_3/data_buf_reg_0_3_12_17_i_87/O
                         net (fo=1, routed)           0.000    12.049    core/U1_3/data_buf_reg_0_3_12_17_i_87_n_0
    SLICE_X0Y73          MUXF7 (Prop_muxf7_I0_O)      0.171    12.220 r  core/U1_3/data_buf_reg_0_3_12_17_i_38/O
                         net (fo=1, routed)           0.236    12.455    core/U1_3/data_buf_reg_0_3_12_17_i_38_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I5_O)        0.177    12.632 r  core/U1_3/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.448    13.080    vga/U12/Test_signal[13]
    SLICE_X10Y74         LUT4 (Prop_lut4_I3_O)        0.070    13.150 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.383    13.533    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.905     8.884    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.223     8.661    
                         clock uncertainty           -0.215     8.446    
    SLICE_X10Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.257    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                 -5.275    

Slack (VIOLATED) :        -5.239ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 2.135ns (18.345%)  route 9.503ns (81.655%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 8.884 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.757    11.819    core/U1_3/Branch_ctrl
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.070    11.889 r  core/U1_3/data_buf_reg_0_3_12_17_i_97/O
                         net (fo=1, routed)           0.000    11.889    core/U1_3/data_buf_reg_0_3_12_17_i_97_n_0
    SLICE_X5Y72          MUXF7 (Prop_muxf7_I0_O)      0.171    12.060 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.382    12.441    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I5_O)        0.177    12.618 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=1, routed)           0.438    13.057    vga/U12/Test_signal[12]
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.070    13.127 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.400    13.526    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.905     8.884    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.223     8.661    
                         clock uncertainty           -0.215     8.446    
    SLICE_X10Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.287    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                 -5.239    

Slack (VIOLATED) :        -5.228ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.654ns  (logic 2.135ns (18.320%)  route 9.519ns (81.680%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.896    11.958    core/U1_3/Branch_ctrl
    SLICE_X16Y64         LUT5 (Prop_lut5_I2_O)        0.070    12.028 r  core/U1_3/data_buf_reg_0_3_0_5_i_97/O
                         net (fo=1, routed)           0.348    12.376    core/U1_3/data_buf_reg_0_3_0_5_i_97_n_0
    SLICE_X17Y68         LUT5 (Prop_lut5_I2_O)        0.070    12.446 r  core/U1_3/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.000    12.446    core/U1_3/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X17Y68         MUXF7 (Prop_muxf7_I0_O)      0.171    12.617 r  core/U1_3/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.522    13.139    vga/U12/data_buf_reg_0_3_0_5
    SLICE_X16Y69         LUT6 (Prop_lut6_I3_O)        0.177    13.316 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.226    13.542    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.911     8.890    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.215     8.452    
    SLICE_X16Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.314    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 -5.228    

Slack (VIOLATED) :        -5.220ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.689ns  (logic 2.120ns (18.137%)  route 9.569ns (81.863%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.972    12.034    core/U1_3/Branch_ctrl
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.070    12.104 r  core/U1_3/data_buf_reg_0_3_6_11_i_92/O
                         net (fo=1, routed)           0.000    12.104    core/U1_3/data_buf_reg_0_3_6_11_i_92_n_0
    SLICE_X2Y69          MUXF7 (Prop_muxf7_I1_O)      0.158    12.262 r  core/U1_3/data_buf_reg_0_3_6_11_i_43/O
                         net (fo=1, routed)           0.357    12.618    core/U1_3/data_buf_reg_0_3_6_11_i_43_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I5_O)        0.175    12.793 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.388    13.182    vga/U12/data_buf_reg_0_3_6_11
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.070    13.252 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.326    13.577    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.975     8.954    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.223     8.731    
                         clock uncertainty           -0.215     8.516    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.357    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                 -5.220    

Slack (VIOLATED) :        -5.167ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.531ns  (logic 2.135ns (18.516%)  route 9.396ns (81.484%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.892    11.953    core/U1_3/Branch_ctrl
    SLICE_X17Y66         LUT6 (Prop_lut6_I1_O)        0.070    12.023 r  core/U1_3/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000    12.023    core/U1_3/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X17Y66         MUXF7 (Prop_muxf7_I0_O)      0.171    12.194 r  core/U1_3/data_buf_reg_0_3_0_5_i_37/O
                         net (fo=1, routed)           0.367    12.561    core/U1_3/data_buf_reg_0_3_0_5_i_37_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.177    12.738 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.244    12.981    vga/U12/Test_signal[0]
    SLICE_X16Y69         LUT4 (Prop_lut4_I3_O)        0.070    13.051 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.367    13.419    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.911     8.890    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.215     8.452    
    SLICE_X16Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.252    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                 -5.167    

Slack (VIOLATED) :        -5.100ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 2.152ns (18.684%)  route 9.366ns (81.316%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 8.882 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.842    11.903    core/U1_3/Branch_ctrl
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.070    11.973 r  core/U1_3/data_buf_reg_0_3_18_23_i_73/O
                         net (fo=1, routed)           0.136    12.110    core/U1_3/data_buf_reg_0_3_18_23_i_73_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.070    12.180 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    12.180    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X30Y80         MUXF7 (Prop_muxf7_I0_O)      0.190    12.370 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.465    12.834    vga/U12/data_buf_reg_0_3_18_23
    SLICE_X25Y77         LUT6 (Prop_lut6_I3_O)        0.175    13.009 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.397    13.406    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.903     8.882    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.223     8.659    
                         clock uncertainty           -0.215     8.444    
    SLICE_X22Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.306    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                 -5.100    

Slack (VIOLATED) :        -5.041ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 2.135ns (18.597%)  route 9.345ns (81.403%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.975    12.037    core/U1_3/Branch_ctrl
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.070    12.107 r  core/U1_3/data_buf_reg_0_3_6_11_i_85/O
                         net (fo=1, routed)           0.000    12.107    core/U1_3/data_buf_reg_0_3_6_11_i_85_n_0
    SLICE_X3Y68          MUXF7 (Prop_muxf7_I0_O)      0.171    12.278 r  core/U1_3/data_buf_reg_0_3_6_11_i_37/O
                         net (fo=1, routed)           0.238    12.516    core/U1_3/data_buf_reg_0_3_6_11_i_37_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.177    12.693 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.231    12.924    vga/U12/Test_signal[7]
    SLICE_X3Y71          LUT4 (Prop_lut4_I3_O)        0.070    12.994 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.375    13.368    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.975     8.954    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.223     8.731    
                         clock uncertainty           -0.215     8.516    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.327    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -5.041    

Slack (VIOLATED) :        -5.038ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 2.152ns (18.783%)  route 9.305ns (81.217%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 8.884 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.760    11.822    core/U1_3/Branch_ctrl
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.070    11.892 r  core/U1_3/data_buf_reg_0_3_12_17_i_77/O
                         net (fo=1, routed)           0.000    11.892    core/U1_3/data_buf_reg_0_3_12_17_i_77_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I0_O)      0.190    12.082 r  core/U1_3/data_buf_reg_0_3_12_17_i_32/O
                         net (fo=1, routed)           0.207    12.288    core/U1_3/data_buf_reg_0_3_12_17_i_32_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.175    12.463 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.542    13.006    vga/U12/Test_signal[10]
    SLICE_X11Y75         LUT4 (Prop_lut4_I3_O)        0.070    13.076 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.270    13.346    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.905     8.884    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.223     8.661    
                         clock uncertainty           -0.215     8.446    
    SLICE_X10Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.308    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                 -5.038    

Slack (VIOLATED) :        -5.035ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 2.135ns (18.663%)  route 9.305ns (81.337%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.615    11.677    core/U1_3/Branch_ctrl
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.070    11.747 r  core/U1_3/data_buf_reg_0_3_0_5_i_124/O
                         net (fo=1, routed)           0.000    11.747    core/U1_3/data_buf_reg_0_3_0_5_i_124_n_0
    SLICE_X13Y68         MUXF7 (Prop_muxf7_I0_O)      0.171    11.918 r  core/U1_3/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=1, routed)           0.451    12.368    core/U1_3/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I5_O)        0.177    12.545 r  core/U1_3/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=1, routed)           0.361    12.907    vga/U12/Test_signal[1]
    SLICE_X16Y69         LUT4 (Prop_lut4_I3_O)        0.070    12.977 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.352    13.328    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.911     8.890    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.215     8.452    
    SLICE_X16Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.293    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                 -5.035    

Slack (VIOLATED) :        -5.031ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.389ns  (logic 2.135ns (18.746%)  route 9.254ns (81.254%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 8.884 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.127     1.888    core/reg_ID_EX/debug_clk
    SLICE_X6Y57          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.389     2.277 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.659     2.937    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.070     3.007 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.041     4.048    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.070     4.118 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.457     4.575    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.070     4.645 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.508     5.153    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.070     5.223 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.565     5.788    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.070     5.858 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.586     6.444    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     6.514 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.802     7.317    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.070     7.387 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.652     8.039    core/reg_EXE_MEM/D[19]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.070     8.109 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.942     9.051    core/reg_EXE_MEM/rs1_data[6]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.070     9.121 r  core/reg_EXE_MEM/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.121    core/cmp_ID/Q_reg[31]_i_17_1[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     9.537 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.537    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.609 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.614    10.223    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.070    10.293 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.698    10.991    core/ctrl/Q_reg[0]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.070    11.061 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.629    11.690    core/U1_3/Branch_ctrl
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.070    11.760 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    11.760    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_0
    SLICE_X13Y84         MUXF7 (Prop_muxf7_I0_O)      0.171    11.931 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.222    12.153    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.177    12.330 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.357    12.687    vga/U12/Test_signal[11]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.070    12.757 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.520    13.278    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.905     8.884    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y75         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.223     8.661    
                         clock uncertainty           -0.215     8.446    
    SLICE_X10Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.246    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -5.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.282ns (34.445%)  route 0.537ns (65.555%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.882     0.644    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y80         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDCE (Prop_fdce_C_Q)         0.136     0.780 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=4, routed)           0.257     1.038    core/U1_3/inst_MEM[16]
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.076     1.114 r  core/U1_3/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.108     1.222    core/U1_3/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X23Y78         LUT6 (Prop_lut6_I0_O)        0.035     1.257 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.113     1.370    vga/U12/Test_signal[16]
    SLICE_X23Y76         LUT4 (Prop_lut4_I3_O)        0.035     1.405 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.058     1.463    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.103    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.354ns (39.558%)  route 0.541ns (60.442%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.885     0.647    core/reg_IF_ID/debug_clk
    SLICE_X14Y81         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDCE (Prop_fdce_C_Q)         0.149     0.796 r  core/reg_IF_ID/IR_ID_reg[26]/Q
                         net (fo=9, routed)           0.228     1.024    core/U1_3/data_buf_reg_0_3_24_29_i_20_1[22]
    SLICE_X17Y79         LUT5 (Prop_lut5_I2_O)        0.035     1.059 r  core/U1_3/data_buf_reg_0_3_24_29_i_97/O
                         net (fo=1, routed)           0.000     1.059    core/U1_3/data_buf_reg_0_3_24_29_i_97_n_0
    SLICE_X17Y79         MUXF7 (Prop_muxf7_I1_O)      0.062     1.121 r  core/U1_3/data_buf_reg_0_3_24_29_i_45/O
                         net (fo=1, routed)           0.000     1.121    core/U1_3/data_buf_reg_0_3_24_29_i_45_n_0
    SLICE_X17Y79         MUXF8 (Prop_muxf8_I1_O)      0.021     1.142 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.144     1.286    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X17Y78         LUT6 (Prop_lut6_I3_O)        0.087     1.373 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.169     1.542    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X16Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.157    -0.822    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.547    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X16Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.107    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.331ns (36.777%)  route 0.569ns (63.223%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.887     0.649    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.132     0.781 r  core/reg_EXE_MEM/PCurrent_MEM_reg[0]/Q
                         net (fo=3, routed)           0.347     1.128    core/U1_3/PC_MEM[0]
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.035     1.163 r  core/U1_3/data_buf_reg_0_3_0_5_i_104/O
                         net (fo=1, routed)           0.000     1.163    core/U1_3/data_buf_reg_0_3_0_5_i_104_n_0
    SLICE_X16Y68         MUXF7 (Prop_muxf7_I1_O)      0.056     1.219 r  core/U1_3/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.000     1.219    core/U1_3/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X16Y68         MUXF8 (Prop_muxf8_I1_O)      0.021     1.240 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.114     1.354    vga/U12/data_buf_reg_0_3_0_5_0
    SLICE_X16Y69         LUT6 (Prop_lut6_I5_O)        0.087     1.441 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.108     1.549    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.161    -0.818    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y70         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.547    -0.272    
                         clock uncertainty            0.215    -0.057    
    SLICE_X16Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.111    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.237ns (25.690%)  route 0.686ns (74.310%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.923     0.685    core/REG_PC/debug_clk
    SLICE_X7Y70          FDCE                                         r  core/REG_PC/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.132     0.817 r  core/REG_PC/Q_reg[8]/Q
                         net (fo=5, routed)           0.177     0.995    core/U1_3/Q[8]
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.035     1.030 r  core/U1_3/data_buf_reg_0_3_6_11_i_47/O
                         net (fo=1, routed)           0.198     1.227    core/U1_3/data_buf_reg_0_3_6_11_i_47_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.035     1.262 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.148     1.410    vga/U12/data_buf_reg_0_3_6_11_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.035     1.445 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.163     1.608    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.199    -0.780    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.149    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.630%)  route 0.665ns (72.370%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.926     0.688    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y69          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.149     0.837 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=3, routed)           0.231     1.068    core/U1_3/PC_MEM[10]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.035     1.103 r  core/U1_3/data_buf_reg_0_3_6_11_i_56/O
                         net (fo=1, routed)           0.154     1.257    core/U1_3/data_buf_reg_0_3_6_11_i_56_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.035     1.292 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.118     1.410    vga/U12/Test_signal[8]
    SLICE_X4Y70          LUT4 (Prop_lut4_I3_O)        0.035     1.445 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.163     1.608    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.199    -0.780    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.148    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.312ns (31.605%)  route 0.675ns (68.395%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.881     0.643    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y71         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.132     0.775 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=3, routed)           0.212     0.987    core/U1_3/PC_MEM[23]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.035     1.022 r  core/U1_3/data_buf_reg_0_3_18_23_i_51/O
                         net (fo=1, routed)           0.000     1.022    core/U1_3/data_buf_reg_0_3_18_23_i_51_n_0
    SLICE_X19Y74         MUXF7 (Prop_muxf7_I1_O)      0.062     1.084 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=1, routed)           0.292     1.376    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.083     1.459 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.171     1.630    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140     0.076    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.557ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.237ns (23.787%)  route 0.759ns (76.213%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.924     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y78          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.132     0.818 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=3, routed)           0.334     1.152    core/U1_3/PC_MEM[7]
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.035     1.187 r  core/U1_3/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=1, routed)           0.150     1.337    core/U1_3/data_buf_reg_0_3_6_11_i_22_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.035     1.372 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.166     1.538    vga/U12/Test_signal[6]
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.035     1.573 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.110     1.683    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.199    -0.780    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.125    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.307ns (30.372%)  route 0.704ns (69.628%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.884     0.646    core/reg_IF_ID/debug_clk
    SLICE_X17Y81         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDCE (Prop_fdce_C_Q)         0.132     0.778 r  core/reg_IF_ID/PCurrent_ID_reg[19]/Q
                         net (fo=5, routed)           0.227     1.005    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[17]
    SLICE_X16Y79         LUT6 (Prop_lut6_I0_O)        0.035     1.040 r  core/U1_3/data_buf_reg_0_3_18_23_i_26/O
                         net (fo=1, routed)           0.000     1.040    core/U1_3/data_buf_reg_0_3_18_23_i_26_n_0
    SLICE_X16Y79         MUXF7 (Prop_muxf7_I0_O)      0.057     1.097 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.256     1.353    vga/U12/data_buf_reg_0_3_18_23_2
    SLICE_X22Y79         LUT6 (Prop_lut6_I5_O)        0.083     1.436 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.221     1.657    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.080    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.307ns (29.627%)  route 0.729ns (70.373%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.879     0.641    core/reg_IF_ID/debug_clk
    SLICE_X23Y78         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDCE (Prop_fdce_C_Q)         0.132     0.773 r  core/reg_IF_ID/PCurrent_ID_reg[27]/Q
                         net (fo=5, routed)           0.360     1.134    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[25]
    SLICE_X18Y76         LUT6 (Prop_lut6_I0_O)        0.035     1.169 r  core/U1_3/data_buf_reg_0_3_24_29_i_40/O
                         net (fo=1, routed)           0.000     1.169    core/U1_3/data_buf_reg_0_3_24_29_i_40_n_0
    SLICE_X18Y76         MUXF7 (Prop_muxf7_I0_O)      0.057     1.226 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.129     1.354    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X18Y76         LUT6 (Prop_lut6_I5_O)        0.083     1.437 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.240     1.677    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X16Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.157    -0.822    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.547    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X16Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.087    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.237ns (22.727%)  route 0.806ns (77.273%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        0.926     0.688    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y69          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.132     0.820 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=3, routed)           0.377     1.198    core/U1_3/PC_MEM[9]
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.035     1.233 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.146     1.378    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.035     1.413 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.110     1.523    vga/U12/Test_signal[7]
    SLICE_X3Y71          LUT4 (Prop_lut4_I3_O)        0.035     1.558 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.173     1.731    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.199    -0.780    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.129    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  1.602    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.296ns  (logic 2.503ns (58.257%)  route 1.793ns (41.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.021    32.456    vga/U12/DO[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.070    32.526 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.773    33.299    vga/U12/B[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.747    
                         clock uncertainty           -0.201    38.545    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.038    38.507    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -33.299    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.153ns  (logic 2.514ns (60.537%)  route 1.639ns (39.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.021    32.456    vga/U12/DO[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.081    32.537 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.618    33.156    vga/U12/G[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.747    
                         clock uncertainty           -0.201    38.545    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.137    38.408    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.408    
                         arrival time                         -33.156    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.102ns  (logic 2.514ns (61.286%)  route 1.588ns (38.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.021    32.456    vga/U12/DO[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.081    32.537 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.568    33.105    vga/U12/G[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.747    
                         clock uncertainty           -0.201    38.545    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.137    38.408    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.408    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.008ns  (logic 2.518ns (62.817%)  route 1.490ns (37.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.827    32.262    vga/U12/DO[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.085    32.347 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.664    33.011    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.749    
                         clock uncertainty           -0.201    38.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.088    38.459    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -33.011    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.000ns  (logic 2.518ns (62.942%)  route 1.482ns (37.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.827    32.262    vga/U12/DO[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.085    32.347 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.656    33.003    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.749    
                         clock uncertainty           -0.201    38.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.088    38.459    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -33.003    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.030ns  (logic 2.503ns (62.107%)  route 1.527ns (37.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.826    32.261    vga/U12/DO[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.070    32.331 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.702    33.033    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.749    
                         clock uncertainty           -0.201    38.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.031    38.578    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -33.033    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.018ns  (logic 2.503ns (62.293%)  route 1.515ns (37.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.826    32.261    vga/U12/DO[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.070    32.331 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.690    33.021    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.749    
                         clock uncertainty           -0.201    38.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.032    38.579    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -33.021    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.888ns  (logic 2.503ns (64.378%)  route 1.385ns (35.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 38.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.827    32.262    vga/U12/DO[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.070    32.332 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.558    32.891    vga/U12/B[2]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991    38.970    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.747    
                         clock uncertainty           -0.201    38.545    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.024    38.521    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                         -32.891    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.732ns  (logic 2.515ns (67.392%)  route 1.217ns (32.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.826    32.261    vga/U12/DO[0]
    SLICE_X5Y96          LUT2 (Prop_lut2_I1_O)        0.082    32.343 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.391    32.735    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.749    
                         clock uncertainty           -0.201    38.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.114    38.433    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -32.735    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.599ns  (logic 2.515ns (69.871%)  route 1.084ns (30.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 38.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.997ns = ( 29.003 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         2.099    29.003    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.436 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.826    32.261    vga/U12/DO[0]
    SLICE_X5Y96          LUT2 (Prop_lut2_I1_O)        0.082    32.343 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.259    32.602    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993    38.972    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.749    
                         clock uncertainty           -0.201    38.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.114    38.433    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -32.602    
  -------------------------------------------------------------------
                         slack                                  5.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.167ns (17.274%)  route 0.800ns (82.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.462     0.025    vga/U12/flag
    SLICE_X5Y96          LUT5 (Prop_lut5_I1_O)        0.035     0.060 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.337     0.398    vga/U12/B[2]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.201    -0.019    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.075     0.056    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.169ns (18.097%)  route 0.765ns (81.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.461     0.024    vga/U12/flag
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.037     0.061 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.304     0.365    vga/U12/G[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.201    -0.019    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.029     0.010    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.169ns (17.759%)  route 0.783ns (82.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.461     0.024    vga/U12/flag
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.037     0.061 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.321     0.383    vga/U12/G[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.201    -0.019    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.030     0.011    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.170ns (17.431%)  route 0.805ns (82.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.462     0.025    vga/U12/flag
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.038     0.063 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.343     0.406    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.018    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.048     0.030    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.170ns (17.395%)  route 0.807ns (82.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.462     0.025    vga/U12/flag
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.038     0.063 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.345     0.408    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.018    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.047     0.029    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.167ns (16.013%)  route 0.876ns (83.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.462     0.025    vga/U12/flag
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.035     0.060 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.414     0.474    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.018    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.095     0.077    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.167ns (15.998%)  route 0.877ns (84.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.462     0.025    vga/U12/flag
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.035     0.060 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.415     0.475    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.018    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.096     0.078    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.167ns (15.678%)  route 0.898ns (84.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.933    -0.569    vga/CLK_OUT1
    SLICE_X5Y96          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.461     0.024    vga/U12/flag
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.035     0.059 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.437     0.496    vga/U12/B[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.201    -0.019    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.070     0.051    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.746ns (68.826%)  route 0.338ns (31.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.931    -0.571    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.175 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.338     0.513    vga/U12/DO[0]
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.018    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.056     0.038    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.746ns (68.826%)  route 0.338ns (31.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.931    -0.571    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.175 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.338     0.513    vga/U12/DO[0]
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    vga/U12/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.201    -0.018    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.050     0.032    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.637ns  (logic 0.465ns (12.787%)  route 3.172ns (87.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.716   102.670    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y86          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.670    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.637ns  (logic 0.465ns (12.787%)  route 3.172ns (87.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.716   102.670    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y86          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.670    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.637ns  (logic 0.465ns (12.787%)  route 3.172ns (87.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.716   102.670    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y86          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.670    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.637ns  (logic 0.465ns (12.787%)  route 3.172ns (87.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.716   102.670    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y86          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.670    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.637ns  (logic 0.465ns (12.787%)  route 3.172ns (87.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.716   102.670    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y86          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[62]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.670    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.637ns  (logic 0.465ns (12.787%)  route 3.172ns (87.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.716   102.670    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y86          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[63]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.670    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.539ns  (logic 0.465ns (13.138%)  route 3.074ns (86.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.619   102.573    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y87          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.573    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.539ns  (logic 0.465ns (13.138%)  route 3.074ns (86.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.619   102.573    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y87          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.573    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.539ns  (logic 0.465ns (13.138%)  route 3.074ns (86.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.619   102.573    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y87          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.573    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.539ns  (logic 0.465ns (13.138%)  route 3.074ns (86.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 118.967 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 99.034 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    99.034    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    99.423 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.456   101.878    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.076   101.954 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.619   102.573    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.988   118.967    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
                         clock pessimism             -0.223   118.744    
                         clock uncertainty           -0.215   118.529    
    SLICE_X1Y87          FDSE (Setup_fdse_C_S)       -0.598   117.931    DISPLAY/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -102.573    
  -------------------------------------------------------------------
                         slack                                 15.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.184ns (22.064%)  route 0.650ns (77.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 f  rst_all_reg/Q
                         net (fo=1363, routed)        0.650     0.232    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I2_O)        0.035     0.267 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.267    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.102     0.098    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.149ns (18.627%)  route 0.651ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.651     0.233    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y98          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y98          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X2Y98          FDSE (Hold_fdse_C_S)         0.005     0.001    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.149ns (18.627%)  route 0.651ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.651     0.233    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y98          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y98          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X2Y98          FDRE (Hold_fdre_C_R)         0.005     0.001    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.149ns (18.627%)  route 0.651ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.651     0.233    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y98          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y98          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X2Y98          FDRE (Hold_fdre_C_R)         0.005     0.001    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.149ns (18.627%)  route 0.651ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.651     0.233    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y98          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y98          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X2Y98          FDRE (Hold_fdre_C_R)         0.005     0.001    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.149ns (14.035%)  route 0.913ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.913     0.495    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.020    -0.024    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.149ns (14.035%)  route 0.913ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.913     0.495    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.020    -0.024    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.149ns (14.035%)  route 0.913ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.913     0.495    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.020    -0.024    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.149ns (14.035%)  route 0.913ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        0.913     0.495    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y98          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.547    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.020    -0.024    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.149ns (12.893%)  route 1.007ns (87.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.007     0.589    DISPLAY/rst_all
    SLICE_X1Y92          FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X1Y92          FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X1Y92          FDRE (Hold_fdre_C_R)        -0.020    -0.025    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.614    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.407ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X15Y78         FDCE                                         f  core/register/register_reg[26][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X15Y78         FDCE                                         r  core/register/register_reg[26][16]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X15Y78         FDCE (Recov_fdce_C_CLR)     -0.324    50.945    core/register/register_reg[26][16]
  -------------------------------------------------------------------
                         required time                         50.945    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.407    

Slack (MET) :             44.407ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X15Y78         FDCE                                         f  core/register/register_reg[26][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X15Y78         FDCE                                         r  core/register/register_reg[26][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X15Y78         FDCE (Recov_fdce_C_CLR)     -0.324    50.945    core/register/register_reg[26][18]
  -------------------------------------------------------------------
                         required time                         50.945    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.407    

Slack (MET) :             44.434ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X14Y78         FDCE                                         f  core/register/register_reg[28][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X14Y78         FDCE                                         r  core/register/register_reg[28][17]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.297    50.972    core/register/register_reg[28][17]
  -------------------------------------------------------------------
                         required time                         50.972    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.434    

Slack (MET) :             44.434ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X14Y78         FDCE                                         f  core/register/register_reg[28][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X14Y78         FDCE                                         r  core/register/register_reg[28][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.297    50.972    core/register/register_reg[28][18]
  -------------------------------------------------------------------
                         required time                         50.972    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.434    

Slack (MET) :             44.434ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X14Y78         FDCE                                         f  core/register/register_reg[28][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X14Y78         FDCE                                         r  core/register/register_reg[28][19]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.297    50.972    core/register/register_reg[28][19]
  -------------------------------------------------------------------
                         required time                         50.972    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.434    

Slack (MET) :             44.434ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X14Y78         FDCE                                         f  core/register/register_reg[28][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X14Y78         FDCE                                         r  core/register/register_reg[28][26]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.297    50.972    core/register/register_reg[28][26]
  -------------------------------------------------------------------
                         required time                         50.972    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.434    

Slack (MET) :             44.440ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X14Y78         FDCE                                         f  core/register/register_reg[28][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X14Y78         FDCE                                         r  core/register/register_reg[28][29]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.291    50.978    core/register/register_reg[28][29]
  -------------------------------------------------------------------
                         required time                         50.978    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.440    

Slack (MET) :             44.440ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.389ns (5.184%)  route 7.115ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 51.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        7.115     6.538    core/register/rst_all
    SLICE_X14Y78         FDCE                                         f  core/register/register_reg[28][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.909    51.439    core/register/debug_clk
    SLICE_X14Y78         FDCE                                         r  core/register/register_reg[28][3]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.364    
                         clock uncertainty           -0.095    51.269    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.291    50.978    core/register/register_reg[28][3]
  -------------------------------------------------------------------
                         required time                         50.978    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 44.440    

Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.389ns (5.336%)  route 6.901ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        2.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 51.450 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        6.901     6.324    core/register/rst_all
    SLICE_X13Y86         FDCE                                         f  core/register/register_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.920    51.450    core/register/debug_clk
    SLICE_X13Y86         FDCE                                         r  core/register/register_reg[4][13]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.375    
                         clock uncertainty           -0.095    51.280    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.324    50.956    core/register/register_reg[4][13]
  -------------------------------------------------------------------
                         required time                         50.956    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                 44.632    

Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.389ns (5.336%)  route 6.901ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        2.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 51.450 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.130    -0.966    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.389    -0.577 f  rst_all_reg/Q
                         net (fo=1363, routed)        6.901     6.324    core/register/rst_all
    SLICE_X13Y86         FDCE                                         f  core/register/register_reg[4][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.920    51.450    core/register/debug_clk
    SLICE_X13Y86         FDCE                                         r  core/register/register_reg[4][19]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.375    
                         clock uncertainty           -0.095    51.280    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.324    50.956    core/register/register_reg[4][19]
  -------------------------------------------------------------------
                         required time                         50.956    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                 44.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[12][10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.312ns (10.845%)  route 2.565ns (89.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.565     1.850    core/exp_unit/csr/rst_all
    SLICE_X6Y85          FDCE                                         f  core/exp_unit/csr/CSR_reg[12][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.121     1.882    core/exp_unit/csr/debug_clk
    SLICE_X6Y85          FDCE                                         r  core/exp_unit/csr/CSR_reg[12][10]/C
                         clock pessimism              0.075     1.957    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.138     1.819    core/exp_unit/csr/CSR_reg[12][10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[2][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.312ns (10.845%)  route 2.565ns (89.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.565     1.850    core/exp_unit/csr/rst_all
    SLICE_X7Y85          FDCE                                         f  core/exp_unit/csr/CSR_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.121     1.882    core/exp_unit/csr/debug_clk
    SLICE_X7Y85          FDCE                                         r  core/exp_unit/csr/CSR_reg[2][11]/C
                         clock pessimism              0.075     1.957    
    SLICE_X7Y85          FDCE (Remov_fdce_C_CLR)     -0.183     1.774    core/exp_unit/csr/CSR_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[14][6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.312ns (10.827%)  route 2.570ns (89.173%))
  Logic Levels:           0  
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.570     1.855    core/exp_unit/csr/rst_all
    SLICE_X7Y87          FDCE                                         f  core/exp_unit/csr/CSR_reg[14][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.123     1.884    core/exp_unit/csr/debug_clk
    SLICE_X7Y87          FDCE                                         r  core/exp_unit/csr/CSR_reg[14][6]/C
                         clock pessimism              0.075     1.959    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.183     1.776    core/exp_unit/csr/CSR_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[15][10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.312ns (10.588%)  route 2.635ns (89.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.635     1.920    core/exp_unit/csr/rst_all
    SLICE_X6Y83          FDCE                                         f  core/exp_unit/csr/CSR_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.118     1.879    core/exp_unit/csr/debug_clk
    SLICE_X6Y83          FDCE                                         r  core/exp_unit/csr/CSR_reg[15][10]/C
                         clock pessimism              0.075     1.954    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.138     1.816    core/exp_unit/csr/CSR_reg[15][10]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[15][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.312ns (10.588%)  route 2.635ns (89.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.635     1.920    core/exp_unit/csr/rst_all
    SLICE_X6Y83          FDCE                                         f  core/exp_unit/csr/CSR_reg[15][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.118     1.879    core/exp_unit/csr/debug_clk
    SLICE_X6Y83          FDCE                                         r  core/exp_unit/csr/CSR_reg[15][11]/C
                         clock pessimism              0.075     1.954    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.138     1.816    core/exp_unit/csr/CSR_reg[15][11]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[15][6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.312ns (10.588%)  route 2.635ns (89.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.635     1.920    core/exp_unit/csr/rst_all
    SLICE_X6Y83          FDCE                                         f  core/exp_unit/csr/CSR_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.118     1.879    core/exp_unit/csr/debug_clk
    SLICE_X6Y83          FDCE                                         r  core/exp_unit/csr/CSR_reg[15][6]/C
                         clock pessimism              0.075     1.954    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.138     1.816    core/exp_unit/csr/CSR_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[14][15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.312ns (10.430%)  route 2.679ns (89.570%))
  Logic Levels:           0  
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.679     1.964    core/exp_unit/csr/rst_all
    SLICE_X6Y89          FDCE                                         f  core/exp_unit/csr/CSR_reg[14][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.124     1.885    core/exp_unit/csr/debug_clk
    SLICE_X6Y89          FDCE                                         r  core/exp_unit/csr/CSR_reg[14][15]/C
                         clock pessimism              0.075     1.960    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.138     1.822    core/exp_unit/csr/CSR_reg[14][15]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.312ns (10.588%)  route 2.635ns (89.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     2.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    -6.031 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    -3.109    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -3.021 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.994    -1.027    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.312    -0.715 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.635     1.920    core/exp_unit/csr/rst_all
    SLICE_X7Y83          FDCE                                         f  core/exp_unit/csr/CSR_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        2.118     1.879    core/exp_unit/csr/debug_clk
    SLICE_X7Y83          FDCE                                         r  core/exp_unit/csr/CSR_reg[1][11]/C
                         clock pessimism              0.075     1.954    
    SLICE_X7Y83          FDCE (Remov_fdce_C_CLR)     -0.183     1.771    core/exp_unit/csr/CSR_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.149ns (7.519%)  route 1.833ns (92.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.833     1.415    core/reg_ID_EX/rst_all
    SLICE_X5Y85          FDCE                                         f  core/reg_ID_EX/IR_EX_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.206     0.862    core/reg_ID_EX/debug_clk
    SLICE_X5Y85          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[17]/C
                         clock pessimism              0.477     1.339    
    SLICE_X5Y85          FDCE (Remov_fdce_C_CLR)     -0.085     1.254    core/reg_ID_EX/IR_EX_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.149ns (7.519%)  route 1.833ns (92.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.935    -0.567    clk_cpu
    SLICE_X2Y99          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.833     1.415    core/reg_ID_EX/rst_all
    SLICE_X5Y85          FDCE                                         f  core/reg_ID_EX/IR_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2730, routed)        1.206     0.862    core/reg_ID_EX/debug_clk
    SLICE_X5Y85          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[21]/C
                         clock pessimism              0.477     1.339    
    SLICE_X5Y85          FDCE (Remov_fdce_C_CLR)     -0.085     1.254    core/reg_ID_EX/IR_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.161    





