// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "sdr_test")
  (DATE "08/23/2009 14:26:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1823:1823:1823) (1823:1823:1823))
        (PORT oe (3671:3671:3671) (3671:3671:3671))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1767:1767:1767) (1767:1767:1767))
        (PORT oe (3671:3671:3671) (3671:3671:3671))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1837:1837:1837) (1837:1837:1837))
        (PORT oe (3658:3658:3658) (3658:3658:3658))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2108:2108:2108) (2108:2108:2108))
        (PORT oe (3679:3679:3679) (3679:3679:3679))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2107:2107:2107) (2107:2107:2107))
        (PORT oe (3679:3679:3679) (3679:3679:3679))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2136:2136:2136) (2136:2136:2136))
        (PORT oe (4064:4064:4064) (4064:4064:4064))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2520:2520:2520) (2520:2520:2520))
        (PORT oe (4064:4064:4064) (4064:4064:4064))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2429:2429:2429) (2429:2429:2429))
        (PORT oe (4102:4102:4102) (4102:4102:4102))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rst_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|rst_r1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (7795:7795:7795) (7795:7795:7795))
        (PORT clk (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sysctrl\|rst_r2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|rst_r2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (653:653:653))
        (PORT aclr (7795:7795:7795) (7795:7795:7795))
        (PORT clk (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_pll")
    (INSTANCE uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (1806:1806:1806) (1806:1806:1806))
        (PORT inclk[0] (1846:1846:1846) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (526:526:526))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (515:515:515))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2249:2249:2249) (2249:2249:2249))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (804:804:804))
        (PORT datac (785:785:785) (785:785:785))
        (PORT datad (809:809:809) (809:809:809))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal6\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (796:796:796))
        (PORT datab (750:750:750) (750:750:750))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal6\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1134:1134:1134))
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT datad (1054:1054:1054) (1054:1054:1054))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (1683:1683:1683) (1683:1683:1683))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1530:1530:1530))
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (509:509:509))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (526:526:526))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (526:526:526))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (548:548:548))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (541:541:541))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datac (566:566:566) (566:566:566))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (1052:1052:1052) (1052:1052:1052))
        (PORT datac (578:578:578) (578:578:578))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (1251:1251:1251) (1251:1251:1251))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1253:1253:1253))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (1268:1268:1268) (1268:1268:1268))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1910:1910:1910))
        (PORT datab (1948:1948:1948) (1948:1948:1948))
        (PORT datac (1605:1605:1605) (1605:1605:1605))
        (PORT datad (1581:1581:1581) (1581:1581:1581))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (1505:1505:1505) (1505:1505:1505))
        (PORT datac (1093:1093:1093) (1093:1093:1093))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (1606:1606:1606) (1606:1606:1606))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (1601:1601:1601) (1601:1601:1601))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1212:1212:1212))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1272:1272:1272))
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (PORT datad (585:585:585) (585:585:585))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00110.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datab (565:565:565) (565:565:565))
        (PORT datad (1361:1361:1361) (1361:1361:1361))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00110.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1338:1338:1338))
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00111.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1345:1345:1345))
        (PORT datab (727:727:727) (727:727:727))
        (PORT datac (571:571:571) (571:571:571))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1333:1333:1333) (1333:1333:1333))
        (PORT datac (574:574:574) (574:574:574))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (1332:1332:1332) (1332:1332:1332))
        (PORT datad (557:557:557) (557:557:557))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datac (1350:1350:1350) (1350:1350:1350))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (1337:1337:1337) (1337:1337:1337))
        (PORT datac (567:567:567) (567:567:567))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datac (1368:1368:1368) (1368:1368:1368))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01110.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1346:1346:1346))
        (PORT datab (546:546:546) (546:546:546))
        (PORT datac (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01110.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1098:1098:1098) (1098:1098:1098))
        (PORT datad (1714:1714:1714) (1714:1714:1714))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01111.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (1716:1716:1716) (1716:1716:1716))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (556:556:556))
        (PORT datad (1706:1706:1706) (1706:1706:1706))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1147:1147:1147))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (1172:1172:1172) (1172:1172:1172))
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (555:555:555))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1720:1720:1720) (1720:1720:1720))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (559:559:559))
        (PORT datad (1718:1718:1718) (1718:1718:1718))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (PORT datad (745:745:745) (745:745:745))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1495:1495:1495))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (1261:1261:1261) (1261:1261:1261))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (762:762:762) (762:762:762))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datab (732:732:732) (732:732:732))
        (PORT datad (1719:1719:1719) (1719:1719:1719))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (812:812:812))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (760:760:760) (760:760:760))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (782:782:782))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (425:425:425) (425:425:425))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datad (1698:1698:1698) (1698:1698:1698))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal8\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (829:829:829))
        (PORT datac (859:859:859) (859:859:859))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (463:463:463))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~50.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (538:538:538))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~48.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (706:706:706) (706:706:706))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (821:821:821) (821:821:821))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~36.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~32.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~30.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~46.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (784:784:784))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~38.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~40.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~44.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (551:551:551))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~42.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (473:473:473) (473:473:473))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (588:588:588) (588:588:588))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (1108:1108:1108) (1108:1108:1108))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (571:571:571))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (560:560:560))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (1099:1099:1099) (1099:1099:1099))
        (PORT datac (705:705:705) (705:705:705))
        (PORT datad (1829:1829:1829) (1829:1829:1829))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (820:820:820) (820:820:820))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (1157:1157:1157) (1157:1157:1157))
        (PORT datac (1107:1107:1107) (1107:1107:1107))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1222:1222:1222) (1222:1222:1222))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Add0\~34.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (776:776:776) (776:776:776))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH cin combout (621:621:621) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (730:730:730) (730:730:730))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (550:550:550) (550:550:550))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (774:774:774) (774:774:774))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (583:583:583) (583:583:583))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal4\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1667:1667:1667))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (1293:1293:1293) (1293:1293:1293))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (713:713:713) (713:713:713))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (828:828:828) (828:828:828))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|x_cnt\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (1098:1098:1098) (1098:1098:1098))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|x_cnt\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1150:1150:1150))
        (PORT datab (1276:1276:1276) (1276:1276:1276))
        (PORT datac (1218:1218:1218) (1218:1218:1218))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1664:1664:1664))
        (PORT datab (1498:1498:1498) (1498:1498:1498))
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2345:2345:2345))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1329:1329:1329))
        (PORT datab (1331:1331:1331) (1331:1331:1331))
        (PORT datac (1689:1689:1689) (1689:1689:1689))
        (PORT datad (1321:1321:1321) (1321:1321:1321))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (795:795:795) (795:795:795))
        (PORT datac (778:778:778) (778:778:778))
        (PORT datad (838:838:838) (838:838:838))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|y_cnt\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|y_cnt\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (896:896:896) (896:896:896))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_valid\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1329:1329:1329))
        (PORT datab (1334:1334:1334) (1334:1334:1334))
        (PORT datac (1688:1688:1688) (1688:1688:1688))
        (PORT datad (1338:1338:1338) (1338:1338:1338))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_valid\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (868:868:868))
        (PORT datab (868:868:868) (868:868:868))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (839:839:839) (839:839:839))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|LessThan4\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1330:1330:1330))
        (PORT datab (1332:1332:1332) (1332:1332:1332))
        (PORT datac (1687:1687:1687) (1687:1687:1687))
        (PORT datad (1342:1342:1342) (1342:1342:1342))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|LessThan4\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (840:840:840))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (1257:1257:1257) (1257:1257:1257))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_valid\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (861:861:861) (861:861:861))
        (PORT datac (878:878:878) (878:878:878))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|vga_validr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1266:1266:1266))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (893:893:893) (893:893:893))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|vga_validr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal2\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (878:878:878) (878:878:878))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|rdf_rdreq\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (879:879:879) (879:879:879))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (887:887:887) (887:887:887))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal2\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1328:1328:1328))
        (PORT datab (1330:1330:1330) (1330:1330:1330))
        (PORT datac (1687:1687:1687) (1687:1687:1687))
        (PORT datad (1315:1315:1315) (1315:1315:1315))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal2\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1364:1364:1364) (1364:1364:1364))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|rdf_rdreq\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1266:1266:1266))
        (PORT datab (1180:1180:1180) (1180:1180:1180))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (3050:3050:3050) (3050:3050:3050))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always6\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|LessThan1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (1280:1280:1280) (1280:1280:1280))
        (PORT datac (588:588:588) (588:588:588))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (509:509:509) (509:509:509))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3146:3146:3146) (3146:3146:3146))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3146:3146:3146) (3146:3146:3146))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1276:1276:1276) (1276:1276:1276))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3146:3146:3146) (3146:3146:3146))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (548:548:548))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3146:3146:3146) (3146:3146:3146))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|cnt8\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3146:3146:3146) (3146:3146:3146))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1323:1323:1323) (1323:1323:1323))
        (PORT datac (1343:1343:1343) (1343:1343:1343))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1325:1325:1325))
        (PORT datab (1315:1315:1315) (1315:1315:1315))
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (1318:1318:1318) (1318:1318:1318))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1635:1635:1635) (1635:1635:1635))
        (PORT datad (1771:1771:1771) (1771:1771:1771))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always6\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1583:1583:1583))
        (PORT datab (1302:1302:1302) (1302:1302:1302))
        (PORT datac (906:906:906) (906:906:906))
        (PORT datad (1684:1684:1684) (1684:1684:1684))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (515:515:515) (515:515:515))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (521:521:521))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (542:542:542))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (542:542:542))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|LessThan0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datac (783:783:783) (783:783:783))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|delay_cnt\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (749:749:749))
        (PORT datab (749:749:749) (749:749:749))
        (PORT datac (760:760:760) (760:760:760))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (688:688:688) (688:688:688))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_RST.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (PORT datac (1930:1930:1930) (1930:1930:1930))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_RST.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_rdy\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1715:1715:1715))
        (PORT datab (500:500:500) (500:500:500))
        (PORT datac (1310:1310:1310) (1310:1310:1310))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CLK.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (PORT datac (1929:1929:1929) (1929:1929:1929))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CLK.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_NCLK.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1322:1322:1322))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_NCLK.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datac (1601:1601:1601) (1601:1601:1601))
        (PORT datad (1723:1723:1723) (1723:1723:1723))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1789:1789:1789))
        (PORT datab (1652:1652:1652) (1652:1652:1652))
        (PORT datac (1768:1768:1768) (1768:1768:1768))
        (PORT datad (571:571:571) (571:571:571))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[1\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1796:1796:1796) (1796:1796:1796))
        (PORT datac (1772:1772:1772) (1772:1772:1772))
        (PORT datad (1676:1676:1676) (1676:1676:1676))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (558:558:558))
        (PORT datac (566:566:566) (566:566:566))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|nclk_cnt\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always6\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (1833:1833:1833) (1833:1833:1833))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always6\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2034:2034:2034) (2034:2034:2034))
        (PORT datad (1264:1264:1264) (1264:1264:1264))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector57\~12.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1294:1294:1294))
        (PORT datab (1755:1755:1755) (1755:1755:1755))
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (521:521:521))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (527:527:527))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (4925:4925:4925) (4925:4925:4925))
        (PORT datac (370:370:370) (370:370:370))
        (PORT sclr (2772:2772:2772) (2772:2772:2772))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge aload) regout (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal8\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (548:548:548))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal8\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_RD_PT.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (1730:1730:1730) (1730:1730:1730))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_RD_PT.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (563:563:563) (563:563:563))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE spi_miso\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1279:1279:1279))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1326:1326:1326))
        (PORT datab (701:701:701) (701:701:701))
        (PORT datac (913:913:913) (913:913:913))
        (PORT datad (2146:2146:2146) (2146:2146:2146))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (1285:1285:1285) (1285:1285:1285))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[0\]\~19.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1752:1752:1752))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (1600:1600:1600) (1600:1600:1600))
        (PORT datad (1318:1318:1318) (1318:1318:1318))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always6\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1686:1686:1686) (1686:1686:1686))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (1728:1728:1728) (1728:1728:1728))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_STAR.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1620:1620:1620))
        (PORT datab (2105:2105:2105) (2105:2105:2105))
        (PORT datad (1788:1788:1788) (1788:1788:1788))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_STAR.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2104:2104:2104) (2104:2104:2104))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (551:551:551))
        (PORT datad (1987:1987:1987) (1987:1987:1987))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector53\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datac (2144:2144:2144) (2144:2144:2144))
        (PORT datad (583:583:583) (583:583:583))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2316:2316:2316) (2316:2316:2316))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG3.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (556:556:556) (556:556:556))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2108:2108:2108) (2108:2108:2108))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_ARG4.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_END.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2106:2106:2106) (2106:2106:2106))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_END.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[0\]\~17.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1301:1301:1301))
        (PORT datab (1234:1234:1234) (1234:1234:1234))
        (PORT datac (1375:1375:1375) (1375:1375:1375))
        (PORT datad (1317:1317:1317) (1317:1317:1317))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[0\]\~18.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (1578:1578:1578) (1578:1578:1578))
        (PORT datac (1601:1601:1601) (1601:1601:1601))
        (PORT datad (1613:1613:1613) (1613:1613:1613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_IDLE.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_IDLE.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector48\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (1262:1262:1262) (1262:1262:1262))
        (PORT datac (2184:2184:2184) (2184:2184:2184))
        (PORT datad (1787:1787:1787) (1787:1787:1787))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector48\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (PORT datac (1337:1337:1337) (1337:1337:1337))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector48\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (1201:1201:1201) (1201:1201:1201))
        (PORT datad (1303:1303:1303) (1303:1303:1303))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[0\]\~20.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1747:1747:1747))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1721:1721:1721) (1721:1721:1721))
        (PORT datad (1330:1330:1330) (1330:1330:1330))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1324:1324:1324))
        (PORT datab (1317:1317:1317) (1317:1317:1317))
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (2151:2151:2151) (2151:2151:2151))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1312:1312:1312))
        (PORT datac (1260:1260:1260) (1260:1260:1260))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (1398:1398:1398) (1398:1398:1398))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (550:550:550))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1324:1324:1324))
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (2146:2146:2146) (2146:2146:2146))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1330:1330:1330))
        (PORT datac (1290:1290:1290) (1290:1290:1290))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datab (1343:1343:1343) (1343:1343:1343))
        (PORT datac (1365:1365:1365) (1365:1365:1365))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (562:562:562) (562:562:562))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Decoder0\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1313:1313:1313))
        (PORT datad (1318:1318:1318) (1318:1318:1318))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1227:1227:1227))
        (PORT datab (1357:1357:1357) (1357:1357:1357))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector3\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (799:799:799) (799:799:799))
        (PORT datac (1311:1311:1311) (1311:1311:1311))
        (PORT datad (831:831:831) (831:831:831))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1312:1312:1312))
        (PORT datab (1359:1359:1359) (1359:1359:1359))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (771:771:771))
        (PORT datab (1343:1343:1343) (1343:1343:1343))
        (PORT datac (1365:1365:1365) (1365:1365:1365))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (762:762:762))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT datad (413:413:413) (413:413:413))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (563:563:563) (563:563:563))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1771:1771:1771))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_rx_dbr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_dbr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector3\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datab (1728:1728:1728) (1728:1728:1728))
        (PORT datac (1791:1791:1791) (1791:1791:1791))
        (PORT datad (1313:1313:1313) (1313:1313:1313))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1367:1367:1367))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (1493:1493:1493) (1493:1493:1493))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_rdy.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1753:1753:1753) (1753:1753:1753))
        (PORT datac (1729:1729:1729) (1729:1729:1729))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_RES.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (446:446:446) (446:446:446))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_RES.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal10\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1693:1693:1693))
        (PORT datab (1299:1299:1299) (1299:1299:1299))
        (PORT datac (1792:1792:1792) (1792:1792:1792))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal10\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1274:1274:1274))
        (PORT datab (813:813:813) (813:813:813))
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT datad (818:818:818) (818:818:818))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal10\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (766:766:766))
        (PORT datad (1310:1310:1310) (1310:1310:1310))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector56\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1317:1317:1317))
        (PORT datab (770:770:770) (770:770:770))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (1291:1291:1291) (1291:1291:1291))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector56\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (1276:1276:1276) (1276:1276:1276))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector56\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (785:785:785) (785:785:785))
        (PORT datad (1845:1845:1845) (1845:1845:1845))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[5\]\~40.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1804:1804:1804))
        (PORT datab (765:765:765) (765:765:765))
        (PORT datac (1338:1338:1338) (1338:1338:1338))
        (PORT datad (1423:1423:1423) (1423:1423:1423))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1624:1624:1624))
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (539:539:539))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal3\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector3\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1485:1485:1485))
        (PORT datab (794:794:794) (794:794:794))
        (PORT datac (1315:1315:1315) (1315:1315:1315))
        (PORT datad (837:837:837) (837:837:837))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_CLKE.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datac (463:463:463) (463:463:463))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_CLKE.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (578:578:578) (578:578:578))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1365:1365:1365))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (1764:1764:1764) (1764:1764:1764))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (531:531:531))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|retry_rep\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2382:2382:2382) (2382:2382:2382))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal3\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1364:1364:1364))
        (PORT datab (416:416:416) (416:416:416))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (1763:1763:1763) (1763:1763:1763))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector3\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (779:779:779) (779:779:779))
        (PORT datac (1716:1716:1716) (1716:1716:1716))
        (PORT datad (1719:1719:1719) (1719:1719:1719))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1364:1364:1364))
        (PORT datab (415:415:415) (415:415:415))
        (PORT datac (1491:1491:1491) (1491:1491:1491))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector3\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1705:1705:1705))
        (PORT datab (1758:1758:1758) (1758:1758:1758))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1649:1649:1649) (1649:1649:1649))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector2\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1812:1812:1812))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (1309:1309:1309) (1309:1309:1309))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CMD0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (PORT datab (776:776:776) (776:776:776))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CMD0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (563:563:563) (563:563:563))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CMD55.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CMD55.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_ACMD41.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1812:1812:1812))
        (PORT datab (1754:1754:1754) (1754:1754:1754))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_ACMD41.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector4\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1726:1726:1726))
        (PORT datab (1758:1758:1758) (1758:1758:1758))
        (PORT datac (1714:1714:1714) (1714:1714:1714))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CMD16.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1707:1707:1707))
        (PORT datab (1229:1229:1229) (1229:1229:1229))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SDINIT_CMD16.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_cs_nr\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1321:1321:1321))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (PORT datac (2182:2182:2182) (2182:2182:2182))
        (PORT datad (1785:1785:1785) (1785:1785:1785))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[3\]\~70.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1803:1803:1803))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (1717:1717:1717) (1717:1717:1717))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1536:1536:1536))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal12\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (758:758:758))
        (PORT datab (746:746:746) (746:746:746))
        (PORT datac (774:774:774) (774:774:774))
        (PORT datad (758:758:758) (758:758:758))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt512\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal12\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datab (736:736:736) (736:736:736))
        (PORT datac (821:821:821) (821:821:821))
        (PORT datad (748:748:748) (748:748:748))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal12\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (751:751:751) (751:751:751))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (796:796:796) (796:796:796))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_nstate\.CMD_DELAY\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_DELAY.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (PORT datab (1992:1992:1992) (1992:1992:1992))
        (PORT datac (1239:1239:1239) (1239:1239:1239))
        (PORT datad (1265:1265:1265) (1265:1265:1265))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_DELAY.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1354:1354:1354) (1354:1354:1354))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[4\]\~24.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1717:1717:1717))
        (PORT datab (1753:1753:1753) (1753:1753:1753))
        (PORT datac (479:479:479) (479:479:479))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|wait_cnt8\[4\]\~25.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (734:734:734))
        (PORT datab (2019:2019:2019) (2019:2019:2019))
        (PORT datac (1285:1285:1285) (1285:1285:1285))
        (PORT datad (1218:1218:1218) (1218:1218:1218))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector50\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1259:1259:1259) (1259:1259:1259))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (560:560:560) (560:560:560))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector32\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1755:1755:1755))
        (PORT datab (2473:2473:2473) (2473:2473:2473))
        (PORT datac (1335:1335:1335) (1335:1335:1335))
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_RD_BPB.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2431:2431:2431))
        (PORT datab (1246:1246:1246) (1246:1246:1246))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_RD_BPB.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector10\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datac (1682:1682:1682) (1682:1682:1682))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[9\]\~32.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2398:2398:2398))
        (PORT datad (1731:1731:1731) (1731:1731:1731))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[16\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[16\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2525:2525:2525) (2525:2525:2525))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~66.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1607:1607:1607) (1607:1607:1607))
        (PORT datad (1302:1302:1302) (1302:1302:1302))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1722:1722:1722) (1722:1722:1722))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2085:2085:2085) (2085:2085:2085))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[11\]\~120.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3485:3485:3485) (3485:3485:3485))
        (PORT datac (1748:1748:1748) (1748:1748:1748))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[11\]\~121.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (PORT datac (1598:1598:1598) (1598:1598:1598))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1607:1607:1607))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (1554:1554:1554) (1554:1554:1554))
        (PORT datad (1289:1289:1289) (1289:1289:1289))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2535:2535:2535) (2535:2535:2535))
        (PORT datac (1669:1669:1669) (1669:1669:1669))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~72.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1636:1636:1636) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1751:1751:1751) (1751:1751:1751))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~64.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (509:509:509))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (1310:1310:1310) (1310:1310:1310))
        (PORT datad (1862:1862:1862) (1862:1862:1862))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~78.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1672:1672:1672) (1672:1672:1672))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1281:1281:1281) (1281:1281:1281))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~70.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1572:1572:1572))
        (PORT datab (1692:1692:1692) (1692:1692:1692))
        (PORT datac (1724:1724:1724) (1724:1724:1724))
        (PORT datad (1266:1266:1266) (1266:1266:1266))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~96.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1614:1614:1614) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~86.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (499:499:499))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector28\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1605:1605:1605))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (1588:1588:1588) (1588:1588:1588))
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2535:2535:2535) (2535:2535:2535))
        (PORT datac (1703:1703:1703) (1703:1703:1703))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~90.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (525:525:525))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~102.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1614:1614:1614))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1638:1638:1638) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1753:1753:1753) (1753:1753:1753))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~80.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~92.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1547:1547:1547))
        (PORT datab (1689:1689:1689) (1689:1689:1689))
        (PORT datac (1726:1726:1726) (1726:1726:1726))
        (PORT datad (1576:1576:1576) (1576:1576:1576))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1637:1637:1637) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1752:1752:1752) (1752:1752:1752))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~98.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~108.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (723:723:723) (723:723:723))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[16\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1290:1290:1290))
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT datad (702:702:702) (702:702:702))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[16\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[19\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[19\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~76.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1559:1559:1559) (1559:1559:1559))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~86.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1704:1704:1704))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[17\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1702:1702:1702))
        (PORT datab (1691:1691:1691) (1691:1691:1691))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (PORT datad (1522:1522:1522) (1522:1522:1522))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[17\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[17\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1308:1308:1308) (1308:1308:1308))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[17\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~60.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1597:1597:1597))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector23\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1241:1241:1241) (1241:1241:1241))
        (PORT datac (1555:1555:1555) (1555:1555:1555))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~68.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1290:1290:1290) (1290:1290:1290))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[18\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1663:1663:1663))
        (PORT datab (1301:1301:1301) (1301:1301:1301))
        (PORT datac (1562:1562:1562) (1562:1562:1562))
        (PORT datad (1227:1227:1227) (1227:1227:1227))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[18\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2579:2579:2579) (2579:2579:2579))
        (PORT datac (1677:1677:1677) (1677:1677:1677))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[18\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[18\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1440:1440:1440) (1440:1440:1440))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~66.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1609:1609:1609))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~74.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1668:1668:1668) (1668:1668:1668))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[19\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1710:1710:1710))
        (PORT datab (1686:1686:1686) (1686:1686:1686))
        (PORT datac (1271:1271:1271) (1271:1271:1271))
        (PORT datad (1545:1545:1545) (1545:1545:1545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[19\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[21\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1361:1361:1361) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[21\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1476:1476:1476) (1476:1476:1476))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2525:2525:2525) (2525:2525:2525))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~72.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1271:1271:1271) (1271:1271:1271))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~80.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[20\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1293:1293:1293))
        (PORT datab (1520:1520:1520) (1520:1520:1520))
        (PORT datac (725:725:725) (725:725:725))
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[20\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[20\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1192:1192:1192) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[20\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2814:2814:2814) (2814:2814:2814))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~88.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~98.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[21\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1292:1292:1292))
        (PORT datab (1576:1576:1576) (1576:1576:1576))
        (PORT datac (1313:1313:1313) (1313:1313:1313))
        (PORT datad (808:808:808) (808:808:808))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[21\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~92.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1190:1190:1190) (1190:1190:1190))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[22\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1354:1354:1354) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[22\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2525:2525:2525) (2525:2525:2525))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~82.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[22\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datab (692:692:692) (692:692:692))
        (PORT datac (1587:1587:1587) (1587:1587:1587))
        (PORT datad (1272:1272:1272) (1272:1272:1272))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[22\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~106.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1582:1582:1582) (1582:1582:1582))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[23\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (804:804:804) (804:804:804))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[23\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (919:919:919) (919:919:919))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2566:2566:2566) (2566:2566:2566))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~96.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1248:1248:1248) (1248:1248:1248))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[23\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1563:1563:1563))
        (PORT datab (1688:1688:1688) (1688:1688:1688))
        (PORT datac (1728:1728:1728) (1728:1728:1728))
        (PORT datad (1239:1239:1239) (1239:1239:1239))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[23\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~110.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (767:767:767))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[24\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[24\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2525:2525:2525) (2525:2525:2525))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1167:1167:1167))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[24\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1287:1287:1287))
        (PORT datab (702:702:702) (702:702:702))
        (PORT datac (1311:1311:1311) (1311:1311:1311))
        (PORT datad (1560:1560:1560) (1560:1560:1560))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[24\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[30\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[30\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~78.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1602:1602:1602))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~88.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1221:1221:1221))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[25\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1699:1699:1699))
        (PORT datab (1693:1693:1693) (1693:1693:1693))
        (PORT datac (1282:1282:1282) (1282:1282:1282))
        (PORT datad (1121:1121:1121) (1121:1121:1121))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[25\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[25\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1708:1708:1708) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[25\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[28\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1647:1647:1647) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[28\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1762:1762:1762) (1762:1762:1762))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2490:2490:2490) (2490:2490:2490))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~62.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~70.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[26\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1656:1656:1656))
        (PORT datab (1290:1290:1290) (1290:1290:1290))
        (PORT datac (1550:1550:1550) (1550:1550:1550))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[26\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[26\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1658:1658:1658) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[26\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1773:1773:1773) (1773:1773:1773))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2490:2490:2490) (2490:2490:2490))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~68.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~76.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1353:1353:1353))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[27\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[27\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[27\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1219:1219:1219) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[27\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1334:1334:1334) (1334:1334:1334))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2490:2490:2490) (2490:2490:2490))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~74.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~82.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (500:500:500))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[28\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1654:1654:1654))
        (PORT datab (1289:1289:1289) (1289:1289:1289))
        (PORT datac (1598:1598:1598) (1598:1598:1598))
        (PORT datad (415:415:415) (415:415:415))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[28\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1671:1671:1671) (1671:1671:1671))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~90.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (500:500:500))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[29\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (1222:1222:1222) (1222:1222:1222))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1113:1113:1113) (1113:1113:1113))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[29\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[29\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1210:1210:1210) (1210:1210:1210))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[29\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2490:2490:2490) (2490:2490:2490))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~84.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1126:1126:1126) (1126:1126:1126))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~94.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1631:1631:1631) (1631:1631:1631))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[30\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (1095:1095:1095) (1095:1095:1095))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (PORT datad (1273:1273:1273) (1273:1273:1273))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[30\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (530:530:530) (530:530:530))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1309:1309:1309))
        (PORT datab (1299:1299:1299) (1299:1299:1299))
        (PORT datac (1352:1352:1352) (1352:1352:1352))
        (PORT datad (1211:1211:1211) (1211:1211:1211))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1220:1220:1220) (1220:1220:1220))
        (PORT datac (1323:1323:1323) (1323:1323:1323))
        (PORT datad (790:790:790) (790:790:790))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1690:1690:1690))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (802:802:802) (802:802:802))
        (PORT datad (2452:2452:2452) (2452:2452:2452))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2080:2080:2080))
        (PORT datab (1161:1161:1161) (1161:1161:1161))
        (PORT datac (548:548:548) (548:548:548))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[31\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1210:1210:1210) (1210:1210:1210))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[31\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2924:2924:2924) (2924:2924:2924))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add1\~94.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1245:1245:1245) (1245:1245:1245))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~104.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[31\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1656:1656:1656))
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (PORT datac (1581:1581:1581) (1581:1581:1581))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[31\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datac (1266:1266:1266) (1266:1266:1266))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1664:1664:1664))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal6\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (1251:1251:1251) (1251:1251:1251))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~72.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (683:683:683))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~74.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~80.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (717:717:717))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~108.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (714:714:714))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~76.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1232:1232:1232))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~96.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (682:682:682))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~78.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~66.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1086:1086:1086) (1086:1086:1086))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~82.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (716:716:716))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1316:1316:1316))
        (PORT datab (1638:1638:1638) (1638:1638:1638))
        (PORT datac (1638:1638:1638) (1638:1638:1638))
        (PORT datad (1193:1193:1193) (1193:1193:1193))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg_r\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1753:1753:1753) (1753:1753:1753))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2085:2085:2085) (2085:2085:2085))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector32\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1248:1248:1248))
        (PORT datab (1670:1670:1670) (1670:1670:1670))
        (PORT datac (3857:3857:3857) (3857:3857:3857))
        (PORT datad (1601:1601:1601) (1601:1601:1601))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add3\~84.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector32\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1269:1269:1269))
        (PORT datab (1241:1241:1241) (1241:1241:1241))
        (PORT datad (697:697:697) (697:697:697))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector32\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (PORT datac (1334:1334:1334) (1334:1334:1334))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector27\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1663:1663:1663))
        (PORT datad (1535:1535:1535) (1535:1535:1535))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (1621:1621:1621) (1621:1621:1621))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|arg\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2535:2535:2535) (2535:2535:2535))
        (PORT datac (558:558:558) (558:558:558))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal5\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datad (1229:1229:1229) (1229:1229:1229))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~84.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (684:684:684))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~102.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (682:682:682))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~106.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~90.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~104.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (715:715:715))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~70.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1252:1252:1252))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~98.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (692:692:692))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~17.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (714:714:714))
        (PORT datab (1297:1297:1297) (1297:1297:1297))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1246:1246:1246) (1246:1246:1246))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~19.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1340:1340:1340))
        (PORT datab (1282:1282:1282) (1282:1282:1282))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (700:700:700) (700:700:700))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~18.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1344:1344:1344))
        (PORT datab (771:771:771) (771:771:771))
        (PORT datac (1256:1256:1256) (1256:1256:1256))
        (PORT datad (739:739:739) (739:739:739))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~20.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~92.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~88.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1107:1107:1107))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~14.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1193:1193:1193))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~86.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~68.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (705:705:705))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Add2\~94.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (700:700:700))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1323:1323:1323))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (1204:1204:1204) (1204:1204:1204))
        (PORT datad (1107:1107:1107) (1107:1107:1107))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1109:1109:1109))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (1191:1191:1191) (1191:1191:1191))
        (PORT datad (1524:1524:1524) (1524:1524:1524))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~16.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1550:1550:1550))
        (PORT datab (1543:1543:1543) (1543:1543:1543))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (1468:1468:1468) (1468:1468:1468))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1646:1646:1646))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (782:782:782) (782:782:782))
        (PORT datad (1234:1234:1234) (1234:1234:1234))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (PORT datad (1228:1228:1228) (1228:1228:1228))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (766:766:766))
        (PORT datab (1300:1300:1300) (1300:1300:1300))
        (PORT datac (1242:1242:1242) (1242:1242:1242))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1305:1305:1305))
        (PORT datab (1569:1569:1569) (1569:1569:1569))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (1209:1209:1209) (1209:1209:1209))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datab (1187:1187:1187) (1187:1187:1187))
        (PORT datac (444:444:444) (444:444:444))
        (PORT datad (1221:1221:1221) (1221:1221:1221))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|always2\~21.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1646:1646:1646))
        (PORT datab (1248:1248:1248) (1248:1248:1248))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (542:542:542))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3388:3388:3388) (3388:3388:3388))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[16\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[16\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[17\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[17\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[18\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[18\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3383:3383:3383) (3383:3383:3383))
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[19\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[19\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[20\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[20\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[21\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (532:532:532))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[21\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[22\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[22\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[23\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[23\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (729:729:729) (729:729:729))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (750:750:750) (750:750:750))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal7\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (730:730:730) (730:730:730))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (750:750:750) (750:750:750))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (1081:1081:1081) (1081:1081:1081))
        (PORT datac (782:782:782) (782:782:782))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (758:758:758))
        (PORT datab (749:749:749) (749:749:749))
        (PORT datac (1614:1614:1614) (1614:1614:1614))
        (PORT datad (765:765:765) (765:765:765))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1116:1116:1116))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datac (1305:1305:1305) (1305:1305:1305))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (1259:1259:1259) (1259:1259:1259))
        (PORT datac (1290:1290:1290) (1290:1290:1290))
        (PORT datad (1269:1269:1269) (1269:1269:1269))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal7\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (1256:1256:1256) (1256:1256:1256))
        (PORT datad (1039:1039:1039) (1039:1039:1039))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_DELAY.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (532:532:532))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datad (2321:2321:2321) (2321:2321:2321))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH qfbkin regin (613:613:613) (613:613:613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_DELAY.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector6\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1333:1333:1333))
        (PORT datab (1755:1755:1755) (1755:1755:1755))
        (PORT datac (554:554:554) (554:554:554))
        (PORT datad (2254:2254:2254) (2254:2254:2254))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_IDLE.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1305:1305:1305))
        (PORT datab (1260:1260:1260) (1260:1260:1260))
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT datad (1774:1774:1774) (1774:1774:1774))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sdinit_cstate\.SD_IDLE.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector47\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (767:767:767) (767:767:767))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector57\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (1692:1692:1692) (1692:1692:1692))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector68\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1720:1720:1720))
        (PORT datab (1749:1749:1749) (1749:1749:1749))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector68\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (PORT datac (1366:1366:1366) (1366:1366:1366))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector68\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1170:1170:1170))
        (PORT datab (2011:2011:2011) (2011:2011:2011))
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (PORT datad (1177:1177:1177) (1177:1177:1177))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector68\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1313:1313:1313))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (1615:1615:1615) (1615:1615:1615))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector68\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1283:1283:1283))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (1854:1854:1854) (1854:1854:1854))
        (PORT datad (1173:1173:1173) (1173:1173:1173))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_enr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (702:702:702))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (1853:1853:1853) (1853:1853:1853))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_enr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_rdy\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1766:1766:1766))
        (PORT datab (873:873:873) (873:873:873))
        (PORT datac (1595:1595:1595) (1595:1595:1595))
        (PORT datad (1319:1319:1319) (1319:1319:1319))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector7\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (1482:1482:1482) (1482:1482:1482))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (1756:1756:1756) (1756:1756:1756))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[24\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (521:521:521))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[24\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[25\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[25\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[26\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[26\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[27\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cnt5s\[27\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2932:2932:2932) (2932:2932:2932))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Equal0\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1239:1239:1239))
        (PORT datab (1208:1208:1208) (1208:1208:1208))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (999:999:999))
        (PORT datab (1242:1242:1242) (1242:1242:1242))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (1240:1240:1240) (1240:1240:1240))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (997:997:997))
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1241:1241:1241) (1241:1241:1241))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1132:1132:1132) (1132:1132:1132))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1974:1974:1974))
        (PORT datab (1962:1962:1962) (1962:1962:1962))
        (PORT datac (1652:1652:1652) (1652:1652:1652))
        (PORT datad (1581:1581:1581) (1581:1581:1581))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0111.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr24.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_ref_req\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (516:516:516))
        (PORT datad (1908:1908:1908) (1908:1908:1908))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2243:2243:2243) (2243:2243:2243))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2243:2243:2243) (2243:2243:2243))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2243:2243:2243) (2243:2243:2243))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2243:2243:2243) (2243:2243:2243))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (563:563:563))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2243:2243:2243) (2243:2243:2243))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (538:538:538))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (542:542:542))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (556:556:556) (556:556:556))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (1089:1089:1089) (1089:1089:1089))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (1188:1188:1188) (1188:1188:1188))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1209:1209:1209))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_ref_req.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (1037:1037:1037) (1037:1037:1037))
        (PORT datac (1073:1073:1073) (1073:1073:1073))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|sdram_ref_req.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1944:1944:1944))
        (PORT datac (1337:1337:1337) (1337:1337:1337))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (749:749:749) (749:749:749))
        (PORT datac (843:843:843) (843:843:843))
        (PORT datad (787:787:787) (787:787:787))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal10\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal2\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (809:809:809))
        (PORT datab (1172:1172:1172) (1172:1172:1172))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector15\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1556:1556:1556))
        (PORT datab (1090:1090:1090) (1090:1090:1090))
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT datad (1232:1232:1232) (1232:1232:1232))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (758:758:758))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr26\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (553:553:553) (553:553:553))
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr26.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1292:1292:1292))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector16\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (747:747:747))
        (PORT datab (1305:1305:1305) (1305:1305:1305))
        (PORT datad (1232:1232:1232) (1232:1232:1232))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal2\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (863:863:863) (863:863:863))
        (PORT datad (798:798:798) (798:798:798))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datac (1266:1266:1266) (1266:1266:1266))
        (PORT datad (1219:1219:1219) (1219:1219:1219))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr25.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1285:1285:1285))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (1267:1267:1267) (1267:1267:1267))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr23\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (783:783:783) (783:783:783))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1652:1652:1652) (1652:1652:1652))
        (PORT datad (799:799:799) (799:799:799))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1147:1147:1147))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\]\~30.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (562:562:562) (562:562:562))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1163:1163:1163))
        (PORT datab (781:781:781) (781:781:781))
        (PORT datac (771:771:771) (771:771:771))
        (PORT datad (1125:1125:1125) (1125:1125:1125))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1233:1233:1233))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datac (1632:1632:1632) (1632:1632:1632))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1960:1960:1960) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2075:2075:2075) (2075:2075:2075))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1633:1633:1633) (1633:1633:1633))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1856:1856:1856) (1856:1856:1856))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1303:1303:1303))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1258:1258:1258) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (764:764:764) (764:764:764))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1590:1590:1590) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1705:1705:1705) (1705:1705:1705))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1627:1627:1627) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1588:1588:1588) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1703:1703:1703) (1703:1703:1703))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1589:1589:1589) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1704:1704:1704) (1704:1704:1704))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (PORT datab (1269:1269:1269) (1269:1269:1269))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1281:1281:1281))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1486:1486:1486))
        (PORT datab (1292:1292:1292) (1292:1292:1292))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (1200:1200:1200) (1200:1200:1200))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (778:778:778))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (657:657:657))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1673:1673:1673) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1788:1788:1788) (1788:1788:1788))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1232:1232:1232) (1232:1232:1232))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1566:1566:1566) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1681:1681:1681) (1681:1681:1681))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1640:1640:1640))
        (PORT datab (1173:1173:1173) (1173:1173:1173))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1281:1281:1281))
        (PORT datab (780:780:780) (780:780:780))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\]\~21.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (769:769:769))
        (PORT datab (679:679:679) (679:679:679))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1628:1628:1628) (1628:1628:1628))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1296:1296:1296) (1296:1296:1296))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1613:1613:1613) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1728:1728:1728))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2037:2037:2037) (2037:2037:2037))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4505:4505:4505) (4505:4505:4505))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1610:1610:1610) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1630:1630:1630) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~64.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (749:749:749) (749:749:749))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~62.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (768:768:768))
        (PORT datab (1261:1261:1261) (1261:1261:1261))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~60.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datab (1718:1718:1718) (1718:1718:1718))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~58.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (815:815:815))
        (PORT datab (1242:1242:1242) (1242:1242:1242))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~54.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (759:759:759) (759:759:759))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2042:2042:2042) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (4505:4505:4505) (4505:4505:4505))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1913:1913:1913) (1913:1913:1913))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1601:1601:1601) (1601:1601:1601))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4518:4518:4518) (4518:4518:4518))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~52.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1292:1292:1292))
        (PORT datab (762:762:762) (762:762:762))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~50.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (796:796:796))
        (PORT datab (1461:1461:1461) (1461:1461:1461))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~48.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (801:801:801))
        (PORT datab (1728:1728:1728) (1728:1728:1728))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~45.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\~37.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1745:1745:1745) (1745:1745:1745))
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sysctrl\|sysrst_nr0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1816:1816:1816) (1816:1816:1816))
        (PORT datad (5319:5319:5319) (5319:5319:5319))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|sysrst_nr1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (8128:8128:8128) (8128:8128:8128))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sysctrl\|sysrst_nr2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1355:1355:1355) (1355:1355:1355))
        (PORT datac (775:775:775) (775:775:775))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|sysrst_nr2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (890:890:890) (890:890:890))
        (PORT aclr (8128:8128:8128) (8128:8128:8128))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|always4\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (1985:1985:1985))
        (PORT datac (1754:1754:1754) (1754:1754:1754))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sys_r_wn.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (591:591:591))
        (PORT datab (1542:1542:1542) (1542:1542:1542))
        (PORT datac (1567:1567:1567) (1567:1567:1567))
        (PORT datad (1546:1546:1546) (1546:1546:1546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|sys_r_wn.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1976:1976:1976))
        (PORT datab (1962:1962:1962) (1962:1962:1962))
        (PORT datac (1652:1652:1652) (1652:1652:1652))
        (PORT datad (1583:1583:1583) (1583:1583:1583))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal9\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (860:860:860))
        (PORT datab (830:830:830) (830:830:830))
        (PORT datac (842:842:842) (842:842:842))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (1531:1531:1531) (1531:1531:1531))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_rd_ack\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1177:1177:1177))
        (PORT datab (1186:1186:1186) (1186:1186:1186))
        (PORT datac (1223:1223:1223) (1223:1223:1223))
        (PORT datad (1233:1233:1233) (1233:1233:1233))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal10\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1173:1173:1173))
        (PORT datab (1222:1222:1222) (1222:1222:1222))
        (PORT datac (1148:1148:1148) (1148:1148:1148))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (826:826:826) (826:826:826))
        (PORT datac (1249:1249:1249) (1249:1249:1249))
        (PORT datad (1546:1546:1546) (1546:1546:1546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_rd_ack\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1638:1638:1638))
        (PORT datab (550:550:550) (550:550:550))
        (PORT datac (1622:1622:1622) (1622:1622:1622))
        (PORT datad (1631:1631:1631) (1631:1631:1631))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_rd_ack\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1269:1269:1269) (1269:1269:1269))
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (PORT datad (1597:1597:1597) (1597:1597:1597))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1748:1748:1748) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1863:1863:1863) (1863:1863:1863))
        (PORT aclr (5690:5690:5690) (5690:5690:5690))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1402:1402:1402))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (1427:1427:1427) (1427:1427:1427))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (PORT datab (1427:1427:1427) (1427:1427:1427))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1398:1398:1398))
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1397:1397:1397))
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1386:1386:1386))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (1419:1419:1419) (1419:1419:1419))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (1421:1421:1421) (1421:1421:1421))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (768:768:768))
        (PORT datab (1422:1422:1422) (1422:1422:1422))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (1423:1423:1423) (1423:1423:1423))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2066:2066:2066) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2181:2181:2181) (2181:2181:2181))
        (PORT aclr (5718:5718:5718) (5718:5718:5718))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1738:1738:1738) (1738:1738:1738))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5690:5690:5690) (5690:5690:5690))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2201:2201:2201) (2201:2201:2201))
        (PORT aclr (5690:5690:5690) (5690:5690:5690))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2116:2116:2116) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2231:2231:2231) (2231:2231:2231))
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1330:1330:1330) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (5718:5718:5718) (5718:5718:5718))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~64.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1321:1321:1321))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~60.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (1293:1293:1293) (1293:1293:1293))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~58.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1156:1156:1156))
        (PORT datab (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~56.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1278:1278:1278) (1278:1278:1278))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~54.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (1249:1249:1249) (1249:1249:1249))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2483:2483:2483) (2483:2483:2483))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2101:2101:2101) (2101:2101:2101))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1303:1303:1303) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1418:1418:1418) (1418:1418:1418))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~45.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1293:1293:1293))
        (PORT datab (1565:1565:1565) (1565:1565:1565))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~47.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1610:1610:1610))
        (PORT datab (1273:1273:1273) (1273:1273:1273))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~49.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1594:1594:1594))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~51.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1611:1611:1611))
        (PORT datab (1298:1298:1298) (1298:1298:1298))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~61.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1319:1319:1319) (1319:1319:1319))
        (PORT datad (679:679:679) (679:679:679))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1575:1575:1575) (1575:1575:1575))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2695:2695:2695) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2810:2810:2810) (2810:2810:2810))
        (PORT aclr (5718:5718:5718) (5718:5718:5718))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2281:2281:2281) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2396:2396:2396) (2396:2396:2396))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1276:1276:1276) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1391:1391:1391) (1391:1391:1391))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (873:873:873) (873:873:873))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (PORT datab (1240:1240:1240) (1240:1240:1240))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1272:1272:1272) (1272:1272:1272))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1611:1611:1611) (1611:1611:1611))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (536:536:536))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (651:651:651) (651:651:651))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1302:1302:1302) (1302:1302:1302))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2035:2035:2035) (2035:2035:2035))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2502:2502:2502) (2502:2502:2502))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (525:525:525))
        (PORT datab (1253:1253:1253) (1253:1253:1253))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1276:1276:1276))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datab (2147:2147:2147) (2147:2147:2147))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (1633:1633:1633) (1633:1633:1633))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1273:1273:1273))
        (PORT datab (508:508:508) (508:508:508))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1318:1318:1318) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1433:1433:1433) (1433:1433:1433))
        (PORT aclr (5690:5690:5690) (5690:5690:5690))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (545:545:545))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (660:660:660) (660:660:660))
        (PORT aclr (5690:5690:5690) (5690:5690:5690))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (657:657:657))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1328:1328:1328) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1443:1443:1443) (1443:1443:1443))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (657:657:657))
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2406:2406:2406) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2521:2521:2521) (2521:2521:2521))
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (2079:2079:2079) (2079:2079:2079))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (784:784:784))
        (PORT datab (725:725:725) (725:725:725))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (758:758:758))
        (PORT datab (499:499:499) (499:499:499))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1745:1745:1745))
        (PORT datab (747:747:747) (747:747:747))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (2470:2470:2470) (2470:2470:2470))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\]\~21.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (745:745:745))
        (PORT datab (674:674:674) (674:674:674))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5733:5733:5733) (5733:5733:5733))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2071:2071:2071) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2186:2186:2186) (2186:2186:2186))
        (PORT aclr (5680:5680:5680) (5680:5680:5680))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|always4\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (736:736:736))
        (PORT datab (746:746:746) (746:746:746))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (710:710:710) (710:710:710))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|always4\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1619:1619:1619) (1619:1619:1619))
        (PORT datac (1751:1751:1751) (1751:1751:1751))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector12\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (752:752:752))
        (PORT datab (1224:1224:1224) (1224:1224:1224))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (1291:1291:1291) (1291:1291:1291))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1611:1611:1611))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (440:440:440) (440:440:440))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (791:791:791))
        (PORT datab (1302:1302:1302) (1302:1302:1302))
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT datad (735:735:735) (735:735:735))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1317:1317:1317))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (790:790:790))
        (PORT datab (689:689:689) (689:689:689))
        (PORT datac (1242:1242:1242) (1242:1242:1242))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal7\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datab (827:827:827) (827:827:827))
        (PORT datac (841:841:841) (841:841:841))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector11\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (1982:1982:1982))
        (PORT datab (1352:1352:1352) (1352:1352:1352))
        (PORT datac (1752:1752:1752) (1752:1752:1752))
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector11\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1659:1659:1659))
        (PORT datab (1261:1261:1261) (1261:1261:1261))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datac (1988:1988:1988) (1988:1988:1988))
        (PORT datad (1579:1579:1579) (1579:1579:1579))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1255:1255:1255))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_RD.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd_cstate\.CMD_RD.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector58\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector58\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (1854:1854:1854) (1854:1854:1854))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector69\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1284:1284:1284))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (730:730:730) (730:730:730))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_enr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1269:1269:1269))
        (PORT datab (1809:1809:1809) (1809:1809:1809))
        (PORT datac (2036:2036:2036) (2036:2036:2036))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_rx_enr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sd_fifowr\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (787:787:787) (787:787:787))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|sd_fifowr\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (558:558:558) (558:558:558))
        (PORT datac (1708:1708:1708) (1708:1708:1708))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (515:515:515))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4816:4816:4816) (4816:4816:4816))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpsd_wren\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (1249:1249:1249) (1249:1249:1249))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4816:4816:4816) (4816:4816:4816))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4816:4816:4816) (4816:4816:4816))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4816:4816:4816) (4816:4816:4816))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpsd_wren\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpsd_wren\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (573:573:573) (573:573:573))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|LessThan3\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (1210:1210:1210) (1210:1210:1210))
        (PORT datac (567:567:567) (567:567:567))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpvt_wren\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2292:2292:2292))
        (PORT datab (2203:2203:2203) (2203:2203:2203))
        (PORT datad (2158:2158:2158) (2158:2158:2158))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1895:1895:1895))
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4783:4783:4783) (4783:4783:4783))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4783:4783:4783) (4783:4783:4783))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4783:4783:4783) (4783:4783:4783))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4783:4783:4783) (4783:4783:4783))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4783:4783:4783) (4783:4783:4783))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4816:4816:4816) (4816:4816:4816))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt78\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt78\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4816:4816:4816) (4816:4816:4816))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpsd_wren\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1247:1247:1247) (1247:1247:1247))
        (PORT datac (566:566:566) (566:566:566))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpsd_wren\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1278:1278:1278) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (4543:4543:4543) (4543:4543:4543))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~55.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (778:778:778) (778:778:778))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (397:397:397) (397:397:397))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3009:3009:3009) (3009:3009:3009))
        (PORT datab (1841:1841:1841) (1841:1841:1841))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2673:2673:2673))
        (PORT d[1] (2977:2977:2977) (2977:2977:2977))
        (PORT d[2] (2814:2814:2814) (2814:2814:2814))
        (PORT d[3] (2804:2804:2804) (2804:2804:2804))
        (PORT d[4] (2679:2679:2679) (2679:2679:2679))
        (PORT d[5] (2777:2777:2777) (2777:2777:2777))
        (PORT d[6] (2806:2806:2806) (2806:2806:2806))
        (PORT d[7] (2820:2820:2820) (2820:2820:2820))
        (PORT d[8] (2523:2523:2523) (2523:2523:2523))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2836:2836:2836) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2399:2399:2399))
        (PORT d[1] (2731:2731:2731) (2731:2731:2731))
        (PORT d[2] (2711:2711:2711) (2711:2711:2711))
        (PORT d[3] (2299:2299:2299) (2299:2299:2299))
        (PORT d[4] (2714:2714:2714) (2714:2714:2714))
        (PORT d[5] (2299:2299:2299) (2299:2299:2299))
        (PORT d[6] (2760:2760:2760) (2760:2760:2760))
        (PORT d[7] (2283:2283:2283) (2283:2283:2283))
        (PORT d[8] (2878:2878:2878) (2878:2878:2878))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2836:2836:2836) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2298:2298:2298))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2836:2836:2836) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (2836:2836:2836) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2224:2224:2224))
        (PORT d[1] (2277:2277:2277) (2277:2277:2277))
        (PORT d[2] (2213:2213:2213) (2213:2213:2213))
        (PORT d[3] (2239:2239:2239) (2239:2239:2239))
        (PORT d[4] (2270:2270:2270) (2270:2270:2270))
        (PORT d[5] (2217:2217:2217) (2217:2217:2217))
        (PORT d[6] (2227:2227:2227) (2227:2227:2227))
        (PORT d[7] (2727:2727:2727) (2727:2727:2727))
        (PORT d[8] (2781:2781:2781) (2781:2781:2781))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2779:2779:2779) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2749:2749:2749) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2779:2779:2779) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dlink.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1303:1303:1303))
        (PORT datab (1611:1611:1611) (1611:1611:1611))
        (PORT datac (1662:1662:1662) (1662:1662:1662))
        (PORT datad (1685:1685:1685) (1685:1685:1685))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dlink.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (662:662:662) (662:662:662))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (665:665:665) (665:665:665))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1386:1386:1386) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1501:1501:1501) (1501:1501:1501))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1347:1347:1347) (1347:1347:1347))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (673:673:673))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (788:788:788) (788:788:788))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1089:1089:1089) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1204:1204:1204) (1204:1204:1204))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1671:1671:1671) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1786:1786:1786) (1786:1786:1786))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1341:1341:1341) (1341:1341:1341))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3080:3080:3080))
        (PORT d[1] (3080:3080:3080) (3080:3080:3080))
        (PORT d[2] (3080:3080:3080) (3080:3080:3080))
        (PORT d[3] (3080:3080:3080) (3080:3080:3080))
        (PORT d[4] (3040:3040:3040) (3040:3040:3040))
        (PORT d[5] (3040:3040:3040) (3040:3040:3040))
        (PORT d[6] (3040:3040:3040) (3040:3040:3040))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1850:1850:1850))
        (PORT d[1] (2278:2278:2278) (2278:2278:2278))
        (PORT d[2] (2257:2257:2257) (2257:2257:2257))
        (PORT d[3] (2252:2252:2252) (2252:2252:2252))
        (PORT d[4] (2269:2269:2269) (2269:2269:2269))
        (PORT d[5] (1856:1856:1856) (1856:1856:1856))
        (PORT d[6] (2299:2299:2299) (2299:2299:2299))
        (PORT d[7] (2149:2149:2149) (2149:2149:2149))
        (PORT d[8] (1886:1886:1886) (1886:1886:1886))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1862:1862:1862))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (2432:2432:2432) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2224:2224:2224))
        (PORT d[1] (2284:2284:2284) (2284:2284:2284))
        (PORT d[2] (2233:2233:2233) (2233:2233:2233))
        (PORT d[3] (2214:2214:2214) (2214:2214:2214))
        (PORT d[4] (2252:2252:2252) (2252:2252:2252))
        (PORT d[5] (2234:2234:2234) (2234:2234:2234))
        (PORT d[6] (2758:2758:2758) (2758:2758:2758))
        (PORT d[7] (2212:2212:2212) (2212:2212:2212))
        (PORT d[8] (2766:2766:2766) (2766:2766:2766))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2796:2796:2796) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2766:2766:2766) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2796:2796:2796) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1352:1352:1352) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1467:1467:1467) (1467:1467:1467))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (678:678:678) (678:678:678))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (645:645:645) (645:645:645))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (665:665:665) (665:665:665))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (780:780:780) (780:780:780))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1099:1099:1099) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (786:786:786) (786:786:786))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5234:5234:5234) (5234:5234:5234))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1303:1303:1303))
        (PORT datab (1615:1615:1615) (1615:1615:1615))
        (PORT datac (1666:1666:1666) (1666:1666:1666))
        (PORT datad (1676:1676:1676) (1676:1676:1676))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (573:573:573) (573:573:573))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (583:583:583) (583:583:583))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (PORT datad (1200:1200:1200) (1200:1200:1200))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr13\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (812:812:812))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (769:769:769) (769:769:769))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr12\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr13\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (499:499:499) (499:499:499))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (741:741:741) (741:741:741))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr12\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (546:546:546) (546:546:546))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1354:1354:1354))
        (PORT datab (1370:1370:1370) (1370:1370:1370))
        (PORT datac (1602:1602:1602) (1602:1602:1602))
        (PORT datad (1570:1570:1570) (1570:1570:1570))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1509:1509:1509) (1509:1509:1509))
        (PORT datac (1717:1717:1717) (1717:1717:1717))
        (PORT datad (690:690:690) (690:690:690))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector2\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1560:1560:1560) (1560:1560:1560))
        (PORT datac (1601:1601:1601) (1601:1601:1601))
        (PORT datad (1238:1238:1238) (1238:1238:1238))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[9\]\~29.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (1363:1363:1363) (1363:1363:1363))
        (PORT datac (1364:1364:1364) (1364:1364:1364))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (743:743:743) (743:743:743))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector1\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1283:1283:1283))
        (PORT datab (1369:1369:1369) (1369:1369:1369))
        (PORT datac (1370:1370:1370) (1370:1370:1370))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1614:1614:1614) (1614:1614:1614))
        (PORT datac (1665:1665:1665) (1665:1665:1665))
        (PORT datad (1679:1679:1679) (1679:1679:1679))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (743:743:743) (743:743:743))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (664:664:664) (664:664:664))
        (PORT datac (838:838:838) (838:838:838))
        (PORT datad (856:856:856) (856:856:856))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector2\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1758:1758:1758))
        (PORT datab (1585:1585:1585) (1585:1585:1585))
        (PORT datac (1999:1999:1999) (1999:1999:1999))
        (PORT datad (1675:1675:1675) (1675:1675:1675))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector2\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1668:1668:1668))
        (PORT datab (1912:1912:1912) (1912:1912:1912))
        (PORT datac (1775:1775:1775) (1775:1775:1775))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector2\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1283:1283:1283))
        (PORT datac (1363:1363:1363) (1363:1363:1363))
        (PORT datad (1379:1379:1379) (1379:1379:1379))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1471:1471:1471))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1378:1378:1378) (1378:1378:1378))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (PORT datab (823:823:823) (823:823:823))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\]\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1685:1685:1685))
        (PORT datab (1186:1186:1186) (1186:1186:1186))
        (PORT datac (1648:1648:1648) (1648:1648:1648))
        (PORT datad (742:742:742) (742:742:742))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sdrdackr1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1612:1612:1612) (1612:1612:1612))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sdrdackr1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5842:5842:5842) (5842:5842:5842))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sdrdackr2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (513:513:513) (513:513:513))
        (PORT datad (1628:1628:1628) (1628:1628:1628))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sdrdackr2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (628:628:628) (628:628:628))
        (PORT aclr (5842:5842:5842) (5842:5842:5842))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt25\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt25\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt25\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt25\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt25\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt25\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt25\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt25\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt25\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt25\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt25\[4\]\~25.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datad (2426:2426:2426) (2426:2426:2426))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datac (570:570:570) (570:570:570))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1139:1139:1139))
        (PORT datab (1290:1290:1290) (1290:1290:1290))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1145:1145:1145))
        (PORT datab (1292:1292:1292) (1292:1292:1292))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (768:768:768))
        (PORT datab (1290:1290:1290) (1290:1290:1290))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (760:760:760))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (1293:1293:1293) (1293:1293:1293))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4062:4062:4062) (4062:4062:4062))
        (PORT datac (1345:1345:1345) (1345:1345:1345))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datab (510:510:510) (510:510:510))
        (PORT datac (488:488:488) (488:488:488))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (603:603:603) (603:603:603))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datab (731:731:731) (731:731:731))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (911:911:911))
        (PORT datab (1134:1134:1134) (1134:1134:1134))
        (PORT datac (486:486:486) (486:486:486))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (601:601:601) (601:601:601))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (910:910:910))
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (919:919:919))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (918:918:918))
        (PORT datab (738:738:738) (738:738:738))
        (PORT datac (486:486:486) (486:486:486))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (601:601:601) (601:601:601))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (1124:1124:1124) (1124:1124:1124))
        (PORT datac (485:485:485) (485:485:485))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (600:600:600) (600:600:600))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sdwrackr1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1442:1442:1442) (1442:1442:1442))
        (PORT datad (1432:1432:1432) (1432:1432:1432))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sdwrackr1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sdwrackr2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (551:551:551))
        (PORT datac (551:551:551) (551:551:551))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sdwrackr2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (666:666:666))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1538:1538:1538))
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (515:515:515))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector4\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1277:1277:1277))
        (PORT datac (1305:1305:1305) (1305:1305:1305))
        (PORT datad (601:601:601) (601:601:601))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1250:1250:1250))
        (PORT datab (1701:1701:1701) (1701:1701:1701))
        (PORT datac (1603:1603:1603) (1603:1603:1603))
        (PORT datad (1577:1577:1577) (1577:1577:1577))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector4\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1370:1370:1370))
        (PORT datac (1371:1371:1371) (1371:1371:1371))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\]\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1305:1305:1305))
        (PORT datac (1661:1661:1661) (1661:1661:1661))
        (PORT datad (1686:1686:1686) (1686:1686:1686))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\]\~31.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1573:1573:1573))
        (PORT datab (1579:1579:1579) (1579:1579:1579))
        (PORT datac (1654:1654:1654) (1654:1654:1654))
        (PORT datad (1552:1552:1552) (1552:1552:1552))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\]\~32.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1221:1221:1221))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (1656:1656:1656) (1656:1656:1656))
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1287:1287:1287))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datad (1623:1623:1623) (1623:1623:1623))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[16\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (916:916:916))
        (PORT datab (507:507:507) (507:507:507))
        (PORT datac (486:486:486) (486:486:486))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_rdabr\[16\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4010:4010:4010) (4010:4010:4010))
        (PORT datac (601:601:601) (601:601:601))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|sys_wrabr\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4814:4814:4814) (4814:4814:4814))
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector3\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1626:1626:1626))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1286:1286:1286))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (1626:1626:1626) (1626:1626:1626))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~35.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1587:1587:1587))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[7\]\~36.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (1367:1367:1367) (1367:1367:1367))
        (PORT datad (1378:1378:1378) (1378:1378:1378))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~33.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1579:1579:1579))
        (PORT datab (1671:1671:1671) (1671:1671:1671))
        (PORT datac (1217:1217:1217) (1217:1217:1217))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[9\]\~34.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1574:1574:1574))
        (PORT datab (1612:1612:1612) (1612:1612:1612))
        (PORT datac (1624:1624:1624) (1624:1624:1624))
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1316:1316:1316))
        (PORT datab (1308:1308:1308) (1308:1308:1308))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (847:847:847) (847:847:847))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~38.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (750:750:750))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (1647:1647:1647) (1647:1647:1647))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1584:1584:1584))
        (PORT datab (832:832:832) (832:832:832))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (1325:1325:1325) (1325:1325:1325))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~40.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (748:748:748))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datad (1647:1647:1647) (1647:1647:1647))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1561:1561:1561))
        (PORT datab (1309:1309:1309) (1309:1309:1309))
        (PORT datac (1338:1338:1338) (1338:1338:1338))
        (PORT datad (855:855:855) (855:855:855))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector11\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (1138:1138:1138) (1138:1138:1138))
        (PORT datad (1646:1646:1646) (1646:1646:1646))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector11\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (PORT datac (1369:1369:1369) (1369:1369:1369))
        (PORT datad (1380:1380:1380) (1380:1380:1380))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1896:1896:1896))
        (PORT datab (1653:1653:1653) (1653:1653:1653))
        (PORT datac (492:492:492) (492:492:492))
        (PORT datad (1309:1309:1309) (1309:1309:1309))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~42.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1598:1598:1598))
        (PORT datab (1600:1600:1600) (1600:1600:1600))
        (PORT datac (1218:1218:1218) (1218:1218:1218))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1323:1323:1323))
        (PORT datab (1312:1312:1312) (1312:1312:1312))
        (PORT datac (767:767:767) (767:767:767))
        (PORT datad (852:852:852) (852:852:852))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1687:1687:1687))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (1761:1761:1761) (1761:1761:1761))
        (PORT datad (1923:1923:1923) (1923:1923:1923))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1317:1317:1317))
        (PORT datab (1286:1286:1286) (1286:1286:1286))
        (PORT datac (1287:1287:1287) (1287:1287:1287))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datac (1774:1774:1774) (1774:1774:1774))
        (PORT datad (1675:1675:1675) (1675:1675:1675))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1755:1755:1755))
        (PORT datab (521:521:521) (521:521:521))
        (PORT datac (1999:1999:1999) (1999:1999:1999))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1277:1277:1277))
        (PORT datab (1277:1277:1277) (1277:1277:1277))
        (PORT datac (1770:1770:1770) (1770:1770:1770))
        (PORT datad (1680:1680:1680) (1680:1680:1680))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (1630:1630:1630) (1630:1630:1630))
        (PORT datad (1661:1661:1661) (1661:1661:1661))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Mux9\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (1587:1587:1587) (1587:1587:1587))
        (PORT datac (1626:1626:1626) (1626:1626:1626))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1564:1564:1564) (1564:1564:1564))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector10\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1275:1275:1275))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (1598:1598:1598) (1598:1598:1598))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector10\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (602:602:602))
        (PORT datab (1194:1194:1194) (1194:1194:1194))
        (PORT datac (1630:1630:1630) (1630:1630:1630))
        (PORT datad (1258:1258:1258) (1258:1258:1258))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1557:1557:1557) (1557:1557:1557))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (1631:1631:1631) (1631:1631:1631))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector9\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1274:1274:1274))
        (PORT datab (1557:1557:1557) (1557:1557:1557))
        (PORT datac (538:538:538) (538:538:538))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector9\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (594:594:594))
        (PORT datab (1247:1247:1247) (1247:1247:1247))
        (PORT datac (1631:1631:1631) (1631:1631:1631))
        (PORT datad (1250:1250:1250) (1250:1250:1250))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1557:1557:1557) (1557:1557:1557))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1633:1633:1633) (1633:1633:1633))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector8\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datac (1154:1154:1154) (1154:1154:1154))
        (PORT datad (1616:1616:1616) (1616:1616:1616))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1319:1319:1319))
        (PORT datab (1570:1570:1570) (1570:1570:1570))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (1667:1667:1667) (1667:1667:1667))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector7\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (1617:1617:1617) (1617:1617:1617))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1566:1566:1566))
        (PORT datab (1643:1643:1643) (1643:1643:1643))
        (PORT datac (494:494:494) (494:494:494))
        (PORT datad (1304:1304:1304) (1304:1304:1304))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector6\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1581:1581:1581) (1581:1581:1581))
        (PORT datac (1309:1309:1309) (1309:1309:1309))
        (PORT datad (869:869:869) (869:869:869))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1605:1605:1605))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (487:487:487) (487:487:487))
        (PORT datad (1580:1580:1580) (1580:1580:1580))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector5\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1596:1596:1596))
        (PORT datac (1604:1604:1604) (1604:1604:1604))
        (PORT datad (862:862:862) (862:862:862))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (1652:1652:1652) (1652:1652:1652))
        (PORT datac (492:492:492) (492:492:492))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\]\~150.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1321:1321:1321))
        (PORT datad (1789:1789:1789) (1789:1789:1789))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1303:1303:1303))
        (PORT datac (1323:1323:1323) (1323:1323:1323))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector72\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1352:1352:1352))
        (PORT datab (1313:1313:1313) (1313:1313:1313))
        (PORT datac (1306:1306:1306) (1306:1306:1306))
        (PORT datad (1313:1313:1313) (1313:1313:1313))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector72\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1795:1795:1795))
        (PORT datab (2156:2156:2156) (2156:2156:2156))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (1189:1189:1189) (1189:1189:1189))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|WideOr11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1254:1254:1254))
        (PORT datab (1268:1268:1268) (1268:1268:1268))
        (PORT datac (1349:1349:1349) (1349:1349:1349))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector42\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (1327:1327:1327) (1327:1327:1327))
        (PORT datad (1313:1313:1313) (1313:1313:1313))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|WideNor1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (1324:1324:1324) (1324:1324:1324))
        (PORT datad (1313:1313:1313) (1313:1313:1313))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector42\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (1327:1327:1327) (1327:1327:1327))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|crc\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1281:1281:1281))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (1317:1317:1317) (1317:1317:1317))
        (PORT datad (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|crc\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector74\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2387:2387:2387))
        (PORT datab (1288:1288:1288) (1288:1288:1288))
        (PORT datac (1364:1364:1364) (1364:1364:1364))
        (PORT datad (1962:1962:1962) (1962:1962:1962))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\]\~152.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1248:1248:1248))
        (PORT datab (2008:2008:2008) (2008:2008:2008))
        (PORT datac (1843:1843:1843) (1843:1843:1843))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\]\~153.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2089:2089:2089))
        (PORT datab (2085:2085:2085) (2085:2085:2085))
        (PORT datac (1567:1567:1567) (1567:1567:1567))
        (PORT datad (2165:2165:2165) (2165:2165:2165))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1714:1714:1714) (1714:1714:1714))
        (PORT datad (1613:1613:1613) (1613:1613:1613))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\]\~151.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (733:733:733))
        (PORT datab (2019:2019:2019) (2019:2019:2019))
        (PORT datac (1258:1258:1258) (1258:1258:1258))
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\]\~154.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (1626:1626:1626) (1626:1626:1626))
        (PORT datac (1246:1246:1246) (1246:1246:1246))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1385:1385:1385))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (3266:3266:3266) (3266:3266:3266))
        (PORT datad (762:762:762) (762:762:762))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1655:1655:1655))
        (PORT datab (2303:2303:2303) (2303:2303:2303))
        (PORT datac (1602:1602:1602) (1602:1602:1602))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (1855:1855:1855) (1855:1855:1855))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2284:2284:2284))
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (1752:1752:1752) (1752:1752:1752))
        (PORT datad (729:729:729) (729:729:729))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1634:1634:1634))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (PORT datad (2304:2304:2304) (2304:2304:2304))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1724:1724:1724))
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (1619:1619:1619) (1619:1619:1619))
        (PORT datad (590:590:590) (590:590:590))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1299:1299:1299))
        (PORT datab (1967:1967:1967) (1967:1967:1967))
        (PORT datac (1368:1368:1368) (1368:1368:1368))
        (PORT datad (2397:2397:2397) (2397:2397:2397))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2015:2015:2015))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (2148:2148:2148) (2148:2148:2148))
        (PORT datad (575:575:575) (575:575:575))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (1311:1311:1311) (1311:1311:1311))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector71\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1515:1515:1515))
        (PORT datab (567:567:567) (567:567:567))
        (PORT datac (1715:1715:1715) (1715:1715:1715))
        (PORT datad (1614:1614:1614) (1614:1614:1614))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1457:1457:1457))
        (PORT datab (574:574:574) (574:574:574))
        (PORT datac (1204:1204:1204) (1204:1204:1204))
        (PORT datad (2053:2053:2053) (2053:2053:2053))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1959:1959:1959))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (1175:1175:1175) (1175:1175:1175))
        (PORT datad (415:415:415) (415:415:415))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1679:1679:1679))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (1834:1834:1834) (1834:1834:1834))
        (PORT datad (1615:1615:1615) (1615:1615:1615))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (574:574:574))
        (PORT datac (1233:1233:1233) (1233:1233:1233))
        (PORT datad (1938:1938:1938) (1938:1938:1938))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1408:1408:1408))
        (PORT datab (1796:1796:1796) (1796:1796:1796))
        (PORT datac (606:606:606) (606:606:606))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (1248:1248:1248) (1248:1248:1248))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|crc\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|crc\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1299:1299:1299))
        (PORT datab (1331:1331:1331) (1331:1331:1331))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2101:2101:2101))
        (PORT datab (1286:1286:1286) (1286:1286:1286))
        (PORT datac (1300:1300:1300) (1300:1300:1300))
        (PORT datad (1312:1312:1312) (1312:1312:1312))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector70\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1587:1587:1587))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1235:1235:1235))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (1720:1720:1720) (1720:1720:1720))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5234:5234:5234) (5234:5234:5234))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_mosir\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1767:1767:1767))
        (PORT datab (1634:1634:1634) (1634:1634:1634))
        (PORT datac (2061:2061:2061) (2061:2061:2061))
        (PORT datad (1773:1773:1773) (1773:1773:1773))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_mosir\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (PORT datab (1587:1587:1587) (1587:1587:1587))
        (PORT datac (1788:1788:1788) (1788:1788:1788))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1313:1313:1313))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (PORT datac (1327:1327:1327) (1327:1327:1327))
        (PORT datad (1311:1311:1311) (1311:1311:1311))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector73\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1351:1351:1351))
        (PORT datab (1310:1310:1310) (1310:1310:1310))
        (PORT datac (1319:1319:1319) (1319:1319:1319))
        (PORT datad (780:780:780) (780:780:780))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector73\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (1822:1822:1822) (1822:1822:1822))
        (PORT datad (2656:2656:2656) (2656:2656:2656))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector75\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1917:1917:1917))
        (PORT datab (1333:1333:1333) (1333:1333:1333))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1395:1395:1395))
        (PORT datab (1191:1191:1191) (1191:1191:1191))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (729:729:729) (729:729:729))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector74\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datab (1310:1310:1310) (1310:1310:1310))
        (PORT datac (1682:1682:1682) (1682:1682:1682))
        (PORT datad (788:788:788) (788:788:788))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector74\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1614:1614:1614))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (1821:1821:1821) (1821:1821:1821))
        (PORT datad (2655:2655:2655) (2655:2655:2655))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1349:1349:1349))
        (PORT datab (1233:1233:1233) (1233:1233:1233))
        (PORT datac (1401:1401:1401) (1401:1401:1401))
        (PORT datad (761:761:761) (761:761:761))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Mux0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1779:1779:1779))
        (PORT datab (509:509:509) (509:509:509))
        (PORT datac (1785:1785:1785) (1785:1785:1785))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector76\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2064:2064:2064) (2064:2064:2064))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1296:1296:1296) (1296:1296:1296))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector76\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (2138:2138:2138) (2138:2138:2138))
        (PORT datad (2170:2170:2170) (2170:2170:2170))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (1073:1073:1073) (1073:1073:1073))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (2167:2167:2167) (2167:2167:2167))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector75\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1629:1629:1629))
        (PORT datab (1240:1240:1240) (1240:1240:1240))
        (PORT datac (1309:1309:1309) (1309:1309:1309))
        (PORT datad (1587:1587:1587) (1587:1587:1587))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector75\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (2139:2139:2139) (2139:2139:2139))
        (PORT datad (2172:2172:2172) (2172:2172:2172))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (741:741:741))
        (PORT datab (1276:1276:1276) (1276:1276:1276))
        (PORT datac (1406:1406:1406) (1406:1406:1406))
        (PORT datad (1111:1111:1111) (1111:1111:1111))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|Mux0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (1784:1784:1784) (1784:1784:1784))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_mosir\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1546:1546:1546))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (2079:2079:2079) (2079:2079:2079))
        (PORT datad (1592:1592:1592) (1592:1592:1592))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (1317:1317:1317) (1317:1317:1317))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|cmd\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector77\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1311:1311:1311) (1311:1311:1311))
        (PORT datac (1326:1326:1326) (1326:1326:1326))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector77\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (1790:1790:1790) (1790:1790:1790))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (2653:2653:2653) (2653:2653:2653))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (1302:1302:1302) (1302:1302:1302))
        (PORT datac (1253:1253:1253) (1253:1253:1253))
        (PORT datad (1314:1314:1314) (1314:1314:1314))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_tx_dbr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_mosir.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (411:411:411) (411:411:411))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (1628:1628:1628) (1628:1628:1628))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_mosir.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_clkr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (474:474:474) (474:474:474))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_spictrl\|spi_clkr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|Selector67\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1653:1653:1653))
        (PORT datab (2297:2297:2297) (2297:2297:2297))
        (PORT datac (1600:1600:1600) (1600:1600:1600))
        (PORT datad (1221:1221:1221) (1221:1221:1221))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_cs_nr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (1485:1485:1485) (1485:1485:1485))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdcartctrl\|uut_sdctrl\|spi_cs_nr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal6\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1255:1255:1255))
        (PORT datab (1279:1279:1279) (1279:1279:1279))
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (1656:1656:1656) (1656:1656:1656))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|hsync_r\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1258:1258:1258))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (1128:1128:1128) (1128:1128:1128))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|hsync_r.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (522:522:522) (522:522:522))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|hsync_r.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal8\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1331:1331:1331))
        (PORT datab (1333:1333:1333) (1333:1333:1333))
        (PORT datac (1344:1344:1344) (1344:1344:1344))
        (PORT datad (1252:1252:1252) (1252:1252:1252))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vsync_r.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (1326:1326:1326) (1326:1326:1326))
        (PORT datac (1689:1689:1689) (1689:1689:1689))
        (PORT datad (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vsync_r.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal3\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (868:868:868))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (828:828:828) (828:828:828))
        (PORT datad (833:833:833) (833:833:833))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|Equal3\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (1234:1234:1234) (1234:1234:1234))
        (PORT datac (1367:1367:1367) (1367:1367:1367))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|valid_yr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|valid_yr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5284:5284:5284) (5284:5284:5284))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|valid_r\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (771:771:771))
        (PORT datab (535:535:535) (535:535:535))
        (PORT datac (793:793:793) (793:793:793))
        (PORT datad (1151:1151:1151) (1151:1151:1151))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|valid_r.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1214:1214:1214))
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (575:575:575) (575:575:575))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|valid_r.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|bmpvt_wren.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2289:2289:2289))
        (PORT datab (2206:2206:2206) (2206:2206:2206))
        (PORT datad (2163:2163:2163) (2163:2163:2163))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt4\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (3855:3855:3855) (3855:3855:3855))
        (PORT datad (1388:1388:1388) (1388:1388:1388))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt4\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|cnt4\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1381:1381:1381))
        (PORT datab (3855:3855:3855) (3855:3855:3855))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|cnt4\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Decoder0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (1389:1389:1389) (1389:1389:1389))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1741:1741:1741) (1741:1741:1741))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (555:555:555))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (1389:1389:1389) (1389:1389:1389))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1223:1223:1223))
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|Equal2\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1620:1620:1620) (1620:1620:1620))
        (PORT datac (1668:1668:1668) (1668:1668:1668))
        (PORT datad (1676:1676:1676) (1676:1676:1676))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11240:11240:11240) (11240:11240:11240))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11070:11070:11070) (11070:11070:11070))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (10993:10993:10993) (10993:10993:10993))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11248:11248:11248) (11248:11248:11248))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11151:11151:11151) (11151:11151:11151))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11371:11371:11371) (11371:11371:11371))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11208:11208:11208) (11208:11208:11208))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11147:11147:11147) (11147:11147:11147))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5269:5269:5269) (5269:5269:5269))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2873:2873:2873))
        (PORT d[1] (2774:2774:2774) (2774:2774:2774))
        (PORT d[2] (2681:2681:2681) (2681:2681:2681))
        (PORT d[3] (2752:2752:2752) (2752:2752:2752))
        (PORT d[4] (2706:2706:2706) (2706:2706:2706))
        (PORT d[5] (2925:2925:2925) (2925:2925:2925))
        (PORT d[6] (2726:2726:2726) (2726:2726:2726))
        (PORT d[7] (2711:2711:2711) (2711:2711:2711))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1829:1829:1829))
        (PORT d[1] (1400:1400:1400) (1400:1400:1400))
        (PORT d[2] (1822:1822:1822) (1822:1822:1822))
        (PORT d[3] (1355:1355:1355) (1355:1355:1355))
        (PORT d[4] (1377:1377:1377) (1377:1377:1377))
        (PORT d[5] (1812:1812:1812) (1812:1812:1812))
        (PORT d[6] (1853:1853:1853) (1853:1853:1853))
        (PORT d[7] (1853:1853:1853) (1853:1853:1853))
        (PORT d[8] (1399:1399:1399) (1399:1399:1399))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (2410:2410:2410) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
        (PORT d[1] (3047:3047:3047) (3047:3047:3047))
        (PORT d[2] (2165:2165:2165) (2165:2165:2165))
        (PORT d[3] (2656:2656:2656) (2656:2656:2656))
        (PORT d[4] (2171:2171:2171) (2171:2171:2171))
        (PORT d[5] (2217:2217:2217) (2217:2217:2217))
        (PORT d[6] (2229:2229:2229) (2229:2229:2229))
        (PORT d[7] (2172:2172:2172) (2172:2172:2172))
        (PORT d[8] (2646:2646:2646) (2646:2646:2646))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2794:2794:2794) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2764:2764:2764) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2794:2794:2794) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[0\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2288:2288:2288))
        (PORT datab (826:826:826) (826:826:826))
        (PORT datac (2248:2248:2248) (2248:2248:2248))
        (PORT datad (1344:1344:1344) (1344:1344:1344))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[1\]\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2297:2297:2297))
        (PORT datab (1323:1323:1323) (1323:1323:1323))
        (PORT datac (2251:2251:2251) (2251:2251:2251))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[2\]\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2289:2289:2289))
        (PORT datab (741:741:741) (741:741:741))
        (PORT datac (2249:2249:2249) (2249:2249:2249))
        (PORT datad (1416:1416:1416) (1416:1416:1416))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[3\]\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2296:2296:2296) (2296:2296:2296))
        (PORT datab (2207:2207:2207) (2207:2207:2207))
        (PORT datac (878:878:878) (878:878:878))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[4\]\~12.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2294:2294:2294) (2294:2294:2294))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datac (2248:2248:2248) (2248:2248:2248))
        (PORT datad (1351:1351:1351) (1351:1351:1351))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[5\]\~13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2287:2287:2287))
        (PORT datab (2203:2203:2203) (2203:2203:2203))
        (PORT datac (774:774:774) (774:774:774))
        (PORT datad (1362:1362:1362) (1362:1362:1362))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[6\]\~14.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2290:2290:2290))
        (PORT datab (1641:1641:1641) (1641:1641:1641))
        (PORT datac (2244:2244:2244) (2244:2244:2244))
        (PORT datad (776:776:776) (776:776:776))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_wraddr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4571:4571:4571) (4571:4571:4571))
        (PORT aclr (5241:5241:5241) (5241:5241:5241))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_addr\[7\]\~15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2297:2297:2297))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (2251:2251:2251) (2251:2251:2251))
        (PORT datad (1549:1549:1549) (1549:1549:1549))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1789:1789:1789) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1904:1904:1904) (1904:1904:1904))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Decoder0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (598:598:598) (598:598:598))
        (PORT datad (1384:1384:1384) (1384:1384:1384))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1740:1740:1740) (1740:1740:1740))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1362:1362:1362) (1362:1362:1362))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1792:1792:1792) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1907:1907:1907) (1907:1907:1907))
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Decoder0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (599:599:599) (599:599:599))
        (PORT datad (1386:1386:1386) (1386:1386:1386))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1285:1285:1285) (1285:1285:1285))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|rr_din\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1687:1687:1687) (1687:1687:1687))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|rr_din\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5231:5231:5231) (5231:5231:5231))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1363:1363:1363))
        (PORT d[1] (1358:1358:1358) (1358:1358:1358))
        (PORT d[2] (1363:1363:1363) (1363:1363:1363))
        (PORT d[3] (1361:1361:1361) (1361:1361:1361))
        (PORT d[4] (1355:1355:1355) (1355:1355:1355))
        (PORT d[5] (1363:1363:1363) (1363:1363:1363))
        (PORT d[6] (1790:1790:1790) (1790:1790:1790))
        (PORT d[7] (1791:1791:1791) (1791:1791:1791))
        (PORT clk (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2384:2384:2384))
        (PORT d[1] (2233:2233:2233) (2233:2233:2233))
        (PORT d[2] (2412:2412:2412) (2412:2412:2412))
        (PORT d[3] (2367:2367:2367) (2367:2367:2367))
        (PORT d[4] (2398:2398:2398) (2398:2398:2398))
        (PORT d[5] (2205:2205:2205) (2205:2205:2205))
        (PORT d[6] (2382:2382:2382) (2382:2382:2382))
        (PORT d[7] (2212:2212:2212) (2212:2212:2212))
        (PORT clk (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1801:1801:1801))
        (PORT clk (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rgbram\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1978:1978:1978))
        (PORT datab (2540:2540:2540) (2540:2540:2540))
        (PORT datad (1507:1507:1507) (1507:1507:1507))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1548:1548:1548))
        (PORT datab (2547:2547:2547) (2547:2547:2547))
        (PORT datad (1963:1963:1963) (1963:1963:1963))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2537:2537:2537) (2537:2537:2537))
        (PORT datac (1519:1519:1519) (1519:1519:1519))
        (PORT datad (1980:1980:1980) (1980:1980:1980))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1979:1979:1979))
        (PORT datab (2537:2537:2537) (2537:2537:2537))
        (PORT datad (1608:1608:1608) (1608:1608:1608))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1945:1945:1945))
        (PORT datab (2544:2544:2544) (2544:2544:2544))
        (PORT datad (1975:1975:1975) (1975:1975:1975))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2542:2542:2542) (2542:2542:2542))
        (PORT datac (1539:1539:1539) (1539:1539:1539))
        (PORT datad (1976:1976:1976) (1976:1976:1976))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1582:1582:1582))
        (PORT datab (2546:2546:2546) (2546:2546:2546))
        (PORT datad (1967:1967:1967) (1967:1967:1967))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_vgactrl\|vga_rgb\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1598:1598:1598))
        (PORT datab (2546:2546:2546) (2546:2546:2546))
        (PORT datad (1972:1972:1972) (1972:1972:1972))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_vgactrl\|vga_rgb\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2505:2505:2505) (2505:2505:2505))
        (PORT oe (4566:4566:4566) (4566:4566:4566))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2157:2157:2157) (2157:2157:2157))
        (PORT oe (4566:4566:4566) (4566:4566:4566))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2147:2147:2147) (2147:2147:2147))
        (PORT oe (4566:4566:4566) (4566:4566:4566))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2182:2182:2182) (2182:2182:2182))
        (PORT oe (4157:4157:4157) (4157:4157:4157))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2141:2141:2141) (2141:2141:2141))
        (PORT oe (4157:4157:4157) (4157:4157:4157))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2514:2514:2514) (2514:2514:2514))
        (PORT oe (4152:4152:4152) (4152:4152:4152))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2523:2523:2523) (2523:2523:2523))
        (PORT oe (4152:4152:4152) (4152:4152:4152))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2526:2526:2526) (2526:2526:2526))
        (PORT oe (4483:4483:4483) (4483:4483:4483))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (685:685:685) (685:685:685))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_cke\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1148:1148:1148) (1148:1148:1148))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_cs_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1294:1294:1294) (1294:1294:1294))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_ras_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2317:2317:2317) (2317:2317:2317))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_cas_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2656:2656:2656) (2656:2656:2656))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_we_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2224:2224:2224) (2224:2224:2224))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_ba\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2336:2336:2336) (2336:2336:2336))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_ba\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2013:2013:2013) (2013:2013:2013))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2272:2272:2272) (2272:2272:2272))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2278:2278:2278) (2278:2278:2278))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2313:2313:2313) (2313:2313:2313))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2636:2636:2636) (2636:2636:2636))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3140:3140:3140) (3140:3140:3140))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2530:2530:2530) (2530:2530:2530))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2735:2735:2735) (2735:2735:2735))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2736:2736:2736) (2736:2736:2736))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2645:2645:2645) (2645:2645:2645))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2653:2653:2653) (2653:2653:2653))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2588:2588:2588) (2588:2588:2588))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2393:2393:2393) (2393:2393:2393))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE spi_mosi\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2179:2179:2179) (2179:2179:2179))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE spi_clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1393:1393:1393) (1393:1393:1393))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE spi_cs_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1297:1297:1297) (1297:1297:1297))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE hsync\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2902:2902:2902) (2902:2902:2902))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vsync\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2562:2562:2562) (2562:2562:2562))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_r\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2009:2009:2009) (2009:2009:2009))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_r\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2117:2117:2117) (2117:2117:2117))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_r\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2143:2143:2143) (2143:2143:2143))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_g\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1669:1669:1669) (1669:1669:1669))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_g\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1977:1977:1977) (1977:1977:1977))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_g\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1993:1993:1993) (1993:1993:1993))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_b\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1683:1683:1683) (1683:1683:1683))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE vga_b\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1676:1676:1676) (1676:1676:1676))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
)
