#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May  4 12:38:51 2022
# Process ID: 130240
# Current directory: E:/fpga_accelerator_yolov3tiny/vivado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent107156 E:\fpga_accelerator_yolov3tiny\vivado_prj\base.xpr
# Log file: E:/fpga_accelerator_yolov3tiny/vivado_prj/vivado.log
# Journal file: E:/fpga_accelerator_yolov3tiny/vivado_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_accelerator_yolov3tiny/vivado_prj/base.xpr
upgrade_project -migrate_output_products
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {e:/fpga_accelerator_yolov3tiny/vivado_prj/base.srcs/sources_1/bd/cam/cam.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
close_project
open_project E:/Vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/HardwareNeuralNetwork/data/verilog/SystolicArraySNN/ZCU104MemoryArea.v] -no_script -reset -force -quiet
remove_files  E:/HardwareNeuralNetwork/data/verilog/SystolicArraySNN/ZCU104MemoryArea.v
add_files -norecurse E:/HardwareNeuralNetwork/data/verilog/SystolicArraySNN/ZCU104MemArea.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  E:/HardwareNeuralNetwork/data/verilog/SystolicArraySNNv7/DistributedRam256x1D.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/HardwareNeuralNetwork/data/xdc/singleClockConstraints.xdc]
set_property is_enabled true [get_files  E:/HardwareNeuralNetwork/data/xdc/dualClockConstraints.xdc]
reset_run synth_1
source E:/Vivado/oocFlowSynthFlattenNone.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_high_fanout_nets -fanout_greater_than 50 -max_nets 100
report_utilization -name utilization_1
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
close_design
add_files -fileset constrs_1 -norecurse E:/HardwareNeuralNetwork/data/xdc/ZCU104MemAreaFloorPlan.xdc
source E:/Vivado/oocFlowSynthFlattenNone.tcl
source E:/Vivado/oocFlowSynthFlattenNone.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
