// Seed: 1554591754
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.id_10 = 0;
  `define pp_3 0
  assign `pp_3 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output supply1 id_13
);
  wire id_15, id_16, id_17 = id_16;
  module_0 modCall_1 ();
endmodule
