Analysis & Synthesis report for enigma
Thu Apr 07 01:41:01 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "g14_rotor:left_rotor"
  6. Port Connectivity Checks: "g14_rotor:middle_rotor"
  7. Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:inverse_encoder_1"
  8. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_3"
  9. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_2"
 10. Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:inverse_decoder_1"
 11. Port Connectivity Checks: "g14_rotor:right_rotor|g14_permutation:inverse_permuter"
 12. Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:inverse_encoder_0"
 13. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_1"
 14. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_0"
 15. Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:inverse_decoder_0"
 16. Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:forward_encoder_1"
 17. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_3"
 18. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_2"
 19. Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:forward_decoder_1"
 20. Port Connectivity Checks: "g14_rotor:right_rotor|g14_permutation:forward_permuter"
 21. Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:forward_encoder_0"
 22. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_1"
 23. Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_0"
 24. Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:forward_decoder_0"
 25. Port Connectivity Checks: "g14_rotor:right_rotor|g14_counter_with_load:counter"
 26. Port Connectivity Checks: "g14_rotor:right_rotor"
 27. Port Connectivity Checks: "g14_5_bit_comparator:knock_m_comparator"
 28. Port Connectivity Checks: "g14_5_bit_comparator:knock_r_comparator"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Apr 07 01:41:01 2016           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; enigma                                      ;
; Top-level Entity Name       ; enigma                                      ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; enigma             ; enigma             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:left_rotor"                                                                               ;
+-------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port        ; Type    ; Severity         ; Details                                                                             ;
+-------------+---------+------------------+-------------------------------------------------------------------------------------+
; directions  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; knock_count ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+---------+------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:middle_rotor"                                               ;
+------------+---------+------------------+--------------------------------------------------------+
; Port       ; Type    ; Severity         ; Details                                                ;
+------------+---------+------------------+--------------------------------------------------------+
; directions ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:inverse_encoder_1"                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_3" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_2" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at GND                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:inverse_decoder_1"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_permutation:inverse_permuter"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; output_code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:inverse_encoder_0"                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_1" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at GND                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:inverse_barrel_shifter_0" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:inverse_decoder_0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:forward_encoder_1"                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_3" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at GND                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_2" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:forward_decoder_1"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_permutation:forward_permuter"                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; inv_output_code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_26_5_encoder:forward_encoder_0"                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_1" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_0" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at GND                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_5_26_decoder:forward_decoder_0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor|g14_counter_with_load:counter" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                         ;
+-------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g14_rotor:right_rotor"                                                ;
+------------+---------+------------------+--------------------------------------------------------+
; Port       ; Type    ; Severity         ; Details                                                ;
+------------+---------+------------------+--------------------------------------------------------+
; directions ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------------+---------+------------------+--------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "g14_5_bit_comparator:knock_m_comparator" ;
+-------------+-------+----------+------------------------------------+
; Port        ; Type  ; Severity ; Details                            ;
+-------------+-------+----------+------------------------------------+
; comp2[2..0] ; Input ; Info     ; Stuck at GND                       ;
; comp2[4]    ; Input ; Info     ; Stuck at GND                       ;
; comp2[3]    ; Input ; Info     ; Stuck at VCC                       ;
+-------------+-------+----------+------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "g14_5_bit_comparator:knock_r_comparator" ;
+-------------+-------+----------+------------------------------------+
; Port        ; Type  ; Severity ; Details                            ;
+-------------+-------+----------+------------------------------------+
; comp2[3..0] ; Input ; Info     ; Stuck at GND                       ;
; comp2[4]    ; Input ; Info     ; Stuck at VCC                       ;
+-------------+-------+----------+------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Apr 07 01:40:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file enigma.vhd
    Info (12022): Found design unit 1: enigma-arch File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 31
    Info (12023): Found entity 1: enigma File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_5_bit_comparator.vhd
    Info (12022): Found design unit 1: g14_5_bit_comparator-behaviour File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd Line: 14
    Info (12023): Found entity 1: g14_5_bit_comparator File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_reflector.vhd
    Info (12022): Found design unit 1: g14_reflector-behaviour File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd Line: 16
    Info (12023): Found entity 1: g14_reflector File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file g14_rotor.vhd
    Info (12022): Found design unit 1: g14_rotor-arch File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 25
    Info (12023): Found entity 1: g14_rotor File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_rotor_stepper_fsm.vhd
    Info (12022): Found design unit 1: g14_rotor_stepper_fsm-rotor_step File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd Line: 20
    Info (12023): Found entity 1: g14_rotor_stepper_fsm File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file g14_stecker.vhd
    Info (12022): Found design unit 1: g14_stecker-behaviour File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 15
    Info (12023): Found entity 1: g14_stecker File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file g14_permutation.vhd
    Info (12022): Found design unit 1: g14_permutation-permuter File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd Line: 17
    Info (12023): Found entity 1: g14_permutation File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file g14_5_26_decoder.vhd
    Info (12022): Found design unit 1: g14_5_26_decoder-decoder File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd Line: 33
    Info (12023): Found entity 1: g14_5_26_decoder File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file g14_26_5_encoder.vhd
    Info (12022): Found design unit 1: g14_26_5_encoder-encoder File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd Line: 23
    Info (12023): Found entity 1: g14_26_5_encoder File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file g14_barrel_shifter.vhd
    Info (12022): Found design unit 1: g14_barrel_shifter-shifter File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd Line: 18
    Info (12023): Found entity 1: g14_barrel_shifter File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd
    Info (12022): Found design unit 1: g14_counter_with_load-counter File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd Line: 22
    Info (12023): Found entity 1: g14_counter_with_load File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd Line: 11
Info (12127): Elaborating entity "enigma" for the top level hierarchy
Info (12128): Elaborating entity "g14_rotor_stepper_fsm" for hierarchy "g14_rotor_stepper_fsm:rotor_stepper" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 116
Info (12128): Elaborating entity "g14_5_bit_comparator" for hierarchy "g14_5_bit_comparator:knock_r_comparator" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 130
Info (12128): Elaborating entity "g14_stecker" for hierarchy "g14_stecker:forward_stecker" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 146
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(48): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 48
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(49): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 49
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(50): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 50
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(51): signal "F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 51
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(52): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 52
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(53): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 53
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(54): signal "H" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 54
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(55): signal "G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 55
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(56): signal "K" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 56
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(57): signal "L" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 57
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(58): signal "I" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 58
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(59): signal "J" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 59
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(60): signal "N" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 60
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(61): signal "M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 61
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(62): signal "P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 62
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(63): signal "O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 63
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(64): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 64
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(65): signal "T" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 65
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(66): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 66
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(67): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 67
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(68): signal "V" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 68
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(69): signal "U" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 69
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(70): signal "Y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 70
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(71): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 71
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(72): signal "W" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 72
Warning (10492): VHDL Process Statement warning at g14_stecker.vhd(73): signal "X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd Line: 73
Info (12128): Elaborating entity "g14_rotor" for hierarchy "g14_rotor:right_rotor" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 158
Info (12128): Elaborating entity "g14_counter_with_load" for hierarchy "g14_rotor:right_rotor|g14_counter_with_load:counter" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 97
Warning (10492): VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal "load_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd Line: 33
Info (12128): Elaborating entity "g14_5_26_decoder" for hierarchy "g14_rotor:right_rotor|g14_5_26_decoder:forward_decoder_0" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 101
Info (12128): Elaborating entity "g14_barrel_shifter" for hierarchy "g14_rotor:right_rotor|g14_barrel_shifter:forward_barrel_shifter_0" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 104
Info (12128): Elaborating entity "g14_26_5_encoder" for hierarchy "g14_rotor:right_rotor|g14_26_5_encoder:forward_encoder_0" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 112
Info (12128): Elaborating entity "g14_permutation" for hierarchy "g14_rotor:right_rotor|g14_permutation:forward_permuter" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd Line: 115
Info (12128): Elaborating entity "g14_reflector" for hierarchy "g14_reflector:reflector" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 205
Error (12002): Port "directions" does not exist in macrofunction "left_rotor" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 190
Error (12002): Port "directions" does not exist in macrofunction "middle_rotor" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 174
Error (12002): Port "directions" does not exist in macrofunction "right_rotor" File: C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd Line: 158
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings
    Error: Peak virtual memory: 910 megabytes
    Error: Processing ended: Thu Apr 07 01:41:01 2016
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:32


