# Create port_slicer
cell pavel-demin:user:port_slicer slice_0 {
  DIN_WIDTH 8 DIN_FROM 2 DIN_TO 2
}

cell pavel-demin:user:port_slicer slice_1 {
  DIN_WIDTH 96 DIN_FROM 31 DIN_TO 0
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_2 {
  DIN_WIDTH 96 DIN_FROM 47 DIN_TO 32
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_3 {
  DIN_WIDTH 96 DIN_FROM 63 DIN_TO 48
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_4 {
  DIN_WIDTH 96 DIN_FROM 79 DIN_TO 64
}

# Create axis_fifo
cell pavel-demin:user:axis_fifo fifo_0 {
  S_AXIS_TDATA_WIDTH 32
  M_AXIS_TDATA_WIDTH 64
  WRITE_DEPTH 4096
  ALWAYS_VALID TRUE
} {
  aclk /mmcm_0/clk_out1
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter subset_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 8
  TDATA_REMAP {tdata[7:0],tdata[15:8],tdata[23:16],tdata[31:24],tdata[39:32],tdata[47:40],tdata[55:48],tdata[63:56]}
} {
  S_AXIS fifo_0/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_dwidth_converter
cell xilinx.com:ip:axis_dwidth_converter conv_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 2
} {
  S_AXIS subset_0/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler fir_0 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 16
  COEFFICIENTVECTOR {8.6416634255e-09, 1.9787522479e-08, 2.5521203789e-08, 2.3638357357e-08, 1.4790149581e-08, 1.9719648224e-09, -1.1032338549e-08, -2.1355862813e-08, -2.7914377238e-08, -3.0931374243e-08, -3.0470610650e-08, -2.5069790691e-08, -1.1732378562e-08, 1.2106227398e-08, 4.5256582454e-08, 7.9934220054e-08, 1.0168998967e-07, 9.3590856156e-08, 4.4144966037e-08, -4.3922671719e-08, -1.4852200249e-07, -2.3083384546e-07, -2.4726320140e-07, -1.6800994993e-07, 4.5912166862e-09, 2.2678122505e-07, 4.2020376983e-07, 4.9631671575e-07, 3.9210438758e-07, 1.0401511886e-07, -2.9540946982e-07, -6.6974601177e-07, -8.6118574256e-07, -7.5179544934e-07, -3.2135153633e-07, 3.2363684057e-07, 9.6792135313e-07, 1.3542946906e-06, 1.2805958992e-06, 6.9217855668e-07, -2.6932495334e-07, -1.2887872597e-06, -1.9748299670e-06, -2.0041416687e-06, -1.2616531622e-06, 8.1045970371e-08, 1.5902969896e-06, 2.7034505382e-06, 2.9326808171e-06, 2.0677893719e-06, 2.9671782990e-07, -1.8153799542e-06, -3.4986916001e-06, -4.0537458905e-06, -3.1326541017e-06, -9.1621545700e-07, 1.8951789437e-06, 4.2945533398e-06, 5.3243068872e-06, 4.4510966031e-06, 1.8150145648e-06, -1.7570418369e-06, -5.0023771924e-06, -6.6656492920e-06, -5.9799678791e-06, -3.0028313096e-06, 1.3358282157e-06, 5.5163795673e-06, 7.9608658936e-06, 7.6277789306e-06, 4.4461154951e-06, -5.8984164425e-07, -5.7251392145e-06, -9.0581314802e-06, -9.2484912704e-06, -6.0541412073e-06, -4.8199458599e-07, 5.5262501707e-06, 9.7774958316e-06, 1.0637326831e-05, 7.6640662304e-06, 1.8181526672e-06, -4.8491693605e-06, -9.9277893079e-06, -1.1536455496e-05, -9.0334291964e-06, -3.2759450427e-06, 3.6790473433e-06, 9.3279777293e-06, 1.1646532779e-05, 9.8373152541e-06, 4.6141546613e-06, -2.0841283602e-06, -7.8366295707e-06, -1.0649202562e-05, -9.6766597871e-06, -5.4841491162e-06, 2.3935387332e-07, 5.3827746410e-06, 8.2348658276e-06, 8.0928618642e-06, 5.4248153015e-06, 1.5482305844e-06, -2.0058806216e-06, -4.1464815041e-06, -4.6028386086e-06, -3.8783946363e-06, -2.8311981110e-06, -2.1143317814e-06, -1.7787125841e-06, -1.2613202098e-06, 2.1404336279e-07, 3.0196794545e-06, 6.6285446608e-06, 9.5597769186e-06, 9.8970858249e-06, 6.2280706793e-06, -1.3999300558e-06, -1.1004079038e-05, -1.9029472380e-05, -2.1573387839e-05, -1.6082598930e-05, -2.8350137599e-06, 1.4518712779e-05, 2.9788917181e-05, 3.6356227405e-05, 2.9875585364e-05, 1.0516808093e-05, -1.6294026764e-05, -4.1195968302e-05, -5.4056581743e-05, -4.7949938310e-05, -2.2431204012e-05, 1.5335680685e-05, 5.2357533492e-05, 7.4172234233e-05, 7.0371097114e-05, 3.9214909546e-05, -1.0613325355e-05, -6.2159982313e-05, -9.5857297703e-05, -9.6843895010e-05, -6.1246116434e-05, 1.1596087820e-06, 6.9321939920e-05, 1.1790595196e-04, 1.2662552441e-04, 8.8507777460e-05, 1.3781498407e-05, -7.2510875641e-05, -1.3880280100e-04, -1.5849588836e-04, -1.2049046521e-04, -3.4625933141e-05, 7.0455194291e-05, 1.5677318467e-04, 1.9071963279e-04, 1.5606818885e-04, 6.1270662098e-05, -6.2125794971e-05, -1.6991125582e-04, -2.2107906371e-04, -1.9342374961e-04, -9.2934134104e-05, 4.6928443366e-05, 1.7633944720e-04, 2.4694245575e-04, 2.2999478843e-04, 1.2798765460e-04, -2.4941664121e-05, -1.7444600564e-04, -2.6542975109e-04, -2.6251833556e-04, -1.6386926905e-04, -2.9017345509e-06, 1.6309186966e-04, 2.7356222115e-04, 2.8705580527e-04, 1.9695561615e-04, 3.4555670489e-05, -1.4193230722e-04, -2.6855336886e-04, -2.9916488047e-04, -2.2256165500e-04, -6.6689937029e-05, 1.1170007522e-04, 2.4810655924e-04, 2.9410546207e-04, 2.3497584277e-04, 9.4530201531e-05, -7.4520222202e-05, -2.1079107961e-04, -2.6716055532e-04, -2.2762585917e-04, -1.1182026094e-04, 3.4129098118e-05, 1.5635447302e-04, 2.1391598199e-04, 1.9320383872e-04, 1.1071751871e-04, 3.7908910630e-06, -8.6209631786e-05, -1.3076687946e-04, -1.2404753376e-04, -8.1941203532e-05, -3.1493984650e-05, 3.7618482978e-06, 1.5327191471e-05, 1.2475457050e-05, 1.4900403573e-05, 3.9029838255e-05, 8.5212216095e-05, 1.3306952296e-04, 1.4875133947e-04, 1.0203253711e-04, -1.4244728473e-05, -1.7230750533e-04, -3.1296479335e-04, -3.6604545253e-04, -2.8133052368e-04, -5.7330371892e-05, 2.4606492228e-04, 5.2013232626e-04, 6.4430392795e-04, 5.3576204832e-04, 1.9220436978e-04, -2.9193714506e-04, -7.4731044440e-04, -9.8656619314e-04, -8.7815597539e-04, -4.0893233116e-04, 2.9200492514e-04, 9.8371803137e-04, 1.3934897225e-03, 1.3210162624e-03, 7.2799464557e-04, -2.2481558671e-04, -1.2147116076e-03, -1.8630079096e-03, -1.8763709734e-03, -1.1719555546e-03, 6.4921935546e-05, 1.4211556881e-03, 2.3897382217e-03, 2.5554049165e-03, 1.7653955158e-03, 2.1726375791e-04, -1.5792901757e-03, -2.9651397494e-03, -3.3691024975e-03, -2.5360356113e-03, -6.5682663411e-04, 1.6595757982e-03, 3.5770214428e-03, 4.3286963968e-03, 3.5160483017e-03, 1.2960357442e-03, -1.6254062809e-03, -4.2094376163e-03, -5.4471917717e-03, -4.7450324797e-03, -2.1878913494e-03, 1.4303547141e-03, 4.8420974952e-03, 6.7417004048e-03, 6.2749186441e-03, 3.4019773004e-03, -1.0139113090e-03, -5.4502911147e-03, -8.2390953251e-03, -8.1808578202e-03, -5.0376756147e-03, 2.9071387529e-04, 6.0016792136e-03, 9.9836955649e-03, 1.0579354406e-02, 7.2475257605e-03, 8.6880057823e-04, -6.4514589167e-03, -1.2054494720e-02, -1.3667770498e-02, -1.0289159644e-02, -2.6835541906e-03, 6.7274828446e-03, 1.4599435427e-02, 1.7811581265e-02, 1.4646249040e-02, 5.5728291554e-03, -6.6881265746e-03, -1.7916290000e-02, -2.3770141281e-02, -2.1362115622e-02, -1.0487921502e-02, 5.9634682621e-03, 2.2652378162e-02, 3.3374547837e-02, 3.3147252075e-02, 2.0139686562e-02, -3.2170050718e-03, -3.0392681085e-02, -5.2269158542e-02, -5.9644704750e-02, -4.6033325214e-02, -9.9174346067e-03, 4.4272248035e-02, 1.0682708940e-01, 1.6497706887e-01, 2.0608084740e-01, 2.2090784056e-01, 2.0608084740e-01, 1.6497706887e-01, 1.0682708940e-01, 4.4272248035e-02, -9.9174346067e-03, -4.6033325214e-02, -5.9644704750e-02, -5.2269158542e-02, -3.0392681085e-02, -3.2170050718e-03, 2.0139686562e-02, 3.3147252075e-02, 3.3374547837e-02, 2.2652378162e-02, 5.9634682621e-03, -1.0487921502e-02, -2.1362115622e-02, -2.3770141281e-02, -1.7916290000e-02, -6.6881265746e-03, 5.5728291554e-03, 1.4646249040e-02, 1.7811581265e-02, 1.4599435427e-02, 6.7274828446e-03, -2.6835541906e-03, -1.0289159644e-02, -1.3667770498e-02, -1.2054494720e-02, -6.4514589167e-03, 8.6880057823e-04, 7.2475257605e-03, 1.0579354406e-02, 9.9836955649e-03, 6.0016792136e-03, 2.9071387529e-04, -5.0376756147e-03, -8.1808578202e-03, -8.2390953251e-03, -5.4502911147e-03, -1.0139113090e-03, 3.4019773004e-03, 6.2749186441e-03, 6.7417004048e-03, 4.8420974952e-03, 1.4303547141e-03, -2.1878913494e-03, -4.7450324797e-03, -5.4471917717e-03, -4.2094376163e-03, -1.6254062809e-03, 1.2960357442e-03, 3.5160483017e-03, 4.3286963968e-03, 3.5770214428e-03, 1.6595757982e-03, -6.5682663411e-04, -2.5360356113e-03, -3.3691024975e-03, -2.9651397494e-03, -1.5792901757e-03, 2.1726375791e-04, 1.7653955158e-03, 2.5554049165e-03, 2.3897382217e-03, 1.4211556881e-03, 6.4921935546e-05, -1.1719555546e-03, -1.8763709734e-03, -1.8630079096e-03, -1.2147116076e-03, -2.2481558671e-04, 7.2799464557e-04, 1.3210162624e-03, 1.3934897225e-03, 9.8371803137e-04, 2.9200492514e-04, -4.0893233116e-04, -8.7815597539e-04, -9.8656619314e-04, -7.4731044440e-04, -2.9193714506e-04, 1.9220436978e-04, 5.3576204832e-04, 6.4430392795e-04, 5.2013232626e-04, 2.4606492228e-04, -5.7330371892e-05, -2.8133052368e-04, -3.6604545253e-04, -3.1296479335e-04, -1.7230750533e-04, -1.4244728473e-05, 1.0203253711e-04, 1.4875133947e-04, 1.3306952296e-04, 8.5212216095e-05, 3.9029838255e-05, 1.4900403573e-05, 1.2475457050e-05, 1.5327191471e-05, 3.7618482978e-06, -3.1493984650e-05, -8.1941203532e-05, -1.2404753376e-04, -1.3076687946e-04, -8.6209631786e-05, 3.7908910630e-06, 1.1071751871e-04, 1.9320383872e-04, 2.1391598199e-04, 1.5635447302e-04, 3.4129098118e-05, -1.1182026094e-04, -2.2762585917e-04, -2.6716055532e-04, -2.1079107961e-04, -7.4520222202e-05, 9.4530201531e-05, 2.3497584277e-04, 2.9410546207e-04, 2.4810655924e-04, 1.1170007522e-04, -6.6689937029e-05, -2.2256165500e-04, -2.9916488047e-04, -2.6855336886e-04, -1.4193230722e-04, 3.4555670489e-05, 1.9695561615e-04, 2.8705580527e-04, 2.7356222115e-04, 1.6309186966e-04, -2.9017345509e-06, -1.6386926905e-04, -2.6251833556e-04, -2.6542975109e-04, -1.7444600564e-04, -2.4941664121e-05, 1.2798765460e-04, 2.2999478843e-04, 2.4694245575e-04, 1.7633944720e-04, 4.6928443366e-05, -9.2934134104e-05, -1.9342374961e-04, -2.2107906371e-04, -1.6991125582e-04, -6.2125794971e-05, 6.1270662098e-05, 1.5606818885e-04, 1.9071963279e-04, 1.5677318467e-04, 7.0455194291e-05, -3.4625933141e-05, -1.2049046521e-04, -1.5849588836e-04, -1.3880280100e-04, -7.2510875641e-05, 1.3781498407e-05, 8.8507777460e-05, 1.2662552441e-04, 1.1790595196e-04, 6.9321939920e-05, 1.1596087820e-06, -6.1246116434e-05, -9.6843895010e-05, -9.5857297703e-05, -6.2159982313e-05, -1.0613325355e-05, 3.9214909546e-05, 7.0371097114e-05, 7.4172234233e-05, 5.2357533492e-05, 1.5335680685e-05, -2.2431204012e-05, -4.7949938310e-05, -5.4056581743e-05, -4.1195968302e-05, -1.6294026764e-05, 1.0516808093e-05, 2.9875585364e-05, 3.6356227405e-05, 2.9788917181e-05, 1.4518712779e-05, -2.8350137599e-06, -1.6082598930e-05, -2.1573387839e-05, -1.9029472380e-05, -1.1004079038e-05, -1.3999300558e-06, 6.2280706793e-06, 9.8970858249e-06, 9.5597769186e-06, 6.6285446608e-06, 3.0196794545e-06, 2.1404336279e-07, -1.2613202098e-06, -1.7787125841e-06, -2.1143317814e-06, -2.8311981110e-06, -3.8783946363e-06, -4.6028386086e-06, -4.1464815041e-06, -2.0058806216e-06, 1.5482305844e-06, 5.4248153015e-06, 8.0928618642e-06, 8.2348658276e-06, 5.3827746410e-06, 2.3935387332e-07, -5.4841491162e-06, -9.6766597871e-06, -1.0649202562e-05, -7.8366295707e-06, -2.0841283602e-06, 4.6141546613e-06, 9.8373152541e-06, 1.1646532779e-05, 9.3279777293e-06, 3.6790473433e-06, -3.2759450427e-06, -9.0334291964e-06, -1.1536455496e-05, -9.9277893079e-06, -4.8491693605e-06, 1.8181526672e-06, 7.6640662304e-06, 1.0637326831e-05, 9.7774958316e-06, 5.5262501707e-06, -4.8199458599e-07, -6.0541412073e-06, -9.2484912704e-06, -9.0581314802e-06, -5.7251392145e-06, -5.8984164425e-07, 4.4461154951e-06, 7.6277789306e-06, 7.9608658936e-06, 5.5163795673e-06, 1.3358282157e-06, -3.0028313096e-06, -5.9799678791e-06, -6.6656492920e-06, -5.0023771924e-06, -1.7570418369e-06, 1.8150145648e-06, 4.4510966031e-06, 5.3243068872e-06, 4.2945533398e-06, 1.8951789437e-06, -9.1621545700e-07, -3.1326541017e-06, -4.0537458905e-06, -3.4986916001e-06, -1.8153799542e-06, 2.9671782990e-07, 2.0677893719e-06, 2.9326808171e-06, 2.7034505382e-06, 1.5902969896e-06, 8.1045970371e-08, -1.2616531622e-06, -2.0041416687e-06, -1.9748299670e-06, -1.2887872597e-06, -2.6932495334e-07, 6.9217855668e-07, 1.2805958992e-06, 1.3542946906e-06, 9.6792135313e-07, 3.2363684057e-07, -3.2135153633e-07, -7.5179544934e-07, -8.6118574256e-07, -6.6974601177e-07, -2.9540946982e-07, 1.0401511886e-07, 3.9210438758e-07, 4.9631671575e-07, 4.2020376983e-07, 2.2678122505e-07, 4.5912166862e-09, -1.6800994993e-07, -2.4726320140e-07, -2.3083384546e-07, -1.4852200249e-07, -4.3922671719e-08, 4.4144966037e-08, 9.3590856156e-08, 1.0168998967e-07, 7.9934220054e-08, 4.5256582454e-08, 1.2106227398e-08, -1.1732378562e-08, -2.5069790691e-08, -3.0470610650e-08, -3.0931374243e-08, -2.7914377238e-08, -2.1355862813e-08, -1.1032338549e-08, 1.9719648224e-09, 1.4790149581e-08, 2.3638357357e-08, 2.5521203789e-08, 1.9787522478e-08, 8.6416634255e-09}
  COEFFICIENT_WIDTH 24
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Interpolation
  RATE_CHANGE_TYPE Fixed_Fractional
  INTERPOLATION_RATE 5
  DECIMATION_RATE 2
  NUMBER_CHANNELS 4
  NUMBER_PATHS 1
  SAMPLE_FREQUENCY 0.048
  CLOCK_FREQUENCY 77.76
  OUTPUT_ROUNDING_MODE Convergent_Rounding_to_Even
  OUTPUT_WIDTH 26
  M_DATA_HAS_TREADY true
  HAS_ARESETN true
} {
  S_AXIS_DATA conv_0/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter subset_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 3
  TDATA_REMAP {tdata[23:0]}
} {
  S_AXIS fir_0/M_AXIS_DATA
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_dwidth_converter
cell xilinx.com:ip:axis_dwidth_converter conv_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 3
  M_TDATA_NUM_BYTES 12
} {
  S_AXIS subset_1/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster bcast_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 12
  M_TDATA_NUM_BYTES 6
  M00_TDATA_REMAP {tdata[47:0]}
  M01_TDATA_REMAP {tdata[95:48]}
} {
  S_AXIS conv_1/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen bram_0 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  USE_BYTE_WRITE_ENABLE true
  BYTE_SIZE 8
  WRITE_WIDTH_A 32
  WRITE_DEPTH_A 1024
  WRITE_WIDTH_B 32
  REGISTER_PORTA_OUTPUT_OF_MEMORY_PRIMITIVES false
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axis_keyer
cell pavel-demin:user:axis_keyer keyer_0 {
  AXIS_TDATA_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 10
} {
  B_BRAM bram_0/BRAM_PORTB
  cfg_data slice_2/dout
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter subset_2 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 6
  TDATA_REMAP {24'b000000000000000000000000,tdata[23:0]}
} {
  S_AXIS keyer_0/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_selector
cell pavel-demin:user:axis_selector sel_0 {
  AXIS_TDATA_WIDTH 48
} {
  S00_AXIS bcast_0/M00_AXIS
  S01_AXIS subset_2/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster bcast_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 6
  M_TDATA_NUM_BYTES 3
  M00_TDATA_REMAP {tdata[23:0]}
  M01_TDATA_REMAP {tdata[47:24]}
} {
  S_AXIS sel_0/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster bcast_2 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 6
  M_TDATA_NUM_BYTES 3
  M00_TDATA_REMAP {tdata[23:0]}
  M01_TDATA_REMAP {tdata[47:24]}
} {
  S_AXIS bcast_0/M01_AXIS
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

for {set i 0} {$i <= 3} {incr i} {

  # Create cic_compiler
  cell xilinx.com:ip:cic_compiler cic_$i {
    INPUT_DATA_WIDTH.VALUE_SRC USER
    FILTER_TYPE Interpolation
    NUMBER_OF_STAGES 6
    FIXED_OR_INITIAL_RATE 648
    INPUT_SAMPLE_FREQUENCY 0.120
    CLOCK_FREQUENCY 77.76
    INPUT_DATA_WIDTH 24
    QUANTIZATION Truncation
    OUTPUT_DATA_WIDTH 24
    USE_XTREME_DSP_SLICE false
    HAS_ARESETN true
  } {
    S_AXIS_DATA bcast_[expr $i / 2 + 1]/M0[expr $i % 2]_AXIS
    aclk /mmcm_0/clk_out1
    aresetn /rst_0/peripheral_aresetn
  }

}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner comb_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 3
} {
  S00_AXIS cic_0/M_AXIS_DATA
  S01_AXIS cic_1/M_AXIS_DATA
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_constant
cell pavel-demin:user:axis_constant phase_0 {
  AXIS_TDATA_WIDTH 32
} {
  cfg_data slice_1/dout
  aclk /mmcm_0/clk_out1
}

# Create dds_compiler
cell xilinx.com:ip:dds_compiler dds_0 {
  DDS_CLOCK_RATE 77.76
  SPURIOUS_FREE_DYNAMIC_RANGE 138
  FREQUENCY_RESOLUTION 0.2
  PHASE_INCREMENT Streaming
  HAS_ARESETN true
  HAS_PHASE_OUT false
  PHASE_WIDTH 29
  OUTPUT_WIDTH 24
  DSP48_USE Minimal
} {
  S_AXIS_PHASE phase_0/M_AXIS
  aclk /mmcm_0/clk_out1
  aresetn slice_0/dout
}

# Create axis_lfsr
cell pavel-demin:user:axis_lfsr lfsr_0 {} {
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cmpy
cell xilinx.com:ip:cmpy mult_0 {
  APORTWIDTH.VALUE_SRC USER
  BPORTWIDTH.VALUE_SRC USER
  APORTWIDTH 24
  BPORTWIDTH 24
  ROUNDMODE Random_Rounding
  OUTPUTWIDTH 26
} {
  S_AXIS_A comb_0/M_AXIS
  s_axis_b_tdata dds_0/m_axis_data_tdata
  s_axis_b_tvalid dds_0/m_axis_data_tvalid
  S_AXIS_CTRL lfsr_0/M_AXIS
  aclk /mmcm_0/clk_out1
}

# Create dsp48
cell pavel-demin:user:dsp48 mult_1 {
  A_WIDTH 24
  B_WIDTH 16
  P_WIDTH 16
} {
  A mult_0/m_axis_dout_tdata
  B slice_3/dout
  CLK /mmcm_0/clk_out1
}

# Create dsp48
cell pavel-demin:user:dsp48 mult_2 {
  A_WIDTH 24
  B_WIDTH 16
  P_WIDTH 18
} {
  A mult_0/m_axis_dout_tdata
  B slice_4/dout
  CLK /mmcm_0/clk_out1
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner comb_1 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 3
} {
  S00_AXIS cic_2/M_AXIS_DATA
  S01_AXIS cic_3/M_AXIS_DATA
  aclk /mmcm_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cordic
cell xilinx.com:ip:cordic cordic_0 {
  INPUT_WIDTH.VALUE_SRC USER
  FUNCTIONAL_SELECTION Translate
  PIPELINING_MODE Optimal
  INPUT_WIDTH 24
  OUTPUT_WIDTH 15
  ROUND_MODE Round_Pos_Neg_Inf
  COMPENSATION_SCALING BRAM
} {
  S_AXIS_CARTESIAN comb_1/M_AXIS
  aclk /mmcm_0/clk_out1
}

# Create xlconcat
cell xilinx.com:ip:xlconcat concat_0 {
  NUM_PORTS 2
  IN0_WIDTH 16
  IN1_WIDTH 16
} {
  In0 mult_1/P
  In1 cordic_0/m_axis_dout_tdata
}

for {set i 0} {$i <= 1} {incr i} {

  # Create port_slicer
  cell pavel-demin:user:port_slicer slice_[expr $i + 5] {
    DIN_WIDTH 96 DIN_FROM [expr $i + 80] DIN_TO [expr $i + 80]
  }

  # Create port_selector
  cell pavel-demin:user:port_selector selector_$i {
    DOUT_WIDTH 16
  } {
    cfg slice_[expr $i + 5]/dout
    din concat_0/dout
  }

}

# Create xlconcat
cell xilinx.com:ip:xlconcat concat_1 {
  NUM_PORTS 2
  IN0_WIDTH 16
  IN1_WIDTH 16
} {
  In0 selector_0/dout
  In1 selector_1/dout
}
