V 51
K 7468887480 tst1
Y 0
D 0 0 1700 1100
Z 1
i 5025
I 5025 virtex:OBUF 1 900 160 0 1 '
A 900 180 5 0 3 3 IOSTANDARD=LVCMOS33
C 4810 2 2 0
C 4792 2 1 0
I 5024 virtex:OBUF 1 900 200 0 1 '
A 900 220 5 0 3 3 IOSTANDARD=LVCMOS33
C 4787 1 1 0
C 4803 2 2 0
I 5023 virtex:OBUF 1 905 265 0 1 '
A 905 285 5 0 3 3 IOSTANDARD=LVCMOS33
C 4797 1 2 0
C 4783 2 1 0
I 5022 virtex:OBUF 1 585 190 0 1 '
A 585 210 5 0 3 3 IOSTANDARD=LVCMOS33
C 4780 1 1 0
C 4777 2 2 0
I 5018 virtex:OBUF 1 460 85 0 1 '
A 460 105 5 0 3 3 IOSTANDARD=LVCMOS33
C 4714 2 1 0
C 4703 2 2 0
I 5019 virtex:OBUF 1 460 70 0 1 '
A 460 90 5 0 3 3 IOSTANDARD=LVCMOS33
C 4700 1 2 0
C 4717 2 1 0
I 5020 virtex:OBUF 1 460 100 0 1 '
A 460 120 5 0 3 3 IOSTANDARD=LVCMOS33
C 4715 2 1 0
C 4702 1 2 0
I 5014 virtex:OBUF 1 750 85 0 1 '
A 750 105 5 0 3 3 IOSTANDARD=LVCMOS33
C 4750 1 2 0
C 4765 1 1 0
I 5015 virtex:OBUF 1 750 70 0 1 '
A 750 90 5 0 3 3 IOSTANDARD=LVCMOS33
C 4762 2 1 0
C 4753 2 2 0
I 5016 virtex:OBUF 1 750 100 0 1 '
A 750 120 5 0 3 3 IOSTANDARD=LVCMOS33
C 4751 2 2 0
C 4764 2 1 0
I 5017 virtex:OBUF 1 750 115 0 1 '
A 750 135 5 0 3 3 IOSTANDARD=LVCMOS33
C 4763 1 1 0
C 4752 1 2 0
I 5010 virtex:OBUF 1 1040 85 0 1 '
A 1040 105 5 0 3 3 IOSTANDARD=LVCMOS33
C 4769 2 1 0
C 4754 2 2 0
I 5011 virtex:OBUF 1 1040 70 0 1 '
A 1040 90 5 0 3 3 IOSTANDARD=LVCMOS33
C 4757 1 2 0
C 4766 1 1 0
I 5012 virtex:OBUF 1 1040 100 0 1 '
A 1040 120 5 0 3 3 IOSTANDARD=LVCMOS33
C 4768 1 1 0
C 4755 1 2 0
I 5013 virtex:OBUF 1 1040 115 0 1 '
A 1040 135 5 0 3 3 IOSTANDARD=LVCMOS33
C 4756 2 2 0
C 4767 2 1 0
I 5006 virtex:OBUF 1 1490 80 0 1 '
A 1490 100 5 0 3 3 IOSTANDARD=LVCMOS33
C 4758 1 2 0
C 4773 1 1 0
I 5007 virtex:OBUF 1 1490 65 0 1 '
A 1490 85 5 0 3 3 IOSTANDARD=LVCMOS33
C 4770 2 1 0
C 4761 2 2 0
I 5008 virtex:OBUF 1 1490 95 0 1 '
A 1490 115 5 0 3 3 IOSTANDARD=LVCMOS33
C 4759 2 2 0
C 4772 2 1 0
I 5009 virtex:OBUF 1 1490 110 0 1 '
A 1490 130 5 0 3 3 IOSTANDARD=LVCMOS33
C 4771 1 1 0
C 4760 1 2 0
N 4783
J 1005 275 2
J 975 275 2
S 2 1
L 965 275 12 0 3 0 1 0 RD0_WARN
I 4903 virtex2p:GND 1 1395 140 3 1 '
C 4760 2 4 0
I 4904 virtex2p:GND 1 1395 110 3 1 '
C 4758 2 4 0
I 4905 virtex2p:GND 1 1395 95 3 1 '
C 4761 1 4 0
I 4906 virtex2p:GND 1 1395 125 3 1 '
C 4759 1 4 0
I 4897 virtex2p:GND 1 945 130 3 1 '
C 4755 2 4 0
I 4898 virtex2p:GND 1 945 100 3 1 '
C 4757 2 4 0
I 4899 virtex2p:GND 1 945 115 3 1 '
C 4754 1 4 0
I 4894 virtex2p:GND 1 655 115 3 1 '
C 4750 2 4 0
I 4895 virtex2p:GND 1 655 100 3 1 '
C 4753 1 4 0
I 4893 virtex2p:GND 1 655 130 3 1 '
C 4751 1 4 0
I 4892 virtex2p:GND 1 655 145 3 1 '
C 4752 2 4 0
I 4887 virtex2p:GND 1 365 115 3 1 '
C 4703 1 4 0
I 4888 virtex2p:GND 1 365 100 3 1 '
C 4700 2 4 0
N 4803
J 850 210 2
J 900 210 2
S 1 2
L 840 210 12 0 3 0 1 0 RD0SYNC
N 4787
J 970 210 2
J 1020 210 2
S 1 2
L 960 210 12 0 3 0 1 0 RD0_SYNC
N 4714
J 560 95 2
J 530 95 2
S 2 1
L 520 95 12 0 3 0 1 0 F0_SYNC
N 4715
J 560 110 2
J 530 110 2
S 2 1
L 520 110 12 0 3 0 1 0 F0_WARN
N 4716
J 560 125 2
J 530 125 2
S 2 1
L 520 125 12 0 3 0 1 0 F0_BUSY
N 4717
J 560 80 2
J 530 80 2
S 2 1
L 520 80 12 0 3 0 1 0 F0_ERROR
N 4700
J 460 80 2
J 405 80 2
S 2 1
L 415 80 12 0 3 0 1 0 F0ERROR
N 4701
J 405 125 2
J 460 125 2
S 1 2
L 415 125 12 0 3 0 1 0 F0BUSY
N 4702
J 460 110 2
J 405 110 2
S 2 1
L 415 110 12 0 3 0 1 0 F0WARN
N 4703
J 405 95 2
J 460 95 2
S 1 2
L 415 95 12 0 3 0 1 0 F0SYNC
N 4823
J 475 220 2
J 410 220 1
S 2 1
L 420 220 12 0 3 0 1 0 LOCK1
N 4824
J 410 200 1
J 475 200 2
S 1 2
L 420 200 12 0 3 0 1 0 LOCK2
N 4810
J 850 170 2
J 900 170 2
S 1 2
L 835 170 12 0 3 0 1 0 RD0ERROR
N 4794
J 765 275 2
J 710 275 1
S 2 1
L 720 275 14 0 3 0 1 0 L1A0AF
N 4770
J 1590 75 2
J 1560 75 2
S 2 1
L 1550 75 12 0 3 0 1 0 F3_ERROR
N 4771
J 1560 120 2
J 1590 120 2
S 1 2
L 1550 120 12 0 3 0 1 0 F3_BUSY
N 4772
J 1590 105 2
J 1560 105 2
S 2 1
L 1550 105 12 0 3 0 1 0 F3_WARN
N 4773
J 1560 90 2
J 1590 90 2
S 1 2
L 1550 90 12 0 3 0 1 0 F3_SYNC
N 4766
J 1110 80 2
J 1140 80 2
S 1 2
L 1100 80 12 0 3 0 1 0 F2_ERROR
N 4767
J 1140 125 2
J 1110 125 2
S 2 1
L 1100 125 12 0 3 0 1 0 F2_BUSY
N 4768
J 1110 110 2
J 1140 110 2
S 1 2
L 1100 110 12 0 3 0 1 0 F2_WARN
N 4769
J 1140 95 2
J 1110 95 2
S 2 1
L 1100 95 12 0 3 0 1 0 F2_SYNC
N 4762
J 850 80 2
J 820 80 2
S 2 1
L 810 80 12 0 3 0 1 0 F1_ERROR
N 4763
J 820 125 2
J 850 125 2
S 1 2
L 810 125 12 0 3 0 1 0 F1_BUSY
N 4764
J 850 110 2
J 820 110 2
S 2 1
L 810 110 12 0 3 0 1 0 F1_WARN
N 4765
J 820 95 2
J 850 95 2
S 1 2
L 810 95 12 0 3 0 1 0 F1_SYNC
N 4758
J 1490 90 2
J 1435 90 2
S 2 1
L 1445 90 12 0 3 0 1 0 F3SYNC
N 4759
J 1435 105 2
J 1490 105 2
S 1 2
L 1445 105 12 0 3 0 1 0 F3WARN
N 4760
J 1490 120 2
J 1435 120 2
S 2 1
L 1445 120 12 0 3 0 1 0 F3BUSY
N 4761
J 1435 75 2
J 1490 75 2
S 1 2
L 1445 75 12 0 3 0 1 0 F3ERROR
N 4754
J 985 95 2
J 1040 95 2
S 1 2
L 995 95 12 0 3 0 1 0 F2SYNC
N 4755
J 1040 110 2
J 985 110 2
S 2 1
L 995 110 12 0 3 0 1 0 F2WARN
N 4756
J 985 125 2
J 1040 125 2
S 1 2
L 995 125 12 0 3 0 1 0 F2BUSY
N 4757
J 1040 80 2
J 985 80 2
S 2 1
L 995 80 12 0 3 0 1 0 F2ERROR
N 4750
J 750 95 2
J 695 95 2
S 2 1
L 705 95 12 0 3 0 1 0 F1SYNC
N 4751
J 695 110 2
J 750 110 2
S 1 2
L 705 110 12 0 3 0 1 0 F1WARN
N 4752
J 750 125 2
J 695 125 2
S 2 1
L 705 125 12 0 3 0 1 0 F1BUSY
N 4753
J 695 80 2
J 750 80 2
S 1 2
L 705 80 12 0 3 0 1 0 F1ERROR
I 4742 virtex:OPAD 1 1590 110 0 1 '
C 4771 2 1 0
I 4743 virtex:OPAD 1 1590 95 0 1 '
C 4772 1 1 0
I 4744 virtex:OPAD 1 1590 80 0 1 '
C 4773 2 1 0
I 4745 virtex:OPAD 1 1590 65 0 1 '
C 4770 1 1 0
I 4734 virtex:OPAD 1 1140 115 0 1 '
C 4767 1 1 0
I 4735 virtex:OPAD 1 1140 100 0 1 '
C 4768 2 1 0
I 4736 virtex:OPAD 1 1140 85 0 1 '
C 4769 1 1 0
I 4737 virtex:OPAD 1 1140 70 0 1 '
C 4766 2 1 0
I 4727 virtex:OPAD 1 850 100 0 1 '
C 4764 1 1 0
I 4728 virtex:OPAD 1 850 85 0 1 '
C 4765 2 1 0
I 4729 virtex:OPAD 1 850 70 0 1 '
C 4762 1 1 0
I 4712 virtex:OPAD 1 560 70 0 1 '
C 4717 1 1 0
I 4710 virtex:OPAD 1 560 85 0 1 '
C 4714 1 1 0
I 111 PAGE 1 0 0 0 1 '
N 4777
J 555 200 2
J 585 200 2
S 1 2
L 545 200 12 0 3 0 1 0 RD0BUSY
I 4708 virtex:OPAD 1 560 100 0 1 '
C 4715 1 1 0
I 4699 virtex:OPAD 1 560 115 0 1 '
C 4716 1 1 0
N 4780
J 655 200 2
J 685 200 2
S 1 2
L 640 200 12 0 3 0 1 0 RD0_BUSY
I 4726 virtex:OPAD 1 850 115 0 1 '
C 4763 2 1 0
N 4822
J 410 240 1
J 475 240 2
S 1 2
L 415 240 14 0 3 0 1 1 PWR-ON-RST
N 4792
J 1020 170 2
J 970 170 2
S 2 1
L 960 170 12 0 3 0 1 0 RD0_ERROR
N 4878
J 765 295 2
J 675 295 1
S 2 1
L 680 295 14 0 3 0 1 0 NEAR_FULL0WARN
N 4774
J 410 180 1
J 475 180 2
S 1 2
L 415 180 12 0 3 0 1 0 RDCTRL0RDY
I 4882 virtex2p:NAND5B1 1 475 140 0 1 '
C 4777 1 6 0
C 4822 2 7 0
C 4823 1 1 0
C 4824 2 3 0
C 4774 2 4 0
C 4880 1 5 0
I 4786 virtex:OPAD 1 685 190 0 1 '
C 4780 2 1 0
N 4880
J 475 160 2
J 410 160 2
S 2 1
L 415 160 10 0 3 0 1 0 NONE_FREE0
I 4886 virtex2p:GND 1 365 130 3 1 '
C 4702 2 4 0
N 4797
J 905 275 2
J 845 275 2
S 2 1
L 835 275 12 0 3 0 1 0 RD0WARN
I 4885 virtex2p:GND 1 365 145 3 1 '
C 4701 1 4 0
I 4789 virtex:OPAD 1 1020 200 0 1 '
C 4787 2 1 0
I 4896 virtex2p:GND 1 945 145 3 1 '
C 4756 1 4 0
I 4790 virtex:OPAD 1 1020 160 0 1 '
C 4792 1 1 0
I 4900 virtex2p:GND 1 810 190 3 1 '
C 4810 1 4 0
I 4889 virtex2p:GND 1 810 230 3 1 '
C 4803 1 4 0
I 4883 virtex2p:GND 1 370 180 3 1 '
C 4880 2 4 0
I 4781 virtex:OPAD 1 1005 265 0 1 '
C 4783 1 1 0
T 616 38 20 0 3 Test Input Control
Q 11 0 0
T 616 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1290 35 25 0 3 1
Q 11 0 0
T 1632 1 25 0 3 2
Q 11 0 0
T 1144 30 25 0 3 JRG
Q 11 0 0
T 616 18 20 0 3 DDU Input Controller Logic
Q 11 0 0
T 1530 30 25 0 3 D785D
Q 11 0 0
U 1310 5 20 0 9 3 @DATETIME=7-14-2005_13:08
U 1550 0 20 0 3 3 @SHEET=3
U 1510 0 20 0 9 3 @NAME=TEST_IN
N 4795
J 710 255 2
J 765 255 2
S 1 2
L 720 255 14 0 3 0 1 0 FAF0
I 4890 virtex2p:GND 1 670 275 3 1 '
C 4795 1 4 0
I 5005 virtex2p:OR3 1 765 235 0 1 '
C 4797 2 5 0
C 4878 1 3 0
C 4794 1 4 0
C 4795 2 2 0
I 5021 virtex:OBUF 1 460 115 0 1 '
A 460 135 5 0 3 3 IOSTANDARD=LVCMOS33
C 4701 2 2 0
C 4716 2 1 0
E
