OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 848155 848155 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     27319
Number of terminals:      771
Number of snets:          2
Number of nets:           18675

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 403.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 809317.
[INFO DRT-0033] mcon shape region query size = 518471.
[INFO DRT-0033] met1 shape region query size = 152269.
[INFO DRT-0033] via shape region query size = 48205.
[INFO DRT-0033] met2 shape region query size = 29341.
[INFO DRT-0033] via2 shape region query size = 38564.
[INFO DRT-0033] met3 shape region query size = 29276.
[INFO DRT-0033] via3 shape region query size = 38564.
[INFO DRT-0033] met4 shape region query size = 11625.
[INFO DRT-0033] via4 shape region query size = 1922.
[INFO DRT-0033] met5 shape region query size = 1984.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3289 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 403 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12629 groups.
#scanned instances     = 27319
#unique  instances     = 403
#stdCellGenAp          = 15098
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9904
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69612
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:13:52, elapsed time = 00:01:13, memory = 455.44 (MB), peak = 467.77 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     188223

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58340.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45120.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23390.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5244.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1341.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 96.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 511.92 (MB), peak = 511.92 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83071 vertical wires in 3 frboxes and 50460 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9535 vertical wires in 3 frboxes and 15476 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 857.58 (MB), peak = 957.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.58 (MB), peak = 957.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 1263.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:17, memory = 1639.71 (MB).
    Completing 30% with 2662 violations.
    elapsed time = 00:00:25, memory = 1751.52 (MB).
    Completing 40% with 2662 violations.
    elapsed time = 00:00:34, memory = 1807.47 (MB).
    Completing 50% with 2662 violations.
    elapsed time = 00:00:47, memory = 1846.75 (MB).
    Completing 60% with 5240 violations.
    elapsed time = 00:00:57, memory = 1902.77 (MB).
    Completing 70% with 5240 violations.
    elapsed time = 00:01:04, memory = 1999.17 (MB).
    Completing 80% with 8132 violations.
    elapsed time = 00:01:25, memory = 2008.64 (MB).
    Completing 90% with 8132 violations.
    elapsed time = 00:01:34, memory = 2060.80 (MB).
    Completing 100% with 11118 violations.
    elapsed time = 00:01:48, memory = 2001.51 (MB).
[INFO DRT-0199]   Number of violations = 13672.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     25      0      1      0      0      0      0      1      0
Metal Spacing       43      0   2308      0    620     94      0     10      0     11
Min Hole             0      0      3      0      0      0      0      0      0      0
Recheck            153      0   1467      0    758     93      0     55      0     28
Short               22     40   5973      8   1779    152      1      3      1     23
[INFO DRT-0267] cpu time = 00:15:51, elapsed time = 00:01:49, memory = 2243.09 (MB), peak = 2243.09 (MB)
Total wire length = 1165241 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 372363 um.
Total wire length on LAYER met2 = 503359 um.
Total wire length on LAYER met3 = 194545 um.
Total wire length on LAYER met4 = 89043 um.
Total wire length on LAYER met5 = 5928 um.
Total number of vias = 172126.
Up-via summary (total 172126):

-------------------------
 FR_MASTERSLICE         0
            li1     69359
           met1     88759
           met2     11091
           met3      2759
           met4       158
-------------------------
                   172126


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13672 violations.
    elapsed time = 00:00:09, memory = 2243.86 (MB).
    Completing 20% with 13672 violations.
    elapsed time = 00:00:17, memory = 2250.67 (MB).
    Completing 30% with 11923 violations.
    elapsed time = 00:00:28, memory = 2250.84 (MB).
    Completing 40% with 11923 violations.
    elapsed time = 00:00:39, memory = 2259.21 (MB).
    Completing 50% with 11923 violations.
    elapsed time = 00:00:46, memory = 2259.86 (MB).
    Completing 60% with 10290 violations.
    elapsed time = 00:00:56, memory = 2264.43 (MB).
    Completing 70% with 10290 violations.
    elapsed time = 00:01:03, memory = 2304.93 (MB).
    Completing 80% with 7947 violations.
    elapsed time = 00:01:30, memory = 2272.76 (MB).
    Completing 90% with 7947 violations.
    elapsed time = 00:01:38, memory = 2311.77 (MB).
    Completing 100% with 6053 violations.
    elapsed time = 00:01:57, memory = 2274.78 (MB).
[INFO DRT-0199]   Number of violations = 6053.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          8      0      0      0      0      0
Metal Spacing        0   1252      0    345     32      4
Short                0   3789      1    613      8      1
[INFO DRT-0267] cpu time = 00:16:01, elapsed time = 00:01:58, memory = 2277.10 (MB), peak = 2313.77 (MB)
Total wire length = 1157076 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 369031 um.
Total wire length on LAYER met2 = 499653 um.
Total wire length on LAYER met3 = 193905 um.
Total wire length on LAYER met4 = 88643 um.
Total wire length on LAYER met5 = 5841 um.
Total number of vias = 170300.
Up-via summary (total 170300):

-------------------------
 FR_MASTERSLICE         0
            li1     69446
           met1     86942
           met2     11048
           met3      2714
           met4       150
-------------------------
                   170300


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6053 violations.
    elapsed time = 00:00:05, memory = 2277.31 (MB).
    Completing 20% with 6053 violations.
    elapsed time = 00:00:13, memory = 2277.31 (MB).
    Completing 30% with 6088 violations.
    elapsed time = 00:00:19, memory = 2277.31 (MB).
    Completing 40% with 6088 violations.
    elapsed time = 00:00:32, memory = 2277.31 (MB).
    Completing 50% with 6088 violations.
    elapsed time = 00:00:39, memory = 2283.64 (MB).
    Completing 60% with 5977 violations.
    elapsed time = 00:00:46, memory = 2283.64 (MB).
    Completing 70% with 5977 violations.
    elapsed time = 00:00:56, memory = 2330.41 (MB).
    Completing 80% with 5804 violations.
    elapsed time = 00:01:29, memory = 2283.91 (MB).
    Completing 90% with 5804 violations.
    elapsed time = 00:01:43, memory = 2283.91 (MB).
    Completing 100% with 5609 violations.
    elapsed time = 00:01:52, memory = 2286.52 (MB).
[INFO DRT-0199]   Number of violations = 5609.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          6      0      0      0      0      0
Metal Spacing        0   1186      0    306     25      2
Short                0   3493      1    580      9      1
[INFO DRT-0267] cpu time = 00:15:27, elapsed time = 00:01:53, memory = 2291.67 (MB), peak = 2332.66 (MB)
Total wire length = 1154491 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 367696 um.
Total wire length on LAYER met2 = 498489 um.
Total wire length on LAYER met3 = 194044 um.
Total wire length on LAYER met4 = 88533 um.
Total wire length on LAYER met5 = 5727 um.
Total number of vias = 169622.
Up-via summary (total 169622):

-------------------------
 FR_MASTERSLICE         0
            li1     69405
           met1     86280
           met2     11089
           met3      2707
           met4       141
-------------------------
                   169622


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5609 violations.
    elapsed time = 00:00:07, memory = 2298.61 (MB).
    Completing 20% with 5609 violations.
    elapsed time = 00:00:15, memory = 2298.61 (MB).
    Completing 30% with 4349 violations.
    elapsed time = 00:00:26, memory = 2337.37 (MB).
    Completing 40% with 4349 violations.
    elapsed time = 00:00:35, memory = 2374.41 (MB).
    Completing 50% with 4349 violations.
    elapsed time = 00:00:51, memory = 2344.43 (MB).
    Completing 60% with 3365 violations.
    elapsed time = 00:00:59, memory = 2344.43 (MB).
    Completing 70% with 3365 violations.
    elapsed time = 00:01:04, memory = 2395.28 (MB).
    Completing 80% with 2074 violations.
    elapsed time = 00:01:17, memory = 2359.49 (MB).
    Completing 90% with 2074 violations.
    elapsed time = 00:01:33, memory = 2390.28 (MB).
    Completing 100% with 919 violations.
    elapsed time = 00:02:09, memory = 2392.28 (MB).
[INFO DRT-0199]   Number of violations = 919.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          3      0      1      0      0
Metal Spacing        0    257      0     80      7
Short                0    437      2    129      3
[INFO DRT-0267] cpu time = 00:15:05, elapsed time = 00:02:09, memory = 2392.28 (MB), peak = 2406.87 (MB)
Total wire length = 1154718 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358943 um.
Total wire length on LAYER met2 = 497290 um.
Total wire length on LAYER met3 = 202331 um.
Total wire length on LAYER met4 = 90545 um.
Total wire length on LAYER met5 = 5607 um.
Total number of vias = 172480.
Up-via summary (total 172480):

-------------------------
 FR_MASTERSLICE         0
            li1     69420
           met1     87148
           met2     12857
           met3      2922
           met4       133
-------------------------
                   172480


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 919 violations.
    elapsed time = 00:00:00, memory = 2392.28 (MB).
    Completing 20% with 919 violations.
    elapsed time = 00:00:00, memory = 2392.52 (MB).
    Completing 30% with 734 violations.
    elapsed time = 00:00:10, memory = 2392.52 (MB).
    Completing 40% with 734 violations.
    elapsed time = 00:00:11, memory = 2392.52 (MB).
    Completing 50% with 734 violations.
    elapsed time = 00:00:16, memory = 2392.52 (MB).
    Completing 60% with 581 violations.
    elapsed time = 00:00:17, memory = 2392.52 (MB).
    Completing 70% with 581 violations.
    elapsed time = 00:00:18, memory = 2435.29 (MB).
    Completing 80% with 306 violations.
    elapsed time = 00:00:35, memory = 2392.54 (MB).
    Completing 90% with 306 violations.
    elapsed time = 00:00:37, memory = 2430.06 (MB).
    Completing 100% with 71 violations.
    elapsed time = 00:00:43, memory = 2392.73 (MB).
[INFO DRT-0199]   Number of violations = 71.
Viol/Layer        met1   met2
Metal Spacing       25      6
Short               35      5
[INFO DRT-0267] cpu time = 00:02:48, elapsed time = 00:00:44, memory = 2392.73 (MB), peak = 2448.06 (MB)
Total wire length = 1154684 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358089 um.
Total wire length on LAYER met2 = 497058 um.
Total wire length on LAYER met3 = 203069 um.
Total wire length on LAYER met4 = 90858 um.
Total wire length on LAYER met5 = 5607 um.
Total number of vias = 172655.
Up-via summary (total 172655):

-------------------------
 FR_MASTERSLICE         0
            li1     69423
           met1     87122
           met2     13024
           met3      2953
           met4       133
-------------------------
                   172655


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 71 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 20% with 71 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 60% with 67 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 70% with 67 violations.
    elapsed time = 00:00:00, memory = 2392.73 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:11, memory = 2392.85 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:11, memory = 2392.85 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:15, memory = 2392.85 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:15, memory = 2392.85 (MB), peak = 2451.93 (MB)
Total wire length = 1154665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 357993 um.
Total wire length on LAYER met2 = 497021 um.
Total wire length on LAYER met3 = 203141 um.
Total wire length on LAYER met4 = 90901 um.
Total wire length on LAYER met5 = 5607 um.
Total number of vias = 172689.
Up-via summary (total 172689):

-------------------------
 FR_MASTERSLICE         0
            li1     69423
           met1     87138
           met2     13037
           met3      2958
           met4       133
-------------------------
                   172689


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:03, memory = 2685.90 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:05, memory = 2672.28 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:06, memory = 2667.36 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:08, memory = 2617.03 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:12, memory = 2801.88 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:35, memory = 3003.25 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:51, memory = 3009.91 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:01:17, memory = 3005.03 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:01:29, memory = 2900.65 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:02:08, memory = 2498.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:20:54, elapsed time = 00:02:09, memory = 2491.59 (MB), peak = 3137.28 (MB)
Total wire length = 1154665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 357986 um.
Total wire length on LAYER met2 = 497048 um.
Total wire length on LAYER met3 = 203145 um.
Total wire length on LAYER met4 = 90877 um.
Total wire length on LAYER met5 = 5607 um.
Total number of vias = 172693.
Up-via summary (total 172693):

-------------------------
 FR_MASTERSLICE         0
            li1     69422
           met1     87142
           met2     13040
           met3      2956
           met4       133
-------------------------
                   172693


[INFO DRT-0198] Complete detail routing.
Total wire length = 1154665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 357986 um.
Total wire length on LAYER met2 = 497048 um.
Total wire length on LAYER met3 = 203145 um.
Total wire length on LAYER met4 = 90877 um.
Total wire length on LAYER met5 = 5607 um.
Total number of vias = 172693.
Up-via summary (total 172693):

-------------------------
 FR_MASTERSLICE         0
            li1     69422
           met1     87142
           met2     13040
           met3      2956
           met4       133
-------------------------
                   172693


[INFO DRT-0267] cpu time = 01:26:32, elapsed time = 00:11:00, memory = 2491.59 (MB), peak = 3137.28 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 27 antenna violations.
[INFO GRT-0015] Inserted 44 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3289 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 403 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12628 groups.
#scanned instances     = 27363
#unique  instances     = 403
#stdCellGenAp          = 15098
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9904
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69612
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:16, elapsed time = 00:01:15, memory = 2655.63 (MB), peak = 3137.28 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196865

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58360.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45115.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23378.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5223.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1312.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 84.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2655.63 (MB), peak = 3137.28 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83050 vertical wires in 3 frboxes and 50422 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9500 vertical wires in 3 frboxes and 15421 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 2655.85 (MB), peak = 3137.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2655.85 (MB), peak = 3137.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2716.12 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2737.16 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:05, memory = 2674.99 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:09, memory = 2698.75 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:11, memory = 2698.75 (MB).
    Completing 60% with 146 violations.
    elapsed time = 00:00:13, memory = 2698.75 (MB).
    Completing 70% with 146 violations.
    elapsed time = 00:00:15, memory = 2757.69 (MB).
    Completing 80% with 218 violations.
    elapsed time = 00:00:17, memory = 2649.52 (MB).
    Completing 90% with 218 violations.
    elapsed time = 00:00:19, memory = 2713.00 (MB).
    Completing 100% with 279 violations.
    elapsed time = 00:00:21, memory = 2702.01 (MB).
[INFO DRT-0199]   Number of violations = 341.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        8     12     24      4      0
Recheck             15     15     28      2      2
Short               58    101     59     11      2
[INFO DRT-0267] cpu time = 00:03:31, elapsed time = 00:00:21, memory = 2826.84 (MB), peak = 3137.28 (MB)
Total wire length = 1154878 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 357779 um.
Total wire length on LAYER met2 = 496985 um.
Total wire length on LAYER met3 = 202348 um.
Total wire length on LAYER met4 = 91166 um.
Total wire length on LAYER met5 = 6597 um.
Total number of vias = 172777.
Up-via summary (total 172777):

-------------------------
 FR_MASTERSLICE         0
            li1     69475
           met1     87182
           met2     13030
           met3      2951
           met4       139
-------------------------
                   172777


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 341 violations.
    elapsed time = 00:00:01, memory = 2826.88 (MB).
    Completing 20% with 341 violations.
    elapsed time = 00:00:03, memory = 2826.88 (MB).
    Completing 30% with 282 violations.
    elapsed time = 00:00:05, memory = 2826.88 (MB).
    Completing 40% with 282 violations.
    elapsed time = 00:00:07, memory = 2826.88 (MB).
    Completing 50% with 282 violations.
    elapsed time = 00:00:08, memory = 2826.88 (MB).
    Completing 60% with 241 violations.
    elapsed time = 00:00:11, memory = 2827.05 (MB).
    Completing 70% with 241 violations.
    elapsed time = 00:00:13, memory = 2914.75 (MB).
    Completing 80% with 169 violations.
    elapsed time = 00:00:15, memory = 2827.16 (MB).
    Completing 90% with 169 violations.
    elapsed time = 00:00:17, memory = 2864.89 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:00:18, memory = 2827.16 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4      4     16      0
Short               12     33     46      8
[INFO DRT-0267] cpu time = 00:03:30, elapsed time = 00:00:19, memory = 2827.42 (MB), peak = 3137.28 (MB)
Total wire length = 1154857 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 357777 um.
Total wire length on LAYER met2 = 496967 um.
Total wire length on LAYER met3 = 202364 um.
Total wire length on LAYER met4 = 91151 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172777.
Up-via summary (total 172777):

-------------------------
 FR_MASTERSLICE         0
            li1     69477
           met1     87177
           met2     13032
           met3      2952
           met4       139
-------------------------
                   172777


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 2827.42 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 2827.42 (MB).
    Completing 30% with 121 violations.
    elapsed time = 00:00:03, memory = 2827.42 (MB).
    Completing 40% with 121 violations.
    elapsed time = 00:00:04, memory = 2827.42 (MB).
    Completing 50% with 121 violations.
    elapsed time = 00:00:04, memory = 2827.42 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:05, memory = 2827.70 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:05, memory = 2827.70 (MB).
    Completing 80% with 112 violations.
    elapsed time = 00:00:06, memory = 2827.70 (MB).
    Completing 90% with 112 violations.
    elapsed time = 00:00:06, memory = 2827.70 (MB).
    Completing 100% with 111 violations.
    elapsed time = 00:00:06, memory = 2827.70 (MB).
[INFO DRT-0199]   Number of violations = 111.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2      2     10      0
Short               12     22     58      5
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:07, memory = 2827.70 (MB), peak = 3137.28 (MB)
Total wire length = 1154829 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 357790 um.
Total wire length on LAYER met2 = 496942 um.
Total wire length on LAYER met3 = 202353 um.
Total wire length on LAYER met4 = 91146 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172772.
Up-via summary (total 172772):

-------------------------
 FR_MASTERSLICE         0
            li1     69477
           met1     87170
           met2     13033
           met3      2953
           met4       139
-------------------------
                   172772


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 111 violations.
    elapsed time = 00:00:00, memory = 2827.70 (MB).
    Completing 20% with 111 violations.
    elapsed time = 00:00:00, memory = 2827.70 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:01, memory = 2827.70 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:01, memory = 2827.70 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:02, memory = 2827.70 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:02, memory = 2827.70 (MB).
    Completing 70% with 71 violations.
    elapsed time = 00:00:02, memory = 2827.70 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:03, memory = 2827.70 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:03, memory = 2827.70 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:07, memory = 2827.72 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:07, memory = 2830.61 (MB), peak = 3137.28 (MB)
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358201 um.
Total wire length on LAYER met2 = 496927 um.
Total wire length on LAYER met3 = 201924 um.
Total wire length on LAYER met4 = 91222 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172922.
Up-via summary (total 172922):

-------------------------
 FR_MASTERSLICE         0
            li1     69479
           met1     87237
           met2     13100
           met3      2967
           met4       139
-------------------------
                   172922


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2830.61 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2830.61 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2830.61 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2830.61 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2830.61 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:02, memory = 2830.61 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:02, memory = 2830.61 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 2830.61 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:07, memory = 2830.61 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:12, memory = 2830.61 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:12, memory = 2830.61 (MB), peak = 3137.28 (MB)
Total wire length = 1154867 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358212 um.
Total wire length on LAYER met2 = 496922 um.
Total wire length on LAYER met3 = 201911 um.
Total wire length on LAYER met4 = 91222 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172916.
Up-via summary (total 172916):

-------------------------
 FR_MASTERSLICE         0
            li1     69479
           met1     87235
           met2     13096
           met3      2967
           met4       139
-------------------------
                   172916


[INFO DRT-0198] Complete detail routing.
Total wire length = 1154867 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358212 um.
Total wire length on LAYER met2 = 496922 um.
Total wire length on LAYER met3 = 201911 um.
Total wire length on LAYER met4 = 91222 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172916.
Up-via summary (total 172916):

-------------------------
 FR_MASTERSLICE         0
            li1     69479
           met1     87235
           met2     13096
           met3      2967
           met4       139
-------------------------
                   172916


[INFO DRT-0267] cpu time = 00:09:56, elapsed time = 00:01:08, memory = 2830.61 (MB), peak = 3137.28 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 4 net violations.
[INFO ANT-0001] Found 4 pin violations.
[INFO GRT-0012] Found 4 antenna violations.
[INFO GRT-0015] Inserted 6 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3289 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 403 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12629 groups.
#scanned instances     = 27369
#unique  instances     = 403
#stdCellGenAp          = 15098
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9904
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69612
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:17, elapsed time = 00:01:15, memory = 2832.15 (MB), peak = 3137.28 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196867

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58363.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45116.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23377.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5223.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1313.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 84.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2832.15 (MB), peak = 3137.28 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83053 vertical wires in 3 frboxes and 50423 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9539 vertical wires in 3 frboxes and 15368 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 2832.16 (MB), peak = 3137.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2832.16 (MB), peak = 3137.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2832.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2832.16 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:05, memory = 2832.16 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:07, memory = 2832.16 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:08, memory = 2832.16 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:11, memory = 2832.16 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:12, memory = 2832.16 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:14, memory = 2832.16 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:18, memory = 2832.16 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:20, memory = 2832.16 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      0      1      4
Recheck              0      0      4      2
Short                1     18      8      0
[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:00:20, memory = 2857.54 (MB), peak = 3137.28 (MB)
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358205 um.
Total wire length on LAYER met2 = 496831 um.
Total wire length on LAYER met3 = 201923 um.
Total wire length on LAYER met4 = 91316 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172921.
Up-via summary (total 172921):

-------------------------
 FR_MASTERSLICE         0
            li1     69486
           met1     87237
           met2     13090
           met3      2969
           met4       139
-------------------------
                   172921


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:01, memory = 2857.54 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:03, memory = 2857.54 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:05, memory = 2857.54 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:07, memory = 2857.54 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:08, memory = 2857.54 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:11, memory = 2857.54 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:12, memory = 2857.54 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:14, memory = 2857.54 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:16, memory = 2895.25 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:18, memory = 2857.54 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met2   met3
Short                6      4
[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:00:18, memory = 2857.54 (MB), peak = 3137.28 (MB)
Total wire length = 1154877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358211 um.
Total wire length on LAYER met2 = 496828 um.
Total wire length on LAYER met3 = 201922 um.
Total wire length on LAYER met4 = 91318 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172914.
Up-via summary (total 172914):

-------------------------
 FR_MASTERSLICE         0
            li1     69485
           met1     87231
           met2     13090
           met3      2969
           met4       139
-------------------------
                   172914


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 2857.54 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:01, memory = 2857.54 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 2857.54 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 2857.54 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met2   met3
Short                7      3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2857.54 (MB), peak = 3137.28 (MB)
Total wire length = 1154872 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358211 um.
Total wire length on LAYER met2 = 496826 um.
Total wire length on LAYER met3 = 201919 um.
Total wire length on LAYER met4 = 91318 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172914.
Up-via summary (total 172914):

-------------------------
 FR_MASTERSLICE         0
            li1     69485
           met1     87231
           met2     13090
           met3      2969
           met4       139
-------------------------
                   172914


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:01, memory = 2857.54 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:02, memory = 2857.54 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:03, memory = 2857.93 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:05, memory = 2884.07 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:06, memory = 2969.30 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:08, memory = 3143.95 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:13, memory = 3205.93 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:17, memory = 3275.22 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:18, memory = 3275.22 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:20, memory = 3275.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:49, elapsed time = 00:00:20, memory = 3275.71 (MB), peak = 3283.05 (MB)
Total wire length = 1154874 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358230 um.
Total wire length on LAYER met2 = 496809 um.
Total wire length on LAYER met3 = 201901 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172925.
Up-via summary (total 172925):

-------------------------
 FR_MASTERSLICE         0
            li1     69485
           met1     87236
           met2     13096
           met3      2969
           met4       139
-------------------------
                   172925


[INFO DRT-0198] Complete detail routing.
Total wire length = 1154874 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358230 um.
Total wire length on LAYER met2 = 496809 um.
Total wire length on LAYER met3 = 201901 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172925.
Up-via summary (total 172925):

-------------------------
 FR_MASTERSLICE         0
            li1     69485
           met1     87236
           met2     13096
           met3      2969
           met4       139
-------------------------
                   172925


[INFO DRT-0267] cpu time = 00:09:41, elapsed time = 00:01:01, memory = 3275.71 (MB), peak = 3283.05 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3289 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 403 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12630 groups.
#scanned instances     = 27370
#unique  instances     = 403
#stdCellGenAp          = 15098
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9904
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69612
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:22, elapsed time = 00:01:15, memory = 3211.63 (MB), peak = 3283.05 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196866

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58363.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45116.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23377.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5223.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1313.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 84.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3211.79 (MB), peak = 3283.05 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83053 vertical wires in 3 frboxes and 50423 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9508 vertical wires in 3 frboxes and 15454 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 3148.02 (MB), peak = 3283.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3148.02 (MB), peak = 3283.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 3177.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 3177.51 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:05, memory = 3128.02 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:07, memory = 3128.02 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:09, memory = 3130.27 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:11, memory = 3130.27 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:13, memory = 3130.44 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:15, memory = 3130.44 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:17, memory = 3164.70 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:18, memory = 3073.83 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:03:31, elapsed time = 00:00:19, memory = 3095.34 (MB), peak = 3283.05 (MB)
Total wire length = 1154877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496811 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172930.
Up-via summary (total 172930):

-------------------------
 FR_MASTERSLICE         0
            li1     69486
           met1     87242
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172930


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 3095.34 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 3121.67 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 3126.44 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:07, memory = 3126.44 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:11, memory = 3126.44 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:14, memory = 3127.18 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:16, memory = 3215.10 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:18, memory = 3127.41 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:20, memory = 3127.41 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:21, memory = 3127.41 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:32, elapsed time = 00:00:21, memory = 3127.41 (MB), peak = 3283.05 (MB)
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172924.
Up-via summary (total 172924):

-------------------------
 FR_MASTERSLICE         0
            li1     69486
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172924


[INFO DRT-0198] Complete detail routing.
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172924.
Up-via summary (total 172924):

-------------------------
 FR_MASTERSLICE         0
            li1     69486
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172924


[INFO DRT-0267] cpu time = 00:07:04, elapsed time = 00:00:41, memory = 3127.41 (MB), peak = 3283.05 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3289 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 403 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12630 groups.
#scanned instances     = 27371
#unique  instances     = 403
#stdCellGenAp          = 15098
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9904
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69612
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:23, elapsed time = 00:01:16, memory = 3090.68 (MB), peak = 3283.05 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196866

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58363.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45116.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23377.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5223.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1313.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 84.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3090.68 (MB), peak = 3283.05 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83053 vertical wires in 3 frboxes and 50423 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9530 vertical wires in 3 frboxes and 15412 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 3090.71 (MB), peak = 3283.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3090.71 (MB), peak = 3283.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 3090.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 3090.71 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:05, memory = 3090.71 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:07, memory = 3090.71 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:08, memory = 3090.71 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:11, memory = 3090.71 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:12, memory = 3090.71 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:14, memory = 3090.72 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:16, memory = 3124.79 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:18, memory = 3090.90 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:00:18, memory = 3090.90 (MB), peak = 3283.05 (MB)
Total wire length = 1154877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496811 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172931.
Up-via summary (total 172931):

-------------------------
 FR_MASTERSLICE         0
            li1     69487
           met1     87242
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172931


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 3090.90 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 3090.90 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 3090.90 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:07, memory = 3091.18 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:08, memory = 3091.18 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:10, memory = 3091.18 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:14, memory = 3091.23 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:17, memory = 3091.23 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:19, memory = 3124.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:21, memory = 3091.56 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:31, elapsed time = 00:00:21, memory = 3091.56 (MB), peak = 3283.05 (MB)
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172925.
Up-via summary (total 172925):

-------------------------
 FR_MASTERSLICE         0
            li1     69487
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172925


[INFO DRT-0198] Complete detail routing.
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172925.
Up-via summary (total 172925):

-------------------------
 FR_MASTERSLICE         0
            li1     69487
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172925


[INFO DRT-0267] cpu time = 00:06:54, elapsed time = 00:00:40, memory = 3091.56 (MB), peak = 3283.05 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3289 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 403 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12630 groups.
#scanned instances     = 27372
#unique  instances     = 403
#stdCellGenAp          = 15098
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9904
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69612
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:22, elapsed time = 00:01:15, memory = 3091.67 (MB), peak = 3283.05 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196866

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58363.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45116.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23377.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5223.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1313.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 84.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3091.67 (MB), peak = 3283.05 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83053 vertical wires in 3 frboxes and 50423 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9553 vertical wires in 3 frboxes and 15544 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 3091.66 (MB), peak = 3283.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3091.66 (MB), peak = 3283.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 3091.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 3091.66 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:08, memory = 3091.66 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:09, memory = 3125.14 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:11, memory = 3091.66 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:13, memory = 3092.07 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:15, memory = 3092.07 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:17, memory = 3092.07 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:19, memory = 3126.25 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:20, memory = 3092.07 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Metal Spacing        4
Recheck              1
Short                7
[INFO DRT-0267] cpu time = 00:03:23, elapsed time = 00:00:20, memory = 3108.21 (MB), peak = 3283.05 (MB)
Total wire length = 1154876 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358241 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172925.
Up-via summary (total 172925):

-------------------------
 FR_MASTERSLICE         0
            li1     69487
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172925


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:01, memory = 3108.21 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:03, memory = 3108.21 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:05, memory = 3108.21 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:07, memory = 3108.21 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:08, memory = 3108.21 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:11, memory = 3108.21 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:12, memory = 3108.21 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:16, memory = 3108.21 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:18, memory = 3108.21 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:20, memory = 3108.21 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:00:20, memory = 3108.21 (MB), peak = 3283.05 (MB)
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172926.
Up-via summary (total 172926):

-------------------------
 FR_MASTERSLICE         0
            li1     69488
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172926


[INFO DRT-0198] Complete detail routing.
Total wire length = 1154873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 358238 um.
Total wire length on LAYER met2 = 496808 um.
Total wire length on LAYER met3 = 201893 um.
Total wire length on LAYER met4 = 91336 um.
Total wire length on LAYER met5 = 6596 um.
Total number of vias = 172926.
Up-via summary (total 172926):

-------------------------
 FR_MASTERSLICE         0
            li1     69488
           met1     87236
           met2     13094
           met3      2969
           met4       139
-------------------------
                   172926


[INFO DRT-0267] cpu time = 00:06:46, elapsed time = 00:00:41, memory = 3108.21 (MB), peak = 3283.05 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
Elapsed time: 24:47.32[h:]min:sec. CPU time: user 13431.46 sys 39.69 (905%). Peak memory: 3361840KB.
