#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7faef3821fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7faef3819930 .scope module, "tb_processor_pipelined" "tb_processor_pipelined" 3 14;
 .timescale -9 -12;
P_0x7faef38313f0 .param/l "CLK_PERIOD" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x7faef3831430 .param/l "MAX_CYCLES" 0 3 18, +C4<00000000000000011000011010100000>;
v0x7faef384e030_0 .var "clock", 0 0;
v0x7faef384e0f0_0 .var/i "cycle_count", 31 0;
v0x7faef384e190_0 .net "debug_cycle", 31 0, L_0x7faef384e8e0;  1 drivers
v0x7faef384e260_0 .net "debug_instr", 15 0, L_0x7faef384e820;  1 drivers
v0x7faef384e310_0 .net "debug_pc", 15 0, L_0x7faef384e7b0;  1 drivers
v0x7faef384e3e0_0 .var/i "file_handle", 31 0;
v0x7faef384e480_0 .net "halt", 0 0, L_0x7faef384e9b0;  1 drivers
v0x7faef384e530_0 .var/i "mem_init_idx", 31 0;
v0x7faef384e5d0_0 .var "program_file", 1599 0;
v0x7faef384e700_0 .var "reset", 0 0;
E_0x7faef3831330 .event posedge, v0x7faef384b6f0_0;
S_0x7faef3812d50 .scope module, "dut" "processor_pipelined" 3 34, 4 25 0, S_0x7faef3819930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 16 "debug_pc";
    .port_info 4 /OUTPUT 16 "debug_instr";
    .port_info 5 /OUTPUT 32 "debug_cycle";
P_0x7faee300e400 .param/l "ADD" 1 4 53, C4<0000>;
P_0x7faee300e440 .param/l "ADDI" 1 4 44, C4<001>;
P_0x7faee300e480 .param/l "ALU_ADD" 1 4 72, C4<000>;
P_0x7faee300e4c0 .param/l "ALU_AND" 1 4 74, C4<010>;
P_0x7faee300e500 .param/l "ALU_NOR" 1 4 78, C4<110>;
P_0x7faee300e540 .param/l "ALU_OR" 1 4 75, C4<011>;
P_0x7faee300e580 .param/l "ALU_SLT" 1 4 76, C4<100>;
P_0x7faee300e5c0 .param/l "ALU_SUB" 1 4 73, C4<001>;
P_0x7faee300e600 .param/l "ALU_XOR" 1 4 77, C4<101>;
P_0x7faee300e640 .param/l "AND" 1 4 56, C4<0011>;
P_0x7faee300e680 .param/l "J" 1 4 45, C4<010>;
P_0x7faee300e6c0 .param/l "JAL" 1 4 46, C4<011>;
P_0x7faee300e700 .param/l "JEQ" 1 4 49, C4<110>;
P_0x7faee300e740 .param/l "JR" 1 4 60, C4<1000>;
P_0x7faee300e780 .param/l "LINK_REG" 1 4 66, C4<111>;
P_0x7faee300e7c0 .param/l "LW" 1 4 47, C4<100>;
P_0x7faee300e800 .param/l "MEM_SIZE" 0 4 38, +C4<00000000000000000010000000000000>;
P_0x7faee300e840 .param/l "NOP" 1 4 69, C4<0000000000000000>;
P_0x7faee300e880 .param/l "NOR" 1 4 59, C4<0110>;
P_0x7faee300e8c0 .param/l "NUM_REGS" 0 4 39, +C4<00000000000000000000000000001000>;
P_0x7faee300e900 .param/l "OR" 1 4 55, C4<0010>;
P_0x7faee300e940 .param/l "REG_BITS" 0 4 40, +C4<00000000000000000000000000000011>;
P_0x7faee300e980 .param/l "SLL" 1 4 61, C4<1001>;
P_0x7faee300e9c0 .param/l "SLT" 1 4 57, C4<0100>;
P_0x7faee300ea00 .param/l "SLTI" 1 4 50, C4<111>;
P_0x7faee300ea40 .param/l "SRA" 1 4 63, C4<1011>;
P_0x7faee300ea80 .param/l "SRL" 1 4 62, C4<1010>;
P_0x7faee300eac0 .param/l "SUB" 1 4 54, C4<0001>;
P_0x7faee300eb00 .param/l "SW" 1 4 48, C4<101>;
P_0x7faee300eb40 .param/l "THREE_REG" 1 4 43, C4<000>;
P_0x7faee300eb80 .param/l "XOR" 1 4 58, C4<0101>;
L_0x7faef384e7b0 .functor BUFZ 16, v0x7faef38444d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7faef384e820 .functor BUFZ 16, v0x7faef3843980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7faef384e8e0 .functor BUFZ 32, v0x7faef384b790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faef384e9b0 .functor BUFZ 1, v0x7faef384baf0_0, C4<0>, C4<0>, C4<0>;
L_0x7faef384f030 .functor AND 1, L_0x7faef384ee00, L_0x7faef384ef50, C4<1>, C4<1>;
L_0x7faef384f350 .functor AND 1, L_0x7faef384f150, L_0x7faef384f270, C4<1>, C4<1>;
L_0x7faef384f440 .functor OR 1, L_0x7faef384f030, L_0x7faef384f350, C4<0>, C4<0>;
L_0x7faef384f570 .functor AND 1, L_0x7faef384ea60, L_0x7faef384f440, C4<1>, C4<1>;
L_0x7faef384f660 .functor BUFZ 1, L_0x7faef384f570, C4<0>, C4<0>, C4<0>;
L_0x7faef384f760 .functor BUFZ 1, L_0x7faef384f570, C4<0>, C4<0>, C4<0>;
L_0x7faef384feb0 .functor OR 1, L_0x7faef384fc20, L_0x7faef384fdd0, C4<0>, C4<0>;
L_0x7faef3850f10 .functor OR 1, L_0x7faef3850b20, L_0x7faef38508a0, C4<0>, C4<0>;
L_0x7faef38511f0 .functor OR 1, L_0x7faef3850f10, L_0x7faef3851020, C4<0>, C4<0>;
L_0x7faef3850320 .functor OR 1, L_0x7faef38511f0, L_0x7faef3851480, C4<0>, C4<0>;
L_0x7faef3851740 .functor BUFZ 3, v0x7faef384b2d0_0, C4<000>, C4<000>, C4<000>;
L_0x7faef38521f0 .functor AND 1, L_0x7faef3851cf0, L_0x7faef3851ec0, C4<1>, C4<1>;
L_0x7faef3852f50 .functor OR 1, L_0x7faef38518e0, L_0x7faef3851b30, C4<0>, C4<0>;
L_0x7faef3853420 .functor OR 1, L_0x7faef3852f50, L_0x7faef38521f0, C4<0>, C4<0>;
L_0x7faef3853490 .functor AND 1, L_0x7faef38519f0, L_0x7faef3853140, C4<1>, C4<1>;
L_0x7faef38535f0 .functor OR 1, L_0x7faef3853420, L_0x7faef3853490, C4<0>, C4<0>;
L_0x7faef3853660 .functor BUFZ 1, L_0x7faef38535f0, C4<0>, C4<0>, C4<0>;
L_0x7faef38537d0 .functor BUFZ 1, L_0x7faef38535f0, C4<0>, C4<0>, C4<0>;
L_0x7faef3854b10 .functor AND 1, L_0x7faef3854760, L_0x7faef3854a30, C4<1>, C4<1>;
L_0x7faef3854e10 .functor BUFZ 16, L_0x7faef3855060, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7faef3856f60 .functor BUFZ 16, L_0x7faef3856da0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7faef3857960 .functor BUFZ 16, L_0x7faef3854ef0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7faef38436b0_0 .var "A2", 15 0;
v0x7faef3843770_0 .var "B2", 15 0;
v0x7faef3843820_0 .var "B3", 15 0;
v0x7faef38438e0_0 .net "EQ", 0 0, L_0x7faef3853140;  1 drivers
v0x7faef3843980_0 .var "IR1", 15 0;
v0x7faef3843a70_0 .var "IR2", 15 0;
v0x7faef3843b20_0 .var "IR3", 15 0;
v0x7faef3843bd0_0 .var "IR4", 15 0;
v0x7faef3843c80_0 .var "IR5", 15 0;
v0x7faef3843d90_0 .net "MUXalu1", 1 0, v0x7faef384ca30_0;  1 drivers
v0x7faef3843e40_0 .net "MUXalu2", 1 0, v0x7faef384cb90_0;  1 drivers
v0x7faef3843ef0_0 .net "MUXalu3", 0 0, L_0x7faef3851620;  1 drivers
v0x7faef3843f90_0 .net "MUXb", 0 0, L_0x7faef3850080;  1 drivers
v0x7faef3844030_0 .net "MUXifpc", 0 0, L_0x7faef38537d0;  1 drivers
v0x7faef38440d0_0 .net "MUXjmp", 15 0, L_0x7faef38539c0;  1 drivers
v0x7faef3844180_0 .net "MUXmout", 0 0, L_0x7faef3853d80;  1 drivers
v0x7faef3844220_0 .net "MUXr1", 0 0, L_0x7faef384f940;  1 drivers
v0x7faef38443b0_0 .net "MUXrw", 1 0, L_0x7faef3854420;  1 drivers
v0x7faef3844440_0 .net "MUXtgt", 0 0, L_0x7faef3854600;  1 drivers
v0x7faef38444d0_0 .var "PC0", 15 0;
v0x7faef3844580_0 .var "PC1", 15 0;
v0x7faef3844630_0 .var "PC2", 15 0;
v0x7faef38446e0_0 .var "PC3", 15 0;
v0x7faef3844790_0 .var "PC4", 15 0;
L_0x7faef8050098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faef3844840_0 .net "Pnop1", 0 0, L_0x7faef8050098;  1 drivers
v0x7faef38448e0_0 .net "Pnop2", 0 0, L_0x7faef384f760;  1 drivers
v0x7faef3844980_0 .net "Pnop2_exec2", 0 0, L_0x7faef3853660;  1 drivers
v0x7faef3844a20_0 .net "Pstall", 0 0, L_0x7faef384f660;  1 drivers
v0x7faef3844ac0_0 .net "WEpc", 0 0, L_0x7faef3854fc0;  1 drivers
v0x7faef3844b60_0 .net "WEram", 0 0, L_0x7faef3853ed0;  1 drivers
v0x7faef3844c00_0 .net "WEreg", 0 0, L_0x7faef3854b10;  1 drivers
L_0x7faef8050320 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7faef3844ca0_0 .net/2u *"_ivl_100", 2 0, L_0x7faef8050320;  1 drivers
v0x7faef3844d50_0 .net *"_ivl_102", 0 0, L_0x7faef38508a0;  1 drivers
v0x7faef38442c0_0 .net *"_ivl_105", 0 0, L_0x7faef3850f10;  1 drivers
v0x7faef3844fe0_0 .net *"_ivl_107", 2 0, L_0x7faef3850f80;  1 drivers
L_0x7faef8050368 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7faef3845070_0 .net/2u *"_ivl_108", 2 0, L_0x7faef8050368;  1 drivers
v0x7faef3845100_0 .net *"_ivl_110", 0 0, L_0x7faef3851020;  1 drivers
v0x7faef3845190_0 .net *"_ivl_113", 0 0, L_0x7faef38511f0;  1 drivers
v0x7faef3845230_0 .net *"_ivl_115", 2 0, L_0x7faef38512e0;  1 drivers
L_0x7faef80503b0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7faef38452e0_0 .net/2u *"_ivl_116", 2 0, L_0x7faef80503b0;  1 drivers
v0x7faef3845390_0 .net *"_ivl_118", 0 0, L_0x7faef3851480;  1 drivers
v0x7faef3845430_0 .net *"_ivl_121", 0 0, L_0x7faef3850320;  1 drivers
L_0x7faef80503f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faef38454d0_0 .net/2u *"_ivl_122", 0 0, L_0x7faef80503f8;  1 drivers
L_0x7faef8050440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7faef3845580_0 .net/2u *"_ivl_124", 0 0, L_0x7faef8050440;  1 drivers
v0x7faef3845630_0 .net *"_ivl_131", 2 0, L_0x7faef3851840;  1 drivers
L_0x7faef8050488 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7faef38456e0_0 .net/2u *"_ivl_132", 2 0, L_0x7faef8050488;  1 drivers
v0x7faef3845790_0 .net *"_ivl_137", 2 0, L_0x7faef3851a90;  1 drivers
L_0x7faef80504d0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7faef3845840_0 .net/2u *"_ivl_138", 2 0, L_0x7faef80504d0;  1 drivers
v0x7faef38458f0_0 .net *"_ivl_143", 2 0, L_0x7faef3851c50;  1 drivers
L_0x7faef8050518 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7faef38459a0_0 .net/2u *"_ivl_144", 2 0, L_0x7faef8050518;  1 drivers
v0x7faef3845a50_0 .net *"_ivl_149", 2 0, L_0x7faef3851e20;  1 drivers
L_0x7faef8050560 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3845b00_0 .net/2u *"_ivl_150", 2 0, L_0x7faef8050560;  1 drivers
v0x7faef3845bb0_0 .net *"_ivl_152", 0 0, L_0x7faef3851cf0;  1 drivers
v0x7faef3845c50_0 .net *"_ivl_155", 3 0, L_0x7faef3852000;  1 drivers
L_0x7faef80505a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7faef3845d00_0 .net/2u *"_ivl_156", 3 0, L_0x7faef80505a8;  1 drivers
v0x7faef3845db0_0 .net *"_ivl_158", 0 0, L_0x7faef3851ec0;  1 drivers
v0x7faef3845e50_0 .net *"_ivl_16", 0 0, L_0x7faef384ee00;  1 drivers
L_0x7faef80505f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3845ef0_0 .net/2u *"_ivl_162", 1 0, L_0x7faef80505f0;  1 drivers
v0x7faef3845fa0_0 .net *"_ivl_164", 0 0, L_0x7faef38522e0;  1 drivers
L_0x7faef8050638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faef3846040_0 .net/2u *"_ivl_166", 1 0, L_0x7faef8050638;  1 drivers
v0x7faef38460f0_0 .net *"_ivl_168", 0 0, L_0x7faef38520a0;  1 drivers
L_0x7faef8050680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faef3846190_0 .net/2u *"_ivl_170", 1 0, L_0x7faef8050680;  1 drivers
v0x7faef3846240_0 .net *"_ivl_172", 0 0, L_0x7faef3852560;  1 drivers
v0x7faef38462e0_0 .net *"_ivl_174", 15 0, L_0x7faef3852400;  1 drivers
v0x7faef3846390_0 .net *"_ivl_176", 15 0, L_0x7faef38524c0;  1 drivers
L_0x7faef8050008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3844e00_0 .net/2u *"_ivl_18", 2 0, L_0x7faef8050008;  1 drivers
L_0x7faef80506c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3844eb0_0 .net/2u *"_ivl_180", 1 0, L_0x7faef80506c8;  1 drivers
v0x7faef3846420_0 .net *"_ivl_182", 0 0, L_0x7faef38529c0;  1 drivers
L_0x7faef8050710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faef38464b0_0 .net/2u *"_ivl_184", 1 0, L_0x7faef8050710;  1 drivers
v0x7faef3846540_0 .net *"_ivl_186", 0 0, L_0x7faef3852680;  1 drivers
L_0x7faef8050758 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faef38465d0_0 .net/2u *"_ivl_188", 1 0, L_0x7faef8050758;  1 drivers
v0x7faef3846660_0 .net *"_ivl_190", 0 0, L_0x7faef3852760;  1 drivers
v0x7faef38466f0_0 .net *"_ivl_192", 15 0, L_0x7faef3852b00;  1 drivers
v0x7faef3846790_0 .net *"_ivl_194", 15 0, L_0x7faef3852eb0;  1 drivers
v0x7faef3846840_0 .net *"_ivl_20", 0 0, L_0x7faef384ef50;  1 drivers
v0x7faef38468e0_0 .net *"_ivl_201", 0 0, L_0x7faef3852f50;  1 drivers
v0x7faef3846980_0 .net *"_ivl_203", 0 0, L_0x7faef3853420;  1 drivers
v0x7faef3846a20_0 .net *"_ivl_205", 0 0, L_0x7faef3853490;  1 drivers
v0x7faef3846ac0_0 .net *"_ivl_213", 15 0, L_0x7faef3853540;  1 drivers
v0x7faef3846b70_0 .net *"_ivl_214", 15 0, L_0x7faef3853840;  1 drivers
L_0x7faef80507a0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7faef3846c20_0 .net/2u *"_ivl_216", 15 0, L_0x7faef80507a0;  1 drivers
v0x7faef3846cd0_0 .net *"_ivl_218", 15 0, L_0x7faef3853260;  1 drivers
L_0x7faef80507e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3846d80_0 .net/2u *"_ivl_220", 2 0, L_0x7faef80507e8;  1 drivers
v0x7faef3846e30_0 .net *"_ivl_223", 12 0, L_0x7faef3853380;  1 drivers
v0x7faef3846ee0_0 .net *"_ivl_224", 15 0, L_0x7faef3853b20;  1 drivers
v0x7faef3846f90_0 .net *"_ivl_226", 15 0, L_0x7faef3853c40;  1 drivers
v0x7faef3847040_0 .net *"_ivl_23", 0 0, L_0x7faef384f030;  1 drivers
v0x7faef38470e0_0 .net *"_ivl_233", 0 0, L_0x7faef3853ce0;  1 drivers
L_0x7faef8050830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7faef3847190_0 .net/2u *"_ivl_234", 0 0, L_0x7faef8050830;  1 drivers
L_0x7faef8050878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faef3847240_0 .net/2u *"_ivl_236", 0 0, L_0x7faef8050878;  1 drivers
v0x7faef38472f0_0 .net *"_ivl_24", 0 0, L_0x7faef384f150;  1 drivers
L_0x7faef80508c0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7faef3847390_0 .net/2u *"_ivl_242", 2 0, L_0x7faef80508c0;  1 drivers
v0x7faef3847440_0 .net *"_ivl_244", 0 0, L_0x7faef3854220;  1 drivers
L_0x7faef8050908 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faef38474e0_0 .net/2u *"_ivl_246", 1 0, L_0x7faef8050908;  1 drivers
L_0x7faef8050950 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3847590_0 .net/2u *"_ivl_248", 2 0, L_0x7faef8050950;  1 drivers
v0x7faef3847640_0 .net *"_ivl_250", 0 0, L_0x7faef3851520;  1 drivers
L_0x7faef8050998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faef38476e0_0 .net/2u *"_ivl_252", 1 0, L_0x7faef8050998;  1 drivers
L_0x7faef80509e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3847790_0 .net/2u *"_ivl_254", 1 0, L_0x7faef80509e0;  1 drivers
v0x7faef3847840_0 .net *"_ivl_256", 1 0, L_0x7faef3854560;  1 drivers
L_0x7faef8050050 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef38478f0_0 .net/2u *"_ivl_26", 2 0, L_0x7faef8050050;  1 drivers
L_0x7faef8050a28 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7faef38479a0_0 .net/2u *"_ivl_260", 2 0, L_0x7faef8050a28;  1 drivers
v0x7faef3847a50_0 .net *"_ivl_262", 0 0, L_0x7faef3854870;  1 drivers
L_0x7faef8050a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7faef3847af0_0 .net/2u *"_ivl_264", 0 0, L_0x7faef8050a70;  1 drivers
L_0x7faef8050ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faef3847ba0_0 .net/2u *"_ivl_266", 0 0, L_0x7faef8050ab8;  1 drivers
v0x7faef3847c50_0 .net *"_ivl_271", 0 0, L_0x7faef3854760;  1 drivers
v0x7faef3847d00_0 .net *"_ivl_273", 2 0, L_0x7faef3854990;  1 drivers
L_0x7faef8050b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3847db0_0 .net/2u *"_ivl_274", 2 0, L_0x7faef8050b00;  1 drivers
v0x7faef3847e60_0 .net *"_ivl_276", 0 0, L_0x7faef3854a30;  1 drivers
v0x7faef3847f00_0 .net *"_ivl_28", 0 0, L_0x7faef384f270;  1 drivers
v0x7faef3847fa0_0 .net *"_ivl_282", 15 0, L_0x7faef3855060;  1 drivers
v0x7faef3848050_0 .net *"_ivl_285", 12 0, L_0x7faef3854c50;  1 drivers
v0x7faef3848100_0 .net *"_ivl_286", 14 0, L_0x7faef3854cf0;  1 drivers
L_0x7faef8050b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef38481b0_0 .net *"_ivl_289", 1 0, L_0x7faef8050b48;  1 drivers
L_0x7faef8050b90 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7faef3848260_0 .net/2u *"_ivl_292", 15 0, L_0x7faef8050b90;  1 drivers
v0x7faef3848310_0 .net *"_ivl_294", 15 0, L_0x7faef38553c0;  1 drivers
v0x7faef38483c0_0 .net *"_ivl_299", 2 0, L_0x7faef38551c0;  1 drivers
L_0x7faef8050bd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3848470_0 .net/2u *"_ivl_300", 2 0, L_0x7faef8050bd8;  1 drivers
L_0x7faef8050c20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3848520_0 .net/2u *"_ivl_306", 2 0, L_0x7faef8050c20;  1 drivers
v0x7faef38485d0_0 .net *"_ivl_308", 0 0, L_0x7faef38558e0;  1 drivers
v0x7faef3848670_0 .net *"_ivl_31", 0 0, L_0x7faef384f350;  1 drivers
L_0x7faef8050c68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faef3848710_0 .net/2u *"_ivl_310", 15 0, L_0x7faef8050c68;  1 drivers
v0x7faef38487c0_0 .net *"_ivl_312", 15 0, L_0x7faef3855560;  1 drivers
v0x7faef3848870_0 .net *"_ivl_314", 4 0, L_0x7faef3855600;  1 drivers
L_0x7faef8050cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3848920_0 .net *"_ivl_317", 1 0, L_0x7faef8050cb0;  1 drivers
L_0x7faef8050cf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef38489d0_0 .net/2u *"_ivl_320", 2 0, L_0x7faef8050cf8;  1 drivers
v0x7faef3848a80_0 .net *"_ivl_322", 0 0, L_0x7faef3855d40;  1 drivers
L_0x7faef8050d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faef3848b20_0 .net/2u *"_ivl_324", 15 0, L_0x7faef8050d40;  1 drivers
v0x7faef3848bd0_0 .net *"_ivl_326", 15 0, L_0x7faef3855a00;  1 drivers
v0x7faef3848c80_0 .net *"_ivl_328", 4 0, L_0x7faef3855aa0;  1 drivers
v0x7faef3848d30_0 .net *"_ivl_33", 0 0, L_0x7faef384f440;  1 drivers
L_0x7faef8050d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3848dd0_0 .net *"_ivl_331", 1 0, L_0x7faef8050d88;  1 drivers
L_0x7faef8050dd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef3848e80_0 .net/2u *"_ivl_334", 2 0, L_0x7faef8050dd0;  1 drivers
v0x7faef3848f30_0 .net *"_ivl_337", 12 0, L_0x7faef38561c0;  1 drivers
v0x7faef3848fe0_0 .net *"_ivl_338", 15 0, L_0x7faef3855e60;  1 drivers
L_0x7faef8050e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3849090_0 .net/2u *"_ivl_342", 1 0, L_0x7faef8050e18;  1 drivers
v0x7faef3849140_0 .net *"_ivl_344", 0 0, L_0x7faef3856060;  1 drivers
L_0x7faef8050e60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faef38491e0_0 .net/2u *"_ivl_346", 1 0, L_0x7faef8050e60;  1 drivers
v0x7faef3849290_0 .net *"_ivl_348", 0 0, L_0x7faef3856660;  1 drivers
L_0x7faef8050ea8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faef3849330_0 .net/2u *"_ivl_350", 1 0, L_0x7faef8050ea8;  1 drivers
v0x7faef38493e0_0 .net *"_ivl_352", 0 0, L_0x7faef3856360;  1 drivers
v0x7faef3849480_0 .net *"_ivl_354", 15 0, L_0x7faef3856440;  1 drivers
v0x7faef3849530_0 .net *"_ivl_356", 15 0, L_0x7faef3856560;  1 drivers
L_0x7faef8050ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef38495e0_0 .net/2u *"_ivl_360", 1 0, L_0x7faef8050ef0;  1 drivers
v0x7faef3849690_0 .net *"_ivl_362", 0 0, L_0x7faef38567c0;  1 drivers
L_0x7faef8050f38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faef3849730_0 .net/2u *"_ivl_364", 1 0, L_0x7faef8050f38;  1 drivers
v0x7faef38497e0_0 .net *"_ivl_366", 0 0, L_0x7faef38568a0;  1 drivers
L_0x7faef8050f80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faef3849880_0 .net/2u *"_ivl_368", 1 0, L_0x7faef8050f80;  1 drivers
v0x7faef3849930_0 .net *"_ivl_370", 0 0, L_0x7faef3856980;  1 drivers
v0x7faef38499d0_0 .net *"_ivl_372", 15 0, L_0x7faef3856e80;  1 drivers
v0x7faef3849a80_0 .net *"_ivl_374", 15 0, L_0x7faef3856c40;  1 drivers
v0x7faef3849b30_0 .net *"_ivl_386", 15 0, L_0x7faef3854ef0;  1 drivers
v0x7faef3849be0_0 .net *"_ivl_388", 14 0, L_0x7faef3857150;  1 drivers
L_0x7faef8050fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faef3849c90_0 .net *"_ivl_391", 1 0, L_0x7faef8050fc8;  1 drivers
L_0x7faef8051010 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7faef3849d40_0 .net/2u *"_ivl_396", 15 0, L_0x7faef8051010;  1 drivers
v0x7faef3849df0_0 .net *"_ivl_398", 15 0, L_0x7faef3857620;  1 drivers
L_0x7faef8051058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faef3849ea0_0 .net/2u *"_ivl_402", 1 0, L_0x7faef8051058;  1 drivers
v0x7faef3849f50_0 .net *"_ivl_404", 0 0, L_0x7faef3857820;  1 drivers
L_0x7faef80510a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7faef3849ff0_0 .net/2u *"_ivl_406", 2 0, L_0x7faef80510a0;  1 drivers
L_0x7faef80510e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faef384a0a0_0 .net/2u *"_ivl_408", 1 0, L_0x7faef80510e8;  1 drivers
v0x7faef384a150_0 .net *"_ivl_410", 0 0, L_0x7faef3857e90;  1 drivers
v0x7faef384a1f0_0 .net *"_ivl_413", 2 0, L_0x7faef3857ab0;  1 drivers
v0x7faef384a2a0_0 .net *"_ivl_415", 2 0, L_0x7faef3857b50;  1 drivers
v0x7faef384a350_0 .net *"_ivl_416", 2 0, L_0x7faef3857bf0;  1 drivers
L_0x7faef80500e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faef384a400_0 .net/2u *"_ivl_42", 2 0, L_0x7faef80500e0;  1 drivers
v0x7faef384a4b0_0 .net *"_ivl_44", 0 0, L_0x7faef384f7d0;  1 drivers
L_0x7faef8050128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7faef384a550_0 .net/2u *"_ivl_46", 0 0, L_0x7faef8050128;  1 drivers
L_0x7faef8050170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faef384a600_0 .net/2u *"_ivl_48", 0 0, L_0x7faef8050170;  1 drivers
v0x7faef384a6b0_0 .net *"_ivl_53", 2 0, L_0x7faef384faa0;  1 drivers
L_0x7faef80501b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7faef384a760_0 .net/2u *"_ivl_54", 2 0, L_0x7faef80501b8;  1 drivers
v0x7faef384a810_0 .net *"_ivl_56", 0 0, L_0x7faef384fc20;  1 drivers
v0x7faef384a8b0_0 .net *"_ivl_59", 2 0, L_0x7faef384fcc0;  1 drivers
L_0x7faef8050200 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7faef384a960_0 .net/2u *"_ivl_60", 2 0, L_0x7faef8050200;  1 drivers
v0x7faef384aa10_0 .net *"_ivl_62", 0 0, L_0x7faef384fdd0;  1 drivers
v0x7faef384aab0_0 .net *"_ivl_65", 0 0, L_0x7faef384feb0;  1 drivers
L_0x7faef8050248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7faef384ab50_0 .net/2u *"_ivl_66", 0 0, L_0x7faef8050248;  1 drivers
L_0x7faef8050290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faef384ac00_0 .net/2u *"_ivl_68", 0 0, L_0x7faef8050290;  1 drivers
v0x7faef384acb0_0 .net *"_ivl_93", 2 0, L_0x7faef3850a60;  1 drivers
L_0x7faef80502d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7faef384ad60_0 .net/2u *"_ivl_94", 2 0, L_0x7faef80502d8;  1 drivers
v0x7faef384ae10_0 .net *"_ivl_96", 0 0, L_0x7faef3850b20;  1 drivers
v0x7faef384aeb0_0 .net *"_ivl_99", 2 0, L_0x7faef3850d10;  1 drivers
v0x7faef384af60_0 .net "aluOp", 2 0, L_0x7faef3851740;  1 drivers
v0x7faef384b010_0 .var "aluOut", 15 0;
v0x7faef384b0c0_0 .net "alu_imm7", 15 0, L_0x7faef3857300;  1 drivers
v0x7faef384b170_0 .net "alu_in1", 15 0, L_0x7faef38528a0;  1 drivers
v0x7faef384b220_0 .net "alu_in2", 15 0, L_0x7faef3852d90;  1 drivers
v0x7faef384b2d0_0 .var "alu_op_val", 2 0;
v0x7faef384b380_0 .net "alu_operand1", 15 0, L_0x7faef3856aa0;  1 drivers
v0x7faef384b430_0 .net "alu_operand2", 15 0, L_0x7faef3851380;  1 drivers
v0x7faef384b4e0_0 .var "alu_result", 15 0;
v0x7faef384b590_0 .net "b2_next", 15 0, L_0x7faef3855f00;  1 drivers
v0x7faef384b640_0 .net "b3_next", 15 0, L_0x7faef3856f60;  1 drivers
v0x7faef384b6f0_0 .net "clock", 0 0, v0x7faef384e030_0;  1 drivers
v0x7faef384b790_0 .var "cycle_count", 31 0;
v0x7faef384b840_0 .net "debug_cycle", 31 0, L_0x7faef384e8e0;  alias, 1 drivers
v0x7faef384b8f0_0 .net "debug_instr", 15 0, L_0x7faef384e820;  alias, 1 drivers
v0x7faef384b9a0_0 .net "debug_pc", 15 0, L_0x7faef384e7b0;  alias, 1 drivers
v0x7faef384ba50_0 .net "halt", 0 0, L_0x7faef384e9b0;  alias, 1 drivers
v0x7faef384baf0_0 .var "halted", 0 0;
v0x7faef384bb90_0 .var/i "i", 31 0;
v0x7faef384bc40_0 .net "instr_fetched", 15 0, L_0x7faef3854e10;  1 drivers
v0x7faef384bcf0_0 .net "ir1_reg1", 2 0, L_0x7faef384eb40;  1 drivers
v0x7faef384bda0_0 .net "ir1_reg2", 2 0, L_0x7faef384ec40;  1 drivers
v0x7faef384be50_0 .net "ir2_dest", 2 0, L_0x7faef384ed00;  1 drivers
v0x7faef384bf00_0 .net "ir2_is_lw", 0 0, L_0x7faef384ea60;  1 drivers
v0x7faef384bfa0_0 .net "ir2_reg1", 2 0, L_0x7faef38501e0;  1 drivers
v0x7faef384c050_0 .net "ir2_reg2", 2 0, L_0x7faef3850280;  1 drivers
v0x7faef384c100_0 .net "ir3_dest", 2 0, L_0x7faef3850430;  1 drivers
v0x7faef384c1b0_0 .net "ir3_writes", 0 0, L_0x7faef38506b0;  1 drivers
v0x7faef384c250_0 .net "ir4_dest", 2 0, L_0x7faef38504d0;  1 drivers
v0x7faef384c300_0 .net "ir4_writes", 0 0, L_0x7faef3850570;  1 drivers
v0x7faef384c3a0_0 .net "ir5_dest", 2 0, L_0x7faef3850610;  1 drivers
v0x7faef384c450_0 .net "ir5_writes", 0 0, L_0x7faef3850800;  1 drivers
v0x7faef384c4f0_0 .net "is_j", 0 0, L_0x7faef38518e0;  1 drivers
v0x7faef384c590_0 .net "is_jal", 0 0, L_0x7faef3851b30;  1 drivers
v0x7faef384c630_0 .net "is_jeq", 0 0, L_0x7faef38519f0;  1 drivers
v0x7faef384c6d0_0 .net "is_jr", 0 0, L_0x7faef38521f0;  1 drivers
v0x7faef384c770_0 .var "mOut", 15 0;
v0x7faef384c820_0 .net "mem_addr", 12 0, L_0x7faef38570b0;  1 drivers
v0x7faef384c8d0_0 .net "mem_data", 15 0, L_0x7faef3857960;  1 drivers
v0x7faef384c980_0 .net "mout_next", 15 0, L_0x7faef3857a10;  1 drivers
v0x7faef384ca30_0 .var "muxalu1_val", 1 0;
v0x7faef384cae0_0 .net "muxalu2_out", 15 0, L_0x7faef3856da0;  1 drivers
v0x7faef384cb90_0 .var "muxalu2_val", 1 0;
v0x7faef384cc40_0 .net "needs_stall", 0 0, L_0x7faef384f570;  1 drivers
v0x7faef384cce0_0 .net "pc_next", 15 0, L_0x7faef38554c0;  1 drivers
v0x7faef384cd90_0 .var "pc_unchanged_count", 3 0;
v0x7faef384ce40_0 .var "prev_pc0", 15 0;
v0x7faef384cef0_0 .net "r1_addr", 2 0, L_0x7faef3855260;  1 drivers
v0x7faef384cfa0_0 .net "r1_data", 15 0, L_0x7faef3855720;  1 drivers
v0x7faef384d050_0 .net "r2_addr", 2 0, L_0x7faef3855840;  1 drivers
v0x7faef384d100_0 .net "r2_data", 15 0, L_0x7faef3855bc0;  1 drivers
v0x7faef384d1b0 .array "ram", 8191 0, 15 0;
v0x7faef384d250 .array "regs", 7 0, 15 0;
v0x7faef384d2f0_0 .net "reset", 0 0, v0x7faef384e700_0;  1 drivers
v0x7faef384d390_0 .net "take_jump", 0 0, L_0x7faef38535f0;  1 drivers
v0x7faef384d430_0 .var "wbOut", 15 0;
v0x7faef384d4e0_0 .net "wb_addr", 2 0, L_0x7faef3857d50;  1 drivers
v0x7faef384d590_0 .net "wb_data", 15 0, L_0x7faef3857700;  1 drivers
v0x7faef384d640_0 .net "wb_opcode", 2 0, L_0x7faef3854180;  1 drivers
E_0x7faef3825e20 .event posedge, v0x7faef384d2f0_0, v0x7faef384b6f0_0;
E_0x7faef3825e60 .event anyedge, v0x7faef384af60_0, v0x7faef384b380_0, v0x7faef384b430_0, v0x7faef3843a70_0;
E_0x7faef3823e70 .event anyedge, v0x7faef3843a70_0;
E_0x7faef3823eb0/0 .event anyedge, v0x7faef384c1b0_0, v0x7faef384c100_0, v0x7faef384c050_0, v0x7faef384c300_0;
E_0x7faef3823eb0/1 .event anyedge, v0x7faef384c250_0, v0x7faef384c450_0, v0x7faef384c3a0_0;
E_0x7faef3823eb0 .event/or E_0x7faef3823eb0/0, E_0x7faef3823eb0/1;
E_0x7faef3823f30/0 .event anyedge, v0x7faef384c1b0_0, v0x7faef384c100_0, v0x7faef384bfa0_0, v0x7faef384c300_0;
E_0x7faef3823f30/1 .event anyedge, v0x7faef384c250_0, v0x7faef384c450_0, v0x7faef384c3a0_0;
E_0x7faef3823f30 .event/or E_0x7faef3823f30/0, E_0x7faef3823f30/1;
L_0x7faef384ea60 .ufunc/vec4 TD_tb_processor_pipelined.dut.is_lw, 1, v0x7faef3843a70_0 (v0x7faef3842da0_0) S_0x7faef3842be0;
L_0x7faef384eb40 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg1, 3, v0x7faef3843980_0 (v0x7faef3842000_0) S_0x7faef3841d90;
L_0x7faef384ec40 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7faef3843980_0 (v0x7faef3842330_0) S_0x7faef38420b0;
L_0x7faef384ed00 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7faef3843a70_0 (v0x7faef3840e60_0) S_0x7faef3811c60;
L_0x7faef384ee00 .cmp/eq 3, L_0x7faef384eb40, L_0x7faef384ed00;
L_0x7faef384ef50 .cmp/ne 3, L_0x7faef384eb40, L_0x7faef8050008;
L_0x7faef384f150 .cmp/eq 3, L_0x7faef384ec40, L_0x7faef384ed00;
L_0x7faef384f270 .cmp/ne 3, L_0x7faef384ec40, L_0x7faef8050050;
L_0x7faef384f7d0 .cmp/ne 3, L_0x7faef384eb40, L_0x7faef80500e0;
L_0x7faef384f940 .functor MUXZ 1, L_0x7faef8050170, L_0x7faef8050128, L_0x7faef384f7d0, C4<>;
L_0x7faef384faa0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843980_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef384fc20 .cmp/eq 3, L_0x7faef384faa0, L_0x7faef80501b8;
L_0x7faef384fcc0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843980_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef384fdd0 .cmp/eq 3, L_0x7faef384fcc0, L_0x7faef8050200;
L_0x7faef3850080 .functor MUXZ 1, L_0x7faef8050290, L_0x7faef8050248, L_0x7faef384feb0, C4<>;
L_0x7faef38501e0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg1, 3, v0x7faef3843a70_0 (v0x7faef3842000_0) S_0x7faef3841d90;
L_0x7faef3850280 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7faef3843a70_0 (v0x7faef3842330_0) S_0x7faef38420b0;
L_0x7faef3850430 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7faef3843b20_0 (v0x7faef3840e60_0) S_0x7faef3811c60;
L_0x7faef38504d0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7faef3843bd0_0 (v0x7faef3840e60_0) S_0x7faef3811c60;
L_0x7faef3850610 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7faef3843c80_0 (v0x7faef3840e60_0) S_0x7faef3811c60;
L_0x7faef38506b0 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7faef3843b20_0 (v0x7faef38434a0_0) S_0x7faef3843220;
L_0x7faef3850570 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7faef3843bd0_0 (v0x7faef38434a0_0) S_0x7faef3843220;
L_0x7faef3850800 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7faef3843c80_0 (v0x7faef38434a0_0) S_0x7faef3843220;
L_0x7faef3850a60 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef3850b20 .cmp/eq 3, L_0x7faef3850a60, L_0x7faef80502d8;
L_0x7faef3850d10 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef38508a0 .cmp/eq 3, L_0x7faef3850d10, L_0x7faef8050320;
L_0x7faef3850f80 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef3851020 .cmp/eq 3, L_0x7faef3850f80, L_0x7faef8050368;
L_0x7faef38512e0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef3851480 .cmp/eq 3, L_0x7faef38512e0, L_0x7faef80503b0;
L_0x7faef3851620 .functor MUXZ 1, L_0x7faef8050440, L_0x7faef80503f8, L_0x7faef3850320, C4<>;
L_0x7faef3851840 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef38519f0 .cmp/eq 3, L_0x7faef3851840, L_0x7faef8050488;
L_0x7faef3851a90 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef38518e0 .cmp/eq 3, L_0x7faef3851a90, L_0x7faef80504d0;
L_0x7faef3851c50 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef3851b30 .cmp/eq 3, L_0x7faef3851c50, L_0x7faef8050518;
L_0x7faef3851e20 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843a70_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef3851cf0 .cmp/eq 3, L_0x7faef3851e20, L_0x7faef8050560;
L_0x7faef3852000 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_func, 4, v0x7faef3843a70_0 (v0x7faef3841250_0) S_0x7faef3840fd0;
L_0x7faef3851ec0 .cmp/eq 4, L_0x7faef3852000, L_0x7faef80505a8;
L_0x7faef38522e0 .cmp/eq 2, v0x7faef384ca30_0, L_0x7faef80505f0;
L_0x7faef38520a0 .cmp/eq 2, v0x7faef384ca30_0, L_0x7faef8050638;
L_0x7faef3852560 .cmp/eq 2, v0x7faef384ca30_0, L_0x7faef8050680;
L_0x7faef3852400 .functor MUXZ 16, v0x7faef38436b0_0, v0x7faef384d430_0, L_0x7faef3852560, C4<>;
L_0x7faef38524c0 .functor MUXZ 16, L_0x7faef3852400, v0x7faef384c770_0, L_0x7faef38520a0, C4<>;
L_0x7faef38528a0 .functor MUXZ 16, L_0x7faef38524c0, v0x7faef384b010_0, L_0x7faef38522e0, C4<>;
L_0x7faef38529c0 .cmp/eq 2, v0x7faef384cb90_0, L_0x7faef80506c8;
L_0x7faef3852680 .cmp/eq 2, v0x7faef384cb90_0, L_0x7faef8050710;
L_0x7faef3852760 .cmp/eq 2, v0x7faef384cb90_0, L_0x7faef8050758;
L_0x7faef3852b00 .functor MUXZ 16, v0x7faef3843770_0, v0x7faef384d430_0, L_0x7faef3852760, C4<>;
L_0x7faef3852eb0 .functor MUXZ 16, L_0x7faef3852b00, v0x7faef384c770_0, L_0x7faef3852680, C4<>;
L_0x7faef3852d90 .functor MUXZ 16, L_0x7faef3852eb0, v0x7faef384b010_0, L_0x7faef38529c0, C4<>;
L_0x7faef3853140 .cmp/eq 16, L_0x7faef38528a0, L_0x7faef3852d90;
L_0x7faef3853540 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm7_signed, 16, v0x7faef3843a70_0 (v0x7faef3841970_0) S_0x7faef3841640;
L_0x7faef3853840 .arith/sum 16, v0x7faef3844630_0, L_0x7faef3853540;
L_0x7faef3853260 .arith/sum 16, L_0x7faef3853840, L_0x7faef80507a0;
L_0x7faef3853380 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm13, 13, v0x7faef3843a70_0 (v0x7faef3841590_0) S_0x7faef3841300;
L_0x7faef3853b20 .concat [ 13 3 0 0], L_0x7faef3853380, L_0x7faef80507e8;
L_0x7faef3853c40 .functor MUXZ 16, L_0x7faef3853b20, L_0x7faef3853260, L_0x7faef38519f0, C4<>;
L_0x7faef38539c0 .functor MUXZ 16, L_0x7faef3853c40, L_0x7faef38528a0, L_0x7faef38521f0, C4<>;
L_0x7faef3853ed0 .ufunc/vec4 TD_tb_processor_pipelined.dut.is_sw, 1, v0x7faef3843b20_0 (v0x7faef38430c0_0) S_0x7faef3842f00;
L_0x7faef3853ce0 .ufunc/vec4 TD_tb_processor_pipelined.dut.is_lw, 1, v0x7faef3843b20_0 (v0x7faef3842da0_0) S_0x7faef3842be0;
L_0x7faef3853d80 .functor MUXZ 1, L_0x7faef8050878, L_0x7faef8050830, L_0x7faef3853ce0, C4<>;
L_0x7faef3854180 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7faef3843bd0_0 (v0x7faef3841cf0_0) S_0x7faef3841a30;
L_0x7faef3854220 .cmp/eq 3, L_0x7faef3854180, L_0x7faef80508c0;
L_0x7faef3851520 .cmp/eq 3, L_0x7faef3854180, L_0x7faef8050950;
L_0x7faef3854560 .functor MUXZ 2, L_0x7faef80509e0, L_0x7faef8050998, L_0x7faef3851520, C4<>;
L_0x7faef3854420 .functor MUXZ 2, L_0x7faef3854560, L_0x7faef8050908, L_0x7faef3854220, C4<>;
L_0x7faef3854870 .cmp/eq 3, L_0x7faef3854180, L_0x7faef8050a28;
L_0x7faef3854600 .functor MUXZ 1, L_0x7faef8050ab8, L_0x7faef8050a70, L_0x7faef3854870, C4<>;
L_0x7faef3854760 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7faef3843bd0_0 (v0x7faef38434a0_0) S_0x7faef3843220;
L_0x7faef3854990 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7faef3843bd0_0 (v0x7faef3840e60_0) S_0x7faef3811c60;
L_0x7faef3854a30 .cmp/ne 3, L_0x7faef3854990, L_0x7faef8050b00;
L_0x7faef3854fc0 .reduce/nor L_0x7faef384f660;
L_0x7faef3855060 .array/port v0x7faef384d1b0, L_0x7faef3854cf0;
L_0x7faef3854c50 .part v0x7faef38444d0_0, 0, 13;
L_0x7faef3854cf0 .concat [ 13 2 0 0], L_0x7faef3854c50, L_0x7faef8050b48;
L_0x7faef38553c0 .arith/sum 16, v0x7faef38444d0_0, L_0x7faef8050b90;
L_0x7faef38554c0 .functor MUXZ 16, L_0x7faef38553c0, L_0x7faef38539c0, L_0x7faef38537d0, C4<>;
L_0x7faef38551c0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg1, 3, v0x7faef3843980_0 (v0x7faef3842000_0) S_0x7faef3841d90;
L_0x7faef3855260 .functor MUXZ 3, L_0x7faef8050bd8, L_0x7faef38551c0, L_0x7faef384f940, C4<>;
L_0x7faef3855840 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7faef3843980_0 (v0x7faef3842330_0) S_0x7faef38420b0;
L_0x7faef38558e0 .cmp/eq 3, L_0x7faef3855260, L_0x7faef8050c20;
L_0x7faef3855560 .array/port v0x7faef384d250, L_0x7faef3855600;
L_0x7faef3855600 .concat [ 3 2 0 0], L_0x7faef3855260, L_0x7faef8050cb0;
L_0x7faef3855720 .functor MUXZ 16, L_0x7faef3855560, L_0x7faef8050c68, L_0x7faef38558e0, C4<>;
L_0x7faef3855d40 .cmp/eq 3, L_0x7faef3855840, L_0x7faef8050cf8;
L_0x7faef3855a00 .array/port v0x7faef384d250, L_0x7faef3855aa0;
L_0x7faef3855aa0 .concat [ 3 2 0 0], L_0x7faef3855840, L_0x7faef8050d88;
L_0x7faef3855bc0 .functor MUXZ 16, L_0x7faef3855a00, L_0x7faef8050d40, L_0x7faef3855d40, C4<>;
L_0x7faef38561c0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm13, 13, v0x7faef3843980_0 (v0x7faef3841590_0) S_0x7faef3841300;
L_0x7faef3855e60 .concat [ 13 3 0 0], L_0x7faef38561c0, L_0x7faef8050dd0;
L_0x7faef3855f00 .functor MUXZ 16, L_0x7faef3855bc0, L_0x7faef3855e60, L_0x7faef3850080, C4<>;
L_0x7faef3856060 .cmp/eq 2, v0x7faef384ca30_0, L_0x7faef8050e18;
L_0x7faef3856660 .cmp/eq 2, v0x7faef384ca30_0, L_0x7faef8050e60;
L_0x7faef3856360 .cmp/eq 2, v0x7faef384ca30_0, L_0x7faef8050ea8;
L_0x7faef3856440 .functor MUXZ 16, v0x7faef38436b0_0, v0x7faef384d430_0, L_0x7faef3856360, C4<>;
L_0x7faef3856560 .functor MUXZ 16, L_0x7faef3856440, v0x7faef384c770_0, L_0x7faef3856660, C4<>;
L_0x7faef3856aa0 .functor MUXZ 16, L_0x7faef3856560, v0x7faef384b010_0, L_0x7faef3856060, C4<>;
L_0x7faef38567c0 .cmp/eq 2, v0x7faef384cb90_0, L_0x7faef8050ef0;
L_0x7faef38568a0 .cmp/eq 2, v0x7faef384cb90_0, L_0x7faef8050f38;
L_0x7faef3856980 .cmp/eq 2, v0x7faef384cb90_0, L_0x7faef8050f80;
L_0x7faef3856e80 .functor MUXZ 16, v0x7faef3843770_0, v0x7faef384d430_0, L_0x7faef3856980, C4<>;
L_0x7faef3856c40 .functor MUXZ 16, L_0x7faef3856e80, v0x7faef384c770_0, L_0x7faef38568a0, C4<>;
L_0x7faef3856da0 .functor MUXZ 16, L_0x7faef3856c40, v0x7faef384b010_0, L_0x7faef38567c0, C4<>;
L_0x7faef3857300 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm7_signed, 16, v0x7faef3843a70_0 (v0x7faef3841970_0) S_0x7faef3841640;
L_0x7faef3851380 .functor MUXZ 16, L_0x7faef3857300, L_0x7faef3856da0, L_0x7faef3851620, C4<>;
L_0x7faef38570b0 .part v0x7faef384b010_0, 0, 13;
L_0x7faef3854ef0 .array/port v0x7faef384d1b0, L_0x7faef3857150;
L_0x7faef3857150 .concat [ 13 2 0 0], L_0x7faef38570b0, L_0x7faef8050fc8;
L_0x7faef3857a10 .functor MUXZ 16, v0x7faef384b010_0, L_0x7faef3857960, L_0x7faef3853d80, C4<>;
L_0x7faef3857620 .arith/sum 16, v0x7faef3844790_0, L_0x7faef8051010;
L_0x7faef3857700 .functor MUXZ 16, v0x7faef384c770_0, L_0x7faef3857620, L_0x7faef3854600, C4<>;
L_0x7faef3857820 .cmp/eq 2, L_0x7faef3854420, L_0x7faef8051058;
L_0x7faef3857e90 .cmp/eq 2, L_0x7faef3854420, L_0x7faef80510e8;
L_0x7faef3857ab0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg3, 3, v0x7faef3843bd0_0 (v0x7faef3842660_0) S_0x7faef38423e0;
L_0x7faef3857b50 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7faef3843bd0_0 (v0x7faef3842330_0) S_0x7faef38420b0;
L_0x7faef3857bf0 .functor MUXZ 3, L_0x7faef3857b50, L_0x7faef3857ab0, L_0x7faef3857e90, C4<>;
L_0x7faef3857d50 .functor MUXZ 3, L_0x7faef3857bf0, L_0x7faef80510a0, L_0x7faef3857820, C4<>;
S_0x7faef3811c60 .scope function.vec4.s3, "get_dest_reg" "get_dest_reg" 4 258, 4 258 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_dest_reg is vec4 return value of scope S_0x7faef3811c60
v0x7faef3840e60_0 .var "instr", 15 0;
v0x7faef3840f10_0 .var "op", 2 0;
TD_tb_processor_pipelined.dut.get_dest_reg ;
    %load/vec4 v0x7faef3840e60_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %store/vec4 v0x7faef3840f10_0, 0, 3;
    %load/vec4 v0x7faef3840f10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7faef3840e60_0;
    %store/vec4 v0x7faef3842660_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_reg3, S_0x7faef38423e0;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7faef3840f10_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7faef3840e60_0;
    %store/vec4 v0x7faef3842330_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_reg2, S_0x7faef38420b0;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
S_0x7faef3840fd0 .scope function.vec4.s4, "get_func" "get_func" 4 188, 4 188 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_func is vec4 return value of scope S_0x7faef3840fd0
v0x7faef3841250_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_func ;
    %load/vec4 v0x7faef3841250_0;
    %parti/s 4, 0, 2;
    %ret/vec4 0, 0, 4;  Assign to get_func (store_vec4_to_lval)
    %end;
S_0x7faef3841300 .scope function.vec4.s13, "get_imm13" "get_imm13" 4 225, 4 225 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_imm13 is vec4 return value of scope S_0x7faef3841300
v0x7faef3841590_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_imm13 ;
    %load/vec4 v0x7faef3841590_0;
    %parti/s 13, 0, 2;
    %ret/vec4 0, 0, 13;  Assign to get_imm13 (store_vec4_to_lval)
    %end;
S_0x7faef3841640 .scope function.vec4.s16, "get_imm7_signed" "get_imm7_signed" 4 216, 4 216 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_imm7_signed is vec4 return value of scope S_0x7faef3841640
v0x7faef38418c0_0 .var "imm7", 6 0;
v0x7faef3841970_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_imm7_signed ;
    %load/vec4 v0x7faef3841970_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7faef38418c0_0, 0, 7;
    %load/vec4 v0x7faef38418c0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x7faef38418c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7faef38418c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %ret/vec4 0, 0, 16;  Assign to get_imm7_signed (store_vec4_to_lval)
    %end;
S_0x7faef3841a30 .scope function.vec4.s3, "get_opcode" "get_opcode" 4 181, 4 181 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_opcode is vec4 return value of scope S_0x7faef3841a30
v0x7faef3841cf0_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_opcode ;
    %load/vec4 v0x7faef3841cf0_0;
    %parti/s 3, 13, 5;
    %ret/vec4 0, 0, 3;  Assign to get_opcode (store_vec4_to_lval)
    %end;
S_0x7faef3841d90 .scope function.vec4.s3, "get_reg1" "get_reg1" 4 195, 4 195 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_reg1 is vec4 return value of scope S_0x7faef3841d90
v0x7faef3842000_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_reg1 ;
    %load/vec4 v0x7faef3842000_0;
    %parti/s 3, 10, 5;
    %ret/vec4 0, 0, 3;  Assign to get_reg1 (store_vec4_to_lval)
    %end;
S_0x7faef38420b0 .scope function.vec4.s3, "get_reg2" "get_reg2" 4 202, 4 202 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_reg2 is vec4 return value of scope S_0x7faef38420b0
v0x7faef3842330_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_reg2 ;
    %load/vec4 v0x7faef3842330_0;
    %parti/s 3, 7, 4;
    %ret/vec4 0, 0, 3;  Assign to get_reg2 (store_vec4_to_lval)
    %end;
S_0x7faef38423e0 .scope function.vec4.s3, "get_reg3" "get_reg3" 4 209, 4 209 0, S_0x7faef3812d50;
 .timescale 0 0;
; Variable get_reg3 is vec4 return value of scope S_0x7faef38423e0
v0x7faef3842660_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_reg3 ;
    %load/vec4 v0x7faef3842660_0;
    %parti/s 3, 4, 4;
    %ret/vec4 0, 0, 3;  Assign to get_reg3 (store_vec4_to_lval)
    %end;
S_0x7faef3842710 .scope function.vec4.s1, "is_jump" "is_jump" 4 246, 4 246 0, S_0x7faef3812d50;
 .timescale 0 0;
v0x7faef3842950_0 .var "fn", 3 0;
v0x7faef3842a10_0 .var "instr", 15 0;
; Variable is_jump is vec4 return value of scope S_0x7faef3842710
v0x7faef3842b40_0 .var "op", 2 0;
TD_tb_processor_pipelined.dut.is_jump ;
    %load/vec4 v0x7faef3842a10_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %store/vec4 v0x7faef3842b40_0, 0, 3;
    %load/vec4 v0x7faef3842a10_0;
    %store/vec4 v0x7faef3841250_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7faef3840fd0;
    %store/vec4 v0x7faef3842950_0, 0, 4;
    %load/vec4 v0x7faef3842b40_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_8.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7faef3842b40_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_8.8;
    %jmp/1 T_8.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7faef3842b40_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_8.7;
    %flag_get/vec4 4;
    %jmp/1 T_8.6, 4;
    %load/vec4 v0x7faef3842b40_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.9, 4;
    %load/vec4 v0x7faef3842950_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %or;
T_8.6;
    %ret/vec4 0, 0, 1;  Assign to is_jump (store_vec4_to_lval)
    %end;
S_0x7faef3842be0 .scope function.vec4.s1, "is_lw" "is_lw" 4 232, 4 232 0, S_0x7faef3812d50;
 .timescale 0 0;
v0x7faef3842da0_0 .var "instr", 15 0;
; Variable is_lw is vec4 return value of scope S_0x7faef3842be0
TD_tb_processor_pipelined.dut.is_lw ;
    %load/vec4 v0x7faef3842da0_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to is_lw (store_vec4_to_lval)
    %end;
S_0x7faef3842f00 .scope function.vec4.s1, "is_sw" "is_sw" 4 239, 4 239 0, S_0x7faef3812d50;
 .timescale 0 0;
v0x7faef38430c0_0 .var "instr", 15 0;
; Variable is_sw is vec4 return value of scope S_0x7faef3842f00
TD_tb_processor_pipelined.dut.is_sw ;
    %load/vec4 v0x7faef38430c0_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to is_sw (store_vec4_to_lval)
    %end;
S_0x7faef3843220 .scope function.vec4.s1, "writes_register" "writes_register" 4 272, 4 272 0, S_0x7faef3812d50;
 .timescale 0 0;
v0x7faef38433e0_0 .var "fn", 3 0;
v0x7faef38434a0_0 .var "instr", 15 0;
v0x7faef3843550_0 .var "op", 2 0;
; Variable writes_register is vec4 return value of scope S_0x7faef3843220
TD_tb_processor_pipelined.dut.writes_register ;
    %load/vec4 v0x7faef38434a0_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %store/vec4 v0x7faef3843550_0, 0, 3;
    %load/vec4 v0x7faef38434a0_0;
    %store/vec4 v0x7faef3841250_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7faef3840fd0;
    %store/vec4 v0x7faef38433e0_0, 0, 4;
    %load/vec4 v0x7faef3843550_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7faef3843550_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_11.11;
    %flag_get/vec4 4;
    %jmp/1 T_11.10, 4;
    %load/vec4 v0x7faef3843550_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.12, 4;
    %load/vec4 v0x7faef38433e0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.12;
    %or;
T_11.10;
    %nor/r;
    %ret/vec4 0, 0, 1;  Assign to writes_register (store_vec4_to_lval)
    %end;
S_0x7faef384d780 .scope task, "load_program_from_file" "load_program_from_file" 3 114, 3 114 0, S_0x7faef3819930;
 .timescale -9 -12;
v0x7faef384d8f0_0 .var "addr", 15 0;
v0x7faef384d980_0 .var "data", 15 0;
v0x7faef384da10_0 .var "filename", 1599 0;
v0x7faef384dac0_0 .var "line", 799 0;
v0x7faef384db70_0 .var/i "line_count", 31 0;
v0x7faef384dc60_0 .var/i "result", 31 0;
TD_tb_processor_pipelined.load_program_from_file ;
    %vpi_call/w 3 122 "$display", "Loading program: %s", v0x7faef384da10_0 {0 0 0};
    %vpi_func 3 123 "$fopen" 32, v0x7faef384da10_0, "r" {0 0 0};
    %store/vec4 v0x7faef384e3e0_0, 0, 32;
    %load/vec4 v0x7faef384e3e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.13, 4;
    %vpi_call/w 3 126 "$display", "ERROR: Cannot open file %s", v0x7faef384da10_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "LOG: %0t : ERROR : tb_processor_pipelined : file_open : expected_value: valid_handle actual_value: 0", $time {0 0 0};
    %vpi_call/w 3 128 "$error", "File open failed" {0 0 0};
    %vpi_call/w 3 129 "$finish" {0 0 0};
T_12.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faef384db70_0, 0, 32;
T_12.15 ;
    %vpi_func 3 133 "$feof" 32, v0x7faef384e3e0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.16, 8;
    %vpi_func 3 134 "$fgets" 32, v0x7faef384dac0_0, v0x7faef384e3e0_0 {0 0 0};
    %store/vec4 v0x7faef384dc60_0, 0, 32;
    %load/vec4 v0x7faef384dc60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.17, 4;
    %vpi_func 3 137 "$sscanf" 32, v0x7faef384dac0_0, "ram[%d] = 16'b%b;", v0x7faef384d8f0_0, v0x7faef384d980_0 {0 0 0};
    %store/vec4 v0x7faef384dc60_0, 0, 32;
    %load/vec4 v0x7faef384dc60_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x7faef384d980_0;
    %ix/getv 4, v0x7faef384d8f0_0;
    %store/vec4a v0x7faef384d1b0, 4, 0;
    %load/vec4 v0x7faef384db70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384db70_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %vpi_func 3 143 "$sscanf" 32, v0x7faef384dac0_0, "ram[%d] = 16'h%h;", v0x7faef384d8f0_0, v0x7faef384d980_0 {0 0 0};
    %store/vec4 v0x7faef384dc60_0, 0, 32;
    %load/vec4 v0x7faef384dc60_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x7faef384d980_0;
    %ix/getv 4, v0x7faef384d8f0_0;
    %store/vec4a v0x7faef384d1b0, 4, 0;
    %load/vec4 v0x7faef384db70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384db70_0, 0, 32;
T_12.21 ;
T_12.20 ;
T_12.17 ;
    %jmp T_12.15;
T_12.16 ;
    %vpi_call/w 3 152 "$fclose", v0x7faef384e3e0_0 {0 0 0};
    %vpi_call/w 3 153 "$display", "Program loaded: %0d instructions\012", v0x7faef384db70_0 {0 0 0};
    %end;
S_0x7faef384dd10 .scope task, "print_state" "print_state" 3 158, 3 158 0, S_0x7faef3819930;
 .timescale -9 -12;
v0x7faef384ded0_0 .var/i "count", 31 0;
v0x7faef384df80_0 .var/i "i", 31 0;
TD_tb_processor_pipelined.print_state ;
    %vpi_call/w 3 162 "$display", "\012Final state:" {0 0 0};
    %vpi_call/w 3 163 "$display", "    pc=%5d", v0x7faef384e310_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faef384df80_0, 0, 32;
T_13.23 ;
    %load/vec4 v0x7faef384df80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.24, 5;
    %vpi_call/w 3 167 "$display", "    $%0d=%5d (0x%04h)", v0x7faef384df80_0, &A<v0x7faef384d250, v0x7faef384df80_0 >, &A<v0x7faef384d250, v0x7faef384df80_0 > {0 0 0};
    %load/vec4 v0x7faef384df80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384df80_0, 0, 32;
    %jmp T_13.23;
T_13.24 ;
    %vpi_call/w 3 171 "$display", "\012Memory (first 128 words):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faef384ded0_0, 0, 32;
T_13.25 ;
    %load/vec4 v0x7faef384ded0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_13.26, 5;
    %vpi_call/w 3 174 "$write", "%04h ", &A<v0x7faef384d1b0, v0x7faef384ded0_0 > {0 0 0};
    %load/vec4 v0x7faef384ded0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384ded0_0, 0, 32;
    %load/vec4 v0x7faef384ded0_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.27, 4;
    %vpi_call/w 3 177 "$display", "\000" {0 0 0};
T_13.27 ;
    %jmp T_13.25;
T_13.26 ;
    %end;
    .scope S_0x7faef3812d50;
T_14 ;
    %wait E_0x7faef3823f30;
    %load/vec4 v0x7faef384c1b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v0x7faef384c100_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x7faef384c100_0;
    %load/vec4 v0x7faef384bfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faef384ca30_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7faef384c300_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x7faef384c250_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x7faef384c250_0;
    %load/vec4 v0x7faef384bfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faef384ca30_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7faef384c450_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.11, 10;
    %load/vec4 v0x7faef384c3a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x7faef384c3a0_0;
    %load/vec4 v0x7faef384bfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faef384ca30_0, 0, 2;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7faef384ca30_0, 0, 2;
T_14.9 ;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7faef3812d50;
T_15 ;
    %wait E_0x7faef3823eb0;
    %load/vec4 v0x7faef384c1b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.3, 10;
    %load/vec4 v0x7faef384c100_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x7faef384c100_0;
    %load/vec4 v0x7faef384c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faef384cb90_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7faef384c300_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.7, 10;
    %load/vec4 v0x7faef384c250_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x7faef384c250_0;
    %load/vec4 v0x7faef384c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faef384cb90_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7faef384c450_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.11, 10;
    %load/vec4 v0x7faef384c3a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.10, 9;
    %load/vec4 v0x7faef384c3a0_0;
    %load/vec4 v0x7faef384c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faef384cb90_0, 0, 2;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7faef384cb90_0, 0, 2;
T_15.9 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7faef3812d50;
T_16 ;
    %wait E_0x7faef3823e70;
    %load/vec4 v0x7faef3843a70_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0x7faef3843a70_0;
    %store/vec4 v0x7faef3841250_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7faef3840fd0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.13 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.15;
T_16.15 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.6;
T_16.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7faef384b2d0_0, 0, 3;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7faef3812d50;
T_17 ;
    %wait E_0x7faef3825e60;
    %load/vec4 v0x7faef384af60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %add;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %add;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %sub;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %and;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %or;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.9, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_17.10, 8;
T_17.9 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_17.10, 8;
 ; End of false expr.
    %blend;
T_17.10;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %xor;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %or;
    %inv;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7faef3843a70_0;
    %store/vec4 v0x7faef3841cf0_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7faef3841a30;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.11, 4;
    %load/vec4 v0x7faef3843a70_0;
    %store/vec4 v0x7faef3841250_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7faef3840fd0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v0x7faef384b380_0;
    %load/vec4 v0x7faef384b430_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7faef384b4e0_0, 0, 16;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
T_17.11 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7faef3812d50;
T_18 ;
    %wait E_0x7faef3825e20;
    %load/vec4 v0x7faef384d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef38444d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3844580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3844630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef38436b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef38446e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef384b010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3844790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef384c770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef384d430_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faef384bb90_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7faef384bb90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7faef384bb90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faef384d250, 0, 4;
    %load/vec4 v0x7faef384bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384bb90_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faef384baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7faef384b790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef384ce40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faef384cd90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7faef384baf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7faef3843bd0_0;
    %assign/vec4 v0x7faef3843c80_0, 0;
    %load/vec4 v0x7faef384d590_0;
    %assign/vec4 v0x7faef384d430_0, 0;
    %load/vec4 v0x7faef3843b20_0;
    %assign/vec4 v0x7faef3843bd0_0, 0;
    %load/vec4 v0x7faef38446e0_0;
    %assign/vec4 v0x7faef3844790_0, 0;
    %load/vec4 v0x7faef384c980_0;
    %assign/vec4 v0x7faef384c770_0, 0;
    %load/vec4 v0x7faef3843a70_0;
    %assign/vec4 v0x7faef3843b20_0, 0;
    %load/vec4 v0x7faef3844630_0;
    %assign/vec4 v0x7faef38446e0_0, 0;
    %load/vec4 v0x7faef384b4e0_0;
    %assign/vec4 v0x7faef384b010_0, 0;
    %load/vec4 v0x7faef384b640_0;
    %assign/vec4 v0x7faef3843820_0, 0;
    %load/vec4 v0x7faef38448e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.8, 8;
    %load/vec4 v0x7faef3844980_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843a70_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x7faef3843980_0;
    %assign/vec4 v0x7faef3843a70_0, 0;
T_18.7 ;
    %load/vec4 v0x7faef3844580_0;
    %assign/vec4 v0x7faef3844630_0, 0;
    %load/vec4 v0x7faef384cfa0_0;
    %assign/vec4 v0x7faef38436b0_0, 0;
    %load/vec4 v0x7faef384b590_0;
    %assign/vec4 v0x7faef3843770_0, 0;
    %load/vec4 v0x7faef3844840_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.11, 8;
    %load/vec4 v0x7faef3844980_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.11;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7faef3843980_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0x7faef3844a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x7faef384bc40_0;
    %assign/vec4 v0x7faef3843980_0, 0;
T_18.12 ;
T_18.10 ;
    %load/vec4 v0x7faef3844a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %load/vec4 v0x7faef38444d0_0;
    %assign/vec4 v0x7faef3844580_0, 0;
T_18.14 ;
    %load/vec4 v0x7faef3844ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %load/vec4 v0x7faef384cce0_0;
    %assign/vec4 v0x7faef38444d0_0, 0;
T_18.16 ;
    %load/vec4 v0x7faef3844c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x7faef384d590_0;
    %load/vec4 v0x7faef384d4e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faef384d250, 0, 4;
T_18.18 ;
    %load/vec4 v0x7faef3844b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %load/vec4 v0x7faef3843820_0;
    %load/vec4 v0x7faef384c820_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faef384d1b0, 0, 4;
T_18.20 ;
    %load/vec4 v0x7faef3844030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.24, 9;
    %load/vec4 v0x7faef38440d0_0;
    %load/vec4 v0x7faef3844630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faef384baf0_0, 0;
    %jmp T_18.23;
T_18.22 ;
    %load/vec4 v0x7faef38444d0_0;
    %load/vec4 v0x7faef384ce40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.27, 4;
    %load/vec4 v0x7faef3844a20_0;
    %nor/r;
    %and;
T_18.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x7faef384cd90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7faef384cd90_0, 0;
    %load/vec4 v0x7faef384cd90_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.28, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faef384baf0_0, 0;
T_18.28 ;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faef384cd90_0, 0;
T_18.26 ;
T_18.23 ;
    %load/vec4 v0x7faef38444d0_0;
    %assign/vec4 v0x7faef384ce40_0, 0;
    %load/vec4 v0x7faef384b790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7faef384b790_0, 0;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7faef3819930;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faef384e030_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7faef384e030_0;
    %inv;
    %store/vec4 v0x7faef384e030_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x7faef3819930;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faef384e530_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7faef384e530_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7faef384e530_0;
    %store/vec4a v0x7faef384d1b0, 4, 0;
    %load/vec4 v0x7faef384e530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384e530_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x7faef3819930;
T_21 ;
    %vpi_call/w 3 59 "$display", "TEST START" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faef384e700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faef384e0f0_0, 0, 32;
    %vpi_func 3 66 "$value$plusargs" 32, "program=%s", v0x7faef384e5d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7628147, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952412521, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1836084325, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778201454, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7faef384e5d0_0, 0, 1600;
T_21.0 ;
    %vpi_call/w 3 70 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 71 "$display", "E20 Pipelined Processor Simulation" {0 0 0};
    %vpi_call/w 3 72 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 73 "$display", "Program: %s\012", v0x7faef384e5d0_0 {0 0 0};
    %load/vec4 v0x7faef384e5d0_0;
    %store/vec4 v0x7faef384da10_0, 0, 1600;
    %fork TD_tb_processor_pipelined.load_program_from_file, S_0x7faef384d780;
    %join;
    %pushi/vec4 5, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7faef3831330;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faef384e700_0, 0, 1;
    %vpi_call/w 3 81 "$display", "[E20] Pipelined processor reset released, starting execution...\012" {0 0 0};
T_21.4 ;
    %load/vec4 v0x7faef384e480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v0x7faef384e0f0_0;
    %cmpi/s 100000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz T_21.5, 8;
    %wait E_0x7faef3831330;
    %load/vec4 v0x7faef384e0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faef384e0f0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %load/vec4 v0x7faef384e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %vpi_call/w 3 91 "$display", "\012[E20] Pipelined processor halted normally after %0d cycles", v0x7faef384e190_0 {0 0 0};
    %jmp T_21.8;
T_21.7 ;
    %vpi_call/w 3 93 "$display", "\012[E20] ERROR: Timeout after %0d cycles", P_0x7faef3831430 {0 0 0};
    %vpi_call/w 3 94 "$display", "LOG: %0t : ERROR : tb_processor_pipelined : dut.halt : expected_value: 1'b1 actual_value: 1'b0", $time {0 0 0};
T_21.8 ;
    %pushi/vec4 2, 0, 32;
T_21.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.10, 5;
    %jmp/1 T_21.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7faef3831330;
    %jmp T_21.9;
T_21.10 ;
    %pop/vec4 1;
    %fork TD_tb_processor_pipelined.print_state, S_0x7faef384dd10;
    %join;
    %vpi_call/w 3 101 "$display", "\012========================================" {0 0 0};
    %load/vec4 v0x7faef384e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %vpi_call/w 3 103 "$display", "TEST PASSED" {0 0 0};
    %jmp T_21.12;
T_21.11 ;
    %vpi_call/w 3 105 "$display", "ERROR" {0 0 0};
    %vpi_call/w 3 106 "$error", "TEST FAILED - Timeout" {0 0 0};
T_21.12 ;
    %vpi_call/w 3 108 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 110 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7faef3819930;
T_22 ;
    %vpi_call/w 3 185 "$dumpfile", "dumpfile.fst" {0 0 0};
    %vpi_call/w 3 186 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_processor_pipelined.v";
    "processor_pipelined.v";
