

================================================================
== Vitis HLS Report for 'dbfs_converter'
================================================================
* Date:           Sun Jul 13 18:16:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dbfs_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.115 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_log10_48_24_s_fu_70  |log10_48_24_s  |       20|       20|  0.200 us|  0.200 us|    1|    1|      yes|
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    281|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        3|  14|   3202|   3785|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    113|    -|
|Register         |        -|   -|    153|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|  14|   3355|   4179|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|  17|      9|     23|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+------+------+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+---------------+---------+----+------+------+-----+
    |grp_log10_48_24_s_fu_70  |log10_48_24_s  |        3|  14|  3202|  3785|    0|
    +-------------------------+---------------+---------+----+------+------+-----+
    |Total                    |               |        3|  14|  3202|  3785|    0|
    +-------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_198_p2       |         +|   0|  0|  40|          33|          33|
    |sub_ln152_fu_83_p2      |         -|   0|  0|  55|           1|          48|
    |sub_ln7_1_fu_163_p2     |         -|   0|  0|  33|           1|          26|
    |sub_ln7_fu_140_p2       |         -|   0|  0|  79|           1|          72|
    |select_ln154_fu_107_p3  |    select|   0|  0|  48|           1|          48|
    |x_fu_169_p3             |    select|   0|  0|  26|           1|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 281|          38|         253|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  113|         25|    1|         25|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  113|         25|    1|         25|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  24|   0|   24|          0|
    |grp_log10_48_24_s_fu_70_ap_start_reg  |   1|   0|    1|          0|
    |ref_tmp5_reg_228                      |  28|   0|   28|          0|
    |select_ln154_reg_208                  |  48|   0|   48|          0|
    |tmp_51_reg_213                        |   1|   0|    1|          0|
    |tmp_57_reg_218                        |  25|   0|   25|          0|
    |x_reg_223                             |  26|   0|   26|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 153|   0|  153|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  dbfs_converter|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dbfs_converter|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dbfs_converter|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dbfs_converter|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dbfs_converter|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dbfs_converter|  return value|
|ap_return     |  out|   48|  ap_ctrl_hs|  dbfs_converter|  return value|
|linear_value  |   in|   48|     ap_none|    linear_value|        scalar|
+--------------+-----+-----+------------+----------------+--------------+

