<?xml version="1.0" encoding="UTF-8"?>

<feature name="org.gnu.gdb.apex.apu1">
<!-- ACP GP registers -->
  <reg name="apu1_r0"  bitsize="32" type="int32"/> <!--  "wired zero" -->
  <reg name="apu1_r1"  bitsize="32" type="int32"/>
  <reg name="apu1_r2"  bitsize="32" type="int32"/>
  <reg name="apu1_r3"  bitsize="32" type="int32"/>
  <reg name="apu1_r4"  bitsize="32" type="int32"/>
  <reg name="apu1_r5"  bitsize="32" type="int32"/>
  <reg name="apu1_r6"  bitsize="32" type="int32"/>
  <reg name="apu1_r7"  bitsize="32" type="int32"/>
  <reg name="apu1_r8"  bitsize="32" type="int32"/>
  <reg name="apu1_r9"  bitsize="32" type="int32"/>
  <reg name="apu1_r10" bitsize="32" type="int32"/>
  <reg name="apu1_r11" bitsize="32" type="int32"/>
  <reg name="apu1_r12" bitsize="32" type="int32"/>
  <reg name="apu1_r13" bitsize="32" type="int32"/>
  <reg name="apu1_r14" bitsize="32" type="int32"/>
  <reg name="apu1_r15" bitsize="32" type="int32"/>
  <reg name="apu1_r16" bitsize="32" type="int32"/>
  <reg name="apu1_r17" bitsize="32" type="int32"/>
  <reg name="apu1_r18" bitsize="32" type="int32"/>
  <reg name="apu1_r19" bitsize="32" type="int32"/>
  <reg name="apu1_r20" bitsize="32" type="int32"/>
  <reg name="apu1_r21" bitsize="32" type="int32"/>
  <reg name="apu1_r22" bitsize="32" type="int32"/>
  <reg name="apu1_r23" bitsize="32" type="int32"/>
  <reg name="apu1_r24" bitsize="32" type="int32"/>
  <reg name="apu1_r25" bitsize="32" type="int32"/>
  <reg name="apu1_r26" bitsize="32" type="int32"/>
  <reg name="apu1_r27" bitsize="32" type="int32"/>
  <reg name="apu1_r28" bitsize="32" type="int32"/>
  <reg name="apu1_r29" bitsize="32" type="int32" />
  <reg name="apu1_r30" bitsize="32" type="int32"/> <!--"apu1_vec_stk_ptr"-->
  <reg name="apu1_r31" bitsize="32" type="int32"/> <!--"apu1_scal_stk_ptr"-->
<!-- ACP control registers -->
  <reg name="apu1_ov"  bitsize="8"	type="uint8"/> <!--"overflow flag uint1 "-->
  <reg name="apu1_pc"  bitsize="32"	type="int32"/> <!--"programm counter"-->
  <reg name="apu1_lf"  bitsize="8"	type="uint8"/> <!--"loop flag uint2"-->
  <reg name="apu1_ls0" bitsize="32"	type="int32"/> <!--"loop start address"-->
  <reg name="apu1_ls1" bitsize="32"	type="int32"/> 
  <reg name="apu1_ls2" bitsize="32"	type="int32"/> 
  <reg name="apu1_le0" bitsize="32"	type="int32"/> <!--"loop end address"-->
  <reg name="apu1_le1" bitsize="32"	type="int32"/> 
  <reg name="apu1_le2" bitsize="32"	type="int32"/> 
  <reg name="apu1_lc0" bitsize="32"	type="int32"/> <!--"loop count"-->
  <reg name="apu1_lc1" bitsize="32"	type="int32"/>
  <reg name="apu1_lc2" bitsize="32"	type="int32"/>
<!-- VCU GP registers -->
  <reg name="apu1_v0" bitsize="16" type="int16" /> <!--"gp vint16"-->
  <reg name="apu1_v1" bitsize="16" type="int16" />
  <reg name="apu1_v2" bitsize="16" type="int16" />
  <reg name="apu1_v3" bitsize="16" type="int16" />
  <reg name="apu1_v4" bitsize="16" type="int16" />
  <reg name="apu1_v5" bitsize="16" type="int16" />
  <reg name="apu1_v6" bitsize="16" type="int16" />
  <reg name="apu1_v7" bitsize="16" type="int16" />
<!-- VCU control registers --> 
  <reg name="apu1_ovv" 		bitsize="8" type="uint8"/> <!--"overflow flag vuint1"-->
  <reg name="apu1_vc0"		bitsize="8" type="int8"/> <!--"conditional register vint1"-->
  <reg name="apu1_vc1" 		bitsize="8" type="int8"/>
  <reg name="apu1_vc2" 		bitsize="8" type="int8"/>
  <reg name="apu1_vc3" 		bitsize="8" type="int8"/>
  <reg name="apu1_vcsptr" 	bitsize="8" type="uint8"/> <!--"vec cond stk ptr uint3"-->
  <reg name="apu1_vcs0" 	bitsize="8" type="uint8"/> <!--"NOT USED vuint1"-->
  <reg name="apu1_vcs1" 	bitsize="8" type="uint8"/> <!--"conditional stack vuint1"-->
  <reg name="apu1_vcs2" 	bitsize="8" type="uint8"/>
  <reg name="apu1_vcs3" 	bitsize="8" type="uint8"/>
  <reg name="apu1_vcs4" 	bitsize="8" type="uint8"/>
  <reg name="apu1_vcs5" 	bitsize="8" type="uint8"/>
  <reg name="apu1_vcs6" 	bitsize="8" type="uint8"/>
  <reg name="apu1_vcs7" 	bitsize="8" type="uint8"/>
     
</feature>
