entry: 2147483648
Global frequency set at 1000000000000 ticks per second
      0: global: BTB: Creating BTB object.
entry: 2147483648
0x5652caf5ce10
arch == Riscv64
      0: Creating MemDepUnit 0 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: Creating MemDepUnit 1 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: Creating MemDepUnit 2 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: Creating MemDepUnit 3 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: system.cpu.iq: IQ sharing policy set to Partitioned:64 entries per thread.
      0: system.cpu.iew.lsq: LSQ sharing policy set to Partitioned: 32 entries per LQ | 32 entries per SQ
      0: system.cpu.iew.lsq.thread0: Creating LSQUnit0 object.
      0: system.cpu.freelist: Creating new free list object.
      0: system.cpu.rob: ROB sharing policy set to Partitioned
      0: system.cpu: Creating O3CPU object.
      0: system.cpu: Workload[0] process is 0      0: global: Calling activate on Thread Context 0
      0: system.cpu: [tid:0] Calling activate thread.
      0: system.cpu: [tid:0] Adding to active threads list
      0: system.cpu: Activity: 1
      0: system.cpu.fetch: Waking up from quiesce
done CPU::activateContext
done ThreadContext::activate()
      0: system.cpu.commit: Generating TC squash event for [tid:0]
      0: system.cpu.fetch: Activating stage.
      0: system.cpu: Activity: 2
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu: Activity: 3
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu.rob: Setting active threads list pointer.
      0: system.cpu: Activity: 4
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 21.2.1.0
gem5 compiled May 26 2022 14:12:45
gem5 started May 26 2022 14:30:56
gem5 executing on instance-1, pid 3339
command line: build/STRAIGHT/gem5.opt --debug-flags=O3CPUAll configs/learning_gem5/part1/simple.py

Beginning simulation!
      0: system.cpu: 

O3CPU: Ticking main, O3CPU.
      0: system.cpu.fetch: Running stage.
      0: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000000
this_rp: 0
      0: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0x80000000=>0x80000004).(0=>1).
      0: system.cpu.fetch: [tid:0] Fetching cache line 0x80000000 for addr 0x80000000
      0: system.cpu: CPU already running.
      0: system.cpu.fetch: Fetch: Doing instruction read.
      0: system.cpu.fetch: [tid:0] Doing Icache access.
      0: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
      0: system.cpu.fetch: Deactivating stage.
      0: system.cpu: Activity: 3
      0: system.cpu.decode: Processing [tid:0]
      0: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
      0: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
      0: system.cpu.rename: Processing [tid:0]
      0: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
      0: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
      0: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
      0: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
      0: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
      0: system.cpu.iew: Issue: Processing [tid:0]
      0: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
      0: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
      0: system.cpu.iq: Not able to schedule any instructions.
      0: system.cpu.iew: Processing [tid:0]
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
      0: system.cpu.iew: IEW switching to idle
      0: system.cpu.iew: Deactivating stage.
      0: system.cpu: Activity: 2
      0: system.cpu.iew: Activity this cycle.
      0: system.cpu.rob: Does not need to squash due to being empty [sn:0]
      0: system.cpu.commit: Squashing from TC, restarting at PC (0x80000000=>0x80000004).(0=>1)
      0: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
      0: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
      0: system.cpu: Scheduling next tick!
   1000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   1000: system.cpu.fetch: [tid:0] Squashing instructions due to squash from commit.
   1000: system.cpu.fetch: [tid:0] Squash from commit.
   1000: system.cpu.fetch: [tid:0] Squashing, setting PC to: (0x80000000=>0x80000004).(0=>1).
new_pc: 2147483648
new_rp: 0
   1000: system.cpu.fetch: [tid:0] Squashing outstanding Icache miss.
   1000: system.cpu: Thread 0: Deleting instructions from instruction list.
   1000: system.cpu.fetch: Running stage.
   1000: system.cpu.fetch: There are no more threads available to fetch from.
   1000: system.cpu.fetch: [tid:0] Fetch is squashing!
   1000: system.cpu.fetch: [tid:0] Activating stage.
   1000: system.cpu: Activity: 3
   1000: system.cpu.decode: Processing [tid:0]
   1000: system.cpu.decode: [tid:0] Squashing instructions due to squash from commit.
   1000: system.cpu.decode: [tid:0] Squashing.
Rename::sortInsts() insts_from_decode: 
   1000: system.cpu.rename: Processing [tid:0]
   1000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   1000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   1000: system.cpu.rename: [tid:0] Squashing instructions due to squash from commit.
   1000: system.cpu.rename: [tid:0] [squash sn:0] Squashing instructions.
IEW::sortInsts() insts_from_rename: 0
   1000: system.cpu.iew: Issue: Processing [tid:0]
   1000: system.cpu.iew: [tid:0] Squashing all instructions.
   1000: system.cpu.iq: [tid:0] Starting to squash instructions in the IQ.
   1000: system.cpu.iq: [tid:0] Squashing until sequence number 0!
   1000: global: StoreSet: Squashing until inum 0
   1000: system.cpu.iew.lsq.thread0: Squashing until [sn:0]!(Loads:0 Stores:0)
   1000: system.cpu.iew: Removing skidbuffer instructions until [sn:0] [tid:0]
   1000: system.cpu.iew: [tid:0] Removing incoming rename instructions
executeInsts()
Available Instructions: 
insts_to_execute 0
   1000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   1000: system.cpu.iq: Not able to schedule any instructions.
   1000: system.cpu.iew: Processing [tid:0]
   1000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   1000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   1000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   1000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   1000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   1000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   1000: system.cpu.iew: Activity this cycle.
   1000: system.cpu: Activity: 4
   1000: system.cpu.commit: Getting instructions from Rename stage.
   1000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   1000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
   1000: system.cpu.commit: Deactivating stage.
   1000: system.cpu: Activity: 3
END OF commit.tick()
   1000: system.cpu: Scheduling next tick!
   2000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   2000: system.cpu.fetch: [tid:0] Done squashing, switching to running.
   2000: system.cpu.fetch: Running stage.
   2000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000000
this_rp: 0
   2000: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0x80000000=>0x80000004).(0=>1).
   2000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000000 for addr 0x80000000
   2000: system.cpu: CPU already running.
   2000: system.cpu.fetch: Fetch: Doing instruction read.
   2000: system.cpu.fetch: [tid:0] Doing Icache access.
   2000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
   2000: system.cpu.fetch: Deactivating stage.
   2000: system.cpu: Activity: 2
   2000: system.cpu.decode: Processing [tid:0]
   2000: system.cpu.decode: [tid:0] Done squashing, switching to running.
   2000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   2000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   2000: system.cpu.rename: Processing [tid:0]
   2000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   2000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   2000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   2000: system.cpu.rename: [tid:0] Done squashing, switching to running.
   2000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   2000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   2000: system.cpu.iew: Issue: Processing [tid:0]
   2000: system.cpu.iew: [tid:0] Done squashing, switching to running.
   2000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   2000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   2000: system.cpu.iq: Not able to schedule any instructions.
   2000: system.cpu.iew: Processing [tid:0]
   2000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   2000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   2000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   2000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   2000: system.cpu.commit: Getting instructions from Rename stage.
   2000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   2000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   2000: system.cpu: Scheduling next tick!
   3000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   3000: system.cpu.fetch: Running stage.
   3000: system.cpu.fetch: There are no more threads available to fetch from.
   3000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   3000: system.cpu.decode: Processing [tid:0]
   3000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   3000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   3000: system.cpu.rename: Processing [tid:0]
   3000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   3000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   3000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   3000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   3000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   3000: system.cpu.iew: Issue: Processing [tid:0]
   3000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   3000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   3000: system.cpu.iq: Not able to schedule any instructions.
   3000: system.cpu.iew: Processing [tid:0]
   3000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   3000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   3000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   3000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   3000: system.cpu.commit: Getting instructions from Rename stage.
   3000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   3000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   3000: system.cpu: Scheduling next tick!
   4000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   4000: system.cpu.fetch: Running stage.
   4000: system.cpu.fetch: There are no more threads available to fetch from.
   4000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   4000: system.cpu.decode: Processing [tid:0]
   4000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   4000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   4000: system.cpu.rename: Processing [tid:0]
   4000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   4000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   4000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   4000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   4000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   4000: system.cpu.iew: Issue: Processing [tid:0]
   4000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   4000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   4000: system.cpu.iq: Not able to schedule any instructions.
   4000: system.cpu.iew: Processing [tid:0]
   4000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   4000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   4000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   4000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   4000: system.cpu.commit: Getting instructions from Rename stage.
   4000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   4000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   4000: system.cpu: Scheduling next tick!
   5000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   5000: system.cpu.fetch: Running stage.
   5000: system.cpu.fetch: There are no more threads available to fetch from.
   5000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   5000: system.cpu.decode: Processing [tid:0]
   5000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   5000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   5000: system.cpu.rename: Processing [tid:0]
   5000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   5000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   5000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   5000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   5000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   5000: system.cpu.iew: Issue: Processing [tid:0]
   5000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   5000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   5000: system.cpu.iq: Not able to schedule any instructions.
   5000: system.cpu.iew: Processing [tid:0]
   5000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   5000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   5000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   5000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   5000: system.cpu.commit: Getting instructions from Rename stage.
   5000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   5000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   5000: system.cpu: Scheduling next tick!
   6000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   6000: system.cpu.fetch: Running stage.
   6000: system.cpu.fetch: There are no more threads available to fetch from.
   6000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   6000: system.cpu.decode: Processing [tid:0]
   6000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   6000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   6000: system.cpu.rename: Processing [tid:0]
   6000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   6000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   6000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   6000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   6000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   6000: system.cpu.iew: Issue: Processing [tid:0]
   6000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   6000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   6000: system.cpu.iq: Not able to schedule any instructions.
   6000: system.cpu.iew: Processing [tid:0]
   6000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   6000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   6000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   6000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   6000: system.cpu.commit: Getting instructions from Rename stage.
   6000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   6000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   6000: system.cpu: Scheduling next tick!
   7000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   7000: system.cpu.fetch: Running stage.
   7000: system.cpu.fetch: There are no more threads available to fetch from.
   7000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   7000: system.cpu.decode: Processing [tid:0]
   7000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   7000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   7000: system.cpu.rename: Processing [tid:0]
   7000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   7000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   7000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   7000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   7000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   7000: system.cpu.iew: Issue: Processing [tid:0]
   7000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   7000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   7000: system.cpu.iq: Not able to schedule any instructions.
   7000: system.cpu.iew: Processing [tid:0]
   7000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   7000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   7000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   7000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   7000: system.cpu.commit: Getting instructions from Rename stage.
   7000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   7000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   7000: system.cpu: Scheduling next tick!
   8000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   8000: system.cpu.fetch: Running stage.
   8000: system.cpu.fetch: There are no more threads available to fetch from.
   8000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   8000: system.cpu.decode: Processing [tid:0]
   8000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   8000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   8000: system.cpu.rename: Processing [tid:0]
   8000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   8000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   8000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   8000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   8000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   8000: system.cpu.iew: Issue: Processing [tid:0]
   8000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   8000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   8000: system.cpu.iq: Not able to schedule any instructions.
   8000: system.cpu.iew: Processing [tid:0]
   8000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   8000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   8000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   8000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   8000: system.cpu.commit: Getting instructions from Rename stage.
   8000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   8000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   8000: system.cpu: Scheduling next tick!
   9000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   9000: system.cpu.fetch: Running stage.
   9000: system.cpu.fetch: There are no more threads available to fetch from.
   9000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
   9000: system.cpu.decode: Processing [tid:0]
   9000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   9000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   9000: system.cpu.rename: Processing [tid:0]
   9000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
   9000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   9000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   9000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   9000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   9000: system.cpu.iew: Issue: Processing [tid:0]
   9000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   9000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   9000: system.cpu.iq: Not able to schedule any instructions.
   9000: system.cpu.iew: Processing [tid:0]
   9000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   9000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   9000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   9000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   9000: system.cpu.commit: Getting instructions from Rename stage.
   9000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   9000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   9000: system.cpu: Scheduling next tick!
  10000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  10000: system.cpu.fetch: Running stage.
  10000: system.cpu.fetch: There are no more threads available to fetch from.
  10000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  10000: system.cpu.decode: Processing [tid:0]
  10000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  10000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  10000: system.cpu.rename: Processing [tid:0]
  10000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  10000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  10000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  10000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  10000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  10000: system.cpu.iew: Issue: Processing [tid:0]
  10000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  10000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  10000: system.cpu.iq: Not able to schedule any instructions.
  10000: system.cpu.iew: Processing [tid:0]
  10000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  10000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  10000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  10000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  10000: system.cpu.commit: Getting instructions from Rename stage.
  10000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  10000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  10000: system.cpu: Activity: 1
  10000: system.cpu: Scheduling next tick!
  11000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  11000: system.cpu.fetch: Running stage.
  11000: system.cpu.fetch: There are no more threads available to fetch from.
  11000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  11000: system.cpu.decode: Processing [tid:0]
  11000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  11000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  11000: system.cpu.rename: Processing [tid:0]
  11000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  11000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  11000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  11000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  11000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  11000: system.cpu.iew: Issue: Processing [tid:0]
  11000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  11000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  11000: system.cpu.iq: Not able to schedule any instructions.
  11000: system.cpu.iew: Processing [tid:0]
  11000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  11000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  11000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  11000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  11000: system.cpu.commit: Getting instructions from Rename stage.
  11000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  11000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  11000: system.cpu: Activity: 0
  11000: system.cpu: No activity left!
  11000: system.cpu: Idle!
  77000: system.cpu.icache_port: Fetch unit received timing
  77000: system.cpu.fetch: [tid:0] Waking up from cache miss.
  82000: system.cpu.icache_port: Fetch unit received timing
  82000: system.cpu.fetch: [tid:0] Waking up from cache miss.
  82000: system.cpu: Waking up CPU
  82000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
  82000: system.cpu.fetch: Activating stage.
  82000: system.cpu: Activity: 1
  82000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  82000: system.cpu.fetch: Running stage.
  82000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000000
this_rp: 0
  82000: system.cpu.fetch: [tid:0] Icache miss is complete.
  82000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  82000: system.cpu.decoder: Requesting bytes 0x0040006f from address 0x80000000
  82000: system.cpu.decoder: Decoding instruction 0x40006f at address 0x80000000
  82000: system.cpu.decoder: Decode: Decoded jal instruction: 0x40006f
  82000: global: DynInst: [sn:1] Instruction created. Instcount for system.cpu = 1
  82000: system.cpu.fetch: [tid:0] Instruction PC (0x80000000=>0x80000008).(0=>1) created [sn:1].
  82000: system.cpu.fetch: [tid:0] Instruction is: jal [0], 8
  82000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000000
next_rp: 0
inst is control
  82000: system.cpu.fetch: [tid:0] [sn:1] Branch at PC 0x80000000 predicted to be not taken
  82000: system.cpu.fetch: [tid:0] [sn:1] Branch at PC 0x80000000 predicted to go to (0x80000008=>0x8000000c).(0=>1)
  82000: system.cpu.fetch: Branch detected with PC = (0x80000000=>0x80000008).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000008
this_rp: 1
  82000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000008
this_rp: 1
  82000: system.cpu.fetch: [tid:0] [sn:1] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  82000: system.cpu.fetch: Activity this cycle.
  82000: system.cpu: Activity: 2
  82000: system.cpu.decode: Processing [tid:0]
  82000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  82000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  82000: system.cpu.rename: Processing [tid:0]
  82000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  82000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  82000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  82000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  82000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  82000: system.cpu.iew: Issue: Processing [tid:0]
  82000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  82000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  82000: system.cpu.iq: Not able to schedule any instructions.
  82000: system.cpu.iew: Processing [tid:0]
  82000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  82000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  82000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  82000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  82000: system.cpu.commit: Getting instructions from Rename stage.
  82000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  82000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  82000: system.cpu: Scheduling next tick!
  83000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  83000: system.cpu.fetch: Running stage.
  83000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000008
this_rp: 1
  83000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  83000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000008
  83000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000008
  83000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
  83000: global: DynInst: [sn:2] Instruction created. Instcount for system.cpu = 2
  83000: system.cpu.fetch: [tid:0] Instruction PC (0x80000008=>0x80000010).(0=>1) created [sn:2].
  83000: system.cpu.fetch: [tid:0] Instruction is: addi [1], [1], 0
  83000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000008
next_rp: 1
inst is not control
  83000: system.cpu.fetch: Branch detected with PC = (0x80000008=>0x80000010).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000010
this_rp: 2
  83000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000010
this_rp: 2
  83000: system.cpu.fetch: [tid:0] [sn:2] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  83000: system.cpu.fetch: Activity this cycle.
  83000: system.cpu: Activity: 3
  83000: system.cpu.decode: Processing [tid:0]
  83000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  83000: system.cpu.decode: [tid:0] Sending instruction to rename.
  83000: system.cpu.decode: [tid:0] Processing instruction [sn:1] with PC (0x80000000=>0x80000008).(0=>1)
  83000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
  83000: system.cpu.rename: Processing [tid:0]
  83000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  83000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  83000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  83000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  83000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  83000: system.cpu.iew: Issue: Processing [tid:0]
  83000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  83000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  83000: system.cpu.iq: Not able to schedule any instructions.
  83000: system.cpu.iew: Processing [tid:0]
  83000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  83000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  83000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  83000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  83000: system.cpu.commit: Getting instructions from Rename stage.
  83000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  83000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  83000: system.cpu: Scheduling next tick!
  84000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  84000: system.cpu.fetch: Running stage.
  84000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000010
this_rp: 2
  84000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  84000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000010
  84000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000010
  84000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
  84000: global: DynInst: [sn:3] Instruction created. Instcount for system.cpu = 3
  84000: system.cpu.fetch: [tid:0] Instruction PC (0x80000010=>0x80000018).(0=>1) created [sn:3].
  84000: system.cpu.fetch: [tid:0] Instruction is: addi [2], [2], 0
  84000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000010
next_rp: 2
inst is not control
  84000: system.cpu.fetch: Branch detected with PC = (0x80000010=>0x80000018).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000018
this_rp: 3
  84000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000018
this_rp: 3
  84000: system.cpu.fetch: [tid:0] [sn:3] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  84000: system.cpu.fetch: Activity this cycle.
  84000: system.cpu: Activity: 4
  84000: system.cpu.decode: Processing [tid:0]
  84000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  84000: system.cpu.decode: [tid:0] Sending instruction to rename.
  84000: system.cpu.decode: [tid:0] Processing instruction [sn:2] with PC (0x80000008=>0x80000010).(0=>1)
  84000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: jal
  84000: system.cpu.rename: Processing [tid:0]
  84000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  84000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  84000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  84000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  84000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  84000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  84000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  84000: system.cpu.rename: [tid:0] Processing instruction [sn:1] with PC (0x80000000=>0x80000008).(0=>1).
SimpleRenameMap::rename: prev_reg 0
  84000: global: Renamed reg IntRegClass{0} to physical reg 0 (0) old mapping was 0 (0)
  84000: system.cpu.rename: [tid:0] Renaming arch reg 0 (IntRegClass) to physical reg 0 (0).
  84000: system.cpu.rename: [tid:0] [sn:1] Adding instruction to history buffer (size=1).
  84000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
  84000: system.cpu.iew: Issue: Processing [tid:0]
  84000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  84000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  84000: system.cpu.iq: Not able to schedule any instructions.
  84000: system.cpu.iew: Processing [tid:0]
  84000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  84000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  84000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  84000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  84000: system.cpu.commit: Getting instructions from Rename stage.
  84000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  84000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  84000: system.cpu: Scheduling next tick!
  85000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  85000: system.cpu.fetch: Running stage.
  85000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000018
this_rp: 3
  85000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  85000: system.cpu.decoder: Requesting bytes 0x00008013 from address 0x80000018
  85000: system.cpu.decoder: Decoding instruction 0x8013 at address 0x80000018
  85000: system.cpu.decoder: Decode: Decoded addi instruction: 0x8013
  85000: global: DynInst: [sn:4] Instruction created. Instcount for system.cpu = 4
  85000: system.cpu.fetch: [tid:0] Instruction PC (0x80000018=>0x80000020).(0=>1) created [sn:4].
  85000: system.cpu.fetch: [tid:0] Instruction is: addi [3], [2], 0
  85000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000018
next_rp: 3
inst is not control
  85000: system.cpu.fetch: Branch detected with PC = (0x80000018=>0x80000020).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000020
this_rp: 4
  85000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000020
this_rp: 4
  85000: system.cpu.fetch: [tid:0] [sn:4] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  85000: system.cpu.fetch: Activity this cycle.
  85000: system.cpu: Activity: 5
  85000: system.cpu.decode: Processing [tid:0]
  85000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  85000: system.cpu.decode: [tid:0] Sending instruction to rename.
  85000: system.cpu.decode: [tid:0] Processing instruction [sn:3] with PC (0x80000010=>0x80000018).(0=>1)
  85000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
  85000: system.cpu.rename: Processing [tid:0]
  85000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  85000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
  85000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  85000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  85000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  85000: system.cpu.rename: [tid:0] 1 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  85000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  85000: system.cpu.rename: [tid:0] Processing instruction [sn:2] with PC (0x80000008=>0x80000010).(0=>1).
arch_reg.flatIndex(): 1
  85000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 1, got phys reg 1 (IntRegClass)
  85000: system.cpu.rename: [tid:0] Register 1 (flat: 1) (IntRegClass) is ready.
  85000: global: [sn:2] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 1
SimpleRenameMap::rename: renamed_reg 1
  85000: global: Renamed reg IntRegClass{1} to physical reg 1 (1) old mapping was 1 (1)
  85000: system.cpu.rename: [tid:0] Renaming arch reg 1 (IntRegClass) to physical reg 1 (1).
  85000: system.cpu.rename: [tid:0] [sn:2] Adding instruction to history buffer (size=2).
  85000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
  85000: system.cpu.iew: Issue: Processing [tid:0]
  85000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  85000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  85000: system.cpu.iq: Not able to schedule any instructions.
  85000: system.cpu.iew: Processing [tid:0]
  85000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  85000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  85000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  85000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  85000: system.cpu.commit: Getting instructions from Rename stage.
  85000: system.cpu.commit: [tid:0] [sn:1] Inserting PC (0x80000000=>0x80000008).(0=>1) into ROB.
  85000: system.cpu.rob: Adding inst PC (0x80000000=>0x80000008).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 1 instructions.
  85000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  85000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and not ready
  85000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
  85000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  85000: system.cpu: Scheduling next tick!
  86000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  86000: system.cpu.fetch: Running stage.
  86000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000020
this_rp: 4
  86000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  86000: system.cpu.decoder: Requesting bytes 0x00010013 from address 0x80000020
  86000: system.cpu.decoder: Decoding instruction 0x10013 at address 0x80000020
  86000: system.cpu.decoder: Decode: Decoded addi instruction: 0x10013
  86000: global: DynInst: [sn:5] Instruction created. Instcount for system.cpu = 5
  86000: system.cpu.fetch: [tid:0] Instruction PC (0x80000020=>0x80000028).(0=>1) created [sn:5].
  86000: system.cpu.fetch: [tid:0] Instruction is: addi [4], [2], 0
  86000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000020
next_rp: 4
inst is not control
  86000: system.cpu.fetch: Branch detected with PC = (0x80000020=>0x80000028).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000028
this_rp: 5
  86000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000028
this_rp: 5
  86000: system.cpu.fetch: [tid:0] [sn:5] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  86000: system.cpu.fetch: Activity this cycle.
  86000: system.cpu: Activity: 6
  86000: system.cpu.decode: Processing [tid:0]
  86000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  86000: system.cpu.decode: [tid:0] Sending instruction to rename.
  86000: system.cpu.decode: [tid:0] Processing instruction [sn:4] with PC (0x80000018=>0x80000020).(0=>1)
  86000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
  86000: system.cpu.rename: Processing [tid:0]
  86000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  86000: system.cpu.rename: [tid:0] 2 instructions not yet in ROB
  86000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  86000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  86000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  86000: system.cpu.rename: [tid:0] 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  86000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  86000: system.cpu.rename: [tid:0] Processing instruction [sn:3] with PC (0x80000010=>0x80000018).(0=>1).
arch_reg.flatIndex(): 2
  86000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 2, got phys reg 2 (IntRegClass)
  86000: system.cpu.rename: [tid:0] Register 2 (flat: 2) (IntRegClass) is ready.
  86000: global: [sn:3] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 2
SimpleRenameMap::rename: renamed_reg 2
  86000: global: Renamed reg IntRegClass{2} to physical reg 2 (2) old mapping was 2 (2)
  86000: system.cpu.rename: [tid:0] Renaming arch reg 2 (IntRegClass) to physical reg 2 (2).
  86000: system.cpu.rename: [tid:0] [sn:3] Adding instruction to history buffer (size=3).
  86000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts jal
  86000: system.cpu.iew: Issue: Processing [tid:0]
  86000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  86000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000000=>0x80000008).(0=>1) [sn:1] [tid:0] to IQ.
dispatchInsts() inst = jal
dispatchInsts add_to_iq is true!!! ghjost!!!
  86000: system.cpu.iq: Adding instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) to the IQ.
  86000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000000=>0x80000008).(0=>1) opclass:1 [sn:1].
executeInsts()
Available Instructions: 
insts_to_execute 0
  86000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: jal
  86000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000000=>0x80000008).(0=>1) [sn:1]
  86000: system.cpu.iew: Processing [tid:0]
  86000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  86000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  86000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  86000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  86000: system.cpu.commit: Getting instructions from Rename stage.
  86000: system.cpu.commit: [tid:0] [sn:2] Inserting PC (0x80000008=>0x80000010).(0=>1) into ROB.
  86000: system.cpu.rob: Adding inst PC (0x80000008=>0x80000010).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 2 instructions.
  86000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  86000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and not ready
  86000: system.cpu.commit: [tid:0] ROB has 2 insts & 190 free entries.
  86000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  86000: system.cpu: Scheduling next tick!
  87000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  87000: system.cpu.fetch: Running stage.
  87000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000028
this_rp: 5
  87000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  87000: system.cpu.decoder: Requesting bytes 0x00028013 from address 0x80000028
  87000: system.cpu.decoder: Decoding instruction 0x28013 at address 0x80000028
  87000: system.cpu.decoder: Decode: Decoded addi instruction: 0x28013
  87000: global: DynInst: [sn:6] Instruction created. Instcount for system.cpu = 6
  87000: system.cpu.fetch: [tid:0] Instruction PC (0x80000028=>0x80000030).(0=>1) created [sn:6].
  87000: system.cpu.fetch: [tid:0] Instruction is: addi [5], [0], 0
  87000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000028
next_rp: 5
inst is not control
  87000: system.cpu.fetch: Branch detected with PC = (0x80000028=>0x80000030).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000030
this_rp: 6
  87000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000030
this_rp: 6
  87000: system.cpu.fetch: [tid:0] [sn:6] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  87000: system.cpu.fetch: Activity this cycle.
  87000: system.cpu: Activity: 7
  87000: system.cpu.decode: Processing [tid:0]
  87000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  87000: system.cpu.decode: [tid:0] Sending instruction to rename.
  87000: system.cpu.decode: [tid:0] Processing instruction [sn:5] with PC (0x80000020=>0x80000028).(0=>1)
  87000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
  87000: system.cpu.rename: Processing [tid:0]
  87000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 190, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  87000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
  87000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  87000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  87000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  87000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
  87000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  87000: system.cpu.rename: [tid:0] Processing instruction [sn:4] with PC (0x80000018=>0x80000020).(0=>1).
arch_reg.flatIndex(): 2
  87000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 2, got phys reg 2 (IntRegClass)
  87000: system.cpu.rename: [tid:0] Register 2 (flat: 2) (IntRegClass) is not ready.
SimpleRenameMap::rename: prev_reg 3
SimpleRenameMap::rename: renamed_reg 3
  87000: global: Renamed reg IntRegClass{3} to physical reg 3 (3) old mapping was 3 (3)
  87000: system.cpu.rename: [tid:0] Renaming arch reg 3 (IntRegClass) to physical reg 3 (3).
  87000: system.cpu.rename: [tid:0] [sn:4] Adding instruction to history buffer (size=4).
  87000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
  87000: system.cpu.iew: Issue: Processing [tid:0]
  87000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  87000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000008=>0x80000010).(0=>1) [sn:2] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  87000: system.cpu.iq: Adding instruction [sn:2] PC (0x80000008=>0x80000010).(0=>1) to the IQ.
  87000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000008=>0x80000010).(0=>1) opclass:1 [sn:2].
executeInsts()
Available Instructions: 
insts_to_execute 1
  87000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst jal
  87000: system.cpu.iew: Execute: Processing PC (0x80000000=>0x80000008).(0=>1), [tid:0] [sn:1].
iew::inst->execute() instruction: jal
  87000: global: RegFile: Setting int register 0 to 0x80000008
  87000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  87000: system.cpu.iew: Sending instructions to commit, [sn:1] PC (0x80000000=>0x80000008).(0=>1).
  87000: system.cpu.iq: Waking dependents of completed instruction.
  87000: system.cpu.iq: Reg 0 [IntRegClass] is pinned, skipping
  87000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  87000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000008=>0x80000010).(0=>1) [sn:2]
  87000: system.cpu.iew: Processing [tid:0]
  87000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  87000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  87000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  87000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  87000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  87000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  87000: system.cpu.iew: Activity this cycle.
  87000: system.cpu.commit: Getting instructions from Rename stage.
  87000: system.cpu.commit: [tid:0] [sn:3] Inserting PC (0x80000010=>0x80000018).(0=>1) into ROB.
  87000: system.cpu.rob: Adding inst PC (0x80000010=>0x80000018).(0=>1) to the ROB.
  87000: system.cpu.rob: [tid:0] Now has 3 instructions.
  87000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  87000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and not ready
  87000: system.cpu.commit: [tid:0] ROB has 3 insts & 189 free entries.
  87000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  87000: system.cpu: Scheduling next tick!
  88000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  88000: system.cpu.fetch: Running stage.
  88000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000030
this_rp: 6
  88000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  88000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000030
  88000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000030
  88000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
  88000: global: DynInst: [sn:7] Instruction created. Instcount for system.cpu = 7
  88000: system.cpu.fetch: [tid:0] Instruction PC (0x80000030=>0x80000038).(0=>1) created [sn:7].
  88000: system.cpu.fetch: [tid:0] Instruction is: addi [6], [6], 0
  88000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000030
next_rp: 6
inst is not control
  88000: system.cpu.fetch: Branch detected with PC = (0x80000030=>0x80000038).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000038
this_rp: 7
  88000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000038
this_rp: 7
  88000: system.cpu.fetch: [tid:0] [sn:7] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  88000: system.cpu.fetch: Activity this cycle.
  88000: system.cpu: Activity: 8
  88000: system.cpu.decode: Processing [tid:0]
  88000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  88000: system.cpu.decode: [tid:0] Sending instruction to rename.
  88000: system.cpu.decode: [tid:0] Processing instruction [sn:6] with PC (0x80000028=>0x80000030).(0=>1)
  88000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
  88000: system.cpu.rename: Processing [tid:0]
  88000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 189, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  88000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
  88000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  88000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  88000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  88000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
  88000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  88000: system.cpu.rename: [tid:0] Processing instruction [sn:5] with PC (0x80000020=>0x80000028).(0=>1).
arch_reg.flatIndex(): 2
  88000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 2, got phys reg 2 (IntRegClass)
  88000: system.cpu.rename: [tid:0] Register 2 (flat: 2) (IntRegClass) is not ready.
SimpleRenameMap::rename: prev_reg 4
SimpleRenameMap::rename: renamed_reg 4
  88000: global: Renamed reg IntRegClass{4} to physical reg 4 (4) old mapping was 4 (4)
  88000: system.cpu.rename: [tid:0] Renaming arch reg 4 (IntRegClass) to physical reg 4 (4).
  88000: system.cpu.rename: [tid:0] [sn:5] Adding instruction to history buffer (size=5).
  88000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
  88000: system.cpu.iew: Issue: Processing [tid:0]
  88000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  88000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000010=>0x80000018).(0=>1) [sn:3] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  88000: system.cpu.iq: Adding instruction [sn:3] PC (0x80000010=>0x80000018).(0=>1) to the IQ.
  88000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000010=>0x80000018).(0=>1) opclass:1 [sn:3].
executeInsts()
Available Instructions: 
insts_to_execute 1
  88000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  88000: system.cpu.iew: Execute: Processing PC (0x80000008=>0x80000010).(0=>1), [tid:0] [sn:2].
iew::inst->execute() instruction: addi
  88000: global: RegFile: Setting int register 1 to 0
  88000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  88000: system.cpu.iew: Sending instructions to commit, [sn:2] PC (0x80000008=>0x80000010).(0=>1).
  88000: system.cpu.iq: Waking dependents of completed instruction.
  88000: system.cpu.iq: Waking any dependents on register 1 (IntRegClass).
  88000: system.cpu.iew: Setting Destination Register 1 (IntRegClass)
  88000: system.cpu.scoreboard: Setting reg 1 (IntRegClass) as ready
  88000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  88000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000010=>0x80000018).(0=>1) [sn:3]
  88000: system.cpu.iew: Processing [tid:0]
  88000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  88000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  88000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  88000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  88000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  88000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  88000: system.cpu.iew: Activity this cycle.
  88000: system.cpu.commit: Getting instructions from Rename stage.
  88000: system.cpu.commit: [tid:0] [sn:4] Inserting PC (0x80000018=>0x80000020).(0=>1) into ROB.
  88000: system.cpu.rob: Adding inst PC (0x80000018=>0x80000020).(0=>1) to the ROB.
  88000: system.cpu.rob: [tid:0] Now has 4 instructions.
  88000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  88000: system.cpu.commit: [tid:0] Marking PC (0x80000000=>0x80000008).(0=>1), [sn:1] ready within ROB.
  88000: system.cpu.commit: [tid:0] Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and ready to commit
  88000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  88000: system.cpu.commit: Activity This Cycle.
  88000: system.cpu.commit: Activating stage.
  88000: system.cpu: Activity: 9
END OF commit.tick()
  88000: system.cpu: Scheduling next tick!
  89000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  89000: system.cpu.fetch: Running stage.
  89000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000038
this_rp: 7
  89000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
  89000: system.cpu.decoder: Requesting bytes 0x02021013 from address 0x80000038
  89000: system.cpu.decoder: Decoding instruction 0x2021013 at address 0x80000038
  89000: system.cpu.decoder: Decode: Decoded slli instruction: 0x2021013
  89000: global: DynInst: [sn:8] Instruction created. Instcount for system.cpu = 8
  89000: system.cpu.fetch: [tid:0] Instruction PC (0x80000038=>0x80000040).(0=>1) created [sn:8].
  89000: system.cpu.fetch: [tid:0] Instruction is: slli [7], [3], 32
  89000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000038
next_rp: 7
inst is not control
  89000: system.cpu.fetch: Branch detected with PC = (0x80000038=>0x80000040).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000040
this_rp: 8
  89000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000040
this_rp: 8
  89000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x80000040=>0x80000044).(0=>1).
  89000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000040 for addr 0x80000040
  89000: system.cpu: CPU already running.
  89000: system.cpu.fetch: Fetch: Doing instruction read.
  89000: system.cpu.fetch: [tid:0] Doing Icache access.
  89000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
  89000: system.cpu.fetch: Deactivating stage.
  89000: system.cpu: Activity: 8
  89000: system.cpu.fetch: [tid:0] [sn:8] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  89000: system.cpu.fetch: Activity this cycle.
  89000: system.cpu: Activity: 9
  89000: system.cpu.decode: Processing [tid:0]
  89000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  89000: system.cpu.decode: [tid:0] Sending instruction to rename.
  89000: system.cpu.decode: [tid:0] Processing instruction [sn:7] with PC (0x80000030=>0x80000038).(0=>1)
  89000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
  89000: system.cpu.rename: Processing [tid:0]
  89000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  89000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
  89000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  89000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  89000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  89000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
  89000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  89000: system.cpu.rename: [tid:0] Processing instruction [sn:6] with PC (0x80000028=>0x80000030).(0=>1).
arch_reg.flatIndex(): 0
  89000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 0, got phys reg 0 (IntRegClass)
  89000: system.cpu.rename: [tid:0] Register 0 (flat: 0) (IntRegClass) is ready.
  89000: global: [sn:6] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 5
SimpleRenameMap::rename: renamed_reg 5
  89000: global: Renamed reg IntRegClass{5} to physical reg 5 (5) old mapping was 5 (5)
  89000: system.cpu.rename: [tid:0] Renaming arch reg 5 (IntRegClass) to physical reg 5 (5).
  89000: system.cpu.rename: [tid:0] [sn:6] Adding instruction to history buffer (size=6).
  89000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
  89000: system.cpu.iew: Issue: Processing [tid:0]
  89000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  89000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000018=>0x80000020).(0=>1) [sn:4] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  89000: system.cpu.iq: Adding instruction [sn:4] PC (0x80000018=>0x80000020).(0=>1) to the IQ.
  89000: system.cpu.iq: Instruction PC (0x80000018=>0x80000020).(0=>1) has src reg 2 (IntRegClass) that is being added to the dependency chain.
executeInsts()
Available Instructions: 
insts_to_execute 1
  89000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  89000: system.cpu.iew: Execute: Processing PC (0x80000010=>0x80000018).(0=>1), [tid:0] [sn:3].
iew::inst->execute() instruction: addi
  89000: global: RegFile: Setting int register 2 to 0
  89000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  89000: system.cpu.iew: Sending instructions to commit, [sn:3] PC (0x80000010=>0x80000018).(0=>1).
  89000: system.cpu.iq: Waking dependents of completed instruction.
  89000: system.cpu.iq: Waking any dependents on register 2 (IntRegClass).
  89000: system.cpu.iq: Waking up a dependent instruction, [sn:4] PC (0x80000018=>0x80000020).(0=>1).
  89000: global: [sn:4] has 1 ready out of 1 sources. RTI 0)
  89000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000018=>0x80000020).(0=>1) opclass:1 [sn:4].
  89000: system.cpu.iew: Setting Destination Register 2 (IntRegClass)
  89000: system.cpu.scoreboard: Setting reg 2 (IntRegClass) as ready
  89000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  89000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000018=>0x80000020).(0=>1) [sn:4]
  89000: system.cpu.iew: Processing [tid:0]
  89000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  89000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  89000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  89000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  89000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  89000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  89000: system.cpu.iew: Activity this cycle.
  89000: system.cpu.commit: Getting instructions from Rename stage.
  89000: system.cpu.commit: [tid:0] [sn:5] Inserting PC (0x80000020=>0x80000028).(0=>1) into ROB.
  89000: system.cpu.rob: Adding inst PC (0x80000020=>0x80000028).(0=>1) to the ROB.
  89000: system.cpu.rob: [tid:0] Now has 5 instructions.
  89000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  89000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:1]
  89000: system.cpu.commit: [tid:0] [sn:1] Committing instruction with PC (0x80000000=>0x80000008).(0=>1)
  89000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000000=>0x80000008).(0=>1), [sn:1]
  89000: system.cpu: Removing committed instruction [tid:0] PC (0x80000000=>0x80000008).(0=>1) [sn:1]
head_inst->staticInst->getName()jal
num_committed: 1
  89000: system.cpu.commit: [tid:0] Marking PC (0x80000008=>0x80000010).(0=>1), [sn:2] ready within ROB.
  89000: system.cpu.commit: [tid:0] Instruction [sn:2] PC (0x80000008=>0x80000010).(0=>1) is head of ROB and ready to commit
  89000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  89000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  89000: system.cpu: Removing instruction, [tid:0] [sn:1] PC (0x80000000=>0x80000008).(0=>1)
  89000: system.cpu: Scheduling next tick!
  90000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  90000: system.cpu.fetch: Running stage.
  90000: system.cpu.fetch: There are no more threads available to fetch from.
  90000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  90000: system.cpu.decode: Processing [tid:0]
  90000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  90000: system.cpu.decode: [tid:0] Sending instruction to rename.
  90000: system.cpu.decode: [tid:0] Processing instruction [sn:8] with PC (0x80000038=>0x80000040).(0=>1)
  90000: system.cpu.decode: Activity this cycle.
  90000: system.cpu: Activity: 10
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
  90000: system.cpu.rename: Processing [tid:0]
  90000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  90000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
  90000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  90000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  90000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  90000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
  90000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  90000: system.cpu.rename: [tid:0] Processing instruction [sn:7] with PC (0x80000030=>0x80000038).(0=>1).
arch_reg.flatIndex(): 6
  90000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 6, got phys reg 6 (IntRegClass)
  90000: system.cpu.rename: [tid:0] Register 6 (flat: 6) (IntRegClass) is ready.
  90000: global: [sn:7] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 6
SimpleRenameMap::rename: renamed_reg 6
  90000: global: Renamed reg IntRegClass{6} to physical reg 6 (6) old mapping was 6 (6)
  90000: system.cpu.rename: [tid:0] Renaming arch reg 6 (IntRegClass) to physical reg 6 (6).
  90000: system.cpu.rename: [tid:0] [sn:7] Adding instruction to history buffer (size=7).
  90000: system.cpu.rename: Activity this cycle.
  90000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=7), until [sn:1].
  90000: system.cpu.rename: [tid:0] Freeing up older rename of reg 0 (IntRegClass), [sn:1].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
  90000: system.cpu.iew: Issue: Processing [tid:0]
  90000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  90000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000020=>0x80000028).(0=>1) [sn:5] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  90000: system.cpu.iq: Adding instruction [sn:5] PC (0x80000020=>0x80000028).(0=>1) to the IQ.
  90000: system.cpu.iq: Instruction PC (0x80000020=>0x80000028).(0=>1) has src reg 2 (IntRegClass) that became ready before it reached the IQ.
  90000: global: [sn:5] has 1 ready out of 1 sources. RTI 0)
  90000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000020=>0x80000028).(0=>1) opclass:1 [sn:5].
executeInsts()
Available Instructions: 
insts_to_execute 1
  90000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  90000: system.cpu.iew: Execute: Processing PC (0x80000018=>0x80000020).(0=>1), [tid:0] [sn:4].
iew::inst->execute() instruction: addi
  90000: global: RegFile: Access to int register 2, has data 0
  90000: global: RegFile: Setting int register 3 to 0
  90000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  90000: system.cpu.iew: Sending instructions to commit, [sn:4] PC (0x80000018=>0x80000020).(0=>1).
  90000: system.cpu.iq: Waking dependents of completed instruction.
  90000: system.cpu.iq: Waking any dependents on register 3 (IntRegClass).
  90000: system.cpu.iew: Setting Destination Register 3 (IntRegClass)
  90000: system.cpu.scoreboard: Setting reg 3 (IntRegClass) as ready
  90000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  90000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000020=>0x80000028).(0=>1) [sn:5]
  90000: system.cpu.iew: Processing [tid:0]
  90000: system.cpu.iq: [tid:0] Committing instructions older than [sn:1]
  90000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  90000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  90000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  90000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  90000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  90000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  90000: system.cpu.iew: Activity this cycle.
  90000: system.cpu.commit: Getting instructions from Rename stage.
  90000: system.cpu.commit: [tid:0] [sn:6] Inserting PC (0x80000028=>0x80000030).(0=>1) into ROB.
  90000: system.cpu.rob: Adding inst PC (0x80000028=>0x80000030).(0=>1) to the ROB.
  90000: system.cpu.rob: [tid:0] Now has 5 instructions.
  90000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  90000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:2]
  90000: system.cpu.commit: [tid:0] [sn:2] Committing instruction with PC (0x80000008=>0x80000010).(0=>1)
  90000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000008=>0x80000010).(0=>1), [sn:2]
  90000: system.cpu: Removing committed instruction [tid:0] PC (0x80000008=>0x80000010).(0=>1) [sn:2]
head_inst->staticInst->getName()addi
num_committed: 1
  90000: system.cpu.commit: [tid:0] Marking PC (0x80000010=>0x80000018).(0=>1), [sn:3] ready within ROB.
  90000: system.cpu.commit: [tid:0] Instruction [sn:3] PC (0x80000010=>0x80000018).(0=>1) is head of ROB and ready to commit
  90000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  90000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  90000: system.cpu: Removing instruction, [tid:0] [sn:2] PC (0x80000008=>0x80000010).(0=>1)
  90000: system.cpu: Scheduling next tick!
  91000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  91000: system.cpu.fetch: Running stage.
  91000: system.cpu.fetch: There are no more threads available to fetch from.
  91000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  91000: system.cpu.decode: Processing [tid:0]
  91000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  91000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: slli
  91000: system.cpu.rename: Processing [tid:0]
  91000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  91000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
  91000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  91000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  91000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
  91000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
  91000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  91000: system.cpu.rename: [tid:0] Processing instruction [sn:8] with PC (0x80000038=>0x80000040).(0=>1).
arch_reg.flatIndex(): 3
  91000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 3, got phys reg 3 (IntRegClass)
  91000: system.cpu.rename: [tid:0] Register 3 (flat: 3) (IntRegClass) is ready.
  91000: global: [sn:8] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 7
SimpleRenameMap::rename: renamed_reg 7
  91000: global: Renamed reg IntRegClass{7} to physical reg 7 (7) old mapping was 7 (7)
  91000: system.cpu.rename: [tid:0] Renaming arch reg 7 (IntRegClass) to physical reg 7 (7).
  91000: system.cpu.rename: [tid:0] [sn:8] Adding instruction to history buffer (size=7).
  91000: system.cpu.rename: Activity this cycle.
  91000: system.cpu: Activity: 11
  91000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=7), until [sn:2].
  91000: system.cpu.rename: [tid:0] Freeing up older rename of reg 1 (IntRegClass), [sn:2].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
  91000: system.cpu.iew: Issue: Processing [tid:0]
  91000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  91000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000028=>0x80000030).(0=>1) [sn:6] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  91000: system.cpu.iq: Adding instruction [sn:6] PC (0x80000028=>0x80000030).(0=>1) to the IQ.
  91000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000028=>0x80000030).(0=>1) opclass:1 [sn:6].
executeInsts()
Available Instructions: 
insts_to_execute 1
  91000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  91000: system.cpu.iew: Execute: Processing PC (0x80000020=>0x80000028).(0=>1), [tid:0] [sn:5].
iew::inst->execute() instruction: addi
  91000: global: RegFile: Access to int register 2, has data 0
  91000: global: RegFile: Setting int register 4 to 0
  91000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  91000: system.cpu.iew: Sending instructions to commit, [sn:5] PC (0x80000020=>0x80000028).(0=>1).
  91000: system.cpu.iq: Waking dependents of completed instruction.
  91000: system.cpu.iq: Waking any dependents on register 4 (IntRegClass).
  91000: system.cpu.iew: Setting Destination Register 4 (IntRegClass)
  91000: system.cpu.scoreboard: Setting reg 4 (IntRegClass) as ready
  91000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  91000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000028=>0x80000030).(0=>1) [sn:6]
  91000: system.cpu.iew: Processing [tid:0]
  91000: system.cpu.iq: [tid:0] Committing instructions older than [sn:2]
  91000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  91000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  91000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  91000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  91000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  91000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  91000: system.cpu.iew: Activity this cycle.
  91000: system.cpu.commit: Getting instructions from Rename stage.
  91000: system.cpu.commit: [tid:0] [sn:7] Inserting PC (0x80000030=>0x80000038).(0=>1) into ROB.
  91000: system.cpu.rob: Adding inst PC (0x80000030=>0x80000038).(0=>1) to the ROB.
  91000: system.cpu.rob: [tid:0] Now has 5 instructions.
  91000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  91000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:3]
  91000: system.cpu.commit: [tid:0] [sn:3] Committing instruction with PC (0x80000010=>0x80000018).(0=>1)
  91000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000010=>0x80000018).(0=>1), [sn:3]
  91000: system.cpu: Removing committed instruction [tid:0] PC (0x80000010=>0x80000018).(0=>1) [sn:3]
head_inst->staticInst->getName()addi
num_committed: 1
  91000: system.cpu.commit: [tid:0] Marking PC (0x80000018=>0x80000020).(0=>1), [sn:4] ready within ROB.
  91000: system.cpu.commit: [tid:0] Instruction [sn:4] PC (0x80000018=>0x80000020).(0=>1) is head of ROB and ready to commit
  91000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  91000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  91000: system.cpu: Removing instruction, [tid:0] [sn:3] PC (0x80000010=>0x80000018).(0=>1)
  91000: system.cpu: Scheduling next tick!
  92000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  92000: system.cpu.fetch: Running stage.
  92000: system.cpu.fetch: There are no more threads available to fetch from.
  92000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  92000: system.cpu.decode: Processing [tid:0]
  92000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  92000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  92000: system.cpu.rename: Processing [tid:0]
  92000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  92000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
  92000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  92000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  92000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  92000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=6), until [sn:3].
  92000: system.cpu.rename: [tid:0] Freeing up older rename of reg 2 (IntRegClass), [sn:3].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
  92000: system.cpu.iew: Issue: Processing [tid:0]
  92000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  92000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000030=>0x80000038).(0=>1) [sn:7] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  92000: system.cpu.iq: Adding instruction [sn:7] PC (0x80000030=>0x80000038).(0=>1) to the IQ.
  92000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000030=>0x80000038).(0=>1) opclass:1 [sn:7].
executeInsts()
Available Instructions: 
insts_to_execute 1
  92000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  92000: system.cpu.iew: Execute: Processing PC (0x80000028=>0x80000030).(0=>1), [tid:0] [sn:6].
iew::inst->execute() instruction: addi
  92000: global: RegFile: Access to int register 0, has data 0x80000008
  92000: global: RegFile: Setting int register 5 to 0x80000008
  92000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  92000: system.cpu: Activity: 12
  92000: system.cpu.iew: Sending instructions to commit, [sn:6] PC (0x80000028=>0x80000030).(0=>1).
  92000: system.cpu.iq: Waking dependents of completed instruction.
  92000: system.cpu.iq: Waking any dependents on register 5 (IntRegClass).
  92000: system.cpu.iew: Setting Destination Register 5 (IntRegClass)
  92000: system.cpu.scoreboard: Setting reg 5 (IntRegClass) as ready
  92000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  92000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000030=>0x80000038).(0=>1) [sn:7]
  92000: system.cpu.iew: Processing [tid:0]
  92000: system.cpu.iq: [tid:0] Committing instructions older than [sn:3]
  92000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  92000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  92000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  92000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  92000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  92000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  92000: system.cpu.iew: Activity this cycle.
  92000: system.cpu.commit: Getting instructions from Rename stage.
  92000: system.cpu.commit: [tid:0] [sn:8] Inserting PC (0x80000038=>0x80000040).(0=>1) into ROB.
  92000: system.cpu.rob: Adding inst PC (0x80000038=>0x80000040).(0=>1) to the ROB.
  92000: system.cpu.rob: [tid:0] Now has 5 instructions.
  92000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  92000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:4]
  92000: system.cpu.commit: [tid:0] [sn:4] Committing instruction with PC (0x80000018=>0x80000020).(0=>1)
  92000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000018=>0x80000020).(0=>1), [sn:4]
  92000: system.cpu: Removing committed instruction [tid:0] PC (0x80000018=>0x80000020).(0=>1) [sn:4]
head_inst->staticInst->getName()addi
num_committed: 1
  92000: system.cpu.commit: [tid:0] Marking PC (0x80000020=>0x80000028).(0=>1), [sn:5] ready within ROB.
  92000: system.cpu.commit: [tid:0] Instruction [sn:5] PC (0x80000020=>0x80000028).(0=>1) is head of ROB and ready to commit
  92000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  92000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  92000: system.cpu: Activity: 11
  92000: system.cpu: Removing instruction, [tid:0] [sn:4] PC (0x80000018=>0x80000020).(0=>1)
  92000: system.cpu: Scheduling next tick!
  93000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  93000: system.cpu.fetch: Running stage.
  93000: system.cpu.fetch: There are no more threads available to fetch from.
  93000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  93000: system.cpu.decode: Processing [tid:0]
  93000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  93000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  93000: system.cpu.rename: Processing [tid:0]
  93000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  93000: system.cpu.rename: [tid:0] 2 instructions not yet in ROB
  93000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  93000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  93000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  93000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=5), until [sn:4].
  93000: system.cpu.rename: [tid:0] Freeing up older rename of reg 3 (IntRegClass), [sn:4].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts slli
  93000: system.cpu.iew: Issue: Processing [tid:0]
  93000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  93000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000038=>0x80000040).(0=>1) [sn:8] [tid:0] to IQ.
dispatchInsts() inst = slli
dispatchInsts add_to_iq is true!!! ghjost!!!
  93000: system.cpu.iq: Adding instruction [sn:8] PC (0x80000038=>0x80000040).(0=>1) to the IQ.
  93000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000038=>0x80000040).(0=>1) opclass:1 [sn:8].
executeInsts()
Available Instructions: 
insts_to_execute 1
  93000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  93000: system.cpu.iew: Execute: Processing PC (0x80000030=>0x80000038).(0=>1), [tid:0] [sn:7].
iew::inst->execute() instruction: addi
  93000: global: RegFile: Setting int register 6 to 0
  93000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  93000: system.cpu: Activity: 12
  93000: system.cpu.iew: Sending instructions to commit, [sn:7] PC (0x80000030=>0x80000038).(0=>1).
  93000: system.cpu.iq: Waking dependents of completed instruction.
  93000: system.cpu.iq: Waking any dependents on register 6 (IntRegClass).
  93000: system.cpu.iew: Setting Destination Register 6 (IntRegClass)
  93000: system.cpu.scoreboard: Setting reg 6 (IntRegClass) as ready
  93000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: slli
  93000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000038=>0x80000040).(0=>1) [sn:8]
  93000: system.cpu.iew: Processing [tid:0]
  93000: system.cpu.iq: [tid:0] Committing instructions older than [sn:4]
  93000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  93000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  93000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
  93000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  93000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  93000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  93000: system.cpu.iew: Activity this cycle.
  93000: system.cpu.commit: Getting instructions from Rename stage.
  93000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  93000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:5]
  93000: system.cpu.commit: [tid:0] [sn:5] Committing instruction with PC (0x80000020=>0x80000028).(0=>1)
  93000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000020=>0x80000028).(0=>1), [sn:5]
  93000: system.cpu: Removing committed instruction [tid:0] PC (0x80000020=>0x80000028).(0=>1) [sn:5]
head_inst->staticInst->getName()addi
num_committed: 1
  93000: system.cpu.commit: [tid:0] Marking PC (0x80000028=>0x80000030).(0=>1), [sn:6] ready within ROB.
  93000: system.cpu.commit: [tid:0] Instruction [sn:6] PC (0x80000028=>0x80000030).(0=>1) is head of ROB and ready to commit
  93000: system.cpu.commit: [tid:0] ROB has 3 insts & 189 free entries.
  93000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  93000: global: DynInst: [sn:2] Instruction destroyed. Instcount for system.cpu = 7
  93000: system.cpu: Activity: 11
  93000: system.cpu: Removing instruction, [tid:0] [sn:5] PC (0x80000020=>0x80000028).(0=>1)
  93000: system.cpu: Scheduling next tick!
  94000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  94000: system.cpu.fetch: Running stage.
  94000: system.cpu.fetch: There are no more threads available to fetch from.
  94000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  94000: system.cpu.decode: Processing [tid:0]
  94000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  94000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  94000: system.cpu.rename: Processing [tid:0]
  94000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 189, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  94000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
  94000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  94000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  94000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  94000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=4), until [sn:5].
  94000: system.cpu.rename: [tid:0] Freeing up older rename of reg 4 (IntRegClass), [sn:5].
IEW::sortInsts() insts_from_rename: 0
  94000: system.cpu.iew: Issue: Processing [tid:0]
  94000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 1
  94000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst slli
  94000: system.cpu.iew: Execute: Processing PC (0x80000038=>0x80000040).(0=>1), [tid:0] [sn:8].
iew::inst->execute() instruction: slli
  94000: global: RegFile: Access to int register 3, has data 0
  94000: global: RegFile: Setting int register 7 to 0
  94000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
  94000: system.cpu: Activity: 12
  94000: system.cpu.iew: Sending instructions to commit, [sn:8] PC (0x80000038=>0x80000040).(0=>1).
  94000: system.cpu.iq: Waking dependents of completed instruction.
  94000: system.cpu.iq: Waking any dependents on register 7 (IntRegClass).
  94000: system.cpu.iew: Setting Destination Register 7 (IntRegClass)
  94000: system.cpu.scoreboard: Setting reg 7 (IntRegClass) as ready
  94000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  94000: system.cpu.iq: Not able to schedule any instructions.
  94000: system.cpu.iew: Processing [tid:0]
  94000: system.cpu.iq: [tid:0] Committing instructions older than [sn:5]
  94000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  94000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  94000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  94000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  94000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  94000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  94000: system.cpu.iew: Activity this cycle.
  94000: system.cpu.commit: Getting instructions from Rename stage.
  94000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  94000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:6]
  94000: system.cpu.commit: [tid:0] [sn:6] Committing instruction with PC (0x80000028=>0x80000030).(0=>1)
  94000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000028=>0x80000030).(0=>1), [sn:6]
  94000: system.cpu: Removing committed instruction [tid:0] PC (0x80000028=>0x80000030).(0=>1) [sn:6]
head_inst->staticInst->getName()addi
num_committed: 1
  94000: system.cpu.commit: [tid:0] Marking PC (0x80000030=>0x80000038).(0=>1), [sn:7] ready within ROB.
  94000: system.cpu.commit: [tid:0] Instruction [sn:7] PC (0x80000030=>0x80000038).(0=>1) is head of ROB and ready to commit
  94000: system.cpu.commit: [tid:0] ROB has 2 insts & 190 free entries.
  94000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  94000: global: DynInst: [sn:3] Instruction destroyed. Instcount for system.cpu = 6
  94000: system.cpu: Activity: 11
  94000: system.cpu: Removing instruction, [tid:0] [sn:6] PC (0x80000028=>0x80000030).(0=>1)
  94000: system.cpu: Scheduling next tick!
  95000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  95000: system.cpu.fetch: Running stage.
  95000: system.cpu.fetch: There are no more threads available to fetch from.
  95000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  95000: system.cpu.decode: Processing [tid:0]
  95000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  95000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  95000: system.cpu.rename: Processing [tid:0]
  95000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 190, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  95000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  95000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  95000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  95000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  95000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=3), until [sn:6].
  95000: system.cpu.rename: [tid:0] Freeing up older rename of reg 5 (IntRegClass), [sn:6].
IEW::sortInsts() insts_from_rename: 0
  95000: system.cpu.iew: Issue: Processing [tid:0]
  95000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  95000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  95000: system.cpu.iq: Not able to schedule any instructions.
  95000: system.cpu.iew: Processing [tid:0]
  95000: system.cpu.iq: [tid:0] Committing instructions older than [sn:6]
  95000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  95000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  95000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  95000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  95000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  95000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  95000: system.cpu.iew: Activity this cycle.
  95000: system.cpu: Activity: 12
  95000: system.cpu.commit: Getting instructions from Rename stage.
  95000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  95000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:7]
  95000: system.cpu.commit: [tid:0] [sn:7] Committing instruction with PC (0x80000030=>0x80000038).(0=>1)
  95000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000030=>0x80000038).(0=>1), [sn:7]
  95000: system.cpu: Removing committed instruction [tid:0] PC (0x80000030=>0x80000038).(0=>1) [sn:7]
head_inst->staticInst->getName()addi
num_committed: 1
  95000: system.cpu.commit: [tid:0] Marking PC (0x80000038=>0x80000040).(0=>1), [sn:8] ready within ROB.
  95000: system.cpu.commit: [tid:0] Instruction [sn:8] PC (0x80000038=>0x80000040).(0=>1) is head of ROB and ready to commit
  95000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
  95000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  95000: global: DynInst: [sn:4] Instruction destroyed. Instcount for system.cpu = 5
  95000: system.cpu: Activity: 11
  95000: system.cpu: Removing instruction, [tid:0] [sn:7] PC (0x80000030=>0x80000038).(0=>1)
  95000: system.cpu: Scheduling next tick!
  96000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  96000: system.cpu.fetch: Running stage.
  96000: system.cpu.fetch: There are no more threads available to fetch from.
  96000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  96000: system.cpu.decode: Processing [tid:0]
  96000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  96000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  96000: system.cpu.rename: Processing [tid:0]
  96000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  96000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  96000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  96000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  96000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  96000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=2), until [sn:7].
  96000: system.cpu.rename: [tid:0] Freeing up older rename of reg 6 (IntRegClass), [sn:7].
IEW::sortInsts() insts_from_rename: 0
  96000: system.cpu.iew: Issue: Processing [tid:0]
  96000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  96000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  96000: system.cpu.iq: Not able to schedule any instructions.
  96000: system.cpu.iew: Processing [tid:0]
  96000: system.cpu.iq: [tid:0] Committing instructions older than [sn:7]
  96000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  96000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  96000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  96000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  96000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  96000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  96000: system.cpu.iew: Activity this cycle.
  96000: system.cpu: Activity: 12
  96000: system.cpu.commit: Getting instructions from Rename stage.
  96000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  96000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:8]
  96000: system.cpu.commit: [tid:0] [sn:8] Committing instruction with PC (0x80000038=>0x80000040).(0=>1)
  96000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000038=>0x80000040).(0=>1), [sn:8]
  96000: system.cpu: Removing committed instruction [tid:0] PC (0x80000038=>0x80000040).(0=>1) [sn:8]
head_inst->staticInst->getName()slli
num_committed: 1
  96000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
  96000: system.cpu.commit: Activity This Cycle.
  96000: system.cpu.commit: Deactivating stage.
  96000: system.cpu: Activity: 11
END OF commit.tick()
  96000: global: DynInst: [sn:5] Instruction destroyed. Instcount for system.cpu = 4
  96000: system.cpu: Activity: 10
  96000: system.cpu: Removing instruction, [tid:0] [sn:8] PC (0x80000038=>0x80000040).(0=>1)
  96000: system.cpu: Scheduling next tick!
  97000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  97000: system.cpu.fetch: Running stage.
  97000: system.cpu.fetch: There are no more threads available to fetch from.
  97000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  97000: system.cpu.decode: Processing [tid:0]
  97000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  97000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  97000: system.cpu.rename: Processing [tid:0]
  97000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  97000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  97000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  97000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  97000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  97000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=1), until [sn:8].
  97000: system.cpu.rename: [tid:0] Freeing up older rename of reg 7 (IntRegClass), [sn:8].
IEW::sortInsts() insts_from_rename: 0
  97000: system.cpu.iew: Issue: Processing [tid:0]
  97000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  97000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  97000: system.cpu.iq: Not able to schedule any instructions.
  97000: system.cpu.iew: Processing [tid:0]
  97000: system.cpu.iq: [tid:0] Committing instructions older than [sn:8]
  97000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  97000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  97000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  97000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  97000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  97000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  97000: system.cpu.iew: Activity this cycle.
  97000: system.cpu: Activity: 11
  97000: system.cpu.commit: Getting instructions from Rename stage.
  97000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  97000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  97000: global: DynInst: [sn:6] Instruction destroyed. Instcount for system.cpu = 3
  97000: system.cpu: Activity: 10
  97000: system.cpu: Scheduling next tick!
  98000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  98000: system.cpu.fetch: Running stage.
  98000: system.cpu.fetch: There are no more threads available to fetch from.
  98000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  98000: system.cpu.decode: Processing [tid:0]
  98000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  98000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  98000: system.cpu.rename: Processing [tid:0]
  98000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  98000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  98000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  98000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  98000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  98000: system.cpu.iew: Issue: Processing [tid:0]
  98000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  98000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  98000: system.cpu.iq: Not able to schedule any instructions.
  98000: system.cpu.iew: Processing [tid:0]
  98000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  98000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  98000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  98000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  98000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  98000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  98000: system.cpu.iew: Activity this cycle.
  98000: system.cpu: Activity: 11
  98000: system.cpu.commit: Getting instructions from Rename stage.
  98000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  98000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  98000: global: DynInst: [sn:7] Instruction destroyed. Instcount for system.cpu = 2
  98000: system.cpu: Activity: 10
  98000: system.cpu: Scheduling next tick!
  99000: system.cpu: 

O3CPU: Ticking main, O3CPU.
  99000: system.cpu.fetch: Running stage.
  99000: system.cpu.fetch: There are no more threads available to fetch from.
  99000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
  99000: system.cpu.decode: Processing [tid:0]
  99000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  99000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  99000: system.cpu.rename: Processing [tid:0]
  99000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
  99000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  99000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  99000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  99000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  99000: system.cpu.iew: Issue: Processing [tid:0]
  99000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  99000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  99000: system.cpu.iq: Not able to schedule any instructions.
  99000: system.cpu.iew: Processing [tid:0]
  99000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  99000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  99000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  99000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  99000: system.cpu.commit: Getting instructions from Rename stage.
  99000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  99000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  99000: global: DynInst: [sn:8] Instruction destroyed. Instcount for system.cpu = 1
  99000: system.cpu: Activity: 9
  99000: system.cpu: Scheduling next tick!
 100000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 100000: system.cpu.fetch: Running stage.
 100000: system.cpu.fetch: There are no more threads available to fetch from.
 100000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 100000: system.cpu.decode: Processing [tid:0]
 100000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 100000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 100000: system.cpu.rename: Processing [tid:0]
 100000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 100000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 100000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 100000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 100000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 100000: system.cpu.iew: Issue: Processing [tid:0]
 100000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 100000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 100000: system.cpu.iq: Not able to schedule any instructions.
 100000: system.cpu.iew: Processing [tid:0]
 100000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 100000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 100000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 100000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 100000: system.cpu.commit: Getting instructions from Rename stage.
 100000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 100000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 100000: system.cpu: Activity: 8
 100000: system.cpu: Scheduling next tick!
 101000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 101000: system.cpu.fetch: Running stage.
 101000: system.cpu.fetch: There are no more threads available to fetch from.
 101000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 101000: system.cpu.decode: Processing [tid:0]
 101000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 101000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 101000: system.cpu.rename: Processing [tid:0]
 101000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 101000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 101000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 101000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 101000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 101000: system.cpu.iew: Issue: Processing [tid:0]
 101000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 101000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 101000: system.cpu.iq: Not able to schedule any instructions.
 101000: system.cpu.iew: Processing [tid:0]
 101000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 101000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 101000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 101000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 101000: system.cpu.commit: Getting instructions from Rename stage.
 101000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 101000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 101000: system.cpu: Activity: 7
 101000: system.cpu: Scheduling next tick!
 102000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 102000: system.cpu.fetch: Running stage.
 102000: system.cpu.fetch: There are no more threads available to fetch from.
 102000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 102000: system.cpu.decode: Processing [tid:0]
 102000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 102000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 102000: system.cpu.rename: Processing [tid:0]
 102000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 102000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 102000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 102000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 102000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 102000: system.cpu.iew: Issue: Processing [tid:0]
 102000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 102000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 102000: system.cpu.iq: Not able to schedule any instructions.
 102000: system.cpu.iew: Processing [tid:0]
 102000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 102000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 102000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 102000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 102000: system.cpu.commit: Getting instructions from Rename stage.
 102000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 102000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 102000: system.cpu: Activity: 6
 102000: system.cpu: Scheduling next tick!
 103000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 103000: system.cpu.fetch: Running stage.
 103000: system.cpu.fetch: There are no more threads available to fetch from.
 103000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 103000: system.cpu.decode: Processing [tid:0]
 103000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 103000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 103000: system.cpu.rename: Processing [tid:0]
 103000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 103000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 103000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 103000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 103000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 103000: system.cpu.iew: Issue: Processing [tid:0]
 103000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 103000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 103000: system.cpu.iq: Not able to schedule any instructions.
 103000: system.cpu.iew: Processing [tid:0]
 103000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 103000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 103000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 103000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 103000: system.cpu.commit: Getting instructions from Rename stage.
 103000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 103000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 103000: system.cpu: Activity: 5
 103000: system.cpu: Scheduling next tick!
 104000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 104000: system.cpu.fetch: Running stage.
 104000: system.cpu.fetch: There are no more threads available to fetch from.
 104000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 104000: system.cpu.decode: Processing [tid:0]
 104000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 104000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 104000: system.cpu.rename: Processing [tid:0]
 104000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 104000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 104000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 104000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 104000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 104000: system.cpu.iew: Issue: Processing [tid:0]
 104000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 104000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 104000: system.cpu.iq: Not able to schedule any instructions.
 104000: system.cpu.iew: Processing [tid:0]
 104000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 104000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 104000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 104000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 104000: system.cpu.commit: Getting instructions from Rename stage.
 104000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 104000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 104000: system.cpu: Activity: 4
 104000: system.cpu: Scheduling next tick!
 105000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 105000: system.cpu.fetch: Running stage.
 105000: system.cpu.fetch: There are no more threads available to fetch from.
 105000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 105000: system.cpu.decode: Processing [tid:0]
 105000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 105000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 105000: system.cpu.rename: Processing [tid:0]
 105000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 105000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 105000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 105000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 105000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 105000: system.cpu.iew: Issue: Processing [tid:0]
 105000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 105000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 105000: system.cpu.iq: Not able to schedule any instructions.
 105000: system.cpu.iew: Processing [tid:0]
 105000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 105000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 105000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 105000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 105000: system.cpu.commit: Getting instructions from Rename stage.
 105000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 105000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 105000: system.cpu: Activity: 3
 105000: system.cpu: Scheduling next tick!
 106000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 106000: system.cpu.fetch: Running stage.
 106000: system.cpu.fetch: There are no more threads available to fetch from.
 106000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 106000: system.cpu.decode: Processing [tid:0]
 106000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 106000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 106000: system.cpu.rename: Processing [tid:0]
 106000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 106000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 106000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 106000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 106000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 106000: system.cpu.iew: Issue: Processing [tid:0]
 106000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 106000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 106000: system.cpu.iq: Not able to schedule any instructions.
 106000: system.cpu.iew: Processing [tid:0]
 106000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 106000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 106000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 106000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 106000: system.cpu.commit: Getting instructions from Rename stage.
 106000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 106000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 106000: system.cpu: Activity: 2
 106000: system.cpu: Scheduling next tick!
 107000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 107000: system.cpu.fetch: Running stage.
 107000: system.cpu.fetch: There are no more threads available to fetch from.
 107000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 107000: system.cpu.decode: Processing [tid:0]
 107000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 107000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 107000: system.cpu.rename: Processing [tid:0]
 107000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 107000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 107000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 107000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 107000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 107000: system.cpu.iew: Issue: Processing [tid:0]
 107000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 107000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 107000: system.cpu.iq: Not able to schedule any instructions.
 107000: system.cpu.iew: Processing [tid:0]
 107000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 107000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 107000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 107000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 107000: system.cpu.commit: Getting instructions from Rename stage.
 107000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 107000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 107000: system.cpu: Activity: 1
 107000: system.cpu: Scheduling next tick!
 108000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 108000: system.cpu.fetch: Running stage.
 108000: system.cpu.fetch: There are no more threads available to fetch from.
 108000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 108000: system.cpu.decode: Processing [tid:0]
 108000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 108000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 108000: system.cpu.rename: Processing [tid:0]
 108000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 108000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 108000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 108000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 108000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 108000: system.cpu.iew: Issue: Processing [tid:0]
 108000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 108000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 108000: system.cpu.iq: Not able to schedule any instructions.
 108000: system.cpu.iew: Processing [tid:0]
 108000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 108000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 108000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 108000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 108000: system.cpu.commit: Getting instructions from Rename stage.
 108000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 108000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 108000: system.cpu: Activity: 0
 108000: system.cpu: No activity left!
 108000: system.cpu: Idle!
 138000: system.cpu.icache_port: Fetch unit received timing
 138000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 138000: system.cpu: Waking up CPU
 138000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 138000: system.cpu.fetch: Activating stage.
 138000: system.cpu: Activity: 1
 138000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 138000: system.cpu.fetch: Running stage.
 138000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000040
this_rp: 8
 138000: system.cpu.fetch: [tid:0] Icache miss is complete.
 138000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 138000: system.cpu.decoder: Requesting bytes 0x0200d013 from address 0x80000040
 138000: system.cpu.decoder: Decoding instruction 0x200d013 at address 0x80000040
 138000: system.cpu.decoder: Decode: Decoded srli instruction: 0x200d013
 138000: global: DynInst: [sn:9] Instruction created. Instcount for system.cpu = 2
 138000: system.cpu.fetch: [tid:0] Instruction PC (0x80000040=>0x80000048).(0=>1) created [sn:9].
 138000: system.cpu.fetch: [tid:0] Instruction is: srli [8], [7], 32
 138000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000040
next_rp: 8
inst is not control
 138000: system.cpu.fetch: Branch detected with PC = (0x80000040=>0x80000048).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000048
this_rp: 9
 138000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000048
this_rp: 9
 138000: system.cpu.fetch: [tid:0] [sn:9] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 138000: system.cpu.fetch: Activity this cycle.
 138000: system.cpu: Activity: 2
 138000: system.cpu.decode: Processing [tid:0]
 138000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 138000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 138000: system.cpu.rename: Processing [tid:0]
 138000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 138000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 138000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 138000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 138000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 138000: system.cpu.iew: Issue: Processing [tid:0]
 138000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 138000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 138000: system.cpu.iq: Not able to schedule any instructions.
 138000: system.cpu.iew: Processing [tid:0]
 138000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 138000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 138000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 138000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 138000: system.cpu.commit: Getting instructions from Rename stage.
 138000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 138000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 138000: system.cpu: Scheduling next tick!
 139000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 139000: system.cpu.fetch: Running stage.
 139000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000048
this_rp: 9
 139000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 139000: system.cpu.decoder: Requesting bytes 0x00900013 from address 0x80000048
 139000: system.cpu.decoder: Decoding instruction 0x900013 at address 0x80000048
 139000: system.cpu.decoder: Decode: Decoded addi instruction: 0x900013
 139000: global: DynInst: [sn:10] Instruction created. Instcount for system.cpu = 3
 139000: system.cpu.fetch: [tid:0] Instruction PC (0x80000048=>0x80000050).(0=>1) created [sn:10].
 139000: system.cpu.fetch: [tid:0] Instruction is: addi [9], [9], 9
 139000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000048
next_rp: 9
inst is not control
 139000: system.cpu.fetch: Branch detected with PC = (0x80000048=>0x80000050).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000050
this_rp: 10
 139000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000050
this_rp: 10
 139000: system.cpu.fetch: [tid:0] [sn:10] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 139000: system.cpu.fetch: Activity this cycle.
 139000: system.cpu: Activity: 3
 139000: system.cpu.decode: Processing [tid:0]
 139000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 139000: system.cpu.decode: [tid:0] Sending instruction to rename.
 139000: system.cpu.decode: [tid:0] Processing instruction [sn:9] with PC (0x80000040=>0x80000048).(0=>1)
 139000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
 139000: system.cpu.rename: Processing [tid:0]
 139000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 139000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 139000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 139000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 139000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 139000: system.cpu.iew: Issue: Processing [tid:0]
 139000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 139000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 139000: system.cpu.iq: Not able to schedule any instructions.
 139000: system.cpu.iew: Processing [tid:0]
 139000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 139000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 139000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 139000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 139000: system.cpu.commit: Getting instructions from Rename stage.
 139000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 139000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 139000: system.cpu: Scheduling next tick!
 140000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 140000: system.cpu.fetch: Running stage.
 140000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000050
this_rp: 10
 140000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 140000: system.cpu.decoder: Requesting bytes 0x0020ce63 from address 0x80000050
 140000: system.cpu.decoder: Decoding instruction 0x20ce63 at address 0x80000050
 140000: system.cpu.decoder: Decode: Decoded blt instruction: 0x20ce63
 140000: global: DynInst: [sn:11] Instruction created. Instcount for system.cpu = 4
 140000: system.cpu.fetch: [tid:0] Instruction PC (0x80000050=>0x80000058).(0=>1) created [sn:11].
 140000: system.cpu.fetch: [tid:0] Instruction is: blt [9], [8], 56
 140000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000050
next_rp: 10
inst is control
 140000: system.cpu.fetch: [tid:0] [sn:11] Branch at PC 0x80000050 predicted to be not taken
 140000: system.cpu.fetch: [tid:0] [sn:11] Branch at PC 0x80000050 predicted to go to (0x80000058=>0x8000005c).(0=>1)
 140000: system.cpu.fetch: Branch detected with PC = (0x80000050=>0x80000058).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000058
this_rp: 11
 140000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000058
this_rp: 11
 140000: system.cpu.fetch: [tid:0] [sn:11] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 140000: system.cpu.fetch: Activity this cycle.
 140000: system.cpu: Activity: 4
 140000: system.cpu.decode: Processing [tid:0]
 140000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 140000: system.cpu.decode: [tid:0] Sending instruction to rename.
 140000: system.cpu.decode: [tid:0] Processing instruction [sn:10] with PC (0x80000048=>0x80000050).(0=>1)
 140000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: srli
 140000: system.cpu.rename: Processing [tid:0]
 140000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 140000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 140000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 140000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 140000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 140000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 140000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 140000: system.cpu.rename: [tid:0] Processing instruction [sn:9] with PC (0x80000040=>0x80000048).(0=>1).
arch_reg.flatIndex(): 7
 140000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 7, got phys reg 7 (IntRegClass)
 140000: system.cpu.rename: [tid:0] Register 7 (flat: 7) (IntRegClass) is ready.
 140000: global: [sn:9] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 8
SimpleRenameMap::rename: renamed_reg 8
 140000: global: Renamed reg IntRegClass{8} to physical reg 8 (8) old mapping was 8 (8)
 140000: system.cpu.rename: [tid:0] Renaming arch reg 8 (IntRegClass) to physical reg 8 (8).
 140000: system.cpu.rename: [tid:0] [sn:9] Adding instruction to history buffer (size=1).
 140000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
 140000: system.cpu.iew: Issue: Processing [tid:0]
 140000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 140000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 140000: system.cpu.iq: Not able to schedule any instructions.
 140000: system.cpu.iew: Processing [tid:0]
 140000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 140000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 140000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 140000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 140000: system.cpu.commit: Getting instructions from Rename stage.
 140000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 140000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 140000: system.cpu: Scheduling next tick!
 141000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 141000: system.cpu.fetch: Running stage.
 141000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000058
this_rp: 11
 141000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 141000: system.cpu.decoder: Requesting bytes 0x00838033 from address 0x80000058
 141000: system.cpu.decoder: Decoding instruction 0x838033 at address 0x80000058
 141000: system.cpu.decoder: Decode: Decoded add instruction: 0x838033
 141000: global: DynInst: [sn:12] Instruction created. Instcount for system.cpu = 5
 141000: system.cpu.fetch: [tid:0] Instruction PC (0x80000058=>0x80000060).(0=>1) created [sn:12].
 141000: system.cpu.fetch: [tid:0] Instruction is: add [11], [4], [3]
 141000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000058
next_rp: 11
inst is not control
 141000: system.cpu.fetch: Branch detected with PC = (0x80000058=>0x80000060).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000060
this_rp: 12
 141000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000060
this_rp: 12
 141000: system.cpu.fetch: [tid:0] [sn:12] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 141000: system.cpu.fetch: Activity this cycle.
 141000: system.cpu: Activity: 5
 141000: system.cpu.decode: Processing [tid:0]
 141000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 141000: system.cpu.decode: [tid:0] Sending instruction to rename.
 141000: system.cpu.decode: [tid:0] Processing instruction [sn:11] with PC (0x80000050=>0x80000058).(0=>1)
 141000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
 141000: system.cpu.rename: Processing [tid:0]
 141000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 141000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 141000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 141000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 141000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 141000: system.cpu.rename: [tid:0] 1 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 141000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 141000: system.cpu.rename: [tid:0] Processing instruction [sn:10] with PC (0x80000048=>0x80000050).(0=>1).
arch_reg.flatIndex(): 9
 141000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 9, got phys reg 9 (IntRegClass)
 141000: system.cpu.rename: [tid:0] Register 9 (flat: 9) (IntRegClass) is ready.
 141000: global: [sn:10] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 9
SimpleRenameMap::rename: renamed_reg 9
 141000: global: Renamed reg IntRegClass{9} to physical reg 9 (9) old mapping was 9 (9)
 141000: system.cpu.rename: [tid:0] Renaming arch reg 9 (IntRegClass) to physical reg 9 (9).
 141000: system.cpu.rename: [tid:0] [sn:10] Adding instruction to history buffer (size=2).
 141000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
 141000: system.cpu.iew: Issue: Processing [tid:0]
 141000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 141000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 141000: system.cpu.iq: Not able to schedule any instructions.
 141000: system.cpu.iew: Processing [tid:0]
 141000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 141000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 141000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 141000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 141000: system.cpu.commit: Getting instructions from Rename stage.
 141000: system.cpu.commit: [tid:0] [sn:9] Inserting PC (0x80000040=>0x80000048).(0=>1) into ROB.
 141000: system.cpu.rob: Adding inst PC (0x80000040=>0x80000048).(0=>1) to the ROB.
 141000: system.cpu.rob: [tid:0] Now has 1 instructions.
 141000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 141000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 141000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
 141000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 141000: system.cpu: Scheduling next tick!
 142000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 142000: system.cpu.fetch: Running stage.
 142000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000060
this_rp: 12
 142000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 142000: system.cpu.decoder: Requesting bytes 0x00148013 from address 0x80000060
 142000: system.cpu.decoder: Decoding instruction 0x148013 at address 0x80000060
 142000: system.cpu.decoder: Decode: Decoded addi instruction: 0x148013
 142000: global: DynInst: [sn:13] Instruction created. Instcount for system.cpu = 6
 142000: system.cpu.fetch: [tid:0] Instruction PC (0x80000060=>0x80000068).(0=>1) created [sn:13].
 142000: system.cpu.fetch: [tid:0] Instruction is: addi [12], [3], 1
 142000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000060
next_rp: 12
inst is not control
 142000: system.cpu.fetch: Branch detected with PC = (0x80000060=>0x80000068).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000068
this_rp: 13
 142000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000068
this_rp: 13
 142000: system.cpu.fetch: [tid:0] [sn:13] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 142000: system.cpu.fetch: Activity this cycle.
 142000: system.cpu: Activity: 6
 142000: system.cpu.decode: Processing [tid:0]
 142000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 142000: system.cpu.decode: [tid:0] Sending instruction to rename.
 142000: system.cpu.decode: [tid:0] Processing instruction [sn:12] with PC (0x80000058=>0x80000060).(0=>1)
 142000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: blt
 142000: system.cpu.rename: Processing [tid:0]
 142000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 142000: system.cpu.rename: [tid:0] 2 instructions not yet in ROB
 142000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 142000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 142000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 142000: system.cpu.rename: [tid:0] 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 142000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 142000: system.cpu.rename: [tid:0] Processing instruction [sn:11] with PC (0x80000050=>0x80000058).(0=>1).
arch_reg.flatIndex(): 9
 142000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 9, got phys reg 9 (IntRegClass)
 142000: system.cpu.rename: [tid:0] Register 9 (flat: 9) (IntRegClass) is not ready.
arch_reg.flatIndex(): 8
 142000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 8, got phys reg 8 (IntRegClass)
 142000: system.cpu.rename: [tid:0] Register 8 (flat: 8) (IntRegClass) is not ready.
 142000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts srli
 142000: system.cpu.iew: Issue: Processing [tid:0]
 142000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 142000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000040=>0x80000048).(0=>1) [sn:9] [tid:0] to IQ.
dispatchInsts() inst = srli
dispatchInsts add_to_iq is true!!! ghjost!!!
 142000: system.cpu.iq: Adding instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) to the IQ.
 142000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000040=>0x80000048).(0=>1) opclass:1 [sn:9].
executeInsts()
Available Instructions: 
insts_to_execute 0
 142000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: srli
 142000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000040=>0x80000048).(0=>1) [sn:9]
 142000: system.cpu.iew: Processing [tid:0]
 142000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 142000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 142000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 142000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 142000: system.cpu.commit: Getting instructions from Rename stage.
 142000: system.cpu.commit: [tid:0] [sn:10] Inserting PC (0x80000048=>0x80000050).(0=>1) into ROB.
 142000: system.cpu.rob: Adding inst PC (0x80000048=>0x80000050).(0=>1) to the ROB.
 142000: system.cpu.rob: [tid:0] Now has 2 instructions.
 142000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 142000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 142000: system.cpu.commit: [tid:0] ROB has 2 insts & 190 free entries.
 142000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 142000: system.cpu: Scheduling next tick!
 143000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 143000: system.cpu.fetch: Running stage.
 143000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000068
this_rp: 13
 143000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 143000: system.cpu.decoder: Requesting bytes 0x00008013 from address 0x80000068
 143000: system.cpu.decoder: Decoding instruction 0x8013 at address 0x80000068
 143000: system.cpu.decoder: Decode: Decoded addi instruction: 0x8013
 143000: global: DynInst: [sn:14] Instruction created. Instcount for system.cpu = 7
 143000: system.cpu.fetch: [tid:0] Instruction PC (0x80000068=>0x80000070).(0=>1) created [sn:14].
 143000: system.cpu.fetch: [tid:0] Instruction is: addi [13], [12], 0
 143000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000068
next_rp: 13
inst is not control
 143000: system.cpu.fetch: Branch detected with PC = (0x80000068=>0x80000070).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000070
this_rp: 14
 143000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000070
this_rp: 14
 143000: system.cpu.fetch: [tid:0] [sn:14] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 143000: system.cpu.fetch: Activity this cycle.
 143000: system.cpu: Activity: 7
 143000: system.cpu.decode: Processing [tid:0]
 143000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 143000: system.cpu.decode: [tid:0] Sending instruction to rename.
 143000: system.cpu.decode: [tid:0] Processing instruction [sn:13] with PC (0x80000060=>0x80000068).(0=>1)
 143000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: add
 143000: system.cpu.rename: Processing [tid:0]
 143000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 190, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 143000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
 143000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 143000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 143000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 143000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 143000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 143000: system.cpu.rename: [tid:0] Processing instruction [sn:12] with PC (0x80000058=>0x80000060).(0=>1).
arch_reg.flatIndex(): 4
 143000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 4, got phys reg 4 (IntRegClass)
 143000: system.cpu.rename: [tid:0] Register 4 (flat: 4) (IntRegClass) is ready.
 143000: global: [sn:12] has 1 ready out of 2 sources. RTI 0)
arch_reg.flatIndex(): 3
 143000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 3, got phys reg 3 (IntRegClass)
 143000: system.cpu.rename: [tid:0] Register 3 (flat: 3) (IntRegClass) is ready.
 143000: global: [sn:12] has 2 ready out of 2 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 11
SimpleRenameMap::rename: renamed_reg 11
 143000: global: Renamed reg IntRegClass{11} to physical reg 11 (11) old mapping was 11 (11)
 143000: system.cpu.rename: [tid:0] Renaming arch reg 11 (IntRegClass) to physical reg 11 (11).
 143000: system.cpu.rename: [tid:0] [sn:12] Adding instruction to history buffer (size=3).
 143000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
 143000: system.cpu.iew: Issue: Processing [tid:0]
 143000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 143000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000048=>0x80000050).(0=>1) [sn:10] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 143000: system.cpu.iq: Adding instruction [sn:10] PC (0x80000048=>0x80000050).(0=>1) to the IQ.
 143000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000048=>0x80000050).(0=>1) opclass:1 [sn:10].
executeInsts()
Available Instructions: 
insts_to_execute 1
 143000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst srli
 143000: system.cpu.iew: Execute: Processing PC (0x80000040=>0x80000048).(0=>1), [tid:0] [sn:9].
iew::inst->execute() instruction: srli
 143000: global: RegFile: Access to int register 7, has data 0
 143000: global: RegFile: Setting int register 8 to 0
 143000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 143000: system.cpu.iew: Sending instructions to commit, [sn:9] PC (0x80000040=>0x80000048).(0=>1).
 143000: system.cpu.iq: Waking dependents of completed instruction.
 143000: system.cpu.iq: Waking any dependents on register 8 (IntRegClass).
 143000: system.cpu.iew: Setting Destination Register 8 (IntRegClass)
 143000: system.cpu.scoreboard: Setting reg 8 (IntRegClass) as ready
 143000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 143000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000048=>0x80000050).(0=>1) [sn:10]
 143000: system.cpu.iew: Processing [tid:0]
 143000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 143000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 143000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 143000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 143000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 143000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 143000: system.cpu.iew: Activity this cycle.
 143000: system.cpu.commit: Getting instructions from Rename stage.
 143000: system.cpu.commit: [tid:0] [sn:11] Inserting PC (0x80000050=>0x80000058).(0=>1) into ROB.
 143000: system.cpu.rob: Adding inst PC (0x80000050=>0x80000058).(0=>1) to the ROB.
 143000: system.cpu.rob: [tid:0] Now has 3 instructions.
 143000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 143000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 143000: system.cpu.commit: [tid:0] ROB has 3 insts & 189 free entries.
 143000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 143000: system.cpu: Scheduling next tick!
 144000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 144000: system.cpu.fetch: Running stage.
 144000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000070
this_rp: 14
 144000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 144000: system.cpu.decoder: Requesting bytes 0x00018013 from address 0x80000070
 144000: system.cpu.decoder: Decoding instruction 0x18013 at address 0x80000070
 144000: system.cpu.decoder: Decode: Decoded addi instruction: 0x18013
 144000: global: DynInst: [sn:15] Instruction created. Instcount for system.cpu = 8
 144000: system.cpu.fetch: [tid:0] Instruction PC (0x80000070=>0x80000078).(0=>1) created [sn:15].
 144000: system.cpu.fetch: [tid:0] Instruction is: addi [14], [11], 0
 144000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000070
next_rp: 14
inst is not control
 144000: system.cpu.fetch: Branch detected with PC = (0x80000070=>0x80000078).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000078
this_rp: 15
 144000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000078
this_rp: 15
 144000: system.cpu.fetch: [tid:0] [sn:15] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 144000: system.cpu.fetch: Activity this cycle.
 144000: system.cpu: Activity: 8
 144000: system.cpu.decode: Processing [tid:0]
 144000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 144000: system.cpu.decode: [tid:0] Sending instruction to rename.
 144000: system.cpu.decode: [tid:0] Processing instruction [sn:14] with PC (0x80000068=>0x80000070).(0=>1)
 144000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
 144000: system.cpu.rename: Processing [tid:0]
 144000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 189, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 144000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
 144000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 144000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 144000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 144000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 144000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 144000: system.cpu.rename: [tid:0] Processing instruction [sn:13] with PC (0x80000060=>0x80000068).(0=>1).
arch_reg.flatIndex(): 3
 144000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 3, got phys reg 3 (IntRegClass)
 144000: system.cpu.rename: [tid:0] Register 3 (flat: 3) (IntRegClass) is ready.
 144000: global: [sn:13] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 12
SimpleRenameMap::rename: renamed_reg 12
 144000: global: Renamed reg IntRegClass{12} to physical reg 12 (12) old mapping was 12 (12)
 144000: system.cpu.rename: [tid:0] Renaming arch reg 12 (IntRegClass) to physical reg 12 (12).
 144000: system.cpu.rename: [tid:0] [sn:13] Adding instruction to history buffer (size=4).
 144000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts blt
 144000: system.cpu.iew: Issue: Processing [tid:0]
 144000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 144000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000050=>0x80000058).(0=>1) [sn:11] [tid:0] to IQ.
dispatchInsts() inst = blt
dispatchInsts add_to_iq is true!!! ghjost!!!
 144000: system.cpu.iq: Adding instruction [sn:11] PC (0x80000050=>0x80000058).(0=>1) to the IQ.
 144000: system.cpu.iq: Instruction PC (0x80000050=>0x80000058).(0=>1) has src reg 9 (IntRegClass) that is being added to the dependency chain.
 144000: system.cpu.iq: Instruction PC (0x80000050=>0x80000058).(0=>1) has src reg 8 (IntRegClass) that became ready before it reached the IQ.
 144000: global: [sn:11] has 1 ready out of 2 sources. RTI 0)
executeInsts()
Available Instructions: 
insts_to_execute 1
 144000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 144000: system.cpu.iew: Execute: Processing PC (0x80000048=>0x80000050).(0=>1), [tid:0] [sn:10].
iew::inst->execute() instruction: addi
 144000: global: RegFile: Setting int register 9 to 0x9
 144000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 144000: system.cpu.iew: Sending instructions to commit, [sn:10] PC (0x80000048=>0x80000050).(0=>1).
 144000: system.cpu.iq: Waking dependents of completed instruction.
 144000: system.cpu.iq: Waking any dependents on register 9 (IntRegClass).
 144000: system.cpu.iq: Waking up a dependent instruction, [sn:11] PC (0x80000050=>0x80000058).(0=>1).
 144000: global: [sn:11] has 2 ready out of 2 sources. RTI 0)
 144000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000050=>0x80000058).(0=>1) opclass:1 [sn:11].
 144000: system.cpu.iew: Setting Destination Register 9 (IntRegClass)
 144000: system.cpu.scoreboard: Setting reg 9 (IntRegClass) as ready
 144000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: blt
 144000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000050=>0x80000058).(0=>1) [sn:11]
 144000: system.cpu.iew: Processing [tid:0]
 144000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 144000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 144000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 144000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 144000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 144000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 144000: system.cpu.iew: Activity this cycle.
 144000: system.cpu.commit: Getting instructions from Rename stage.
 144000: system.cpu.commit: [tid:0] [sn:12] Inserting PC (0x80000058=>0x80000060).(0=>1) into ROB.
 144000: system.cpu.rob: Adding inst PC (0x80000058=>0x80000060).(0=>1) to the ROB.
 144000: system.cpu.rob: [tid:0] Now has 4 instructions.
 144000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 144000: system.cpu.commit: [tid:0] Marking PC (0x80000040=>0x80000048).(0=>1), [sn:9] ready within ROB.
 144000: system.cpu.commit: [tid:0] Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and ready to commit
 144000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 144000: system.cpu.commit: Activity This Cycle.
 144000: system.cpu.commit: Activating stage.
 144000: system.cpu: Activity: 9
END OF commit.tick()
 144000: system.cpu: Scheduling next tick!
 145000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 145000: system.cpu.fetch: Running stage.
 145000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000078
this_rp: 15
 145000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 145000: system.cpu.decoder: Requesting bytes 0x00050013 from address 0x80000078
 145000: system.cpu.decoder: Decoding instruction 0x50013 at address 0x80000078
 145000: system.cpu.decoder: Decode: Decoded addi instruction: 0x50013
 145000: global: DynInst: [sn:16] Instruction created. Instcount for system.cpu = 9
 145000: system.cpu.fetch: [tid:0] Instruction PC (0x80000078=>0x80000080).(0=>1) created [sn:16].
 145000: system.cpu.fetch: [tid:0] Instruction is: addi [15], [5], 0
 145000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
After setting this_rp to next_rp
next_pc: 0x80000078
next_rp: 15
inst is not control
 145000: system.cpu.fetch: Branch detected with PC = (0x80000078=>0x80000080).(0=>1)
After setting next_rp to this_rp
this_pc: 0x80000080
this_rp: 16
 145000: system.cpu.fetch: [tid:0] Done fetching, predicted branch instruction encountered.
AT THE END OF FETCH TICK()
this_pc: 0x80000080
this_rp: 16
 145000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x80000080=>0x80000084).(0=>1).
 145000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000080 for addr 0x80000080
 145000: system.cpu: CPU already running.
 145000: system.cpu.fetch: Fetch: Doing instruction read.
 145000: system.cpu.fetch: [tid:0] Doing Icache access.
 145000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 145000: system.cpu.fetch: Deactivating stage.
 145000: system.cpu: Activity: 8
 145000: system.cpu.fetch: [tid:0] [sn:16] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 145000: system.cpu.fetch: Activity this cycle.
 145000: system.cpu: Activity: 9
 145000: system.cpu.decode: Processing [tid:0]
 145000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 145000: system.cpu.decode: [tid:0] Sending instruction to rename.
 145000: system.cpu.decode: [tid:0] Processing instruction [sn:15] with PC (0x80000070=>0x80000078).(0=>1)
 145000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
 145000: system.cpu.rename: Processing [tid:0]
 145000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 145000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
 145000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 145000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 145000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 145000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 145000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 145000: system.cpu.rename: [tid:0] Processing instruction [sn:14] with PC (0x80000068=>0x80000070).(0=>1).
arch_reg.flatIndex(): 12
 145000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 12, got phys reg 12 (IntRegClass)
 145000: system.cpu.rename: [tid:0] Register 12 (flat: 12) (IntRegClass) is not ready.
SimpleRenameMap::rename: prev_reg 13
SimpleRenameMap::rename: renamed_reg 13
 145000: global: Renamed reg IntRegClass{13} to physical reg 13 (13) old mapping was 13 (13)
 145000: system.cpu.rename: [tid:0] Renaming arch reg 13 (IntRegClass) to physical reg 13 (13).
 145000: system.cpu.rename: [tid:0] [sn:14] Adding instruction to history buffer (size=5).
 145000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts add
 145000: system.cpu.iew: Issue: Processing [tid:0]
 145000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 145000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000058=>0x80000060).(0=>1) [sn:12] [tid:0] to IQ.
dispatchInsts() inst = add
dispatchInsts add_to_iq is true!!! ghjost!!!
 145000: system.cpu.iq: Adding instruction [sn:12] PC (0x80000058=>0x80000060).(0=>1) to the IQ.
 145000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000058=>0x80000060).(0=>1) opclass:1 [sn:12].
executeInsts()
Available Instructions: 
insts_to_execute 1
 145000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst blt
 145000: system.cpu.iew: Execute: Processing PC (0x80000050=>0x80000058).(0=>1), [tid:0] [sn:11].
iew::inst->execute() instruction: blt
 145000: global: RegFile: Access to int register 9, has data 0x9
 145000: global: RegFile: Access to int register 8, has data 0
 145000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 145000: system.cpu.iew: Sending instructions to commit, [sn:11] PC (0x80000050=>0x80000058).(0=>1).
 145000: system.cpu.iq: Waking dependents of completed instruction.
 145000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: add
 145000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000058=>0x80000060).(0=>1) [sn:12]
 145000: system.cpu.iew: Processing [tid:0]
 145000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 145000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 145000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 145000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 145000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 145000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 145000: system.cpu.iew: Activity this cycle.
 145000: system.cpu.commit: Getting instructions from Rename stage.
 145000: system.cpu.commit: [tid:0] [sn:13] Inserting PC (0x80000060=>0x80000068).(0=>1) into ROB.
 145000: system.cpu.rob: Adding inst PC (0x80000060=>0x80000068).(0=>1) to the ROB.
 145000: system.cpu.rob: [tid:0] Now has 5 instructions.
 145000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 145000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:9]
 145000: system.cpu.commit: [tid:0] [sn:9] Committing instruction with PC (0x80000040=>0x80000048).(0=>1)
 145000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000040=>0x80000048).(0=>1), [sn:9]
 145000: system.cpu: Removing committed instruction [tid:0] PC (0x80000040=>0x80000048).(0=>1) [sn:9]
head_inst->staticInst->getName()srli
num_committed: 1
 145000: system.cpu.commit: [tid:0] Marking PC (0x80000048=>0x80000050).(0=>1), [sn:10] ready within ROB.
 145000: system.cpu.commit: [tid:0] Instruction [sn:10] PC (0x80000048=>0x80000050).(0=>1) is head of ROB and ready to commit
 145000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 145000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 145000: system.cpu: Removing instruction, [tid:0] [sn:9] PC (0x80000040=>0x80000048).(0=>1)
 145000: system.cpu: Scheduling next tick!
 146000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 146000: system.cpu.fetch: Running stage.
 146000: system.cpu.fetch: There are no more threads available to fetch from.
 146000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 146000: system.cpu.decode: Processing [tid:0]
 146000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 146000: system.cpu.decode: [tid:0] Sending instruction to rename.
 146000: system.cpu.decode: [tid:0] Processing instruction [sn:16] with PC (0x80000078=>0x80000080).(0=>1)
 146000: system.cpu.decode: Activity this cycle.
 146000: system.cpu: Activity: 10
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
 146000: system.cpu.rename: Processing [tid:0]
 146000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 146000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
 146000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 146000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 146000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 146000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 146000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 146000: system.cpu.rename: [tid:0] Processing instruction [sn:15] with PC (0x80000070=>0x80000078).(0=>1).
arch_reg.flatIndex(): 11
 146000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 11, got phys reg 11 (IntRegClass)
 146000: system.cpu.rename: [tid:0] Register 11 (flat: 11) (IntRegClass) is not ready.
SimpleRenameMap::rename: prev_reg 14
SimpleRenameMap::rename: renamed_reg 14
 146000: global: Renamed reg IntRegClass{14} to physical reg 14 (14) old mapping was 14 (14)
 146000: system.cpu.rename: [tid:0] Renaming arch reg 14 (IntRegClass) to physical reg 14 (14).
 146000: system.cpu.rename: [tid:0] [sn:15] Adding instruction to history buffer (size=6).
 146000: system.cpu.rename: Activity this cycle.
 146000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=6), until [sn:9].
 146000: system.cpu.rename: [tid:0] Freeing up older rename of reg 8 (IntRegClass), [sn:9].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
 146000: system.cpu.iew: Issue: Processing [tid:0]
 146000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 146000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000060=>0x80000068).(0=>1) [sn:13] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 146000: system.cpu.iq: Adding instruction [sn:13] PC (0x80000060=>0x80000068).(0=>1) to the IQ.
 146000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000060=>0x80000068).(0=>1) opclass:1 [sn:13].
executeInsts()
Available Instructions: 
insts_to_execute 1
 146000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst add
 146000: system.cpu.iew: Execute: Processing PC (0x80000058=>0x80000060).(0=>1), [tid:0] [sn:12].
iew::inst->execute() instruction: add
 146000: global: RegFile: Access to int register 4, has data 0
 146000: global: RegFile: Access to int register 3, has data 0
 146000: global: RegFile: Setting int register 11 to 0
 146000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 146000: system.cpu.iew: Sending instructions to commit, [sn:12] PC (0x80000058=>0x80000060).(0=>1).
 146000: system.cpu.iq: Waking dependents of completed instruction.
 146000: system.cpu.iq: Waking any dependents on register 11 (IntRegClass).
 146000: system.cpu.iew: Setting Destination Register 11 (IntRegClass)
 146000: system.cpu.scoreboard: Setting reg 11 (IntRegClass) as ready
 146000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 146000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000060=>0x80000068).(0=>1) [sn:13]
 146000: system.cpu.iew: Processing [tid:0]
 146000: system.cpu.iq: [tid:0] Committing instructions older than [sn:9]
 146000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 146000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 146000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 146000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 146000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 146000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 146000: system.cpu.iew: Activity this cycle.
 146000: system.cpu.commit: Getting instructions from Rename stage.
 146000: system.cpu.commit: [tid:0] [sn:14] Inserting PC (0x80000068=>0x80000070).(0=>1) into ROB.
 146000: system.cpu.rob: Adding inst PC (0x80000068=>0x80000070).(0=>1) to the ROB.
 146000: system.cpu.rob: [tid:0] Now has 5 instructions.
 146000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 146000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:10]
 146000: system.cpu.commit: [tid:0] [sn:10] Committing instruction with PC (0x80000048=>0x80000050).(0=>1)
 146000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000048=>0x80000050).(0=>1), [sn:10]
 146000: system.cpu: Removing committed instruction [tid:0] PC (0x80000048=>0x80000050).(0=>1) [sn:10]
head_inst->staticInst->getName()addi
num_committed: 1
 146000: system.cpu.commit: [tid:0] Marking PC (0x80000050=>0x80000058).(0=>1), [sn:11] ready within ROB.
 146000: system.cpu.commit: [tid:0] Instruction [sn:11] PC (0x80000050=>0x80000058).(0=>1) is head of ROB and ready to commit
 146000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 146000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 146000: system.cpu: Removing instruction, [tid:0] [sn:10] PC (0x80000048=>0x80000050).(0=>1)
 146000: system.cpu: Scheduling next tick!
 147000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 147000: system.cpu.fetch: Running stage.
 147000: system.cpu.fetch: There are no more threads available to fetch from.
 147000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 147000: system.cpu.decode: Processing [tid:0]
 147000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 147000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
 147000: system.cpu.rename: Processing [tid:0]
 147000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 147000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
 147000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 147000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 147000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 147000: system.cpu.rename: [tid:0] 3 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 147000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 147000: system.cpu.rename: [tid:0] Processing instruction [sn:16] with PC (0x80000078=>0x80000080).(0=>1).
arch_reg.flatIndex(): 5
 147000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 5, got phys reg 5 (IntRegClass)
 147000: system.cpu.rename: [tid:0] Register 5 (flat: 5) (IntRegClass) is ready.
 147000: global: [sn:16] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 15
SimpleRenameMap::rename: renamed_reg 15
 147000: global: Renamed reg IntRegClass{15} to physical reg 15 (15) old mapping was 15 (15)
 147000: system.cpu.rename: [tid:0] Renaming arch reg 15 (IntRegClass) to physical reg 15 (15).
 147000: system.cpu.rename: [tid:0] [sn:16] Adding instruction to history buffer (size=6).
 147000: system.cpu.rename: Activity this cycle.
 147000: system.cpu: Activity: 11
 147000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=6), until [sn:10].
 147000: system.cpu.rename: [tid:0] Freeing up older rename of reg 9 (IntRegClass), [sn:10].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
 147000: system.cpu.iew: Issue: Processing [tid:0]
 147000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 147000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000068=>0x80000070).(0=>1) [sn:14] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 147000: system.cpu.iq: Adding instruction [sn:14] PC (0x80000068=>0x80000070).(0=>1) to the IQ.
 147000: system.cpu.iq: Instruction PC (0x80000068=>0x80000070).(0=>1) has src reg 12 (IntRegClass) that is being added to the dependency chain.
executeInsts()
Available Instructions: 
insts_to_execute 1
 147000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 147000: system.cpu.iew: Execute: Processing PC (0x80000060=>0x80000068).(0=>1), [tid:0] [sn:13].
iew::inst->execute() instruction: addi
 147000: global: RegFile: Access to int register 3, has data 0
 147000: global: RegFile: Setting int register 12 to 0x1
 147000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 147000: system.cpu.iew: Sending instructions to commit, [sn:13] PC (0x80000060=>0x80000068).(0=>1).
 147000: system.cpu.iq: Waking dependents of completed instruction.
 147000: system.cpu.iq: Waking any dependents on register 12 (IntRegClass).
 147000: system.cpu.iq: Waking up a dependent instruction, [sn:14] PC (0x80000068=>0x80000070).(0=>1).
 147000: global: [sn:14] has 1 ready out of 1 sources. RTI 0)
 147000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000068=>0x80000070).(0=>1) opclass:1 [sn:14].
 147000: system.cpu.iew: Setting Destination Register 12 (IntRegClass)
 147000: system.cpu.scoreboard: Setting reg 12 (IntRegClass) as ready
 147000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 147000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000068=>0x80000070).(0=>1) [sn:14]
 147000: system.cpu.iew: Processing [tid:0]
 147000: system.cpu.iq: [tid:0] Committing instructions older than [sn:10]
 147000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 147000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 147000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 147000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 147000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 147000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 147000: system.cpu.iew: Activity this cycle.
 147000: system.cpu.commit: Getting instructions from Rename stage.
 147000: system.cpu.commit: [tid:0] [sn:15] Inserting PC (0x80000070=>0x80000078).(0=>1) into ROB.
 147000: system.cpu.rob: Adding inst PC (0x80000070=>0x80000078).(0=>1) to the ROB.
 147000: system.cpu.rob: [tid:0] Now has 5 instructions.
 147000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 147000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:11]
 147000: system.cpu.commit: [tid:0] [sn:11] Committing instruction with PC (0x80000050=>0x80000058).(0=>1)
 147000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000050=>0x80000058).(0=>1), [sn:11]
 147000: system.cpu: Removing committed instruction [tid:0] PC (0x80000050=>0x80000058).(0=>1) [sn:11]
head_inst->staticInst->getName()blt
num_committed: 1
 147000: system.cpu.commit: [tid:0] Marking PC (0x80000058=>0x80000060).(0=>1), [sn:12] ready within ROB.
 147000: system.cpu.commit: [tid:0] Instruction [sn:12] PC (0x80000058=>0x80000060).(0=>1) is head of ROB and ready to commit
 147000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 147000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 147000: system.cpu: Removing instruction, [tid:0] [sn:11] PC (0x80000050=>0x80000058).(0=>1)
 147000: system.cpu: Scheduling next tick!
 148000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 148000: system.cpu.fetch: Running stage.
 148000: system.cpu.fetch: There are no more threads available to fetch from.
 148000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 148000: system.cpu.decode: Processing [tid:0]
 148000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 148000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 148000: system.cpu.rename: Processing [tid:0]
 148000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 148000: system.cpu.rename: [tid:0] 3 instructions not yet in ROB
 148000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 148000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 148000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 148000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=5), until [sn:11].
 148000: system.cpu.rename: [tid:0] [sn:11] Old sequence number encountered. Ensure that a syscall happened recently.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
 148000: system.cpu.iew: Issue: Processing [tid:0]
 148000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 148000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000070=>0x80000078).(0=>1) [sn:15] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 148000: system.cpu.iq: Adding instruction [sn:15] PC (0x80000070=>0x80000078).(0=>1) to the IQ.
 148000: system.cpu.iq: Instruction PC (0x80000070=>0x80000078).(0=>1) has src reg 11 (IntRegClass) that became ready before it reached the IQ.
 148000: global: [sn:15] has 1 ready out of 1 sources. RTI 0)
 148000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000070=>0x80000078).(0=>1) opclass:1 [sn:15].
executeInsts()
Available Instructions: 
insts_to_execute 1
 148000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 148000: system.cpu.iew: Execute: Processing PC (0x80000068=>0x80000070).(0=>1), [tid:0] [sn:14].
iew::inst->execute() instruction: addi
 148000: global: RegFile: Access to int register 12, has data 0x1
 148000: global: RegFile: Setting int register 13 to 0x1
 148000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 148000: system.cpu: Activity: 12
 148000: system.cpu.iew: Sending instructions to commit, [sn:14] PC (0x80000068=>0x80000070).(0=>1).
 148000: system.cpu.iq: Waking dependents of completed instruction.
 148000: system.cpu.iq: Waking any dependents on register 13 (IntRegClass).
 148000: system.cpu.iew: Setting Destination Register 13 (IntRegClass)
 148000: system.cpu.scoreboard: Setting reg 13 (IntRegClass) as ready
 148000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 148000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000070=>0x80000078).(0=>1) [sn:15]
 148000: system.cpu.iew: Processing [tid:0]
 148000: system.cpu.iq: [tid:0] Committing instructions older than [sn:11]
 148000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 148000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 148000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 148000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 148000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 148000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 148000: system.cpu.iew: Activity this cycle.
 148000: system.cpu.commit: Getting instructions from Rename stage.
 148000: system.cpu.commit: [tid:0] [sn:16] Inserting PC (0x80000078=>0x80000080).(0=>1) into ROB.
 148000: system.cpu.rob: Adding inst PC (0x80000078=>0x80000080).(0=>1) to the ROB.
 148000: system.cpu.rob: [tid:0] Now has 5 instructions.
 148000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 148000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:12]
 148000: system.cpu.commit: [tid:0] [sn:12] Committing instruction with PC (0x80000058=>0x80000060).(0=>1)
 148000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000058=>0x80000060).(0=>1), [sn:12]
 148000: system.cpu: Removing committed instruction [tid:0] PC (0x80000058=>0x80000060).(0=>1) [sn:12]
head_inst->staticInst->getName()add
num_committed: 1
 148000: system.cpu.commit: [tid:0] Marking PC (0x80000060=>0x80000068).(0=>1), [sn:13] ready within ROB.
 148000: system.cpu.commit: [tid:0] Instruction [sn:13] PC (0x80000060=>0x80000068).(0=>1) is head of ROB and ready to commit
 148000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 148000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 148000: global: DynInst: [sn:9] Instruction destroyed. Instcount for system.cpu = 8
 148000: system.cpu: Activity: 11
 148000: system.cpu: Removing instruction, [tid:0] [sn:12] PC (0x80000058=>0x80000060).(0=>1)
 148000: system.cpu: Scheduling next tick!
 149000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 149000: system.cpu.fetch: Running stage.
 149000: system.cpu.fetch: There are no more threads available to fetch from.
 149000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 149000: system.cpu.decode: Processing [tid:0]
 149000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 149000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 149000: system.cpu.rename: Processing [tid:0]
 149000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 149000: system.cpu.rename: [tid:0] 2 instructions not yet in ROB
 149000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 149000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 149000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 149000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=5), until [sn:12].
 149000: system.cpu.rename: [tid:0] Freeing up older rename of reg 11 (IntRegClass), [sn:12].
IEW::sortInsts() insts_from_rename: 1
fromRename->insts addi
 149000: system.cpu.iew: Issue: Processing [tid:0]
 149000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 149000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000078=>0x80000080).(0=>1) [sn:16] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 149000: system.cpu.iq: Adding instruction [sn:16] PC (0x80000078=>0x80000080).(0=>1) to the IQ.
 149000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000078=>0x80000080).(0=>1) opclass:1 [sn:16].
executeInsts()
Available Instructions: 
insts_to_execute 1
 149000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 149000: system.cpu.iew: Execute: Processing PC (0x80000070=>0x80000078).(0=>1), [tid:0] [sn:15].
iew::inst->execute() instruction: addi
 149000: global: RegFile: Access to int register 11, has data 0
 149000: global: RegFile: Setting int register 14 to 0
 149000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 149000: system.cpu: Activity: 12
 149000: system.cpu.iew: Sending instructions to commit, [sn:15] PC (0x80000070=>0x80000078).(0=>1).
 149000: system.cpu.iq: Waking dependents of completed instruction.
 149000: system.cpu.iq: Waking any dependents on register 14 (IntRegClass).
 149000: system.cpu.iew: Setting Destination Register 14 (IntRegClass)
 149000: system.cpu.scoreboard: Setting reg 14 (IntRegClass) as ready
 149000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 149000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000078=>0x80000080).(0=>1) [sn:16]
 149000: system.cpu.iew: Processing [tid:0]
 149000: system.cpu.iq: [tid:0] Committing instructions older than [sn:12]
 149000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 149000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 149000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 149000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 149000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 149000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 149000: system.cpu.iew: Activity this cycle.
 149000: system.cpu.commit: Getting instructions from Rename stage.
 149000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 149000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:13]
 149000: system.cpu.commit: [tid:0] [sn:13] Committing instruction with PC (0x80000060=>0x80000068).(0=>1)
 149000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000060=>0x80000068).(0=>1), [sn:13]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x80000060=>0x80000068).(0=>1) [sn:13]
head_inst->staticInst->getName()addi
num_committed: 1
 149000: system.cpu.commit: [tid:0] Marking PC (0x80000068=>0x80000070).(0=>1), [sn:14] ready within ROB.
 149000: system.cpu.commit: [tid:0] Instruction [sn:14] PC (0x80000068=>0x80000070).(0=>1) is head of ROB and ready to commit
 149000: system.cpu.commit: [tid:0] ROB has 3 insts & 189 free entries.
 149000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 149000: global: DynInst: [sn:10] Instruction destroyed. Instcount for system.cpu = 7
 149000: system.cpu: Activity: 11
 149000: system.cpu: Removing instruction, [tid:0] [sn:13] PC (0x80000060=>0x80000068).(0=>1)
 149000: system.cpu: Scheduling next tick!
 150000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 150000: system.cpu.fetch: Running stage.
 150000: system.cpu.fetch: There are no more threads available to fetch from.
 150000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 150000: system.cpu.decode: Processing [tid:0]
 150000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 150000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 150000: system.cpu.rename: Processing [tid:0]
 150000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 189, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 150000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 150000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 150000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 150000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 150000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=4), until [sn:13].
 150000: system.cpu.rename: [tid:0] Freeing up older rename of reg 12 (IntRegClass), [sn:13].
IEW::sortInsts() insts_from_rename: 0
 150000: system.cpu.iew: Issue: Processing [tid:0]
 150000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 1
 150000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 150000: system.cpu.iew: Execute: Processing PC (0x80000078=>0x80000080).(0=>1), [tid:0] [sn:16].
iew::inst->execute() instruction: addi
 150000: global: RegFile: Access to int register 5, has data 0x80000008
 150000: global: RegFile: Setting int register 15 to 0x80000008
 150000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
 150000: system.cpu: Activity: 12
 150000: system.cpu.iew: Sending instructions to commit, [sn:16] PC (0x80000078=>0x80000080).(0=>1).
 150000: system.cpu.iq: Waking dependents of completed instruction.
 150000: system.cpu.iq: Waking any dependents on register 15 (IntRegClass).
 150000: system.cpu.iew: Setting Destination Register 15 (IntRegClass)
 150000: system.cpu.scoreboard: Setting reg 15 (IntRegClass) as ready
 150000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 150000: system.cpu.iq: Not able to schedule any instructions.
 150000: system.cpu.iew: Processing [tid:0]
 150000: system.cpu.iq: [tid:0] Committing instructions older than [sn:13]
 150000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 150000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 150000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 150000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 150000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 150000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 150000: system.cpu.iew: Activity this cycle.
 150000: system.cpu.commit: Getting instructions from Rename stage.
 150000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 150000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:14]
 150000: system.cpu.commit: [tid:0] [sn:14] Committing instruction with PC (0x80000068=>0x80000070).(0=>1)
 150000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000068=>0x80000070).(0=>1), [sn:14]
 150000: system.cpu: Removing committed instruction [tid:0] PC (0x80000068=>0x80000070).(0=>1) [sn:14]
head_inst->staticInst->getName()addi
num_committed: 1
 150000: system.cpu.commit: [tid:0] Marking PC (0x80000070=>0x80000078).(0=>1), [sn:15] ready within ROB.
 150000: system.cpu.commit: [tid:0] Instruction [sn:15] PC (0x80000070=>0x80000078).(0=>1) is head of ROB and ready to commit
 150000: system.cpu.commit: [tid:0] ROB has 2 insts & 190 free entries.
 150000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 150000: global: DynInst: [sn:11] Instruction destroyed. Instcount for system.cpu = 6
 150000: system.cpu: Activity: 11
 150000: system.cpu: Removing instruction, [tid:0] [sn:14] PC (0x80000068=>0x80000070).(0=>1)
 150000: system.cpu: Scheduling next tick!
 151000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 151000: system.cpu.fetch: Running stage.
 151000: system.cpu.fetch: There are no more threads available to fetch from.
 151000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 151000: system.cpu.decode: Processing [tid:0]
 151000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 151000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 151000: system.cpu.rename: Processing [tid:0]
 151000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 190, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 151000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 151000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 151000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 151000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 151000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=3), until [sn:14].
 151000: system.cpu.rename: [tid:0] Freeing up older rename of reg 13 (IntRegClass), [sn:14].
IEW::sortInsts() insts_from_rename: 0
 151000: system.cpu.iew: Issue: Processing [tid:0]
 151000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 151000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 151000: system.cpu.iq: Not able to schedule any instructions.
 151000: system.cpu.iew: Processing [tid:0]
 151000: system.cpu.iq: [tid:0] Committing instructions older than [sn:14]
 151000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 151000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 151000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 151000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 151000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 151000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 151000: system.cpu.iew: Activity this cycle.
 151000: system.cpu: Activity: 12
 151000: system.cpu.commit: Getting instructions from Rename stage.
 151000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 151000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:15]
 151000: system.cpu.commit: [tid:0] [sn:15] Committing instruction with PC (0x80000070=>0x80000078).(0=>1)
 151000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000070=>0x80000078).(0=>1), [sn:15]
 151000: system.cpu: Removing committed instruction [tid:0] PC (0x80000070=>0x80000078).(0=>1) [sn:15]
head_inst->staticInst->getName()addi
num_committed: 1
 151000: system.cpu.commit: [tid:0] Marking PC (0x80000078=>0x80000080).(0=>1), [sn:16] ready within ROB.
 151000: system.cpu.commit: [tid:0] Instruction [sn:16] PC (0x80000078=>0x80000080).(0=>1) is head of ROB and ready to commit
 151000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
 151000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 151000: global: DynInst: [sn:12] Instruction destroyed. Instcount for system.cpu = 5
 151000: system.cpu: Activity: 11
 151000: system.cpu: Removing instruction, [tid:0] [sn:15] PC (0x80000070=>0x80000078).(0=>1)
 151000: system.cpu: Scheduling next tick!
 152000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 152000: system.cpu.fetch: Running stage.
 152000: system.cpu.fetch: There are no more threads available to fetch from.
 152000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 152000: system.cpu.decode: Processing [tid:0]
 152000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 152000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 152000: system.cpu.rename: Processing [tid:0]
 152000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 152000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 152000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 152000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 152000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 152000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=2), until [sn:15].
 152000: system.cpu.rename: [tid:0] Freeing up older rename of reg 14 (IntRegClass), [sn:15].
IEW::sortInsts() insts_from_rename: 0
 152000: system.cpu.iew: Issue: Processing [tid:0]
 152000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 152000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 152000: system.cpu.iq: Not able to schedule any instructions.
 152000: system.cpu.iew: Processing [tid:0]
 152000: system.cpu.iq: [tid:0] Committing instructions older than [sn:15]
 152000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 152000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 152000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 152000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 152000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 152000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 152000: system.cpu.iew: Activity this cycle.
 152000: system.cpu: Activity: 12
 152000: system.cpu.commit: Getting instructions from Rename stage.
 152000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 152000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:16]
 152000: system.cpu.commit: [tid:0] [sn:16] Committing instruction with PC (0x80000078=>0x80000080).(0=>1)
 152000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000078=>0x80000080).(0=>1), [sn:16]
 152000: system.cpu: Removing committed instruction [tid:0] PC (0x80000078=>0x80000080).(0=>1) [sn:16]
head_inst->staticInst->getName()addi
num_committed: 1
 152000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
 152000: system.cpu.commit: Activity This Cycle.
 152000: system.cpu.commit: Deactivating stage.
 152000: system.cpu: Activity: 11
END OF commit.tick()
 152000: global: DynInst: [sn:13] Instruction destroyed. Instcount for system.cpu = 4
 152000: system.cpu: Activity: 10
 152000: system.cpu: Removing instruction, [tid:0] [sn:16] PC (0x80000078=>0x80000080).(0=>1)
 152000: system.cpu: Scheduling next tick!
 153000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 153000: system.cpu.fetch: Running stage.
 153000: system.cpu.fetch: There are no more threads available to fetch from.
 153000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 153000: system.cpu.decode: Processing [tid:0]
 153000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 153000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 153000: system.cpu.rename: Processing [tid:0]
 153000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 153000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 153000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 153000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 153000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 153000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=1), until [sn:16].
 153000: system.cpu.rename: [tid:0] Freeing up older rename of reg 15 (IntRegClass), [sn:16].
IEW::sortInsts() insts_from_rename: 0
 153000: system.cpu.iew: Issue: Processing [tid:0]
 153000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 153000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 153000: system.cpu.iq: Not able to schedule any instructions.
 153000: system.cpu.iew: Processing [tid:0]
 153000: system.cpu.iq: [tid:0] Committing instructions older than [sn:16]
 153000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 153000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 153000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 153000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 153000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 153000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 153000: system.cpu.iew: Activity this cycle.
 153000: system.cpu: Activity: 11
 153000: system.cpu.commit: Getting instructions from Rename stage.
 153000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 153000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 153000: global: DynInst: [sn:14] Instruction destroyed. Instcount for system.cpu = 3
 153000: system.cpu: Activity: 10
 153000: system.cpu: Scheduling next tick!
 154000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 154000: system.cpu.fetch: Running stage.
 154000: system.cpu.fetch: There are no more threads available to fetch from.
 154000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 154000: system.cpu.decode: Processing [tid:0]
 154000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 154000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 154000: system.cpu.rename: Processing [tid:0]
 154000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 154000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 154000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 154000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 154000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 154000: system.cpu.iew: Issue: Processing [tid:0]
 154000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 154000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 154000: system.cpu.iq: Not able to schedule any instructions.
 154000: system.cpu.iew: Processing [tid:0]
 154000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 154000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 154000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 154000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 154000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 154000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 154000: system.cpu.iew: Activity this cycle.
 154000: system.cpu: Activity: 11
 154000: system.cpu.commit: Getting instructions from Rename stage.
 154000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 154000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 154000: global: DynInst: [sn:15] Instruction destroyed. Instcount for system.cpu = 2
 154000: system.cpu: Activity: 10
 154000: system.cpu: Scheduling next tick!
 155000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 155000: system.cpu.fetch: Running stage.
 155000: system.cpu.fetch: There are no more threads available to fetch from.
 155000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 155000: system.cpu.decode: Processing [tid:0]
 155000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 155000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 155000: system.cpu.rename: Processing [tid:0]
 155000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 155000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 155000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 155000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 155000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 155000: system.cpu.iew: Issue: Processing [tid:0]
 155000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 155000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 155000: system.cpu.iq: Not able to schedule any instructions.
 155000: system.cpu.iew: Processing [tid:0]
 155000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 155000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 155000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 155000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 155000: system.cpu.commit: Getting instructions from Rename stage.
 155000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 155000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 155000: global: DynInst: [sn:16] Instruction destroyed. Instcount for system.cpu = 1
 155000: system.cpu: Activity: 9
 155000: system.cpu: Scheduling next tick!
 156000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 156000: system.cpu.fetch: Running stage.
 156000: system.cpu.fetch: There are no more threads available to fetch from.
 156000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 156000: system.cpu.decode: Processing [tid:0]
 156000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 156000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 156000: system.cpu.rename: Processing [tid:0]
 156000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 156000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 156000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 156000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 156000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 156000: system.cpu.iew: Issue: Processing [tid:0]
 156000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 156000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 156000: system.cpu.iq: Not able to schedule any instructions.
 156000: system.cpu.iew: Processing [tid:0]
 156000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 156000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 156000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 156000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 156000: system.cpu.commit: Getting instructions from Rename stage.
 156000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 156000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 156000: system.cpu: Activity: 8
 156000: system.cpu: Scheduling next tick!
 157000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 157000: system.cpu.fetch: Running stage.
 157000: system.cpu.fetch: There are no more threads available to fetch from.
 157000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 157000: system.cpu.decode: Processing [tid:0]
 157000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 157000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 157000: system.cpu.rename: Processing [tid:0]
 157000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 157000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 157000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 157000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 157000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 157000: system.cpu.iew: Issue: Processing [tid:0]
 157000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 157000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 157000: system.cpu.iq: Not able to schedule any instructions.
 157000: system.cpu.iew: Processing [tid:0]
 157000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 157000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 157000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 157000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 157000: system.cpu.commit: Getting instructions from Rename stage.
 157000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 157000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 157000: system.cpu: Activity: 7
 157000: system.cpu: Scheduling next tick!
 158000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 158000: system.cpu.fetch: Running stage.
 158000: system.cpu.fetch: There are no more threads available to fetch from.
 158000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 158000: system.cpu.decode: Processing [tid:0]
 158000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 158000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 158000: system.cpu.rename: Processing [tid:0]
 158000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 158000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 158000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 158000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 158000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 158000: system.cpu.iew: Issue: Processing [tid:0]
 158000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 158000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 158000: system.cpu.iq: Not able to schedule any instructions.
 158000: system.cpu.iew: Processing [tid:0]
 158000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 158000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 158000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 158000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 158000: system.cpu.commit: Getting instructions from Rename stage.
 158000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 158000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 158000: system.cpu: Activity: 6
 158000: system.cpu: Scheduling next tick!
 159000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 159000: system.cpu.fetch: Running stage.
 159000: system.cpu.fetch: There are no more threads available to fetch from.
 159000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 159000: system.cpu.decode: Processing [tid:0]
 159000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 159000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 159000: system.cpu.rename: Processing [tid:0]
 159000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 159000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 159000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 159000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 159000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 159000: system.cpu.iew: Issue: Processing [tid:0]
 159000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 159000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 159000: system.cpu.iq: Not able to schedule any instructions.
 159000: system.cpu.iew: Processing [tid:0]
 159000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 159000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 159000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 159000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 159000: system.cpu.commit: Getting instructions from Rename stage.
 159000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 159000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 159000: system.cpu: Activity: 5
 159000: system.cpu: Scheduling next tick!
 160000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 160000: system.cpu.fetch: Running stage.
 160000: system.cpu.fetch: There are no more threads available to fetch from.
 160000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 160000: system.cpu.decode: Processing [tid:0]
 160000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 160000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 160000: system.cpu.rename: Processing [tid:0]
 160000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 160000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 160000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 160000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 160000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 160000: system.cpu.iew: Issue: Processing [tid:0]
 160000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 160000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 160000: system.cpu.iq: Not able to schedule any instructions.
 160000: system.cpu.iew: Processing [tid:0]
 160000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 160000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 160000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 160000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 160000: system.cpu.commit: Getting instructions from Rename stage.
 160000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 160000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 160000: system.cpu: Activity: 4
 160000: system.cpu: Scheduling next tick!
 161000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 161000: system.cpu.fetch: Running stage.
 161000: system.cpu.fetch: There are no more threads available to fetch from.
 161000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 161000: system.cpu.decode: Processing [tid:0]
 161000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 161000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 161000: system.cpu.rename: Processing [tid:0]
 161000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 161000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 161000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 161000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 161000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 161000: system.cpu.iew: Issue: Processing [tid:0]
 161000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 161000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 161000: system.cpu.iq: Not able to schedule any instructions.
 161000: system.cpu.iew: Processing [tid:0]
 161000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 161000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 161000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 161000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 161000: system.cpu.commit: Getting instructions from Rename stage.
 161000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 161000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 161000: system.cpu: Activity: 3
 161000: system.cpu: Scheduling next tick!
 162000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 162000: system.cpu.fetch: Running stage.
 162000: system.cpu.fetch: There are no more threads available to fetch from.
 162000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 162000: system.cpu.decode: Processing [tid:0]
 162000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 162000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 162000: system.cpu.rename: Processing [tid:0]
 162000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 162000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 162000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 162000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 162000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 162000: system.cpu.iew: Issue: Processing [tid:0]
 162000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 162000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 162000: system.cpu.iq: Not able to schedule any instructions.
 162000: system.cpu.iew: Processing [tid:0]
 162000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 162000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 162000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 162000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 162000: system.cpu.commit: Getting instructions from Rename stage.
 162000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 162000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 162000: system.cpu: Activity: 2
 162000: system.cpu: Scheduling next tick!
 163000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 163000: system.cpu.fetch: Running stage.
 163000: system.cpu.fetch: There are no more threads available to fetch from.
 163000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 163000: system.cpu.decode: Processing [tid:0]
 163000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 163000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 163000: system.cpu.rename: Processing [tid:0]
 163000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 163000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 163000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 163000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 163000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 163000: system.cpu.iew: Issue: Processing [tid:0]
 163000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 163000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 163000: system.cpu.iq: Not able to schedule any instructions.
 163000: system.cpu.iew: Processing [tid:0]
 163000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 163000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 163000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 163000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 163000: system.cpu.commit: Getting instructions from Rename stage.
 163000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 163000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 163000: system.cpu: Activity: 1
 163000: system.cpu: Scheduling next tick!
 164000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 164000: system.cpu.fetch: Running stage.
 164000: system.cpu.fetch: There are no more threads available to fetch from.
 164000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
 164000: system.cpu.decode: Processing [tid:0]
 164000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 164000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 164000: system.cpu.rename: Processing [tid:0]
 164000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 31(223 224 255 510 31 0)
 164000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 164000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 164000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 164000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 164000: system.cpu.iew: Issue: Processing [tid:0]
 164000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 164000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 164000: system.cpu.iq: Not able to schedule any instructions.
 164000: system.cpu.iew: Processing [tid:0]
 164000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 164000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 164000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 164000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 164000: system.cpu.commit: Getting instructions from Rename stage.
 164000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 164000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 164000: system.cpu: Activity: 0
 164000: system.cpu: No activity left!
 164000: system.cpu: Idle!
 194000: system.cpu.icache_port: Fetch unit received timing
 194000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 194000: system.cpu: Waking up CPU
 194000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 194000: system.cpu.fetch: Activating stage.
 194000: system.cpu: Activity: 1
 194000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 194000: system.cpu.fetch: Running stage.
 194000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000080
this_rp: 16
 194000: system.cpu.fetch: [tid:0] Icache miss is complete.
 194000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
Inside while() loop, trying to fetch instructions from cache
 194000: system.cpu.decoder: Requesting bytes 0xfddff06f from address 0x80000080
 194000: system.cpu.decoder: Decoding instruction 0xfddff06f at address 0x80000080
 194000: system.cpu.decoder: Decode: Decoded jal instruction: 0xfddff06f
 194000: global: DynInst: [sn:17] Instruction created. Instcount for system.cpu = 2
 194000: system.cpu.fetch: [tid:0] Instruction PC (0x80000080=>0x80000088).(0=>1) created [sn:17].
 194000: global: DynInst: [sn:17] Instruction destroyed. Instcount for system.cpu = 1
