--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5296 paths analyzed, 927 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.177ns.
--------------------------------------------------------------------------------
Slack:                  14.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.724 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y30.SR       net (fanout=5)        1.297   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y30.CLK      Tsrck                 0.429   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.213ns logic, 3.876ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.724 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y30.SR       net (fanout=5)        1.297   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y30.CLK      Tsrck                 0.395   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.179ns logic, 3.876ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.724 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y30.SR       net (fanout=5)        1.297   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y30.CLK      Tsrck                 0.381   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.165ns logic, 3.876ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.708 - 0.776)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.BQ      Tcko                  0.525   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd2
    SLICE_X11Y54.A2      net (fanout=9)        1.676   M_sm_q_FSM_FFd2
    SLICE_X11Y54.A       Tilo                  0.259   led_2_OBUF
                                                       led<2>1
    SLICE_X10Y26.CE      net (fanout=3)        2.230   led_2_OBUF
    SLICE_X10Y26.CLK     Tceck                 0.314   M_current_q[5]
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (1.098ns logic, 3.906ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  14.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_sm_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.747 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_sm_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y60.SR      net (fanout=10)       4.051   M_reset_cond_out
    SLICE_X12Y60.CLK     Tsrck                 0.450   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.026ns logic, 4.051ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  14.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/down_cond/M_ctr_q_3 (FF)
  Destination:          M_current_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.621 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/down_cond/M_ctr_q_3 to M_current_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   buttons/down_cond/M_ctr_q[3]
                                                       buttons/down_cond/M_ctr_q_3
    SLICE_X13Y51.C1      net (fanout=2)        1.221   buttons/down_cond/M_ctr_q[3]
    SLICE_X13Y51.C       Tilo                  0.259   N1
                                                       buttons/down_cond/out1
    SLICE_X12Y46.A1      net (fanout=5)        1.032   out_0
    SLICE_X12Y46.A       Tilo                  0.254   M_last_q_1
                                                       buttons/down_cond/out4
    SLICE_X10Y37.B5      net (fanout=4)        1.406   M_down_cond_out
    SLICE_X10Y37.CLK     Tas                   0.349   M_current_q[3]
                                                       M_current_q[1]_M_current_q[1]_MUX_874_o1
                                                       M_current_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (1.387ns logic, 3.659ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  14.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_sm_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.747 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_sm_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y60.SR      net (fanout=10)       4.051   M_reset_cond_out
    SLICE_X12Y60.CLK     Tsrck                 0.428   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.004ns logic, 4.051ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.725 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y31.SR       net (fanout=5)        1.195   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y31.CLK      Tsrck                 0.429   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (1.213ns logic, 3.774ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.708 - 0.776)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.BQ      Tcko                  0.525   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd2
    SLICE_X11Y54.A2      net (fanout=9)        1.676   M_sm_q_FSM_FFd2
    SLICE_X11Y54.A       Tilo                  0.259   led_2_OBUF
                                                       led<2>1
    SLICE_X10Y26.CE      net (fanout=3)        2.230   led_2_OBUF
    SLICE_X10Y26.CLK     Tceck                 0.271   M_current_q[5]
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.055ns logic, 3.906ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  14.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.725 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y31.SR       net (fanout=5)        1.195   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y31.CLK      Tsrck                 0.418   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (1.202ns logic, 3.774ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/down_cond/M_ctr_q_3 (FF)
  Destination:          M_level_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/down_cond/M_ctr_q_3 to M_level_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   buttons/down_cond/M_ctr_q[3]
                                                       buttons/down_cond/M_ctr_q_3
    SLICE_X13Y51.C1      net (fanout=2)        1.221   buttons/down_cond/M_ctr_q[3]
    SLICE_X13Y51.C       Tilo                  0.259   N1
                                                       buttons/down_cond/out1
    SLICE_X12Y46.A1      net (fanout=5)        1.032   out_0
    SLICE_X12Y46.A       Tilo                  0.254   M_last_q_1
                                                       buttons/down_cond/out4
    SLICE_X11Y50.B1      net (fanout=4)        1.426   M_down_cond_out
    SLICE_X11Y50.CLK     Tas                   0.373   M_level_q[2]
                                                       M_level_q_2_rstpot
                                                       M_level_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.411ns logic, 3.679ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.725 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y31.SR       net (fanout=5)        1.195   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y31.CLK      Tsrck                 0.395   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (1.179ns logic, 3.774ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.725 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y31.SR       net (fanout=5)        1.195   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y31.CLK      Tsrck                 0.381   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.165ns logic, 3.774ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/down_cond/M_ctr_q_3 (FF)
  Destination:          M_current_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.621 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/down_cond/M_ctr_q_3 to M_current_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   buttons/down_cond/M_ctr_q[3]
                                                       buttons/down_cond/M_ctr_q_3
    SLICE_X13Y51.C1      net (fanout=2)        1.221   buttons/down_cond/M_ctr_q[3]
    SLICE_X13Y51.C       Tilo                  0.259   N1
                                                       buttons/down_cond/out1
    SLICE_X12Y46.A1      net (fanout=5)        1.032   out_0
    SLICE_X12Y46.A       Tilo                  0.254   M_last_q_1
                                                       buttons/down_cond/out4
    SLICE_X10Y37.A6      net (fanout=4)        1.316   M_down_cond_out
    SLICE_X10Y37.CLK     Tas                   0.349   M_current_q[3]
                                                       Mmux_M_current_q[0]_M_current_q[1]_MUX_875_o11
                                                       M_current_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (1.387ns logic, 3.569ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  15.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.637 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y32.SR       net (fanout=5)        1.119   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y32.CLK      Tsrck                 0.429   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.213ns logic, 3.698ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.637 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y32.SR       net (fanout=5)        1.119   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y32.CLK      Tsrck                 0.418   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.202ns logic, 3.698ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.637 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y32.SR       net (fanout=5)        1.119   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y32.CLK      Tsrck                 0.395   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.179ns logic, 3.698ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.637 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y32.SR       net (fanout=5)        1.119   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y32.CLK      Tsrck                 0.381   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.165ns logic, 3.698ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.679 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y22.SR      net (fanout=5)        0.822   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y22.CLK     Tsrck                 0.470   buttons/bw_cond/M_ctr_q[7]
                                                       buttons/bw_cond/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.305ns logic, 3.502ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.679 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y22.SR      net (fanout=5)        0.822   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y22.CLK     Tsrck                 0.461   buttons/bw_cond/M_ctr_q[7]
                                                       buttons/bw_cond/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.296ns logic, 3.502ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.679 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y22.SR      net (fanout=5)        0.822   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y22.CLK     Tsrck                 0.450   buttons/bw_cond/M_ctr_q[7]
                                                       buttons/bw_cond/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.285ns logic, 3.502ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.679 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y22.SR      net (fanout=5)        0.822   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y22.CLK     Tsrck                 0.428   buttons/bw_cond/M_ctr_q[7]
                                                       buttons/bw_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (1.263ns logic, 3.502ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (0.681 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y21.SR      net (fanout=5)        0.779   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y21.CLK     Tsrck                 0.470   buttons/bw_cond/M_ctr_q[3]
                                                       buttons/bw_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (1.305ns logic, 3.459ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (0.681 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y21.SR      net (fanout=5)        0.779   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y21.CLK     Tsrck                 0.461   buttons/bw_cond/M_ctr_q[3]
                                                       buttons/bw_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.296ns logic, 3.459ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/bw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/bw_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (0.681 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/bw_cond/sync/M_pipe_q_1 to buttons/bw_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AMUX    Tshcko                0.576   buttons/left_cond/M_sync_out
                                                       buttons/bw_cond/sync/M_pipe_q_1
    SLICE_X17Y25.A4      net (fanout=2)        2.680   buttons/bw_cond/M_sync_out
    SLICE_X17Y25.A       Tilo                  0.259   buttons/bw_cond/M_sync_out_inv
                                                       buttons/bw_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y21.SR      net (fanout=5)        0.779   buttons/bw_cond/M_sync_out_inv
    SLICE_X16Y21.CLK     Tsrck                 0.450   buttons/bw_cond/M_ctr_q[3]
                                                       buttons/bw_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (1.285ns logic, 3.459ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/down_cond/M_ctr_q_6 (FF)
  Destination:          M_current_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.621 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/down_cond/M_ctr_q_6 to M_current_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.CQ      Tcko                  0.525   buttons/down_cond/M_ctr_q[7]
                                                       buttons/down_cond/M_ctr_q_6
    SLICE_X13Y51.C2      net (fanout=2)        0.938   buttons/down_cond/M_ctr_q[6]
    SLICE_X13Y51.C       Tilo                  0.259   N1
                                                       buttons/down_cond/out1
    SLICE_X12Y46.A1      net (fanout=5)        1.032   out_0
    SLICE_X12Y46.A       Tilo                  0.254   M_last_q_1
                                                       buttons/down_cond/out4
    SLICE_X10Y37.B5      net (fanout=4)        1.406   M_down_cond_out
    SLICE_X10Y37.CLK     Tas                   0.349   M_current_q[3]
                                                       M_current_q[1]_M_current_q[1]_MUX_874_o1
                                                       M_current_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.387ns logic, 3.376ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/down_cond/M_ctr_q_6 (FF)
  Destination:          M_level_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.689 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/down_cond/M_ctr_q_6 to M_level_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.CQ      Tcko                  0.525   buttons/down_cond/M_ctr_q[7]
                                                       buttons/down_cond/M_ctr_q_6
    SLICE_X13Y51.C2      net (fanout=2)        0.938   buttons/down_cond/M_ctr_q[6]
    SLICE_X13Y51.C       Tilo                  0.259   N1
                                                       buttons/down_cond/out1
    SLICE_X12Y46.A1      net (fanout=5)        1.032   out_0
    SLICE_X12Y46.A       Tilo                  0.254   M_last_q_1
                                                       buttons/down_cond/out4
    SLICE_X11Y50.B1      net (fanout=4)        1.426   M_down_cond_out
    SLICE_X11Y50.CLK     Tas                   0.373   M_level_q[2]
                                                       M_level_q_2_rstpot
                                                       M_level_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.411ns logic, 3.396ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/down_cond/M_ctr_q_9 (FF)
  Destination:          M_level_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/down_cond/M_ctr_q_9 to M_level_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.BQ      Tcko                  0.525   buttons/down_cond/M_ctr_q[11]
                                                       buttons/down_cond/M_ctr_q_9
    SLICE_X12Y46.B1      net (fanout=2)        1.148   buttons/down_cond/M_ctr_q[9]
    SLICE_X12Y46.B       Tilo                  0.254   M_last_q_1
                                                       buttons/down_cond/out3
    SLICE_X13Y51.B5      net (fanout=5)        0.931   out2_0
    SLICE_X13Y51.B       Tilo                  0.259   N1
                                                       Result<3>1
    SLICE_X12Y52.D1      net (fanout=1)        1.303   Result[3]
    SLICE_X12Y52.CLK     Tas                   0.339   M_level_q[3]
                                                       M_level_q_3_dpot
                                                       M_level_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.377ns logic, 3.382ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y33.SR       net (fanout=5)        0.935   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y33.CLK      Tsrck                 0.429   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.213ns logic, 3.514ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  15.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D4      net (fanout=2)        2.579   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X6Y33.SR       net (fanout=5)        0.935   buttons/fw_cond/M_sync_out_inv
    SLICE_X6Y33.CLK      Tsrck                 0.418   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.202ns logic, 3.514ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/bw_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/start_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/fw_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[3]/CLK
  Logical resource: cube/M_counter_q_0/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[3]/CLK
  Logical resource: cube/M_counter_q_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[3]/CLK
  Logical resource: cube/M_counter_q_2/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[3]/CLK
  Logical resource: cube/M_counter_q_3/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[7]/CLK
  Logical resource: cube/M_counter_q_4/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[7]/CLK
  Logical resource: cube/M_counter_q_5/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[7]/CLK
  Logical resource: cube/M_counter_q_6/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[7]/CLK
  Logical resource: cube/M_counter_q_7/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[11]/CLK
  Logical resource: cube/M_counter_q_8/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[11]/CLK
  Logical resource: cube/M_counter_q_9/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[11]/CLK
  Logical resource: cube/M_counter_q_10/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cube/M_counter_q[11]/CLK
  Logical resource: cube/M_counter_q_11/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_15/CLK
  Logical resource: cube/M_counter_q_12/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_15/CLK
  Logical resource: cube/M_counter_q_13/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_15/CLK
  Logical resource: cube/M_counter_q_14/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_15/CLK
  Logical resource: cube/M_counter_q_15/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_6/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.177|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5296 paths, 0 nets, and 699 connections

Design statistics:
   Minimum period:   5.177ns{1}   (Maximum frequency: 193.162MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 06 18:56:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



