Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9ecf5d213bb3416a83225eae13d38e87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BCD_tb_behav xil_defaultlib.BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DECO38
Compiling module xil_defaultlib.task2_decoder3_8_0_0
Compiling module xil_defaultlib.task2_decoder3_8_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.task2_util_vector_logic_0_1
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.task2_xlconcat_0_0
Compiling module xil_defaultlib.task2
Compiling module xil_defaultlib.task2_wrapper
Compiling module xil_defaultlib.BCD_to_seven
Compiling module xil_defaultlib.BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD_tb_behav
