// Seed: 790712001
module module_0;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  wire id_3;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    output wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    output wire id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri0 id_16,
    input uwire id_17,
    input wand id_18,
    input wand id_19,
    output tri0 id_20,
    input wand id_21,
    input wire id_22,
    input uwire id_23,
    input wand id_24,
    input wand id_25,
    input tri1 id_26,
    input tri id_27,
    output tri0 id_28,
    output tri1 id_29
);
  wire id_31;
  module_0 modCall_1 ();
endmodule
